
Vertap.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ae60  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008b8  0800b000  0800b000  0001b000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b8b8  0800b8b8  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800b8b8  0800b8b8  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b8b8  0800b8b8  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b8b8  0800b8b8  0001b8b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b8bc  0800b8bc  0001b8bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800b8c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
 10 .bss          00000364  200001e0  200001e0  000201e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000544  20000544  000201e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012467  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000221c  00000000  00000000  00032677  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ff0  00000000  00000000  00034898  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000f08  00000000  00000000  00035888  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021d14  00000000  00000000  00036790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000142bd  00000000  00000000  000584a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cd3e4  00000000  00000000  0006c761  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00139b45  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005ac4  00000000  00000000  00139b98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800afe8 	.word	0x0800afe8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	0800afe8 	.word	0x0800afe8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <FIR_Filter_Init>:

#include "FIRfilter.h"

static const float FIR_IMPULSE_RESPONSE[FIR_FILTER_LENGTH] = {-0.0032906f,-0.0052635f,-0.0068811f,0.0000000f,0.0254209f,0.0724719f,0.1311260f,0.1805961f,0.2000000f,0.1805961f,0.1311260f,0.0724719f,0.0254209f,0.0000000f,-0.0068811f,-0.0052635f};

void FIR_Filter_Init(FIRfilter* fir) {
 8000c58:	b480      	push	{r7}
 8000c5a:	b085      	sub	sp, #20
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
	// clear filter buffer
	for (uint8_t i=0; i<FIR_FILTER_LENGTH; i++) {
 8000c60:	2300      	movs	r3, #0
 8000c62:	73fb      	strb	r3, [r7, #15]
 8000c64:	e009      	b.n	8000c7a <FIR_Filter_Init+0x22>
		fir->buf[i]=0.0f;
 8000c66:	7bfb      	ldrb	r3, [r7, #15]
 8000c68:	687a      	ldr	r2, [r7, #4]
 8000c6a:	009b      	lsls	r3, r3, #2
 8000c6c:	4413      	add	r3, r2
 8000c6e:	f04f 0200 	mov.w	r2, #0
 8000c72:	601a      	str	r2, [r3, #0]
	for (uint8_t i=0; i<FIR_FILTER_LENGTH; i++) {
 8000c74:	7bfb      	ldrb	r3, [r7, #15]
 8000c76:	3301      	adds	r3, #1
 8000c78:	73fb      	strb	r3, [r7, #15]
 8000c7a:	7bfb      	ldrb	r3, [r7, #15]
 8000c7c:	2b0f      	cmp	r3, #15
 8000c7e:	d9f2      	bls.n	8000c66 <FIR_Filter_Init+0xe>
	}

	// reset index
	fir->bufIndex = 0;
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	2200      	movs	r2, #0
 8000c84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

	// clear input
	fir->output = 0.0f;
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	f04f 0200 	mov.w	r2, #0
 8000c8e:	645a      	str	r2, [r3, #68]	; 0x44
}
 8000c90:	bf00      	nop
 8000c92:	3714      	adds	r7, #20
 8000c94:	46bd      	mov	sp, r7
 8000c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9a:	4770      	bx	lr

08000c9c <FIR_Filter_Update>:
float FIR_Filter_Update(FIRfilter* fir, float input) {
 8000c9c:	b480      	push	{r7}
 8000c9e:	b085      	sub	sp, #20
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
 8000ca4:	ed87 0a00 	vstr	s0, [r7]
	fir->buf[fir->bufIndex] = input;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000cae:	687a      	ldr	r2, [r7, #4]
 8000cb0:	009b      	lsls	r3, r3, #2
 8000cb2:	4413      	add	r3, r2
 8000cb4:	683a      	ldr	r2, [r7, #0]
 8000cb6:	601a      	str	r2, [r3, #0]

	fir->bufIndex++;
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000cbe:	3301      	adds	r3, #1
 8000cc0:	b2da      	uxtb	r2, r3
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	if (fir->bufIndex == FIR_FILTER_LENGTH) fir->bufIndex=0;
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000cce:	2b10      	cmp	r3, #16
 8000cd0:	d103      	bne.n	8000cda <FIR_Filter_Update+0x3e>
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

	fir->output = 0.0f;
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	f04f 0200 	mov.w	r2, #0
 8000ce0:	645a      	str	r2, [r3, #68]	; 0x44
	uint8_t sumIndex = fir->bufIndex;
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000ce8:	73fb      	strb	r3, [r7, #15]

	for (uint8_t i=0; i<FIR_FILTER_LENGTH;i++){
 8000cea:	2300      	movs	r3, #0
 8000cec:	73bb      	strb	r3, [r7, #14]
 8000cee:	e021      	b.n	8000d34 <FIR_Filter_Update+0x98>
		if(sumIndex>0) sumIndex--;
 8000cf0:	7bfb      	ldrb	r3, [r7, #15]
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d003      	beq.n	8000cfe <FIR_Filter_Update+0x62>
 8000cf6:	7bfb      	ldrb	r3, [r7, #15]
 8000cf8:	3b01      	subs	r3, #1
 8000cfa:	73fb      	strb	r3, [r7, #15]
 8000cfc:	e001      	b.n	8000d02 <FIR_Filter_Update+0x66>
		else sumIndex=FIR_FILTER_LENGTH-1;
 8000cfe:	230f      	movs	r3, #15
 8000d00:	73fb      	strb	r3, [r7, #15]

		fir->output += FIR_IMPULSE_RESPONSE[i]*fir->buf[sumIndex];
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8000d08:	7bbb      	ldrb	r3, [r7, #14]
 8000d0a:	4a11      	ldr	r2, [pc, #68]	; (8000d50 <FIR_Filter_Update+0xb4>)
 8000d0c:	009b      	lsls	r3, r3, #2
 8000d0e:	4413      	add	r3, r2
 8000d10:	edd3 6a00 	vldr	s13, [r3]
 8000d14:	7bfb      	ldrb	r3, [r7, #15]
 8000d16:	687a      	ldr	r2, [r7, #4]
 8000d18:	009b      	lsls	r3, r3, #2
 8000d1a:	4413      	add	r3, r2
 8000d1c:	edd3 7a00 	vldr	s15, [r3]
 8000d20:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000d24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
	for (uint8_t i=0; i<FIR_FILTER_LENGTH;i++){
 8000d2e:	7bbb      	ldrb	r3, [r7, #14]
 8000d30:	3301      	adds	r3, #1
 8000d32:	73bb      	strb	r3, [r7, #14]
 8000d34:	7bbb      	ldrb	r3, [r7, #14]
 8000d36:	2b0f      	cmp	r3, #15
 8000d38:	d9da      	bls.n	8000cf0 <FIR_Filter_Update+0x54>
	}

	return fir->output;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d3e:	ee07 3a90 	vmov	s15, r3
}
 8000d42:	eeb0 0a67 	vmov.f32	s0, s15
 8000d46:	3714      	adds	r7, #20
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4e:	4770      	bx	lr
 8000d50:	0800b044 	.word	0x0800b044

08000d54 <MPU6050_Init>:

// Declare user set (button) position variables
float userSetPhiPosition_deg;
float userSetThetaPosition_deg;

void MPU6050_Init(void) {
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b086      	sub	sp, #24
 8000d58:	af04      	add	r7, sp, #16
	uint8_t check=0;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	71fb      	strb	r3, [r7, #7]

	HAL_I2C_Mem_Read(&hi2c1, MPU6050_I2C_ADDR, REG_WHO_AM_I, 1, &check, 1, 1000);
 8000d5e:	23d0      	movs	r3, #208	; 0xd0
 8000d60:	b299      	uxth	r1, r3
 8000d62:	2375      	movs	r3, #117	; 0x75
 8000d64:	b29a      	uxth	r2, r3
 8000d66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d6a:	9302      	str	r3, [sp, #8]
 8000d6c:	2301      	movs	r3, #1
 8000d6e:	9301      	str	r3, [sp, #4]
 8000d70:	1dfb      	adds	r3, r7, #7
 8000d72:	9300      	str	r3, [sp, #0]
 8000d74:	2301      	movs	r3, #1
 8000d76:	4827      	ldr	r0, [pc, #156]	; (8000e14 <MPU6050_Init+0xc0>)
 8000d78:	f001 fd1a 	bl	80027b0 <HAL_I2C_Mem_Read>

	if (check != VAL_WHO_AM_I) {
 8000d7c:	79fa      	ldrb	r2, [r7, #7]
 8000d7e:	4b26      	ldr	r3, [pc, #152]	; (8000e18 <MPU6050_Init+0xc4>)
 8000d80:	781b      	ldrb	r3, [r3, #0]
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d003      	beq.n	8000d8e <MPU6050_Init+0x3a>
		printf("Could not find MPU6050!\r\n");
 8000d86:	4825      	ldr	r0, [pc, #148]	; (8000e1c <MPU6050_Init+0xc8>)
 8000d88:	f006 f89a 	bl	8006ec0 <puts>
 8000d8c:	e03e      	b.n	8000e0c <MPU6050_Init+0xb8>
		return;
	}

	printf("Found!\r\n");
 8000d8e:	4824      	ldr	r0, [pc, #144]	; (8000e20 <MPU6050_Init+0xcc>)
 8000d90:	f006 f896 	bl	8006ec0 <puts>

	// Power IMU
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_I2C_ADDR, REG_PWR_MGMT_1, 1, &VAL_PWR_MGMT_1, 1, 1000);
 8000d94:	23d0      	movs	r3, #208	; 0xd0
 8000d96:	b299      	uxth	r1, r3
 8000d98:	236b      	movs	r3, #107	; 0x6b
 8000d9a:	b29a      	uxth	r2, r3
 8000d9c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000da0:	9302      	str	r3, [sp, #8]
 8000da2:	2301      	movs	r3, #1
 8000da4:	9301      	str	r3, [sp, #4]
 8000da6:	4b1f      	ldr	r3, [pc, #124]	; (8000e24 <MPU6050_Init+0xd0>)
 8000da8:	9300      	str	r3, [sp, #0]
 8000daa:	2301      	movs	r3, #1
 8000dac:	4819      	ldr	r0, [pc, #100]	; (8000e14 <MPU6050_Init+0xc0>)
 8000dae:	f001 fbeb 	bl	8002588 <HAL_I2C_Mem_Write>

	// Set sampling rate of 1 kHz
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_I2C_ADDR, REG_SMPRT_DIV, 1, &VAL_SMPRT_DIV, 1, 1000);
 8000db2:	23d0      	movs	r3, #208	; 0xd0
 8000db4:	b299      	uxth	r1, r3
 8000db6:	2319      	movs	r3, #25
 8000db8:	b29a      	uxth	r2, r3
 8000dba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dbe:	9302      	str	r3, [sp, #8]
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	9301      	str	r3, [sp, #4]
 8000dc4:	4b18      	ldr	r3, [pc, #96]	; (8000e28 <MPU6050_Init+0xd4>)
 8000dc6:	9300      	str	r3, [sp, #0]
 8000dc8:	2301      	movs	r3, #1
 8000dca:	4812      	ldr	r0, [pc, #72]	; (8000e14 <MPU6050_Init+0xc0>)
 8000dcc:	f001 fbdc 	bl	8002588 <HAL_I2C_Mem_Write>

	// Set gyro config
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_I2C_ADDR, REG_GYRO_CONFIG, 1, &VAL_GYRO_CONFIG, 1, 1000);
 8000dd0:	23d0      	movs	r3, #208	; 0xd0
 8000dd2:	b299      	uxth	r1, r3
 8000dd4:	231b      	movs	r3, #27
 8000dd6:	b29a      	uxth	r2, r3
 8000dd8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ddc:	9302      	str	r3, [sp, #8]
 8000dde:	2301      	movs	r3, #1
 8000de0:	9301      	str	r3, [sp, #4]
 8000de2:	4b12      	ldr	r3, [pc, #72]	; (8000e2c <MPU6050_Init+0xd8>)
 8000de4:	9300      	str	r3, [sp, #0]
 8000de6:	2301      	movs	r3, #1
 8000de8:	480a      	ldr	r0, [pc, #40]	; (8000e14 <MPU6050_Init+0xc0>)
 8000dea:	f001 fbcd 	bl	8002588 <HAL_I2C_Mem_Write>

	// Set accel config
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_I2C_ADDR, REG_ACCEL_CONFIG, 1, &VAL_ACCEL_CONFIG, 1, 1000);
 8000dee:	23d0      	movs	r3, #208	; 0xd0
 8000df0:	b299      	uxth	r1, r3
 8000df2:	231c      	movs	r3, #28
 8000df4:	b29a      	uxth	r2, r3
 8000df6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dfa:	9302      	str	r3, [sp, #8]
 8000dfc:	2301      	movs	r3, #1
 8000dfe:	9301      	str	r3, [sp, #4]
 8000e00:	4b0b      	ldr	r3, [pc, #44]	; (8000e30 <MPU6050_Init+0xdc>)
 8000e02:	9300      	str	r3, [sp, #0]
 8000e04:	2301      	movs	r3, #1
 8000e06:	4803      	ldr	r0, [pc, #12]	; (8000e14 <MPU6050_Init+0xc0>)
 8000e08:	f001 fbbe 	bl	8002588 <HAL_I2C_Mem_Write>

}
 8000e0c:	3708      	adds	r7, #8
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	200001fc 	.word	0x200001fc
 8000e18:	20000000 	.word	0x20000000
 8000e1c:	0800b000 	.word	0x0800b000
 8000e20:	0800b01c 	.word	0x0800b01c
 8000e24:	20000324 	.word	0x20000324
 8000e28:	20000001 	.word	0x20000001
 8000e2c:	20000325 	.word	0x20000325
 8000e30:	20000326 	.word	0x20000326

08000e34 <MPU6050_Read_Accel>:

void MPU6050_Read_Accel(void) {
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b084      	sub	sp, #16
 8000e38:	af04      	add	r7, sp, #16
	// Read accel values into buffer
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_I2C_ADDR, REG_ACCEL_XOUT_H, 1, Raw_Accel_Buffer, 6, 1000);
 8000e3a:	23d0      	movs	r3, #208	; 0xd0
 8000e3c:	b299      	uxth	r1, r3
 8000e3e:	233b      	movs	r3, #59	; 0x3b
 8000e40:	b29a      	uxth	r2, r3
 8000e42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e46:	9302      	str	r3, [sp, #8]
 8000e48:	2306      	movs	r3, #6
 8000e4a:	9301      	str	r3, [sp, #4]
 8000e4c:	4b2f      	ldr	r3, [pc, #188]	; (8000f0c <MPU6050_Read_Accel+0xd8>)
 8000e4e:	9300      	str	r3, [sp, #0]
 8000e50:	2301      	movs	r3, #1
 8000e52:	482f      	ldr	r0, [pc, #188]	; (8000f10 <MPU6050_Read_Accel+0xdc>)
 8000e54:	f001 fcac 	bl	80027b0 <HAL_I2C_Mem_Read>

	// Seperate buffer into individual accel axis variables
	Raw_Accel_X = (int16_t)(Raw_Accel_Buffer[0]<<8 | Raw_Accel_Buffer[1]);
 8000e58:	4b2c      	ldr	r3, [pc, #176]	; (8000f0c <MPU6050_Read_Accel+0xd8>)
 8000e5a:	781b      	ldrb	r3, [r3, #0]
 8000e5c:	021b      	lsls	r3, r3, #8
 8000e5e:	b21a      	sxth	r2, r3
 8000e60:	4b2a      	ldr	r3, [pc, #168]	; (8000f0c <MPU6050_Read_Accel+0xd8>)
 8000e62:	785b      	ldrb	r3, [r3, #1]
 8000e64:	b21b      	sxth	r3, r3
 8000e66:	4313      	orrs	r3, r2
 8000e68:	b21a      	sxth	r2, r3
 8000e6a:	4b2a      	ldr	r3, [pc, #168]	; (8000f14 <MPU6050_Read_Accel+0xe0>)
 8000e6c:	801a      	strh	r2, [r3, #0]
	Raw_Accel_Y = (int16_t)(Raw_Accel_Buffer[2]<<8 | Raw_Accel_Buffer[3]);
 8000e6e:	4b27      	ldr	r3, [pc, #156]	; (8000f0c <MPU6050_Read_Accel+0xd8>)
 8000e70:	789b      	ldrb	r3, [r3, #2]
 8000e72:	021b      	lsls	r3, r3, #8
 8000e74:	b21a      	sxth	r2, r3
 8000e76:	4b25      	ldr	r3, [pc, #148]	; (8000f0c <MPU6050_Read_Accel+0xd8>)
 8000e78:	78db      	ldrb	r3, [r3, #3]
 8000e7a:	b21b      	sxth	r3, r3
 8000e7c:	4313      	orrs	r3, r2
 8000e7e:	b21a      	sxth	r2, r3
 8000e80:	4b25      	ldr	r3, [pc, #148]	; (8000f18 <MPU6050_Read_Accel+0xe4>)
 8000e82:	801a      	strh	r2, [r3, #0]
	Raw_Accel_Z = (int16_t)(Raw_Accel_Buffer[4]<<8 | Raw_Accel_Buffer[5]);
 8000e84:	4b21      	ldr	r3, [pc, #132]	; (8000f0c <MPU6050_Read_Accel+0xd8>)
 8000e86:	791b      	ldrb	r3, [r3, #4]
 8000e88:	021b      	lsls	r3, r3, #8
 8000e8a:	b21a      	sxth	r2, r3
 8000e8c:	4b1f      	ldr	r3, [pc, #124]	; (8000f0c <MPU6050_Read_Accel+0xd8>)
 8000e8e:	795b      	ldrb	r3, [r3, #5]
 8000e90:	b21b      	sxth	r3, r3
 8000e92:	4313      	orrs	r3, r2
 8000e94:	b21a      	sxth	r2, r3
 8000e96:	4b21      	ldr	r3, [pc, #132]	; (8000f1c <MPU6050_Read_Accel+0xe8>)
 8000e98:	801a      	strh	r2, [r3, #0]

	// Units converted from g to m/s^2
	Ax_raw = (Raw_Accel_X / 16384.0f)*g_TO_MPS2;
 8000e9a:	4b1e      	ldr	r3, [pc, #120]	; (8000f14 <MPU6050_Read_Accel+0xe0>)
 8000e9c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ea0:	ee07 3a90 	vmov	s15, r3
 8000ea4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ea8:	eddf 6a1d 	vldr	s13, [pc, #116]	; 8000f20 <MPU6050_Read_Accel+0xec>
 8000eac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000eb0:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8000f24 <MPU6050_Read_Accel+0xf0>
 8000eb4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000eb8:	4b1b      	ldr	r3, [pc, #108]	; (8000f28 <MPU6050_Read_Accel+0xf4>)
 8000eba:	edc3 7a00 	vstr	s15, [r3]
	Ay_raw = (Raw_Accel_Y / 16384.0f)*g_TO_MPS2;
 8000ebe:	4b16      	ldr	r3, [pc, #88]	; (8000f18 <MPU6050_Read_Accel+0xe4>)
 8000ec0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ec4:	ee07 3a90 	vmov	s15, r3
 8000ec8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ecc:	eddf 6a14 	vldr	s13, [pc, #80]	; 8000f20 <MPU6050_Read_Accel+0xec>
 8000ed0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ed4:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8000f24 <MPU6050_Read_Accel+0xf0>
 8000ed8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000edc:	4b13      	ldr	r3, [pc, #76]	; (8000f2c <MPU6050_Read_Accel+0xf8>)
 8000ede:	edc3 7a00 	vstr	s15, [r3]
	Az_raw = (Raw_Accel_Z / 16384.0f)*g_TO_MPS2;
 8000ee2:	4b0e      	ldr	r3, [pc, #56]	; (8000f1c <MPU6050_Read_Accel+0xe8>)
 8000ee4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ee8:	ee07 3a90 	vmov	s15, r3
 8000eec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ef0:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8000f20 <MPU6050_Read_Accel+0xec>
 8000ef4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ef8:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8000f24 <MPU6050_Read_Accel+0xf0>
 8000efc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f00:	4b0b      	ldr	r3, [pc, #44]	; (8000f30 <MPU6050_Read_Accel+0xfc>)
 8000f02:	edc3 7a00 	vstr	s15, [r3]
}
 8000f06:	bf00      	nop
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	20000328 	.word	0x20000328
 8000f10:	200001fc 	.word	0x200001fc
 8000f14:	20000336 	.word	0x20000336
 8000f18:	20000338 	.word	0x20000338
 8000f1c:	2000033a 	.word	0x2000033a
 8000f20:	46800000 	.word	0x46800000
 8000f24:	411cf5c3 	.word	0x411cf5c3
 8000f28:	20000344 	.word	0x20000344
 8000f2c:	20000348 	.word	0x20000348
 8000f30:	2000034c 	.word	0x2000034c

08000f34 <MPU6050_Read_Gyro>:

void MPU6050_Read_Gyro(void) {
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b084      	sub	sp, #16
 8000f38:	af04      	add	r7, sp, #16
	// Read gyro values
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_I2C_ADDR, REG_GYRO_XOUT_H, 1, Raw_Gyro_Buffer, 6, 1000);
 8000f3a:	23d0      	movs	r3, #208	; 0xd0
 8000f3c:	b299      	uxth	r1, r3
 8000f3e:	2343      	movs	r3, #67	; 0x43
 8000f40:	b29a      	uxth	r2, r3
 8000f42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f46:	9302      	str	r3, [sp, #8]
 8000f48:	2306      	movs	r3, #6
 8000f4a:	9301      	str	r3, [sp, #4]
 8000f4c:	4b29      	ldr	r3, [pc, #164]	; (8000ff4 <MPU6050_Read_Gyro+0xc0>)
 8000f4e:	9300      	str	r3, [sp, #0]
 8000f50:	2301      	movs	r3, #1
 8000f52:	4829      	ldr	r0, [pc, #164]	; (8000ff8 <MPU6050_Read_Gyro+0xc4>)
 8000f54:	f001 fc2c 	bl	80027b0 <HAL_I2C_Mem_Read>

	// Seperate buffer into individual gyro axis variables
	Raw_Gyro_X = (int16_t)(Raw_Gyro_Buffer[0]<<8 | Raw_Gyro_Buffer[1]);
 8000f58:	4b26      	ldr	r3, [pc, #152]	; (8000ff4 <MPU6050_Read_Gyro+0xc0>)
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	021b      	lsls	r3, r3, #8
 8000f5e:	b21a      	sxth	r2, r3
 8000f60:	4b24      	ldr	r3, [pc, #144]	; (8000ff4 <MPU6050_Read_Gyro+0xc0>)
 8000f62:	785b      	ldrb	r3, [r3, #1]
 8000f64:	b21b      	sxth	r3, r3
 8000f66:	4313      	orrs	r3, r2
 8000f68:	b21a      	sxth	r2, r3
 8000f6a:	4b24      	ldr	r3, [pc, #144]	; (8000ffc <MPU6050_Read_Gyro+0xc8>)
 8000f6c:	801a      	strh	r2, [r3, #0]
	Raw_Gyro_Y = (int16_t)(Raw_Gyro_Buffer[2]<<8 | Raw_Gyro_Buffer[3]);
 8000f6e:	4b21      	ldr	r3, [pc, #132]	; (8000ff4 <MPU6050_Read_Gyro+0xc0>)
 8000f70:	789b      	ldrb	r3, [r3, #2]
 8000f72:	021b      	lsls	r3, r3, #8
 8000f74:	b21a      	sxth	r2, r3
 8000f76:	4b1f      	ldr	r3, [pc, #124]	; (8000ff4 <MPU6050_Read_Gyro+0xc0>)
 8000f78:	78db      	ldrb	r3, [r3, #3]
 8000f7a:	b21b      	sxth	r3, r3
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	b21a      	sxth	r2, r3
 8000f80:	4b1f      	ldr	r3, [pc, #124]	; (8001000 <MPU6050_Read_Gyro+0xcc>)
 8000f82:	801a      	strh	r2, [r3, #0]
	Raw_Gyro_Z = (int16_t)(Raw_Gyro_Buffer[4]<<8 | Raw_Gyro_Buffer[5]);
 8000f84:	4b1b      	ldr	r3, [pc, #108]	; (8000ff4 <MPU6050_Read_Gyro+0xc0>)
 8000f86:	791b      	ldrb	r3, [r3, #4]
 8000f88:	021b      	lsls	r3, r3, #8
 8000f8a:	b21a      	sxth	r2, r3
 8000f8c:	4b19      	ldr	r3, [pc, #100]	; (8000ff4 <MPU6050_Read_Gyro+0xc0>)
 8000f8e:	795b      	ldrb	r3, [r3, #5]
 8000f90:	b21b      	sxth	r3, r3
 8000f92:	4313      	orrs	r3, r2
 8000f94:	b21a      	sxth	r2, r3
 8000f96:	4b1b      	ldr	r3, [pc, #108]	; (8001004 <MPU6050_Read_Gyro+0xd0>)
 8000f98:	801a      	strh	r2, [r3, #0]

	// Units in deg/s
	Gyx_raw = Raw_Gyro_X / 131.0f;
 8000f9a:	4b18      	ldr	r3, [pc, #96]	; (8000ffc <MPU6050_Read_Gyro+0xc8>)
 8000f9c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fa0:	ee07 3a90 	vmov	s15, r3
 8000fa4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fa8:	eddf 6a17 	vldr	s13, [pc, #92]	; 8001008 <MPU6050_Read_Gyro+0xd4>
 8000fac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fb0:	4b16      	ldr	r3, [pc, #88]	; (800100c <MPU6050_Read_Gyro+0xd8>)
 8000fb2:	edc3 7a00 	vstr	s15, [r3]
	Gyy_raw = Raw_Gyro_Y / 131.0f;
 8000fb6:	4b12      	ldr	r3, [pc, #72]	; (8001000 <MPU6050_Read_Gyro+0xcc>)
 8000fb8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fbc:	ee07 3a90 	vmov	s15, r3
 8000fc0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fc4:	eddf 6a10 	vldr	s13, [pc, #64]	; 8001008 <MPU6050_Read_Gyro+0xd4>
 8000fc8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fcc:	4b10      	ldr	r3, [pc, #64]	; (8001010 <MPU6050_Read_Gyro+0xdc>)
 8000fce:	edc3 7a00 	vstr	s15, [r3]
	Gyz_raw = Raw_Gyro_Z / 131.0f;
 8000fd2:	4b0c      	ldr	r3, [pc, #48]	; (8001004 <MPU6050_Read_Gyro+0xd0>)
 8000fd4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fd8:	ee07 3a90 	vmov	s15, r3
 8000fdc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fe0:	eddf 6a09 	vldr	s13, [pc, #36]	; 8001008 <MPU6050_Read_Gyro+0xd4>
 8000fe4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fe8:	4b0a      	ldr	r3, [pc, #40]	; (8001014 <MPU6050_Read_Gyro+0xe0>)
 8000fea:	edc3 7a00 	vstr	s15, [r3]
}
 8000fee:	bf00      	nop
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	20000330 	.word	0x20000330
 8000ff8:	200001fc 	.word	0x200001fc
 8000ffc:	2000033c 	.word	0x2000033c
 8001000:	2000033e 	.word	0x2000033e
 8001004:	20000340 	.word	0x20000340
 8001008:	43030000 	.word	0x43030000
 800100c:	20000350 	.word	0x20000350
 8001010:	20000354 	.word	0x20000354
 8001014:	20000358 	.word	0x20000358

08001018 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001018:	b480      	push	{r7}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	4603      	mov	r3, r0
 8001020:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == BUTTON_Pin) {
 8001022:	88fb      	ldrh	r3, [r7, #6]
 8001024:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001028:	d107      	bne.n	800103a <HAL_GPIO_EXTI_Callback+0x22>
		userSetPhiPosition_deg = phiHat_deg;
 800102a:	4b07      	ldr	r3, [pc, #28]	; (8001048 <HAL_GPIO_EXTI_Callback+0x30>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	4a07      	ldr	r2, [pc, #28]	; (800104c <HAL_GPIO_EXTI_Callback+0x34>)
 8001030:	6013      	str	r3, [r2, #0]
		userSetThetaPosition_deg = thetaHat_deg;
 8001032:	4b07      	ldr	r3, [pc, #28]	; (8001050 <HAL_GPIO_EXTI_Callback+0x38>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	4a07      	ldr	r2, [pc, #28]	; (8001054 <HAL_GPIO_EXTI_Callback+0x3c>)
 8001038:	6013      	str	r3, [r2, #0]
	}
}
 800103a:	bf00      	nop
 800103c:	370c      	adds	r7, #12
 800103e:	46bd      	mov	sp, r7
 8001040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop
 8001048:	2000050c 	.word	0x2000050c
 800104c:	20000524 	.word	0x20000524
 8001050:	20000510 	.word	0x20000510
 8001054:	20000528 	.word	0x20000528

08001058 <__io_putchar>:

int __io_putchar(int ch)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2,(uint8_t*)&ch,1,HAL_MAX_DELAY);
 8001060:	1d39      	adds	r1, r7, #4
 8001062:	f04f 33ff 	mov.w	r3, #4294967295
 8001066:	2201      	movs	r2, #1
 8001068:	4803      	ldr	r0, [pc, #12]	; (8001078 <__io_putchar+0x20>)
 800106a:	f004 fd93 	bl	8005b94 <HAL_UART_Transmit>
  return ch;
 800106e:	687b      	ldr	r3, [r7, #4]
}
 8001070:	4618      	mov	r0, r3
 8001072:	3708      	adds	r7, #8
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	2000029c 	.word	0x2000029c
 800107c:	00000000 	.word	0x00000000

08001080 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001080:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001084:	ed2d 8b04 	vpush	{d8-d9}
 8001088:	b08d      	sub	sp, #52	; 0x34
 800108a:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800108c:	f000 fe96 	bl	8001dbc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001090:	f000 fa48 	bl	8001524 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001094:	f000 fb9e 	bl	80017d4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001098:	f000 fb6c 	bl	8001774 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 800109c:	f000 faa6 	bl	80015ec <MX_I2C1_Init>
  MX_TIM4_Init();
 80010a0:	f000 fae4 	bl	800166c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  MPU6050_Init();
 80010a4:	f7ff fe56 	bl	8000d54 <MPU6050_Init>
  FIR_Filter_Init(&lpfAccX);
 80010a8:	48d7      	ldr	r0, [pc, #860]	; (8001408 <main+0x388>)
 80010aa:	f7ff fdd5 	bl	8000c58 <FIR_Filter_Init>
  FIR_Filter_Init(&lpfAccY);
 80010ae:	48d7      	ldr	r0, [pc, #860]	; (800140c <main+0x38c>)
 80010b0:	f7ff fdd2 	bl	8000c58 <FIR_Filter_Init>
  FIR_Filter_Init(&lpfAccZ);
 80010b4:	48d6      	ldr	r0, [pc, #856]	; (8001410 <main+0x390>)
 80010b6:	f7ff fdcf 	bl	8000c58 <FIR_Filter_Init>

  // Estimate euler angles
  phiHat_deg = 0.0f;
 80010ba:	4bd6      	ldr	r3, [pc, #856]	; (8001414 <main+0x394>)
 80010bc:	f04f 0200 	mov.w	r2, #0
 80010c0:	601a      	str	r2, [r3, #0]
  thetaHat_deg = 0.0f;
 80010c2:	4bd5      	ldr	r3, [pc, #852]	; (8001418 <main+0x398>)
 80010c4:	f04f 0200 	mov.w	r2, #0
 80010c8:	601a      	str	r2, [r3, #0]

  // Initalize user set positions
  userSetPhiPosition_deg = 0.0f;
 80010ca:	4bd4      	ldr	r3, [pc, #848]	; (800141c <main+0x39c>)
 80010cc:	f04f 0200 	mov.w	r2, #0
 80010d0:	601a      	str	r2, [r3, #0]
  userSetThetaPosition_deg = 0.0f;
 80010d2:	4bd3      	ldr	r3, [pc, #844]	; (8001420 <main+0x3a0>)
 80010d4:	f04f 0200 	mov.w	r2, #0
 80010d8:	601a      	str	r2, [r3, #0]

  // Initalize error and its associated variables
  scaledRoll = 0.0f;
 80010da:	4bd2      	ldr	r3, [pc, #840]	; (8001424 <main+0x3a4>)
 80010dc:	f04f 0200 	mov.w	r2, #0
 80010e0:	601a      	str	r2, [r3, #0]
  scaledPitch = 0.0f;
 80010e2:	4bd1      	ldr	r3, [pc, #836]	; (8001428 <main+0x3a8>)
 80010e4:	f04f 0200 	mov.w	r2, #0
 80010e8:	601a      	str	r2, [r3, #0]
  scaledError = 0.0f;
 80010ea:	4bd0      	ldr	r3, [pc, #832]	; (800142c <main+0x3ac>)
 80010ec:	f04f 0200 	mov.w	r2, #0
 80010f0:	601a      	str	r2, [r3, #0]

  // Initalize green and red pulse width value
  greenPulseWidth = 255;
 80010f2:	4bcf      	ldr	r3, [pc, #828]	; (8001430 <main+0x3b0>)
 80010f4:	22ff      	movs	r2, #255	; 0xff
 80010f6:	701a      	strb	r2, [r3, #0]
  redPulseWidth = 0;
 80010f8:	4bce      	ldr	r3, [pc, #824]	; (8001434 <main+0x3b4>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	701a      	strb	r2, [r3, #0]

  // Start PWM output for Green and Red (RGB LED)
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 80010fe:	2104      	movs	r1, #4
 8001100:	48cd      	ldr	r0, [pc, #820]	; (8001438 <main+0x3b8>)
 8001102:	f003 fd1f 	bl	8004b44 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8001106:	2108      	movs	r1, #8
 8001108:	48cb      	ldr	r0, [pc, #812]	; (8001438 <main+0x3b8>)
 800110a:	f003 fd1b 	bl	8004b44 <HAL_TIM_PWM_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  MPU6050_Read_Accel();
 800110e:	f7ff fe91 	bl	8000e34 <MPU6050_Read_Accel>
	  MPU6050_Read_Gyro();
 8001112:	f7ff ff0f 	bl	8000f34 <MPU6050_Read_Gyro>

	  // Update FIR accel values
	  FIR_Filter_Update(&lpfAccX, Ax_raw);
 8001116:	4bc9      	ldr	r3, [pc, #804]	; (800143c <main+0x3bc>)
 8001118:	edd3 7a00 	vldr	s15, [r3]
 800111c:	eeb0 0a67 	vmov.f32	s0, s15
 8001120:	48b9      	ldr	r0, [pc, #740]	; (8001408 <main+0x388>)
 8001122:	f7ff fdbb 	bl	8000c9c <FIR_Filter_Update>
	  FIR_Filter_Update(&lpfAccY, Ay_raw);
 8001126:	4bc6      	ldr	r3, [pc, #792]	; (8001440 <main+0x3c0>)
 8001128:	edd3 7a00 	vldr	s15, [r3]
 800112c:	eeb0 0a67 	vmov.f32	s0, s15
 8001130:	48b6      	ldr	r0, [pc, #728]	; (800140c <main+0x38c>)
 8001132:	f7ff fdb3 	bl	8000c9c <FIR_Filter_Update>
	  FIR_Filter_Update(&lpfAccZ, Az_raw);
 8001136:	4bc3      	ldr	r3, [pc, #780]	; (8001444 <main+0x3c4>)
 8001138:	edd3 7a00 	vldr	s15, [r3]
 800113c:	eeb0 0a67 	vmov.f32	s0, s15
 8001140:	48b3      	ldr	r0, [pc, #716]	; (8001410 <main+0x390>)
 8001142:	f7ff fdab 	bl	8000c9c <FIR_Filter_Update>

	  // Calculate phi (roll) and theta (pitch) estimate values with accel
	  float phiHat_acc_deg = atanf(lpfAccY.output / lpfAccZ.output) * RAD_TO_DEG;
 8001146:	4bb1      	ldr	r3, [pc, #708]	; (800140c <main+0x38c>)
 8001148:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 800114c:	4bb0      	ldr	r3, [pc, #704]	; (8001410 <main+0x390>)
 800114e:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001152:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001156:	eeb0 0a66 	vmov.f32	s0, s13
 800115a:	f007 ff63 	bl	8009024 <atanf>
 800115e:	eef0 7a40 	vmov.f32	s15, s0
 8001162:	ed9f 7ab9 	vldr	s14, [pc, #740]	; 8001448 <main+0x3c8>
 8001166:	ee67 7a87 	vmul.f32	s15, s15, s14
 800116a:	edc7 7a05 	vstr	s15, [r7, #20]
	  float thetaHat_acc_deg = asinf(lpfAccX.output / g_TO_MPS2) * RAD_TO_DEG;
 800116e:	4ba6      	ldr	r3, [pc, #664]	; (8001408 <main+0x388>)
 8001170:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001174:	eddf 6ab5 	vldr	s13, [pc, #724]	; 800144c <main+0x3cc>
 8001178:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800117c:	eeb0 0a47 	vmov.f32	s0, s14
 8001180:	f008 f97e 	bl	8009480 <asinf>
 8001184:	eef0 7a40 	vmov.f32	s15, s0
 8001188:	ed9f 7aaf 	vldr	s14, [pc, #700]	; 8001448 <main+0x3c8>
 800118c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001190:	edc7 7a04 	vstr	s15, [r7, #16]

	  // Update FIR gyro values
	  FIR_Filter_Update(&lpfGyrX, Gyx_raw);
 8001194:	4bae      	ldr	r3, [pc, #696]	; (8001450 <main+0x3d0>)
 8001196:	edd3 7a00 	vldr	s15, [r3]
 800119a:	eeb0 0a67 	vmov.f32	s0, s15
 800119e:	48ad      	ldr	r0, [pc, #692]	; (8001454 <main+0x3d4>)
 80011a0:	f7ff fd7c 	bl	8000c9c <FIR_Filter_Update>
	  FIR_Filter_Update(&lpfGyrY, Gyy_raw);
 80011a4:	4bac      	ldr	r3, [pc, #688]	; (8001458 <main+0x3d8>)
 80011a6:	edd3 7a00 	vldr	s15, [r3]
 80011aa:	eeb0 0a67 	vmov.f32	s0, s15
 80011ae:	48ab      	ldr	r0, [pc, #684]	; (800145c <main+0x3dc>)
 80011b0:	f7ff fd74 	bl	8000c9c <FIR_Filter_Update>
	  FIR_Filter_Update(&lpfGyrZ, Gyz_raw);
 80011b4:	4baa      	ldr	r3, [pc, #680]	; (8001460 <main+0x3e0>)
 80011b6:	edd3 7a00 	vldr	s15, [r3]
 80011ba:	eeb0 0a67 	vmov.f32	s0, s15
 80011be:	48a9      	ldr	r0, [pc, #676]	; (8001464 <main+0x3e4>)
 80011c0:	f7ff fd6c 	bl	8000c9c <FIR_Filter_Update>

	  // Find phi (roll) and theta (pitch) rate of change
	  float phiDot_dps = lpfGyrX.output + tanf(thetaHat_deg) * (sinf(phiHat_deg)*lpfGyrY.output + cosf(phiHat_deg)*lpfGyrZ.output);
 80011c4:	4ba3      	ldr	r3, [pc, #652]	; (8001454 <main+0x3d4>)
 80011c6:	ed93 8a11 	vldr	s16, [r3, #68]	; 0x44
 80011ca:	4b93      	ldr	r3, [pc, #588]	; (8001418 <main+0x398>)
 80011cc:	edd3 7a00 	vldr	s15, [r3]
 80011d0:	eeb0 0a67 	vmov.f32	s0, s15
 80011d4:	f008 f88c 	bl	80092f0 <tanf>
 80011d8:	eeb0 9a40 	vmov.f32	s18, s0
 80011dc:	4b8d      	ldr	r3, [pc, #564]	; (8001414 <main+0x394>)
 80011de:	edd3 7a00 	vldr	s15, [r3]
 80011e2:	eeb0 0a67 	vmov.f32	s0, s15
 80011e6:	f008 f83d 	bl	8009264 <sinf>
 80011ea:	eeb0 7a40 	vmov.f32	s14, s0
 80011ee:	4b9b      	ldr	r3, [pc, #620]	; (800145c <main+0x3dc>)
 80011f0:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80011f4:	ee67 8a27 	vmul.f32	s17, s14, s15
 80011f8:	4b86      	ldr	r3, [pc, #536]	; (8001414 <main+0x394>)
 80011fa:	edd3 7a00 	vldr	s15, [r3]
 80011fe:	eeb0 0a67 	vmov.f32	s0, s15
 8001202:	f007 ffe3 	bl	80091cc <cosf>
 8001206:	eeb0 7a40 	vmov.f32	s14, s0
 800120a:	4b96      	ldr	r3, [pc, #600]	; (8001464 <main+0x3e4>)
 800120c:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001210:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001214:	ee78 7aa7 	vadd.f32	s15, s17, s15
 8001218:	ee69 7a27 	vmul.f32	s15, s18, s15
 800121c:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001220:	edc7 7a03 	vstr	s15, [r7, #12]
	  float thetaDot_dps = cosf(phiHat_deg)*lpfGyrY.output - sinf(phiHat_deg)*lpfGyrZ.output;
 8001224:	4b7b      	ldr	r3, [pc, #492]	; (8001414 <main+0x394>)
 8001226:	edd3 7a00 	vldr	s15, [r3]
 800122a:	eeb0 0a67 	vmov.f32	s0, s15
 800122e:	f007 ffcd 	bl	80091cc <cosf>
 8001232:	eeb0 7a40 	vmov.f32	s14, s0
 8001236:	4b89      	ldr	r3, [pc, #548]	; (800145c <main+0x3dc>)
 8001238:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800123c:	ee27 8a27 	vmul.f32	s16, s14, s15
 8001240:	4b74      	ldr	r3, [pc, #464]	; (8001414 <main+0x394>)
 8001242:	edd3 7a00 	vldr	s15, [r3]
 8001246:	eeb0 0a67 	vmov.f32	s0, s15
 800124a:	f008 f80b 	bl	8009264 <sinf>
 800124e:	eeb0 7a40 	vmov.f32	s14, s0
 8001252:	4b84      	ldr	r3, [pc, #528]	; (8001464 <main+0x3e4>)
 8001254:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001258:	ee67 7a27 	vmul.f32	s15, s14, s15
 800125c:	ee78 7a67 	vsub.f32	s15, s16, s15
 8001260:	edc7 7a02 	vstr	s15, [r7, #8]

	  // Use comp filter to find phi (roll) and theta (pitch) angles
	  phiHat_deg = (COMP_FILT_ALPHA*phiHat_acc_deg) + ((1.0f-COMP_FILT_ALPHA)*(phiHat_deg + SAMPLE_TIME_MS * phiDot_dps));
 8001264:	edd7 7a05 	vldr	s15, [r7, #20]
 8001268:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 8001468 <main+0x3e8>
 800126c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001270:	edd7 7a03 	vldr	s15, [r7, #12]
 8001274:	eddf 6a7d 	vldr	s13, [pc, #500]	; 800146c <main+0x3ec>
 8001278:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800127c:	4b65      	ldr	r3, [pc, #404]	; (8001414 <main+0x394>)
 800127e:	edd3 7a00 	vldr	s15, [r3]
 8001282:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001286:	eddf 6a7a 	vldr	s13, [pc, #488]	; 8001470 <main+0x3f0>
 800128a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800128e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001292:	4b60      	ldr	r3, [pc, #384]	; (8001414 <main+0x394>)
 8001294:	edc3 7a00 	vstr	s15, [r3]
	  thetaHat_deg = (COMP_FILT_ALPHA*thetaHat_acc_deg) + ((1.0f-COMP_FILT_ALPHA)*(thetaHat_deg + SAMPLE_TIME_MS * thetaDot_dps));
 8001298:	edd7 7a04 	vldr	s15, [r7, #16]
 800129c:	ed9f 7a72 	vldr	s14, [pc, #456]	; 8001468 <main+0x3e8>
 80012a0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80012a4:	edd7 7a02 	vldr	s15, [r7, #8]
 80012a8:	eddf 6a70 	vldr	s13, [pc, #448]	; 800146c <main+0x3ec>
 80012ac:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80012b0:	4b59      	ldr	r3, [pc, #356]	; (8001418 <main+0x398>)
 80012b2:	edd3 7a00 	vldr	s15, [r3]
 80012b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80012ba:	eddf 6a6d 	vldr	s13, [pc, #436]	; 8001470 <main+0x3f0>
 80012be:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80012c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012c6:	4b54      	ldr	r3, [pc, #336]	; (8001418 <main+0x398>)
 80012c8:	edc3 7a00 	vstr	s15, [r3]

	  // Calculate error
	  scaledRoll = SCALE_CONSTANT * fabs(phiHat_deg - userSetPhiPosition_deg);
 80012cc:	4b51      	ldr	r3, [pc, #324]	; (8001414 <main+0x394>)
 80012ce:	ed93 7a00 	vldr	s14, [r3]
 80012d2:	4b52      	ldr	r3, [pc, #328]	; (800141c <main+0x39c>)
 80012d4:	edd3 7a00 	vldr	s15, [r3]
 80012d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012dc:	eef0 7ae7 	vabs.f32	s15, s15
 80012e0:	ed9f 7a64 	vldr	s14, [pc, #400]	; 8001474 <main+0x3f4>
 80012e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012e8:	4b4e      	ldr	r3, [pc, #312]	; (8001424 <main+0x3a4>)
 80012ea:	edc3 7a00 	vstr	s15, [r3]
	  scaledPitch = SCALE_CONSTANT * fabs(thetaHat_deg - userSetThetaPosition_deg);
 80012ee:	4b4a      	ldr	r3, [pc, #296]	; (8001418 <main+0x398>)
 80012f0:	ed93 7a00 	vldr	s14, [r3]
 80012f4:	4b4a      	ldr	r3, [pc, #296]	; (8001420 <main+0x3a0>)
 80012f6:	edd3 7a00 	vldr	s15, [r3]
 80012fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012fe:	eef0 7ae7 	vabs.f32	s15, s15
 8001302:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 8001474 <main+0x3f4>
 8001306:	ee67 7a87 	vmul.f32	s15, s15, s14
 800130a:	4b47      	ldr	r3, [pc, #284]	; (8001428 <main+0x3a8>)
 800130c:	edc3 7a00 	vstr	s15, [r3]
	  scaledError = sqrt( pow(scaledRoll,2) + pow(scaledPitch,2) );
 8001310:	4b44      	ldr	r3, [pc, #272]	; (8001424 <main+0x3a4>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	4618      	mov	r0, r3
 8001316:	f7ff f91f 	bl	8000558 <__aeabi_f2d>
 800131a:	4602      	mov	r2, r0
 800131c:	460b      	mov	r3, r1
 800131e:	ed9f 1b38 	vldr	d1, [pc, #224]	; 8001400 <main+0x380>
 8001322:	ec43 2b10 	vmov	d0, r2, r3
 8001326:	f008 f80f 	bl	8009348 <pow>
 800132a:	ec55 4b10 	vmov	r4, r5, d0
 800132e:	4b3e      	ldr	r3, [pc, #248]	; (8001428 <main+0x3a8>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4618      	mov	r0, r3
 8001334:	f7ff f910 	bl	8000558 <__aeabi_f2d>
 8001338:	4602      	mov	r2, r0
 800133a:	460b      	mov	r3, r1
 800133c:	ed9f 1b30 	vldr	d1, [pc, #192]	; 8001400 <main+0x380>
 8001340:	ec43 2b10 	vmov	d0, r2, r3
 8001344:	f008 f800 	bl	8009348 <pow>
 8001348:	ec53 2b10 	vmov	r2, r3, d0
 800134c:	4620      	mov	r0, r4
 800134e:	4629      	mov	r1, r5
 8001350:	f7fe ffa4 	bl	800029c <__adddf3>
 8001354:	4602      	mov	r2, r0
 8001356:	460b      	mov	r3, r1
 8001358:	ec43 2b17 	vmov	d7, r2, r3
 800135c:	eeb0 0a47 	vmov.f32	s0, s14
 8001360:	eef0 0a67 	vmov.f32	s1, s15
 8001364:	f008 f860 	bl	8009428 <sqrt>
 8001368:	ec53 2b10 	vmov	r2, r3, d0
 800136c:	4610      	mov	r0, r2
 800136e:	4619      	mov	r1, r3
 8001370:	f7ff fc22 	bl	8000bb8 <__aeabi_d2f>
 8001374:	4603      	mov	r3, r0
 8001376:	4a2d      	ldr	r2, [pc, #180]	; (800142c <main+0x3ac>)
 8001378:	6013      	str	r3, [r2, #0]

	  // If error is beyond 90deg, automatically set error to 1 (assuming +-90deg is the span)
	  if(scaledRoll>1.0f || scaledPitch>1.0f) scaledError=1.0f;
 800137a:	4b2a      	ldr	r3, [pc, #168]	; (8001424 <main+0x3a4>)
 800137c:	edd3 7a00 	vldr	s15, [r3]
 8001380:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001384:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001388:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800138c:	dc09      	bgt.n	80013a2 <main+0x322>
 800138e:	4b26      	ldr	r3, [pc, #152]	; (8001428 <main+0x3a8>)
 8001390:	edd3 7a00 	vldr	s15, [r3]
 8001394:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001398:	eef4 7ac7 	vcmpe.f32	s15, s14
 800139c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013a0:	dd03      	ble.n	80013aa <main+0x32a>
 80013a2:	4b22      	ldr	r3, [pc, #136]	; (800142c <main+0x3ac>)
 80013a4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80013a8:	601a      	str	r2, [r3, #0]

	  // Calculate new LED colour PWM pulse widths
	  greenPulseWidth = (uint8_t)(COUNTER_PWM_LED - (scaledError * COUNTER_PWM_LED * SENSITIVITY_LED));
 80013aa:	4b20      	ldr	r3, [pc, #128]	; (800142c <main+0x3ac>)
 80013ac:	edd3 7a00 	vldr	s15, [r3]
 80013b0:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8001478 <main+0x3f8>
 80013b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013b8:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80013bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013c0:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8001478 <main+0x3f8>
 80013c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013cc:	edc7 7a01 	vstr	s15, [r7, #4]
 80013d0:	793b      	ldrb	r3, [r7, #4]
 80013d2:	b2da      	uxtb	r2, r3
 80013d4:	4b16      	ldr	r3, [pc, #88]	; (8001430 <main+0x3b0>)
 80013d6:	701a      	strb	r2, [r3, #0]
	  redPulseWidth = (uint8_t)(scaledError * COUNTER_PWM_LED * SENSITIVITY_LED);
 80013d8:	4b14      	ldr	r3, [pc, #80]	; (800142c <main+0x3ac>)
 80013da:	edd3 7a00 	vldr	s15, [r3]
 80013de:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8001478 <main+0x3f8>
 80013e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013e6:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80013ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013f2:	edc7 7a01 	vstr	s15, [r7, #4]
 80013f6:	793b      	ldrb	r3, [r7, #4]
 80013f8:	e040      	b.n	800147c <main+0x3fc>
 80013fa:	bf00      	nop
 80013fc:	f3af 8000 	nop.w
 8001400:	00000000 	.word	0x00000000
 8001404:	40000000 	.word	0x40000000
 8001408:	2000035c 	.word	0x2000035c
 800140c:	200003a4 	.word	0x200003a4
 8001410:	200003ec 	.word	0x200003ec
 8001414:	2000050c 	.word	0x2000050c
 8001418:	20000510 	.word	0x20000510
 800141c:	20000524 	.word	0x20000524
 8001420:	20000528 	.word	0x20000528
 8001424:	20000518 	.word	0x20000518
 8001428:	2000051c 	.word	0x2000051c
 800142c:	20000520 	.word	0x20000520
 8001430:	20000514 	.word	0x20000514
 8001434:	20000515 	.word	0x20000515
 8001438:	20000250 	.word	0x20000250
 800143c:	20000344 	.word	0x20000344
 8001440:	20000348 	.word	0x20000348
 8001444:	2000034c 	.word	0x2000034c
 8001448:	42652ee6 	.word	0x42652ee6
 800144c:	411cf5c3 	.word	0x411cf5c3
 8001450:	20000350 	.word	0x20000350
 8001454:	20000434 	.word	0x20000434
 8001458:	20000354 	.word	0x20000354
 800145c:	2000047c 	.word	0x2000047c
 8001460:	20000358 	.word	0x20000358
 8001464:	200004c4 	.word	0x200004c4
 8001468:	3d4ccccd 	.word	0x3d4ccccd
 800146c:	3c23d70a 	.word	0x3c23d70a
 8001470:	3f733333 	.word	0x3f733333
 8001474:	3c80b990 	.word	0x3c80b990
 8001478:	437f0000 	.word	0x437f0000
 800147c:	b2da      	uxtb	r2, r3
 800147e:	4b22      	ldr	r3, [pc, #136]	; (8001508 <main+0x488>)
 8001480:	701a      	strb	r2, [r3, #0]

	  // Change PWM duty cycles of green and red (change LED colour)
	  if (greenPulseWidth==0) {
 8001482:	4b22      	ldr	r3, [pc, #136]	; (800150c <main+0x48c>)
 8001484:	781b      	ldrb	r3, [r3, #0]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d108      	bne.n	800149c <main+0x41c>
		  __HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_2,0);
 800148a:	4b21      	ldr	r3, [pc, #132]	; (8001510 <main+0x490>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	2200      	movs	r2, #0
 8001490:	639a      	str	r2, [r3, #56]	; 0x38
		  __HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_3,255);
 8001492:	4b1f      	ldr	r3, [pc, #124]	; (8001510 <main+0x490>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	22ff      	movs	r2, #255	; 0xff
 8001498:	63da      	str	r2, [r3, #60]	; 0x3c
 800149a:	e009      	b.n	80014b0 <main+0x430>
	  }
	  else {
		  __HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_2,greenPulseWidth);
 800149c:	4b1b      	ldr	r3, [pc, #108]	; (800150c <main+0x48c>)
 800149e:	781a      	ldrb	r2, [r3, #0]
 80014a0:	4b1b      	ldr	r3, [pc, #108]	; (8001510 <main+0x490>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	639a      	str	r2, [r3, #56]	; 0x38
	  	  __HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_3,redPulseWidth);
 80014a6:	4b18      	ldr	r3, [pc, #96]	; (8001508 <main+0x488>)
 80014a8:	781a      	ldrb	r2, [r3, #0]
 80014aa:	4b19      	ldr	r3, [pc, #100]	; (8001510 <main+0x490>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	63da      	str	r2, [r3, #60]	; 0x3c
//	  printf("%.3f,%.3f\r\n", Ax_raw, lpfAccX.output);
//	  printf("%.3f,%.3f\r\n", Ay_raw, lpfAccY.output);
//	  printf("%.3f,%.3f\r\n", Az_raw, lpfAccZ.output);
//	  printf("%.3f,%.3f,0.000\r\n",phiHat_deg,thetaHat_deg);
//	  printf("%u,%u,%.3f\r\n", greenPulseWidth, redPulseWidth, scaledError);
	  printf("%.3f,%.3f,0.000,%u,%u,%.3f\r\n",phiHat_deg,thetaHat_deg,greenPulseWidth, redPulseWidth, scaledError);
 80014b0:	4b18      	ldr	r3, [pc, #96]	; (8001514 <main+0x494>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7ff f84f 	bl	8000558 <__aeabi_f2d>
 80014ba:	4680      	mov	r8, r0
 80014bc:	4689      	mov	r9, r1
 80014be:	4b16      	ldr	r3, [pc, #88]	; (8001518 <main+0x498>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4618      	mov	r0, r3
 80014c4:	f7ff f848 	bl	8000558 <__aeabi_f2d>
 80014c8:	4604      	mov	r4, r0
 80014ca:	460d      	mov	r5, r1
 80014cc:	4b0f      	ldr	r3, [pc, #60]	; (800150c <main+0x48c>)
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	461e      	mov	r6, r3
 80014d2:	4b0d      	ldr	r3, [pc, #52]	; (8001508 <main+0x488>)
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	607b      	str	r3, [r7, #4]
 80014d8:	4b10      	ldr	r3, [pc, #64]	; (800151c <main+0x49c>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4618      	mov	r0, r3
 80014de:	f7ff f83b 	bl	8000558 <__aeabi_f2d>
 80014e2:	4602      	mov	r2, r0
 80014e4:	460b      	mov	r3, r1
 80014e6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	9303      	str	r3, [sp, #12]
 80014ee:	9602      	str	r6, [sp, #8]
 80014f0:	e9cd 4500 	strd	r4, r5, [sp]
 80014f4:	4642      	mov	r2, r8
 80014f6:	464b      	mov	r3, r9
 80014f8:	4809      	ldr	r0, [pc, #36]	; (8001520 <main+0x4a0>)
 80014fa:	f005 fc5b 	bl	8006db4 <iprintf>
	  // Delay to prevent freezing
	  HAL_Delay(1);
 80014fe:	2001      	movs	r0, #1
 8001500:	f000 fcc2 	bl	8001e88 <HAL_Delay>
  {
 8001504:	e603      	b.n	800110e <main+0x8e>
 8001506:	bf00      	nop
 8001508:	20000515 	.word	0x20000515
 800150c:	20000514 	.word	0x20000514
 8001510:	20000250 	.word	0x20000250
 8001514:	2000050c 	.word	0x2000050c
 8001518:	20000510 	.word	0x20000510
 800151c:	20000520 	.word	0x20000520
 8001520:	0800b024 	.word	0x0800b024

08001524 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b0a6      	sub	sp, #152	; 0x98
 8001528:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800152a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800152e:	2228      	movs	r2, #40	; 0x28
 8001530:	2100      	movs	r1, #0
 8001532:	4618      	mov	r0, r3
 8001534:	f004 ffcc 	bl	80064d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001538:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800153c:	2200      	movs	r2, #0
 800153e:	601a      	str	r2, [r3, #0]
 8001540:	605a      	str	r2, [r3, #4]
 8001542:	609a      	str	r2, [r3, #8]
 8001544:	60da      	str	r2, [r3, #12]
 8001546:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001548:	1d3b      	adds	r3, r7, #4
 800154a:	2258      	movs	r2, #88	; 0x58
 800154c:	2100      	movs	r1, #0
 800154e:	4618      	mov	r0, r3
 8001550:	f004 ffbe 	bl	80064d0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001554:	2302      	movs	r3, #2
 8001556:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001558:	2301      	movs	r3, #1
 800155a:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800155c:	2310      	movs	r3, #16
 800155e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001562:	2302      	movs	r3, #2
 8001564:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001568:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800156c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001570:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001574:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001578:	2300      	movs	r3, #0
 800157a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800157e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001582:	4618      	mov	r0, r3
 8001584:	f001 fd7e 	bl	8003084 <HAL_RCC_OscConfig>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800158e:	f000 f99d 	bl	80018cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001592:	230f      	movs	r3, #15
 8001594:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001596:	2302      	movs	r3, #2
 8001598:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800159a:	2300      	movs	r3, #0
 800159c:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800159e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015a2:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015a4:	2300      	movs	r3, #0
 80015a6:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015a8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80015ac:	2102      	movs	r1, #2
 80015ae:	4618      	mov	r0, r3
 80015b0:	f002 fdbc 	bl	800412c <HAL_RCC_ClockConfig>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80015ba:	f000 f987 	bl	80018cc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 80015be:	4b0a      	ldr	r3, [pc, #40]	; (80015e8 <SystemClock_Config+0xc4>)
 80015c0:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM34;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80015c2:	2300      	movs	r3, #0
 80015c4:	613b      	str	r3, [r7, #16]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80015c6:	2300      	movs	r3, #0
 80015c8:	623b      	str	r3, [r7, #32]
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 80015ca:	2300      	movs	r3, #0
 80015cc:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015ce:	1d3b      	adds	r3, r7, #4
 80015d0:	4618      	mov	r0, r3
 80015d2:	f002 ffe1 	bl	8004598 <HAL_RCCEx_PeriphCLKConfig>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80015dc:	f000 f976 	bl	80018cc <Error_Handler>
  }
}
 80015e0:	bf00      	nop
 80015e2:	3798      	adds	r7, #152	; 0x98
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	00200022 	.word	0x00200022

080015ec <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80015f0:	4b1b      	ldr	r3, [pc, #108]	; (8001660 <MX_I2C1_Init+0x74>)
 80015f2:	4a1c      	ldr	r2, [pc, #112]	; (8001664 <MX_I2C1_Init+0x78>)
 80015f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80015f6:	4b1a      	ldr	r3, [pc, #104]	; (8001660 <MX_I2C1_Init+0x74>)
 80015f8:	4a1b      	ldr	r2, [pc, #108]	; (8001668 <MX_I2C1_Init+0x7c>)
 80015fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80015fc:	4b18      	ldr	r3, [pc, #96]	; (8001660 <MX_I2C1_Init+0x74>)
 80015fe:	2200      	movs	r2, #0
 8001600:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001602:	4b17      	ldr	r3, [pc, #92]	; (8001660 <MX_I2C1_Init+0x74>)
 8001604:	2201      	movs	r2, #1
 8001606:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001608:	4b15      	ldr	r3, [pc, #84]	; (8001660 <MX_I2C1_Init+0x74>)
 800160a:	2200      	movs	r2, #0
 800160c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800160e:	4b14      	ldr	r3, [pc, #80]	; (8001660 <MX_I2C1_Init+0x74>)
 8001610:	2200      	movs	r2, #0
 8001612:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001614:	4b12      	ldr	r3, [pc, #72]	; (8001660 <MX_I2C1_Init+0x74>)
 8001616:	2200      	movs	r2, #0
 8001618:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800161a:	4b11      	ldr	r3, [pc, #68]	; (8001660 <MX_I2C1_Init+0x74>)
 800161c:	2200      	movs	r2, #0
 800161e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001620:	4b0f      	ldr	r3, [pc, #60]	; (8001660 <MX_I2C1_Init+0x74>)
 8001622:	2200      	movs	r2, #0
 8001624:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001626:	480e      	ldr	r0, [pc, #56]	; (8001660 <MX_I2C1_Init+0x74>)
 8001628:	f000 ff1e 	bl	8002468 <HAL_I2C_Init>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001632:	f000 f94b 	bl	80018cc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001636:	2100      	movs	r1, #0
 8001638:	4809      	ldr	r0, [pc, #36]	; (8001660 <MX_I2C1_Init+0x74>)
 800163a:	f001 fc8b 	bl	8002f54 <HAL_I2CEx_ConfigAnalogFilter>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001644:	f000 f942 	bl	80018cc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001648:	2100      	movs	r1, #0
 800164a:	4805      	ldr	r0, [pc, #20]	; (8001660 <MX_I2C1_Init+0x74>)
 800164c:	f001 fccd 	bl	8002fea <HAL_I2CEx_ConfigDigitalFilter>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001656:	f000 f939 	bl	80018cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800165a:	bf00      	nop
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	200001fc 	.word	0x200001fc
 8001664:	40005400 	.word	0x40005400
 8001668:	2000090e 	.word	0x2000090e

0800166c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b08e      	sub	sp, #56	; 0x38
 8001670:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001672:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001676:	2200      	movs	r2, #0
 8001678:	601a      	str	r2, [r3, #0]
 800167a:	605a      	str	r2, [r3, #4]
 800167c:	609a      	str	r2, [r3, #8]
 800167e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001680:	f107 031c 	add.w	r3, r7, #28
 8001684:	2200      	movs	r2, #0
 8001686:	601a      	str	r2, [r3, #0]
 8001688:	605a      	str	r2, [r3, #4]
 800168a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800168c:	463b      	mov	r3, r7
 800168e:	2200      	movs	r2, #0
 8001690:	601a      	str	r2, [r3, #0]
 8001692:	605a      	str	r2, [r3, #4]
 8001694:	609a      	str	r2, [r3, #8]
 8001696:	60da      	str	r2, [r3, #12]
 8001698:	611a      	str	r2, [r3, #16]
 800169a:	615a      	str	r2, [r3, #20]
 800169c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800169e:	4b33      	ldr	r3, [pc, #204]	; (800176c <MX_TIM4_Init+0x100>)
 80016a0:	4a33      	ldr	r2, [pc, #204]	; (8001770 <MX_TIM4_Init+0x104>)
 80016a2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80016a4:	4b31      	ldr	r3, [pc, #196]	; (800176c <MX_TIM4_Init+0x100>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016aa:	4b30      	ldr	r3, [pc, #192]	; (800176c <MX_TIM4_Init+0x100>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 255;
 80016b0:	4b2e      	ldr	r3, [pc, #184]	; (800176c <MX_TIM4_Init+0x100>)
 80016b2:	22ff      	movs	r2, #255	; 0xff
 80016b4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016b6:	4b2d      	ldr	r3, [pc, #180]	; (800176c <MX_TIM4_Init+0x100>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80016bc:	4b2b      	ldr	r3, [pc, #172]	; (800176c <MX_TIM4_Init+0x100>)
 80016be:	2280      	movs	r2, #128	; 0x80
 80016c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80016c2:	482a      	ldr	r0, [pc, #168]	; (800176c <MX_TIM4_Init+0x100>)
 80016c4:	f003 f986 	bl	80049d4 <HAL_TIM_Base_Init>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80016ce:	f000 f8fd 	bl	80018cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016d6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80016d8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016dc:	4619      	mov	r1, r3
 80016de:	4823      	ldr	r0, [pc, #140]	; (800176c <MX_TIM4_Init+0x100>)
 80016e0:	f003 fc50 	bl	8004f84 <HAL_TIM_ConfigClockSource>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80016ea:	f000 f8ef 	bl	80018cc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80016ee:	481f      	ldr	r0, [pc, #124]	; (800176c <MX_TIM4_Init+0x100>)
 80016f0:	f003 f9c7 	bl	8004a82 <HAL_TIM_PWM_Init>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80016fa:	f000 f8e7 	bl	80018cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016fe:	2300      	movs	r3, #0
 8001700:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001702:	2300      	movs	r3, #0
 8001704:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001706:	f107 031c 	add.w	r3, r7, #28
 800170a:	4619      	mov	r1, r3
 800170c:	4817      	ldr	r0, [pc, #92]	; (800176c <MX_TIM4_Init+0x100>)
 800170e:	f004 f967 	bl	80059e0 <HAL_TIMEx_MasterConfigSynchronization>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001718:	f000 f8d8 	bl	80018cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800171c:	2360      	movs	r3, #96	; 0x60
 800171e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 255;
 8001720:	23ff      	movs	r3, #255	; 0xff
 8001722:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001724:	2300      	movs	r3, #0
 8001726:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001728:	2300      	movs	r3, #0
 800172a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800172c:	463b      	mov	r3, r7
 800172e:	2204      	movs	r2, #4
 8001730:	4619      	mov	r1, r3
 8001732:	480e      	ldr	r0, [pc, #56]	; (800176c <MX_TIM4_Init+0x100>)
 8001734:	f003 fb12 	bl	8004d5c <HAL_TIM_PWM_ConfigChannel>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d001      	beq.n	8001742 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800173e:	f000 f8c5 	bl	80018cc <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8001742:	2300      	movs	r3, #0
 8001744:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001746:	463b      	mov	r3, r7
 8001748:	2208      	movs	r2, #8
 800174a:	4619      	mov	r1, r3
 800174c:	4807      	ldr	r0, [pc, #28]	; (800176c <MX_TIM4_Init+0x100>)
 800174e:	f003 fb05 	bl	8004d5c <HAL_TIM_PWM_ConfigChannel>
 8001752:	4603      	mov	r3, r0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d001      	beq.n	800175c <MX_TIM4_Init+0xf0>
  {
    Error_Handler();
 8001758:	f000 f8b8 	bl	80018cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800175c:	4803      	ldr	r0, [pc, #12]	; (800176c <MX_TIM4_Init+0x100>)
 800175e:	f000 f961 	bl	8001a24 <HAL_TIM_MspPostInit>

}
 8001762:	bf00      	nop
 8001764:	3738      	adds	r7, #56	; 0x38
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	20000250 	.word	0x20000250
 8001770:	40000800 	.word	0x40000800

08001774 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001778:	4b14      	ldr	r3, [pc, #80]	; (80017cc <MX_USART2_UART_Init+0x58>)
 800177a:	4a15      	ldr	r2, [pc, #84]	; (80017d0 <MX_USART2_UART_Init+0x5c>)
 800177c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800177e:	4b13      	ldr	r3, [pc, #76]	; (80017cc <MX_USART2_UART_Init+0x58>)
 8001780:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001784:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001786:	4b11      	ldr	r3, [pc, #68]	; (80017cc <MX_USART2_UART_Init+0x58>)
 8001788:	2200      	movs	r2, #0
 800178a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800178c:	4b0f      	ldr	r3, [pc, #60]	; (80017cc <MX_USART2_UART_Init+0x58>)
 800178e:	2200      	movs	r2, #0
 8001790:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001792:	4b0e      	ldr	r3, [pc, #56]	; (80017cc <MX_USART2_UART_Init+0x58>)
 8001794:	2200      	movs	r2, #0
 8001796:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001798:	4b0c      	ldr	r3, [pc, #48]	; (80017cc <MX_USART2_UART_Init+0x58>)
 800179a:	220c      	movs	r2, #12
 800179c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800179e:	4b0b      	ldr	r3, [pc, #44]	; (80017cc <MX_USART2_UART_Init+0x58>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017a4:	4b09      	ldr	r3, [pc, #36]	; (80017cc <MX_USART2_UART_Init+0x58>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017aa:	4b08      	ldr	r3, [pc, #32]	; (80017cc <MX_USART2_UART_Init+0x58>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017b0:	4b06      	ldr	r3, [pc, #24]	; (80017cc <MX_USART2_UART_Init+0x58>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017b6:	4805      	ldr	r0, [pc, #20]	; (80017cc <MX_USART2_UART_Init+0x58>)
 80017b8:	f004 f99e 	bl	8005af8 <HAL_UART_Init>
 80017bc:	4603      	mov	r3, r0
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d001      	beq.n	80017c6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80017c2:	f000 f883 	bl	80018cc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80017c6:	bf00      	nop
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	2000029c 	.word	0x2000029c
 80017d0:	40004400 	.word	0x40004400

080017d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b08a      	sub	sp, #40	; 0x28
 80017d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017da:	f107 0314 	add.w	r3, r7, #20
 80017de:	2200      	movs	r2, #0
 80017e0:	601a      	str	r2, [r3, #0]
 80017e2:	605a      	str	r2, [r3, #4]
 80017e4:	609a      	str	r2, [r3, #8]
 80017e6:	60da      	str	r2, [r3, #12]
 80017e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017ea:	4b36      	ldr	r3, [pc, #216]	; (80018c4 <MX_GPIO_Init+0xf0>)
 80017ec:	695b      	ldr	r3, [r3, #20]
 80017ee:	4a35      	ldr	r2, [pc, #212]	; (80018c4 <MX_GPIO_Init+0xf0>)
 80017f0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80017f4:	6153      	str	r3, [r2, #20]
 80017f6:	4b33      	ldr	r3, [pc, #204]	; (80018c4 <MX_GPIO_Init+0xf0>)
 80017f8:	695b      	ldr	r3, [r3, #20]
 80017fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80017fe:	613b      	str	r3, [r7, #16]
 8001800:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001802:	4b30      	ldr	r3, [pc, #192]	; (80018c4 <MX_GPIO_Init+0xf0>)
 8001804:	695b      	ldr	r3, [r3, #20]
 8001806:	4a2f      	ldr	r2, [pc, #188]	; (80018c4 <MX_GPIO_Init+0xf0>)
 8001808:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800180c:	6153      	str	r3, [r2, #20]
 800180e:	4b2d      	ldr	r3, [pc, #180]	; (80018c4 <MX_GPIO_Init+0xf0>)
 8001810:	695b      	ldr	r3, [r3, #20]
 8001812:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001816:	60fb      	str	r3, [r7, #12]
 8001818:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800181a:	4b2a      	ldr	r3, [pc, #168]	; (80018c4 <MX_GPIO_Init+0xf0>)
 800181c:	695b      	ldr	r3, [r3, #20]
 800181e:	4a29      	ldr	r2, [pc, #164]	; (80018c4 <MX_GPIO_Init+0xf0>)
 8001820:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001824:	6153      	str	r3, [r2, #20]
 8001826:	4b27      	ldr	r3, [pc, #156]	; (80018c4 <MX_GPIO_Init+0xf0>)
 8001828:	695b      	ldr	r3, [r3, #20]
 800182a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800182e:	60bb      	str	r3, [r7, #8]
 8001830:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001832:	4b24      	ldr	r3, [pc, #144]	; (80018c4 <MX_GPIO_Init+0xf0>)
 8001834:	695b      	ldr	r3, [r3, #20]
 8001836:	4a23      	ldr	r2, [pc, #140]	; (80018c4 <MX_GPIO_Init+0xf0>)
 8001838:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800183c:	6153      	str	r3, [r2, #20]
 800183e:	4b21      	ldr	r3, [pc, #132]	; (80018c4 <MX_GPIO_Init+0xf0>)
 8001840:	695b      	ldr	r3, [r3, #20]
 8001842:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001846:	607b      	str	r3, [r7, #4]
 8001848:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800184a:	2200      	movs	r2, #0
 800184c:	2120      	movs	r1, #32
 800184e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001852:	f000 fdd9 	bl	8002408 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001856:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800185a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800185c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001860:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001862:	2300      	movs	r3, #0
 8001864:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001866:	f107 0314 	add.w	r3, r7, #20
 800186a:	4619      	mov	r1, r3
 800186c:	4816      	ldr	r0, [pc, #88]	; (80018c8 <MX_GPIO_Init+0xf4>)
 800186e:	f000 fc41 	bl	80020f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001872:	2320      	movs	r3, #32
 8001874:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001876:	2301      	movs	r3, #1
 8001878:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187a:	2300      	movs	r3, #0
 800187c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800187e:	2300      	movs	r3, #0
 8001880:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001882:	f107 0314 	add.w	r3, r7, #20
 8001886:	4619      	mov	r1, r3
 8001888:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800188c:	f000 fc32 	bl	80020f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8001890:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001894:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001896:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800189a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800189c:	2301      	movs	r3, #1
 800189e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 80018a0:	f107 0314 	add.w	r3, r7, #20
 80018a4:	4619      	mov	r1, r3
 80018a6:	4808      	ldr	r0, [pc, #32]	; (80018c8 <MX_GPIO_Init+0xf4>)
 80018a8:	f000 fc24 	bl	80020f4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80018ac:	2200      	movs	r2, #0
 80018ae:	2100      	movs	r1, #0
 80018b0:	2017      	movs	r0, #23
 80018b2:	f000 fbe8 	bl	8002086 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80018b6:	2017      	movs	r0, #23
 80018b8:	f000 fc01 	bl	80020be <HAL_NVIC_EnableIRQ>

}
 80018bc:	bf00      	nop
 80018be:	3728      	adds	r7, #40	; 0x28
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	40021000 	.word	0x40021000
 80018c8:	48000800 	.word	0x48000800

080018cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018d0:	b672      	cpsid	i
}
 80018d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018d4:	e7fe      	b.n	80018d4 <Error_Handler+0x8>
	...

080018d8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018de:	4b0f      	ldr	r3, [pc, #60]	; (800191c <HAL_MspInit+0x44>)
 80018e0:	699b      	ldr	r3, [r3, #24]
 80018e2:	4a0e      	ldr	r2, [pc, #56]	; (800191c <HAL_MspInit+0x44>)
 80018e4:	f043 0301 	orr.w	r3, r3, #1
 80018e8:	6193      	str	r3, [r2, #24]
 80018ea:	4b0c      	ldr	r3, [pc, #48]	; (800191c <HAL_MspInit+0x44>)
 80018ec:	699b      	ldr	r3, [r3, #24]
 80018ee:	f003 0301 	and.w	r3, r3, #1
 80018f2:	607b      	str	r3, [r7, #4]
 80018f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018f6:	4b09      	ldr	r3, [pc, #36]	; (800191c <HAL_MspInit+0x44>)
 80018f8:	69db      	ldr	r3, [r3, #28]
 80018fa:	4a08      	ldr	r2, [pc, #32]	; (800191c <HAL_MspInit+0x44>)
 80018fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001900:	61d3      	str	r3, [r2, #28]
 8001902:	4b06      	ldr	r3, [pc, #24]	; (800191c <HAL_MspInit+0x44>)
 8001904:	69db      	ldr	r3, [r3, #28]
 8001906:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800190a:	603b      	str	r3, [r7, #0]
 800190c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800190e:	2007      	movs	r0, #7
 8001910:	f000 fbae 	bl	8002070 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001914:	bf00      	nop
 8001916:	3708      	adds	r7, #8
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	40021000 	.word	0x40021000

08001920 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b08a      	sub	sp, #40	; 0x28
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001928:	f107 0314 	add.w	r3, r7, #20
 800192c:	2200      	movs	r2, #0
 800192e:	601a      	str	r2, [r3, #0]
 8001930:	605a      	str	r2, [r3, #4]
 8001932:	609a      	str	r2, [r3, #8]
 8001934:	60da      	str	r2, [r3, #12]
 8001936:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a26      	ldr	r2, [pc, #152]	; (80019d8 <HAL_I2C_MspInit+0xb8>)
 800193e:	4293      	cmp	r3, r2
 8001940:	d145      	bne.n	80019ce <HAL_I2C_MspInit+0xae>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001942:	4b26      	ldr	r3, [pc, #152]	; (80019dc <HAL_I2C_MspInit+0xbc>)
 8001944:	695b      	ldr	r3, [r3, #20]
 8001946:	4a25      	ldr	r2, [pc, #148]	; (80019dc <HAL_I2C_MspInit+0xbc>)
 8001948:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800194c:	6153      	str	r3, [r2, #20]
 800194e:	4b23      	ldr	r3, [pc, #140]	; (80019dc <HAL_I2C_MspInit+0xbc>)
 8001950:	695b      	ldr	r3, [r3, #20]
 8001952:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001956:	613b      	str	r3, [r7, #16]
 8001958:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800195a:	4b20      	ldr	r3, [pc, #128]	; (80019dc <HAL_I2C_MspInit+0xbc>)
 800195c:	695b      	ldr	r3, [r3, #20]
 800195e:	4a1f      	ldr	r2, [pc, #124]	; (80019dc <HAL_I2C_MspInit+0xbc>)
 8001960:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001964:	6153      	str	r3, [r2, #20]
 8001966:	4b1d      	ldr	r3, [pc, #116]	; (80019dc <HAL_I2C_MspInit+0xbc>)
 8001968:	695b      	ldr	r3, [r3, #20]
 800196a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800196e:	60fb      	str	r3, [r7, #12]
 8001970:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001972:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001976:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001978:	2312      	movs	r3, #18
 800197a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197c:	2300      	movs	r3, #0
 800197e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001980:	2303      	movs	r3, #3
 8001982:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001984:	2304      	movs	r3, #4
 8001986:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001988:	f107 0314 	add.w	r3, r7, #20
 800198c:	4619      	mov	r1, r3
 800198e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001992:	f000 fbaf 	bl	80020f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001996:	2380      	movs	r3, #128	; 0x80
 8001998:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800199a:	2312      	movs	r3, #18
 800199c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199e:	2300      	movs	r3, #0
 80019a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019a2:	2303      	movs	r3, #3
 80019a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80019a6:	2304      	movs	r3, #4
 80019a8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019aa:	f107 0314 	add.w	r3, r7, #20
 80019ae:	4619      	mov	r1, r3
 80019b0:	480b      	ldr	r0, [pc, #44]	; (80019e0 <HAL_I2C_MspInit+0xc0>)
 80019b2:	f000 fb9f 	bl	80020f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80019b6:	4b09      	ldr	r3, [pc, #36]	; (80019dc <HAL_I2C_MspInit+0xbc>)
 80019b8:	69db      	ldr	r3, [r3, #28]
 80019ba:	4a08      	ldr	r2, [pc, #32]	; (80019dc <HAL_I2C_MspInit+0xbc>)
 80019bc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80019c0:	61d3      	str	r3, [r2, #28]
 80019c2:	4b06      	ldr	r3, [pc, #24]	; (80019dc <HAL_I2C_MspInit+0xbc>)
 80019c4:	69db      	ldr	r3, [r3, #28]
 80019c6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019ca:	60bb      	str	r3, [r7, #8]
 80019cc:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80019ce:	bf00      	nop
 80019d0:	3728      	adds	r7, #40	; 0x28
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	40005400 	.word	0x40005400
 80019dc:	40021000 	.word	0x40021000
 80019e0:	48000400 	.word	0x48000400

080019e4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b085      	sub	sp, #20
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a0a      	ldr	r2, [pc, #40]	; (8001a1c <HAL_TIM_Base_MspInit+0x38>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d10b      	bne.n	8001a0e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80019f6:	4b0a      	ldr	r3, [pc, #40]	; (8001a20 <HAL_TIM_Base_MspInit+0x3c>)
 80019f8:	69db      	ldr	r3, [r3, #28]
 80019fa:	4a09      	ldr	r2, [pc, #36]	; (8001a20 <HAL_TIM_Base_MspInit+0x3c>)
 80019fc:	f043 0304 	orr.w	r3, r3, #4
 8001a00:	61d3      	str	r3, [r2, #28]
 8001a02:	4b07      	ldr	r3, [pc, #28]	; (8001a20 <HAL_TIM_Base_MspInit+0x3c>)
 8001a04:	69db      	ldr	r3, [r3, #28]
 8001a06:	f003 0304 	and.w	r3, r3, #4
 8001a0a:	60fb      	str	r3, [r7, #12]
 8001a0c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001a0e:	bf00      	nop
 8001a10:	3714      	adds	r7, #20
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop
 8001a1c:	40000800 	.word	0x40000800
 8001a20:	40021000 	.word	0x40021000

08001a24 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b08a      	sub	sp, #40	; 0x28
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a2c:	f107 0314 	add.w	r3, r7, #20
 8001a30:	2200      	movs	r2, #0
 8001a32:	601a      	str	r2, [r3, #0]
 8001a34:	605a      	str	r2, [r3, #4]
 8001a36:	609a      	str	r2, [r3, #8]
 8001a38:	60da      	str	r2, [r3, #12]
 8001a3a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a20      	ldr	r2, [pc, #128]	; (8001ac4 <HAL_TIM_MspPostInit+0xa0>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d13a      	bne.n	8001abc <HAL_TIM_MspPostInit+0x98>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a46:	4b20      	ldr	r3, [pc, #128]	; (8001ac8 <HAL_TIM_MspPostInit+0xa4>)
 8001a48:	695b      	ldr	r3, [r3, #20]
 8001a4a:	4a1f      	ldr	r2, [pc, #124]	; (8001ac8 <HAL_TIM_MspPostInit+0xa4>)
 8001a4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a50:	6153      	str	r3, [r2, #20]
 8001a52:	4b1d      	ldr	r3, [pc, #116]	; (8001ac8 <HAL_TIM_MspPostInit+0xa4>)
 8001a54:	695b      	ldr	r3, [r3, #20]
 8001a56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a5a:	613b      	str	r3, [r7, #16]
 8001a5c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a5e:	4b1a      	ldr	r3, [pc, #104]	; (8001ac8 <HAL_TIM_MspPostInit+0xa4>)
 8001a60:	695b      	ldr	r3, [r3, #20]
 8001a62:	4a19      	ldr	r2, [pc, #100]	; (8001ac8 <HAL_TIM_MspPostInit+0xa4>)
 8001a64:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a68:	6153      	str	r3, [r2, #20]
 8001a6a:	4b17      	ldr	r3, [pc, #92]	; (8001ac8 <HAL_TIM_MspPostInit+0xa4>)
 8001a6c:	695b      	ldr	r3, [r3, #20]
 8001a6e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a72:	60fb      	str	r3, [r7, #12]
 8001a74:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PA12     ------> TIM4_CH2
    PB8     ------> TIM4_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001a76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a7c:	2302      	movs	r3, #2
 8001a7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a80:	2300      	movs	r3, #0
 8001a82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a84:	2300      	movs	r3, #0
 8001a86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8001a88:	230a      	movs	r3, #10
 8001a8a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a8c:	f107 0314 	add.w	r3, r7, #20
 8001a90:	4619      	mov	r1, r3
 8001a92:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a96:	f000 fb2d 	bl	80020f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001a9a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa0:	2302      	movs	r3, #2
 8001aa2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001aac:	2302      	movs	r3, #2
 8001aae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ab0:	f107 0314 	add.w	r3, r7, #20
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	4805      	ldr	r0, [pc, #20]	; (8001acc <HAL_TIM_MspPostInit+0xa8>)
 8001ab8:	f000 fb1c 	bl	80020f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001abc:	bf00      	nop
 8001abe:	3728      	adds	r7, #40	; 0x28
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	40000800 	.word	0x40000800
 8001ac8:	40021000 	.word	0x40021000
 8001acc:	48000400 	.word	0x48000400

08001ad0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b08a      	sub	sp, #40	; 0x28
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ad8:	f107 0314 	add.w	r3, r7, #20
 8001adc:	2200      	movs	r2, #0
 8001ade:	601a      	str	r2, [r3, #0]
 8001ae0:	605a      	str	r2, [r3, #4]
 8001ae2:	609a      	str	r2, [r3, #8]
 8001ae4:	60da      	str	r2, [r3, #12]
 8001ae6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a17      	ldr	r2, [pc, #92]	; (8001b4c <HAL_UART_MspInit+0x7c>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d128      	bne.n	8001b44 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001af2:	4b17      	ldr	r3, [pc, #92]	; (8001b50 <HAL_UART_MspInit+0x80>)
 8001af4:	69db      	ldr	r3, [r3, #28]
 8001af6:	4a16      	ldr	r2, [pc, #88]	; (8001b50 <HAL_UART_MspInit+0x80>)
 8001af8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001afc:	61d3      	str	r3, [r2, #28]
 8001afe:	4b14      	ldr	r3, [pc, #80]	; (8001b50 <HAL_UART_MspInit+0x80>)
 8001b00:	69db      	ldr	r3, [r3, #28]
 8001b02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b06:	613b      	str	r3, [r7, #16]
 8001b08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b0a:	4b11      	ldr	r3, [pc, #68]	; (8001b50 <HAL_UART_MspInit+0x80>)
 8001b0c:	695b      	ldr	r3, [r3, #20]
 8001b0e:	4a10      	ldr	r2, [pc, #64]	; (8001b50 <HAL_UART_MspInit+0x80>)
 8001b10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b14:	6153      	str	r3, [r2, #20]
 8001b16:	4b0e      	ldr	r3, [pc, #56]	; (8001b50 <HAL_UART_MspInit+0x80>)
 8001b18:	695b      	ldr	r3, [r3, #20]
 8001b1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b1e:	60fb      	str	r3, [r7, #12]
 8001b20:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001b22:	230c      	movs	r3, #12
 8001b24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b26:	2302      	movs	r3, #2
 8001b28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b32:	2307      	movs	r3, #7
 8001b34:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b36:	f107 0314 	add.w	r3, r7, #20
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b40:	f000 fad8 	bl	80020f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001b44:	bf00      	nop
 8001b46:	3728      	adds	r7, #40	; 0x28
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	40004400 	.word	0x40004400
 8001b50:	40021000 	.word	0x40021000

08001b54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b58:	e7fe      	b.n	8001b58 <NMI_Handler+0x4>

08001b5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b5a:	b480      	push	{r7}
 8001b5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b5e:	e7fe      	b.n	8001b5e <HardFault_Handler+0x4>

08001b60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b64:	e7fe      	b.n	8001b64 <MemManage_Handler+0x4>

08001b66 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b66:	b480      	push	{r7}
 8001b68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b6a:	e7fe      	b.n	8001b6a <BusFault_Handler+0x4>

08001b6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b70:	e7fe      	b.n	8001b70 <UsageFault_Handler+0x4>

08001b72 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b72:	b480      	push	{r7}
 8001b74:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b76:	bf00      	nop
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr

08001b80 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b84:	bf00      	nop
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr

08001b8e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b8e:	b480      	push	{r7}
 8001b90:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b92:	bf00      	nop
 8001b94:	46bd      	mov	sp, r7
 8001b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9a:	4770      	bx	lr

08001b9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ba0:	f000 f952 	bl	8001e48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ba4:	bf00      	nop
 8001ba6:	bd80      	pop	{r7, pc}

08001ba8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 8001bac:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001bb0:	f000 fc42 	bl	8002438 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001bb4:	bf00      	nop
 8001bb6:	bd80      	pop	{r7, pc}

08001bb8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
	return 1;
 8001bbc:	2301      	movs	r3, #1
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr

08001bc8 <_kill>:

int _kill(int pid, int sig)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
 8001bd0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001bd2:	f004 fc53 	bl	800647c <__errno>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2216      	movs	r2, #22
 8001bda:	601a      	str	r2, [r3, #0]
	return -1;
 8001bdc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	3708      	adds	r7, #8
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}

08001be8 <_exit>:

void _exit (int status)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001bf0:	f04f 31ff 	mov.w	r1, #4294967295
 8001bf4:	6878      	ldr	r0, [r7, #4]
 8001bf6:	f7ff ffe7 	bl	8001bc8 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001bfa:	e7fe      	b.n	8001bfa <_exit+0x12>

08001bfc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b086      	sub	sp, #24
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	60f8      	str	r0, [r7, #12]
 8001c04:	60b9      	str	r1, [r7, #8]
 8001c06:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c08:	2300      	movs	r3, #0
 8001c0a:	617b      	str	r3, [r7, #20]
 8001c0c:	e00a      	b.n	8001c24 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001c0e:	f3af 8000 	nop.w
 8001c12:	4601      	mov	r1, r0
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	1c5a      	adds	r2, r3, #1
 8001c18:	60ba      	str	r2, [r7, #8]
 8001c1a:	b2ca      	uxtb	r2, r1
 8001c1c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c1e:	697b      	ldr	r3, [r7, #20]
 8001c20:	3301      	adds	r3, #1
 8001c22:	617b      	str	r3, [r7, #20]
 8001c24:	697a      	ldr	r2, [r7, #20]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	dbf0      	blt.n	8001c0e <_read+0x12>
	}

return len;
 8001c2c:	687b      	ldr	r3, [r7, #4]
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	3718      	adds	r7, #24
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}

08001c36 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c36:	b580      	push	{r7, lr}
 8001c38:	b086      	sub	sp, #24
 8001c3a:	af00      	add	r7, sp, #0
 8001c3c:	60f8      	str	r0, [r7, #12]
 8001c3e:	60b9      	str	r1, [r7, #8]
 8001c40:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c42:	2300      	movs	r3, #0
 8001c44:	617b      	str	r3, [r7, #20]
 8001c46:	e009      	b.n	8001c5c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001c48:	68bb      	ldr	r3, [r7, #8]
 8001c4a:	1c5a      	adds	r2, r3, #1
 8001c4c:	60ba      	str	r2, [r7, #8]
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7ff fa01 	bl	8001058 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	3301      	adds	r3, #1
 8001c5a:	617b      	str	r3, [r7, #20]
 8001c5c:	697a      	ldr	r2, [r7, #20]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	429a      	cmp	r2, r3
 8001c62:	dbf1      	blt.n	8001c48 <_write+0x12>
	}
	return len;
 8001c64:	687b      	ldr	r3, [r7, #4]
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	3718      	adds	r7, #24
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}

08001c6e <_close>:

int _close(int file)
{
 8001c6e:	b480      	push	{r7}
 8001c70:	b083      	sub	sp, #12
 8001c72:	af00      	add	r7, sp, #0
 8001c74:	6078      	str	r0, [r7, #4]
	return -1;
 8001c76:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	370c      	adds	r7, #12
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr

08001c86 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c86:	b480      	push	{r7}
 8001c88:	b083      	sub	sp, #12
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	6078      	str	r0, [r7, #4]
 8001c8e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c96:	605a      	str	r2, [r3, #4]
	return 0;
 8001c98:	2300      	movs	r3, #0
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	370c      	adds	r7, #12
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr

08001ca6 <_isatty>:

int _isatty(int file)
{
 8001ca6:	b480      	push	{r7}
 8001ca8:	b083      	sub	sp, #12
 8001caa:	af00      	add	r7, sp, #0
 8001cac:	6078      	str	r0, [r7, #4]
	return 1;
 8001cae:	2301      	movs	r3, #1
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	370c      	adds	r7, #12
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr

08001cbc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b085      	sub	sp, #20
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	60f8      	str	r0, [r7, #12]
 8001cc4:	60b9      	str	r1, [r7, #8]
 8001cc6:	607a      	str	r2, [r7, #4]
	return 0;
 8001cc8:	2300      	movs	r3, #0
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3714      	adds	r7, #20
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr
	...

08001cd8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b086      	sub	sp, #24
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ce0:	4a14      	ldr	r2, [pc, #80]	; (8001d34 <_sbrk+0x5c>)
 8001ce2:	4b15      	ldr	r3, [pc, #84]	; (8001d38 <_sbrk+0x60>)
 8001ce4:	1ad3      	subs	r3, r2, r3
 8001ce6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cec:	4b13      	ldr	r3, [pc, #76]	; (8001d3c <_sbrk+0x64>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d102      	bne.n	8001cfa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cf4:	4b11      	ldr	r3, [pc, #68]	; (8001d3c <_sbrk+0x64>)
 8001cf6:	4a12      	ldr	r2, [pc, #72]	; (8001d40 <_sbrk+0x68>)
 8001cf8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cfa:	4b10      	ldr	r3, [pc, #64]	; (8001d3c <_sbrk+0x64>)
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	4413      	add	r3, r2
 8001d02:	693a      	ldr	r2, [r7, #16]
 8001d04:	429a      	cmp	r2, r3
 8001d06:	d207      	bcs.n	8001d18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d08:	f004 fbb8 	bl	800647c <__errno>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	220c      	movs	r2, #12
 8001d10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d12:	f04f 33ff 	mov.w	r3, #4294967295
 8001d16:	e009      	b.n	8001d2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d18:	4b08      	ldr	r3, [pc, #32]	; (8001d3c <_sbrk+0x64>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d1e:	4b07      	ldr	r3, [pc, #28]	; (8001d3c <_sbrk+0x64>)
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	4413      	add	r3, r2
 8001d26:	4a05      	ldr	r2, [pc, #20]	; (8001d3c <_sbrk+0x64>)
 8001d28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d2a:	68fb      	ldr	r3, [r7, #12]
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	3718      	adds	r7, #24
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	20010000 	.word	0x20010000
 8001d38:	00000400 	.word	0x00000400
 8001d3c:	2000052c 	.word	0x2000052c
 8001d40:	20000548 	.word	0x20000548

08001d44 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d48:	4b06      	ldr	r3, [pc, #24]	; (8001d64 <SystemInit+0x20>)
 8001d4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d4e:	4a05      	ldr	r2, [pc, #20]	; (8001d64 <SystemInit+0x20>)
 8001d50:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d54:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d58:	bf00      	nop
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr
 8001d62:	bf00      	nop
 8001d64:	e000ed00 	.word	0xe000ed00

08001d68 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001d68:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001da0 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d6c:	f7ff ffea 	bl	8001d44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d70:	480c      	ldr	r0, [pc, #48]	; (8001da4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001d72:	490d      	ldr	r1, [pc, #52]	; (8001da8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d74:	4a0d      	ldr	r2, [pc, #52]	; (8001dac <LoopForever+0xe>)
  movs r3, #0
 8001d76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d78:	e002      	b.n	8001d80 <LoopCopyDataInit>

08001d7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d7e:	3304      	adds	r3, #4

08001d80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d84:	d3f9      	bcc.n	8001d7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d86:	4a0a      	ldr	r2, [pc, #40]	; (8001db0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001d88:	4c0a      	ldr	r4, [pc, #40]	; (8001db4 <LoopForever+0x16>)
  movs r3, #0
 8001d8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d8c:	e001      	b.n	8001d92 <LoopFillZerobss>

08001d8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d90:	3204      	adds	r2, #4

08001d92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d94:	d3fb      	bcc.n	8001d8e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d96:	f004 fb77 	bl	8006488 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d9a:	f7ff f971 	bl	8001080 <main>

08001d9e <LoopForever>:

LoopForever:
    b LoopForever
 8001d9e:	e7fe      	b.n	8001d9e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001da0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001da4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001da8:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001dac:	0800b8c0 	.word	0x0800b8c0
  ldr r2, =_sbss
 8001db0:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001db4:	20000544 	.word	0x20000544

08001db8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001db8:	e7fe      	b.n	8001db8 <ADC1_2_IRQHandler>
	...

08001dbc <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001dc0:	4b08      	ldr	r3, [pc, #32]	; (8001de4 <HAL_Init+0x28>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a07      	ldr	r2, [pc, #28]	; (8001de4 <HAL_Init+0x28>)
 8001dc6:	f043 0310 	orr.w	r3, r3, #16
 8001dca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dcc:	2003      	movs	r0, #3
 8001dce:	f000 f94f 	bl	8002070 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dd2:	2000      	movs	r0, #0
 8001dd4:	f000 f808 	bl	8001de8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001dd8:	f7ff fd7e 	bl	80018d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ddc:	2300      	movs	r3, #0
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	40022000 	.word	0x40022000

08001de8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001df0:	4b12      	ldr	r3, [pc, #72]	; (8001e3c <HAL_InitTick+0x54>)
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	4b12      	ldr	r3, [pc, #72]	; (8001e40 <HAL_InitTick+0x58>)
 8001df6:	781b      	ldrb	r3, [r3, #0]
 8001df8:	4619      	mov	r1, r3
 8001dfa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001dfe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e02:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e06:	4618      	mov	r0, r3
 8001e08:	f000 f967 	bl	80020da <HAL_SYSTICK_Config>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d001      	beq.n	8001e16 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e12:	2301      	movs	r3, #1
 8001e14:	e00e      	b.n	8001e34 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2b0f      	cmp	r3, #15
 8001e1a:	d80a      	bhi.n	8001e32 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	6879      	ldr	r1, [r7, #4]
 8001e20:	f04f 30ff 	mov.w	r0, #4294967295
 8001e24:	f000 f92f 	bl	8002086 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e28:	4a06      	ldr	r2, [pc, #24]	; (8001e44 <HAL_InitTick+0x5c>)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	e000      	b.n	8001e34 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e32:	2301      	movs	r3, #1
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	3708      	adds	r7, #8
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	20000004 	.word	0x20000004
 8001e40:	2000000c 	.word	0x2000000c
 8001e44:	20000008 	.word	0x20000008

08001e48 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e4c:	4b06      	ldr	r3, [pc, #24]	; (8001e68 <HAL_IncTick+0x20>)
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	461a      	mov	r2, r3
 8001e52:	4b06      	ldr	r3, [pc, #24]	; (8001e6c <HAL_IncTick+0x24>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	4413      	add	r3, r2
 8001e58:	4a04      	ldr	r2, [pc, #16]	; (8001e6c <HAL_IncTick+0x24>)
 8001e5a:	6013      	str	r3, [r2, #0]
}
 8001e5c:	bf00      	nop
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e64:	4770      	bx	lr
 8001e66:	bf00      	nop
 8001e68:	2000000c 	.word	0x2000000c
 8001e6c:	20000530 	.word	0x20000530

08001e70 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  return uwTick;  
 8001e74:	4b03      	ldr	r3, [pc, #12]	; (8001e84 <HAL_GetTick+0x14>)
 8001e76:	681b      	ldr	r3, [r3, #0]
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop
 8001e84:	20000530 	.word	0x20000530

08001e88 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b084      	sub	sp, #16
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e90:	f7ff ffee 	bl	8001e70 <HAL_GetTick>
 8001e94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ea0:	d005      	beq.n	8001eae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ea2:	4b0a      	ldr	r3, [pc, #40]	; (8001ecc <HAL_Delay+0x44>)
 8001ea4:	781b      	ldrb	r3, [r3, #0]
 8001ea6:	461a      	mov	r2, r3
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	4413      	add	r3, r2
 8001eac:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001eae:	bf00      	nop
 8001eb0:	f7ff ffde 	bl	8001e70 <HAL_GetTick>
 8001eb4:	4602      	mov	r2, r0
 8001eb6:	68bb      	ldr	r3, [r7, #8]
 8001eb8:	1ad3      	subs	r3, r2, r3
 8001eba:	68fa      	ldr	r2, [r7, #12]
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	d8f7      	bhi.n	8001eb0 <HAL_Delay+0x28>
  {
  }
}
 8001ec0:	bf00      	nop
 8001ec2:	bf00      	nop
 8001ec4:	3710      	adds	r7, #16
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	2000000c 	.word	0x2000000c

08001ed0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	b085      	sub	sp, #20
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	f003 0307 	and.w	r3, r3, #7
 8001ede:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ee0:	4b0c      	ldr	r3, [pc, #48]	; (8001f14 <__NVIC_SetPriorityGrouping+0x44>)
 8001ee2:	68db      	ldr	r3, [r3, #12]
 8001ee4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ee6:	68ba      	ldr	r2, [r7, #8]
 8001ee8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001eec:	4013      	ands	r3, r2
 8001eee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ef4:	68bb      	ldr	r3, [r7, #8]
 8001ef6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ef8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001efc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f02:	4a04      	ldr	r2, [pc, #16]	; (8001f14 <__NVIC_SetPriorityGrouping+0x44>)
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	60d3      	str	r3, [r2, #12]
}
 8001f08:	bf00      	nop
 8001f0a:	3714      	adds	r7, #20
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f12:	4770      	bx	lr
 8001f14:	e000ed00 	.word	0xe000ed00

08001f18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f1c:	4b04      	ldr	r3, [pc, #16]	; (8001f30 <__NVIC_GetPriorityGrouping+0x18>)
 8001f1e:	68db      	ldr	r3, [r3, #12]
 8001f20:	0a1b      	lsrs	r3, r3, #8
 8001f22:	f003 0307 	and.w	r3, r3, #7
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr
 8001f30:	e000ed00 	.word	0xe000ed00

08001f34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	db0b      	blt.n	8001f5e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f46:	79fb      	ldrb	r3, [r7, #7]
 8001f48:	f003 021f 	and.w	r2, r3, #31
 8001f4c:	4907      	ldr	r1, [pc, #28]	; (8001f6c <__NVIC_EnableIRQ+0x38>)
 8001f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f52:	095b      	lsrs	r3, r3, #5
 8001f54:	2001      	movs	r0, #1
 8001f56:	fa00 f202 	lsl.w	r2, r0, r2
 8001f5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001f5e:	bf00      	nop
 8001f60:	370c      	adds	r7, #12
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr
 8001f6a:	bf00      	nop
 8001f6c:	e000e100 	.word	0xe000e100

08001f70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b083      	sub	sp, #12
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	4603      	mov	r3, r0
 8001f78:	6039      	str	r1, [r7, #0]
 8001f7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	db0a      	blt.n	8001f9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	b2da      	uxtb	r2, r3
 8001f88:	490c      	ldr	r1, [pc, #48]	; (8001fbc <__NVIC_SetPriority+0x4c>)
 8001f8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f8e:	0112      	lsls	r2, r2, #4
 8001f90:	b2d2      	uxtb	r2, r2
 8001f92:	440b      	add	r3, r1
 8001f94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f98:	e00a      	b.n	8001fb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	b2da      	uxtb	r2, r3
 8001f9e:	4908      	ldr	r1, [pc, #32]	; (8001fc0 <__NVIC_SetPriority+0x50>)
 8001fa0:	79fb      	ldrb	r3, [r7, #7]
 8001fa2:	f003 030f 	and.w	r3, r3, #15
 8001fa6:	3b04      	subs	r3, #4
 8001fa8:	0112      	lsls	r2, r2, #4
 8001faa:	b2d2      	uxtb	r2, r2
 8001fac:	440b      	add	r3, r1
 8001fae:	761a      	strb	r2, [r3, #24]
}
 8001fb0:	bf00      	nop
 8001fb2:	370c      	adds	r7, #12
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr
 8001fbc:	e000e100 	.word	0xe000e100
 8001fc0:	e000ed00 	.word	0xe000ed00

08001fc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b089      	sub	sp, #36	; 0x24
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	60f8      	str	r0, [r7, #12]
 8001fcc:	60b9      	str	r1, [r7, #8]
 8001fce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	f003 0307 	and.w	r3, r3, #7
 8001fd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fd8:	69fb      	ldr	r3, [r7, #28]
 8001fda:	f1c3 0307 	rsb	r3, r3, #7
 8001fde:	2b04      	cmp	r3, #4
 8001fe0:	bf28      	it	cs
 8001fe2:	2304      	movcs	r3, #4
 8001fe4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fe6:	69fb      	ldr	r3, [r7, #28]
 8001fe8:	3304      	adds	r3, #4
 8001fea:	2b06      	cmp	r3, #6
 8001fec:	d902      	bls.n	8001ff4 <NVIC_EncodePriority+0x30>
 8001fee:	69fb      	ldr	r3, [r7, #28]
 8001ff0:	3b03      	subs	r3, #3
 8001ff2:	e000      	b.n	8001ff6 <NVIC_EncodePriority+0x32>
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ff8:	f04f 32ff 	mov.w	r2, #4294967295
 8001ffc:	69bb      	ldr	r3, [r7, #24]
 8001ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8002002:	43da      	mvns	r2, r3
 8002004:	68bb      	ldr	r3, [r7, #8]
 8002006:	401a      	ands	r2, r3
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800200c:	f04f 31ff 	mov.w	r1, #4294967295
 8002010:	697b      	ldr	r3, [r7, #20]
 8002012:	fa01 f303 	lsl.w	r3, r1, r3
 8002016:	43d9      	mvns	r1, r3
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800201c:	4313      	orrs	r3, r2
         );
}
 800201e:	4618      	mov	r0, r3
 8002020:	3724      	adds	r7, #36	; 0x24
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr
	...

0800202c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b082      	sub	sp, #8
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	3b01      	subs	r3, #1
 8002038:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800203c:	d301      	bcc.n	8002042 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800203e:	2301      	movs	r3, #1
 8002040:	e00f      	b.n	8002062 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002042:	4a0a      	ldr	r2, [pc, #40]	; (800206c <SysTick_Config+0x40>)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	3b01      	subs	r3, #1
 8002048:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800204a:	210f      	movs	r1, #15
 800204c:	f04f 30ff 	mov.w	r0, #4294967295
 8002050:	f7ff ff8e 	bl	8001f70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002054:	4b05      	ldr	r3, [pc, #20]	; (800206c <SysTick_Config+0x40>)
 8002056:	2200      	movs	r2, #0
 8002058:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800205a:	4b04      	ldr	r3, [pc, #16]	; (800206c <SysTick_Config+0x40>)
 800205c:	2207      	movs	r2, #7
 800205e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002060:	2300      	movs	r3, #0
}
 8002062:	4618      	mov	r0, r3
 8002064:	3708      	adds	r7, #8
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	e000e010 	.word	0xe000e010

08002070 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b082      	sub	sp, #8
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002078:	6878      	ldr	r0, [r7, #4]
 800207a:	f7ff ff29 	bl	8001ed0 <__NVIC_SetPriorityGrouping>
}
 800207e:	bf00      	nop
 8002080:	3708      	adds	r7, #8
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}

08002086 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002086:	b580      	push	{r7, lr}
 8002088:	b086      	sub	sp, #24
 800208a:	af00      	add	r7, sp, #0
 800208c:	4603      	mov	r3, r0
 800208e:	60b9      	str	r1, [r7, #8]
 8002090:	607a      	str	r2, [r7, #4]
 8002092:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002094:	2300      	movs	r3, #0
 8002096:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002098:	f7ff ff3e 	bl	8001f18 <__NVIC_GetPriorityGrouping>
 800209c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800209e:	687a      	ldr	r2, [r7, #4]
 80020a0:	68b9      	ldr	r1, [r7, #8]
 80020a2:	6978      	ldr	r0, [r7, #20]
 80020a4:	f7ff ff8e 	bl	8001fc4 <NVIC_EncodePriority>
 80020a8:	4602      	mov	r2, r0
 80020aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020ae:	4611      	mov	r1, r2
 80020b0:	4618      	mov	r0, r3
 80020b2:	f7ff ff5d 	bl	8001f70 <__NVIC_SetPriority>
}
 80020b6:	bf00      	nop
 80020b8:	3718      	adds	r7, #24
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}

080020be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020be:	b580      	push	{r7, lr}
 80020c0:	b082      	sub	sp, #8
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	4603      	mov	r3, r0
 80020c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020cc:	4618      	mov	r0, r3
 80020ce:	f7ff ff31 	bl	8001f34 <__NVIC_EnableIRQ>
}
 80020d2:	bf00      	nop
 80020d4:	3708      	adds	r7, #8
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}

080020da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020da:	b580      	push	{r7, lr}
 80020dc:	b082      	sub	sp, #8
 80020de:	af00      	add	r7, sp, #0
 80020e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020e2:	6878      	ldr	r0, [r7, #4]
 80020e4:	f7ff ffa2 	bl	800202c <SysTick_Config>
 80020e8:	4603      	mov	r3, r0
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	3708      	adds	r7, #8
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
	...

080020f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b087      	sub	sp, #28
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
 80020fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80020fe:	2300      	movs	r3, #0
 8002100:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002102:	e160      	b.n	80023c6 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	2101      	movs	r1, #1
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	fa01 f303 	lsl.w	r3, r1, r3
 8002110:	4013      	ands	r3, r2
 8002112:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	2b00      	cmp	r3, #0
 8002118:	f000 8152 	beq.w	80023c0 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	f003 0303 	and.w	r3, r3, #3
 8002124:	2b01      	cmp	r3, #1
 8002126:	d005      	beq.n	8002134 <HAL_GPIO_Init+0x40>
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	f003 0303 	and.w	r3, r3, #3
 8002130:	2b02      	cmp	r3, #2
 8002132:	d130      	bne.n	8002196 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	689b      	ldr	r3, [r3, #8]
 8002138:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	005b      	lsls	r3, r3, #1
 800213e:	2203      	movs	r2, #3
 8002140:	fa02 f303 	lsl.w	r3, r2, r3
 8002144:	43db      	mvns	r3, r3
 8002146:	693a      	ldr	r2, [r7, #16]
 8002148:	4013      	ands	r3, r2
 800214a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	68da      	ldr	r2, [r3, #12]
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	005b      	lsls	r3, r3, #1
 8002154:	fa02 f303 	lsl.w	r3, r2, r3
 8002158:	693a      	ldr	r2, [r7, #16]
 800215a:	4313      	orrs	r3, r2
 800215c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	693a      	ldr	r2, [r7, #16]
 8002162:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800216a:	2201      	movs	r2, #1
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	fa02 f303 	lsl.w	r3, r2, r3
 8002172:	43db      	mvns	r3, r3
 8002174:	693a      	ldr	r2, [r7, #16]
 8002176:	4013      	ands	r3, r2
 8002178:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	091b      	lsrs	r3, r3, #4
 8002180:	f003 0201 	and.w	r2, r3, #1
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	fa02 f303 	lsl.w	r3, r2, r3
 800218a:	693a      	ldr	r2, [r7, #16]
 800218c:	4313      	orrs	r3, r2
 800218e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	693a      	ldr	r2, [r7, #16]
 8002194:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	f003 0303 	and.w	r3, r3, #3
 800219e:	2b03      	cmp	r3, #3
 80021a0:	d017      	beq.n	80021d2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	68db      	ldr	r3, [r3, #12]
 80021a6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	005b      	lsls	r3, r3, #1
 80021ac:	2203      	movs	r2, #3
 80021ae:	fa02 f303 	lsl.w	r3, r2, r3
 80021b2:	43db      	mvns	r3, r3
 80021b4:	693a      	ldr	r2, [r7, #16]
 80021b6:	4013      	ands	r3, r2
 80021b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	689a      	ldr	r2, [r3, #8]
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	005b      	lsls	r3, r3, #1
 80021c2:	fa02 f303 	lsl.w	r3, r2, r3
 80021c6:	693a      	ldr	r2, [r7, #16]
 80021c8:	4313      	orrs	r3, r2
 80021ca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	693a      	ldr	r2, [r7, #16]
 80021d0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	f003 0303 	and.w	r3, r3, #3
 80021da:	2b02      	cmp	r3, #2
 80021dc:	d123      	bne.n	8002226 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	08da      	lsrs	r2, r3, #3
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	3208      	adds	r2, #8
 80021e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	f003 0307 	and.w	r3, r3, #7
 80021f2:	009b      	lsls	r3, r3, #2
 80021f4:	220f      	movs	r2, #15
 80021f6:	fa02 f303 	lsl.w	r3, r2, r3
 80021fa:	43db      	mvns	r3, r3
 80021fc:	693a      	ldr	r2, [r7, #16]
 80021fe:	4013      	ands	r3, r2
 8002200:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	691a      	ldr	r2, [r3, #16]
 8002206:	697b      	ldr	r3, [r7, #20]
 8002208:	f003 0307 	and.w	r3, r3, #7
 800220c:	009b      	lsls	r3, r3, #2
 800220e:	fa02 f303 	lsl.w	r3, r2, r3
 8002212:	693a      	ldr	r2, [r7, #16]
 8002214:	4313      	orrs	r3, r2
 8002216:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	08da      	lsrs	r2, r3, #3
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	3208      	adds	r2, #8
 8002220:	6939      	ldr	r1, [r7, #16]
 8002222:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	005b      	lsls	r3, r3, #1
 8002230:	2203      	movs	r2, #3
 8002232:	fa02 f303 	lsl.w	r3, r2, r3
 8002236:	43db      	mvns	r3, r3
 8002238:	693a      	ldr	r2, [r7, #16]
 800223a:	4013      	ands	r3, r2
 800223c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	f003 0203 	and.w	r2, r3, #3
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	005b      	lsls	r3, r3, #1
 800224a:	fa02 f303 	lsl.w	r3, r2, r3
 800224e:	693a      	ldr	r2, [r7, #16]
 8002250:	4313      	orrs	r3, r2
 8002252:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	693a      	ldr	r2, [r7, #16]
 8002258:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002262:	2b00      	cmp	r3, #0
 8002264:	f000 80ac 	beq.w	80023c0 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002268:	4b5e      	ldr	r3, [pc, #376]	; (80023e4 <HAL_GPIO_Init+0x2f0>)
 800226a:	699b      	ldr	r3, [r3, #24]
 800226c:	4a5d      	ldr	r2, [pc, #372]	; (80023e4 <HAL_GPIO_Init+0x2f0>)
 800226e:	f043 0301 	orr.w	r3, r3, #1
 8002272:	6193      	str	r3, [r2, #24]
 8002274:	4b5b      	ldr	r3, [pc, #364]	; (80023e4 <HAL_GPIO_Init+0x2f0>)
 8002276:	699b      	ldr	r3, [r3, #24]
 8002278:	f003 0301 	and.w	r3, r3, #1
 800227c:	60bb      	str	r3, [r7, #8]
 800227e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002280:	4a59      	ldr	r2, [pc, #356]	; (80023e8 <HAL_GPIO_Init+0x2f4>)
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	089b      	lsrs	r3, r3, #2
 8002286:	3302      	adds	r3, #2
 8002288:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800228c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800228e:	697b      	ldr	r3, [r7, #20]
 8002290:	f003 0303 	and.w	r3, r3, #3
 8002294:	009b      	lsls	r3, r3, #2
 8002296:	220f      	movs	r2, #15
 8002298:	fa02 f303 	lsl.w	r3, r2, r3
 800229c:	43db      	mvns	r3, r3
 800229e:	693a      	ldr	r2, [r7, #16]
 80022a0:	4013      	ands	r3, r2
 80022a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80022aa:	d025      	beq.n	80022f8 <HAL_GPIO_Init+0x204>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	4a4f      	ldr	r2, [pc, #316]	; (80023ec <HAL_GPIO_Init+0x2f8>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d01f      	beq.n	80022f4 <HAL_GPIO_Init+0x200>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	4a4e      	ldr	r2, [pc, #312]	; (80023f0 <HAL_GPIO_Init+0x2fc>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d019      	beq.n	80022f0 <HAL_GPIO_Init+0x1fc>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	4a4d      	ldr	r2, [pc, #308]	; (80023f4 <HAL_GPIO_Init+0x300>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d013      	beq.n	80022ec <HAL_GPIO_Init+0x1f8>
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	4a4c      	ldr	r2, [pc, #304]	; (80023f8 <HAL_GPIO_Init+0x304>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d00d      	beq.n	80022e8 <HAL_GPIO_Init+0x1f4>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	4a4b      	ldr	r2, [pc, #300]	; (80023fc <HAL_GPIO_Init+0x308>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d007      	beq.n	80022e4 <HAL_GPIO_Init+0x1f0>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	4a4a      	ldr	r2, [pc, #296]	; (8002400 <HAL_GPIO_Init+0x30c>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d101      	bne.n	80022e0 <HAL_GPIO_Init+0x1ec>
 80022dc:	2306      	movs	r3, #6
 80022de:	e00c      	b.n	80022fa <HAL_GPIO_Init+0x206>
 80022e0:	2307      	movs	r3, #7
 80022e2:	e00a      	b.n	80022fa <HAL_GPIO_Init+0x206>
 80022e4:	2305      	movs	r3, #5
 80022e6:	e008      	b.n	80022fa <HAL_GPIO_Init+0x206>
 80022e8:	2304      	movs	r3, #4
 80022ea:	e006      	b.n	80022fa <HAL_GPIO_Init+0x206>
 80022ec:	2303      	movs	r3, #3
 80022ee:	e004      	b.n	80022fa <HAL_GPIO_Init+0x206>
 80022f0:	2302      	movs	r3, #2
 80022f2:	e002      	b.n	80022fa <HAL_GPIO_Init+0x206>
 80022f4:	2301      	movs	r3, #1
 80022f6:	e000      	b.n	80022fa <HAL_GPIO_Init+0x206>
 80022f8:	2300      	movs	r3, #0
 80022fa:	697a      	ldr	r2, [r7, #20]
 80022fc:	f002 0203 	and.w	r2, r2, #3
 8002300:	0092      	lsls	r2, r2, #2
 8002302:	4093      	lsls	r3, r2
 8002304:	693a      	ldr	r2, [r7, #16]
 8002306:	4313      	orrs	r3, r2
 8002308:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800230a:	4937      	ldr	r1, [pc, #220]	; (80023e8 <HAL_GPIO_Init+0x2f4>)
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	089b      	lsrs	r3, r3, #2
 8002310:	3302      	adds	r3, #2
 8002312:	693a      	ldr	r2, [r7, #16]
 8002314:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002318:	4b3a      	ldr	r3, [pc, #232]	; (8002404 <HAL_GPIO_Init+0x310>)
 800231a:	689b      	ldr	r3, [r3, #8]
 800231c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	43db      	mvns	r3, r3
 8002322:	693a      	ldr	r2, [r7, #16]
 8002324:	4013      	ands	r3, r2
 8002326:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002330:	2b00      	cmp	r3, #0
 8002332:	d003      	beq.n	800233c <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8002334:	693a      	ldr	r2, [r7, #16]
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	4313      	orrs	r3, r2
 800233a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800233c:	4a31      	ldr	r2, [pc, #196]	; (8002404 <HAL_GPIO_Init+0x310>)
 800233e:	693b      	ldr	r3, [r7, #16]
 8002340:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002342:	4b30      	ldr	r3, [pc, #192]	; (8002404 <HAL_GPIO_Init+0x310>)
 8002344:	68db      	ldr	r3, [r3, #12]
 8002346:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	43db      	mvns	r3, r3
 800234c:	693a      	ldr	r2, [r7, #16]
 800234e:	4013      	ands	r3, r2
 8002350:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800235a:	2b00      	cmp	r3, #0
 800235c:	d003      	beq.n	8002366 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 800235e:	693a      	ldr	r2, [r7, #16]
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	4313      	orrs	r3, r2
 8002364:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002366:	4a27      	ldr	r2, [pc, #156]	; (8002404 <HAL_GPIO_Init+0x310>)
 8002368:	693b      	ldr	r3, [r7, #16]
 800236a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800236c:	4b25      	ldr	r3, [pc, #148]	; (8002404 <HAL_GPIO_Init+0x310>)
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	43db      	mvns	r3, r3
 8002376:	693a      	ldr	r2, [r7, #16]
 8002378:	4013      	ands	r3, r2
 800237a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002384:	2b00      	cmp	r3, #0
 8002386:	d003      	beq.n	8002390 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8002388:	693a      	ldr	r2, [r7, #16]
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	4313      	orrs	r3, r2
 800238e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002390:	4a1c      	ldr	r2, [pc, #112]	; (8002404 <HAL_GPIO_Init+0x310>)
 8002392:	693b      	ldr	r3, [r7, #16]
 8002394:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002396:	4b1b      	ldr	r3, [pc, #108]	; (8002404 <HAL_GPIO_Init+0x310>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	43db      	mvns	r3, r3
 80023a0:	693a      	ldr	r2, [r7, #16]
 80023a2:	4013      	ands	r3, r2
 80023a4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d003      	beq.n	80023ba <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 80023b2:	693a      	ldr	r2, [r7, #16]
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	4313      	orrs	r3, r2
 80023b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80023ba:	4a12      	ldr	r2, [pc, #72]	; (8002404 <HAL_GPIO_Init+0x310>)
 80023bc:	693b      	ldr	r3, [r7, #16]
 80023be:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	3301      	adds	r3, #1
 80023c4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	fa22 f303 	lsr.w	r3, r2, r3
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	f47f ae97 	bne.w	8002104 <HAL_GPIO_Init+0x10>
  }
}
 80023d6:	bf00      	nop
 80023d8:	bf00      	nop
 80023da:	371c      	adds	r7, #28
 80023dc:	46bd      	mov	sp, r7
 80023de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e2:	4770      	bx	lr
 80023e4:	40021000 	.word	0x40021000
 80023e8:	40010000 	.word	0x40010000
 80023ec:	48000400 	.word	0x48000400
 80023f0:	48000800 	.word	0x48000800
 80023f4:	48000c00 	.word	0x48000c00
 80023f8:	48001000 	.word	0x48001000
 80023fc:	48001400 	.word	0x48001400
 8002400:	48001800 	.word	0x48001800
 8002404:	40010400 	.word	0x40010400

08002408 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002408:	b480      	push	{r7}
 800240a:	b083      	sub	sp, #12
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
 8002410:	460b      	mov	r3, r1
 8002412:	807b      	strh	r3, [r7, #2]
 8002414:	4613      	mov	r3, r2
 8002416:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002418:	787b      	ldrb	r3, [r7, #1]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d003      	beq.n	8002426 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800241e:	887a      	ldrh	r2, [r7, #2]
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002424:	e002      	b.n	800242c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002426:	887a      	ldrh	r2, [r7, #2]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800242c:	bf00      	nop
 800242e:	370c      	adds	r7, #12
 8002430:	46bd      	mov	sp, r7
 8002432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002436:	4770      	bx	lr

08002438 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b082      	sub	sp, #8
 800243c:	af00      	add	r7, sp, #0
 800243e:	4603      	mov	r3, r0
 8002440:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002442:	4b08      	ldr	r3, [pc, #32]	; (8002464 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002444:	695a      	ldr	r2, [r3, #20]
 8002446:	88fb      	ldrh	r3, [r7, #6]
 8002448:	4013      	ands	r3, r2
 800244a:	2b00      	cmp	r3, #0
 800244c:	d006      	beq.n	800245c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800244e:	4a05      	ldr	r2, [pc, #20]	; (8002464 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002450:	88fb      	ldrh	r3, [r7, #6]
 8002452:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002454:	88fb      	ldrh	r3, [r7, #6]
 8002456:	4618      	mov	r0, r3
 8002458:	f7fe fdde 	bl	8001018 <HAL_GPIO_EXTI_Callback>
  }
}
 800245c:	bf00      	nop
 800245e:	3708      	adds	r7, #8
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}
 8002464:	40010400 	.word	0x40010400

08002468 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b082      	sub	sp, #8
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d101      	bne.n	800247a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e081      	b.n	800257e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002480:	b2db      	uxtb	r3, r3
 8002482:	2b00      	cmp	r3, #0
 8002484:	d106      	bne.n	8002494 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2200      	movs	r2, #0
 800248a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800248e:	6878      	ldr	r0, [r7, #4]
 8002490:	f7ff fa46 	bl	8001920 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2224      	movs	r2, #36	; 0x24
 8002498:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f022 0201 	bic.w	r2, r2, #1
 80024aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	685a      	ldr	r2, [r3, #4]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80024b8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	689a      	ldr	r2, [r3, #8]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80024c8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	68db      	ldr	r3, [r3, #12]
 80024ce:	2b01      	cmp	r3, #1
 80024d0:	d107      	bne.n	80024e2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	689a      	ldr	r2, [r3, #8]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80024de:	609a      	str	r2, [r3, #8]
 80024e0:	e006      	b.n	80024f0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	689a      	ldr	r2, [r3, #8]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80024ee:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	68db      	ldr	r3, [r3, #12]
 80024f4:	2b02      	cmp	r3, #2
 80024f6:	d104      	bne.n	8002502 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002500:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	687a      	ldr	r2, [r7, #4]
 800250a:	6812      	ldr	r2, [r2, #0]
 800250c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002510:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002514:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	68da      	ldr	r2, [r3, #12]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002524:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	691a      	ldr	r2, [r3, #16]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	695b      	ldr	r3, [r3, #20]
 800252e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	699b      	ldr	r3, [r3, #24]
 8002536:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	430a      	orrs	r2, r1
 800253e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	69d9      	ldr	r1, [r3, #28]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6a1a      	ldr	r2, [r3, #32]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	430a      	orrs	r2, r1
 800254e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	681a      	ldr	r2, [r3, #0]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f042 0201 	orr.w	r2, r2, #1
 800255e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2200      	movs	r2, #0
 8002564:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2220      	movs	r2, #32
 800256a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2200      	movs	r2, #0
 8002572:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2200      	movs	r2, #0
 8002578:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800257c:	2300      	movs	r3, #0
}
 800257e:	4618      	mov	r0, r3
 8002580:	3708      	adds	r7, #8
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}
	...

08002588 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b088      	sub	sp, #32
 800258c:	af02      	add	r7, sp, #8
 800258e:	60f8      	str	r0, [r7, #12]
 8002590:	4608      	mov	r0, r1
 8002592:	4611      	mov	r1, r2
 8002594:	461a      	mov	r2, r3
 8002596:	4603      	mov	r3, r0
 8002598:	817b      	strh	r3, [r7, #10]
 800259a:	460b      	mov	r3, r1
 800259c:	813b      	strh	r3, [r7, #8]
 800259e:	4613      	mov	r3, r2
 80025a0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80025a8:	b2db      	uxtb	r3, r3
 80025aa:	2b20      	cmp	r3, #32
 80025ac:	f040 80f9 	bne.w	80027a2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80025b0:	6a3b      	ldr	r3, [r7, #32]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d002      	beq.n	80025bc <HAL_I2C_Mem_Write+0x34>
 80025b6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d105      	bne.n	80025c8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80025c2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80025c4:	2301      	movs	r3, #1
 80025c6:	e0ed      	b.n	80027a4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80025ce:	2b01      	cmp	r3, #1
 80025d0:	d101      	bne.n	80025d6 <HAL_I2C_Mem_Write+0x4e>
 80025d2:	2302      	movs	r3, #2
 80025d4:	e0e6      	b.n	80027a4 <HAL_I2C_Mem_Write+0x21c>
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	2201      	movs	r2, #1
 80025da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80025de:	f7ff fc47 	bl	8001e70 <HAL_GetTick>
 80025e2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	9300      	str	r3, [sp, #0]
 80025e8:	2319      	movs	r3, #25
 80025ea:	2201      	movs	r2, #1
 80025ec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80025f0:	68f8      	ldr	r0, [r7, #12]
 80025f2:	f000 fac3 	bl	8002b7c <I2C_WaitOnFlagUntilTimeout>
 80025f6:	4603      	mov	r3, r0
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d001      	beq.n	8002600 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80025fc:	2301      	movs	r3, #1
 80025fe:	e0d1      	b.n	80027a4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	2221      	movs	r2, #33	; 0x21
 8002604:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	2240      	movs	r2, #64	; 0x40
 800260c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	2200      	movs	r2, #0
 8002614:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	6a3a      	ldr	r2, [r7, #32]
 800261a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002620:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	2200      	movs	r2, #0
 8002626:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002628:	88f8      	ldrh	r0, [r7, #6]
 800262a:	893a      	ldrh	r2, [r7, #8]
 800262c:	8979      	ldrh	r1, [r7, #10]
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	9301      	str	r3, [sp, #4]
 8002632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002634:	9300      	str	r3, [sp, #0]
 8002636:	4603      	mov	r3, r0
 8002638:	68f8      	ldr	r0, [r7, #12]
 800263a:	f000 f9d3 	bl	80029e4 <I2C_RequestMemoryWrite>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d005      	beq.n	8002650 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2200      	movs	r2, #0
 8002648:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800264c:	2301      	movs	r3, #1
 800264e:	e0a9      	b.n	80027a4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002654:	b29b      	uxth	r3, r3
 8002656:	2bff      	cmp	r3, #255	; 0xff
 8002658:	d90e      	bls.n	8002678 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	22ff      	movs	r2, #255	; 0xff
 800265e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002664:	b2da      	uxtb	r2, r3
 8002666:	8979      	ldrh	r1, [r7, #10]
 8002668:	2300      	movs	r3, #0
 800266a:	9300      	str	r3, [sp, #0]
 800266c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002670:	68f8      	ldr	r0, [r7, #12]
 8002672:	f000 fc3d 	bl	8002ef0 <I2C_TransferConfig>
 8002676:	e00f      	b.n	8002698 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800267c:	b29a      	uxth	r2, r3
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002686:	b2da      	uxtb	r2, r3
 8002688:	8979      	ldrh	r1, [r7, #10]
 800268a:	2300      	movs	r3, #0
 800268c:	9300      	str	r3, [sp, #0]
 800268e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002692:	68f8      	ldr	r0, [r7, #12]
 8002694:	f000 fc2c 	bl	8002ef0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002698:	697a      	ldr	r2, [r7, #20]
 800269a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800269c:	68f8      	ldr	r0, [r7, #12]
 800269e:	f000 fabc 	bl	8002c1a <I2C_WaitOnTXISFlagUntilTimeout>
 80026a2:	4603      	mov	r3, r0
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d001      	beq.n	80026ac <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80026a8:	2301      	movs	r3, #1
 80026aa:	e07b      	b.n	80027a4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026b0:	781a      	ldrb	r2, [r3, #0]
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026bc:	1c5a      	adds	r2, r3, #1
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026c6:	b29b      	uxth	r3, r3
 80026c8:	3b01      	subs	r3, #1
 80026ca:	b29a      	uxth	r2, r3
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026d4:	3b01      	subs	r3, #1
 80026d6:	b29a      	uxth	r2, r3
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026e0:	b29b      	uxth	r3, r3
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d034      	beq.n	8002750 <HAL_I2C_Mem_Write+0x1c8>
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d130      	bne.n	8002750 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	9300      	str	r3, [sp, #0]
 80026f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026f4:	2200      	movs	r2, #0
 80026f6:	2180      	movs	r1, #128	; 0x80
 80026f8:	68f8      	ldr	r0, [r7, #12]
 80026fa:	f000 fa3f 	bl	8002b7c <I2C_WaitOnFlagUntilTimeout>
 80026fe:	4603      	mov	r3, r0
 8002700:	2b00      	cmp	r3, #0
 8002702:	d001      	beq.n	8002708 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	e04d      	b.n	80027a4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800270c:	b29b      	uxth	r3, r3
 800270e:	2bff      	cmp	r3, #255	; 0xff
 8002710:	d90e      	bls.n	8002730 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	22ff      	movs	r2, #255	; 0xff
 8002716:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800271c:	b2da      	uxtb	r2, r3
 800271e:	8979      	ldrh	r1, [r7, #10]
 8002720:	2300      	movs	r3, #0
 8002722:	9300      	str	r3, [sp, #0]
 8002724:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002728:	68f8      	ldr	r0, [r7, #12]
 800272a:	f000 fbe1 	bl	8002ef0 <I2C_TransferConfig>
 800272e:	e00f      	b.n	8002750 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002734:	b29a      	uxth	r2, r3
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800273e:	b2da      	uxtb	r2, r3
 8002740:	8979      	ldrh	r1, [r7, #10]
 8002742:	2300      	movs	r3, #0
 8002744:	9300      	str	r3, [sp, #0]
 8002746:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800274a:	68f8      	ldr	r0, [r7, #12]
 800274c:	f000 fbd0 	bl	8002ef0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002754:	b29b      	uxth	r3, r3
 8002756:	2b00      	cmp	r3, #0
 8002758:	d19e      	bne.n	8002698 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800275a:	697a      	ldr	r2, [r7, #20]
 800275c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800275e:	68f8      	ldr	r0, [r7, #12]
 8002760:	f000 faa2 	bl	8002ca8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002764:	4603      	mov	r3, r0
 8002766:	2b00      	cmp	r3, #0
 8002768:	d001      	beq.n	800276e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800276a:	2301      	movs	r3, #1
 800276c:	e01a      	b.n	80027a4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	2220      	movs	r2, #32
 8002774:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	6859      	ldr	r1, [r3, #4]
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	4b0a      	ldr	r3, [pc, #40]	; (80027ac <HAL_I2C_Mem_Write+0x224>)
 8002782:	400b      	ands	r3, r1
 8002784:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	2220      	movs	r2, #32
 800278a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	2200      	movs	r2, #0
 8002792:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	2200      	movs	r2, #0
 800279a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800279e:	2300      	movs	r3, #0
 80027a0:	e000      	b.n	80027a4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80027a2:	2302      	movs	r3, #2
  }
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	3718      	adds	r7, #24
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	fe00e800 	.word	0xfe00e800

080027b0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b088      	sub	sp, #32
 80027b4:	af02      	add	r7, sp, #8
 80027b6:	60f8      	str	r0, [r7, #12]
 80027b8:	4608      	mov	r0, r1
 80027ba:	4611      	mov	r1, r2
 80027bc:	461a      	mov	r2, r3
 80027be:	4603      	mov	r3, r0
 80027c0:	817b      	strh	r3, [r7, #10]
 80027c2:	460b      	mov	r3, r1
 80027c4:	813b      	strh	r3, [r7, #8]
 80027c6:	4613      	mov	r3, r2
 80027c8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	2b20      	cmp	r3, #32
 80027d4:	f040 80fd 	bne.w	80029d2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80027d8:	6a3b      	ldr	r3, [r7, #32]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d002      	beq.n	80027e4 <HAL_I2C_Mem_Read+0x34>
 80027de:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d105      	bne.n	80027f0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027ea:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	e0f1      	b.n	80029d4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80027f6:	2b01      	cmp	r3, #1
 80027f8:	d101      	bne.n	80027fe <HAL_I2C_Mem_Read+0x4e>
 80027fa:	2302      	movs	r3, #2
 80027fc:	e0ea      	b.n	80029d4 <HAL_I2C_Mem_Read+0x224>
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	2201      	movs	r2, #1
 8002802:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002806:	f7ff fb33 	bl	8001e70 <HAL_GetTick>
 800280a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	9300      	str	r3, [sp, #0]
 8002810:	2319      	movs	r3, #25
 8002812:	2201      	movs	r2, #1
 8002814:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002818:	68f8      	ldr	r0, [r7, #12]
 800281a:	f000 f9af 	bl	8002b7c <I2C_WaitOnFlagUntilTimeout>
 800281e:	4603      	mov	r3, r0
 8002820:	2b00      	cmp	r3, #0
 8002822:	d001      	beq.n	8002828 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002824:	2301      	movs	r3, #1
 8002826:	e0d5      	b.n	80029d4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	2222      	movs	r2, #34	; 0x22
 800282c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	2240      	movs	r2, #64	; 0x40
 8002834:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	2200      	movs	r2, #0
 800283c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	6a3a      	ldr	r2, [r7, #32]
 8002842:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002848:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	2200      	movs	r2, #0
 800284e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002850:	88f8      	ldrh	r0, [r7, #6]
 8002852:	893a      	ldrh	r2, [r7, #8]
 8002854:	8979      	ldrh	r1, [r7, #10]
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	9301      	str	r3, [sp, #4]
 800285a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800285c:	9300      	str	r3, [sp, #0]
 800285e:	4603      	mov	r3, r0
 8002860:	68f8      	ldr	r0, [r7, #12]
 8002862:	f000 f913 	bl	8002a8c <I2C_RequestMemoryRead>
 8002866:	4603      	mov	r3, r0
 8002868:	2b00      	cmp	r3, #0
 800286a:	d005      	beq.n	8002878 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	2200      	movs	r2, #0
 8002870:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	e0ad      	b.n	80029d4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800287c:	b29b      	uxth	r3, r3
 800287e:	2bff      	cmp	r3, #255	; 0xff
 8002880:	d90e      	bls.n	80028a0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	22ff      	movs	r2, #255	; 0xff
 8002886:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800288c:	b2da      	uxtb	r2, r3
 800288e:	8979      	ldrh	r1, [r7, #10]
 8002890:	4b52      	ldr	r3, [pc, #328]	; (80029dc <HAL_I2C_Mem_Read+0x22c>)
 8002892:	9300      	str	r3, [sp, #0]
 8002894:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002898:	68f8      	ldr	r0, [r7, #12]
 800289a:	f000 fb29 	bl	8002ef0 <I2C_TransferConfig>
 800289e:	e00f      	b.n	80028c0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028a4:	b29a      	uxth	r2, r3
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028ae:	b2da      	uxtb	r2, r3
 80028b0:	8979      	ldrh	r1, [r7, #10]
 80028b2:	4b4a      	ldr	r3, [pc, #296]	; (80029dc <HAL_I2C_Mem_Read+0x22c>)
 80028b4:	9300      	str	r3, [sp, #0]
 80028b6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80028ba:	68f8      	ldr	r0, [r7, #12]
 80028bc:	f000 fb18 	bl	8002ef0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80028c0:	697b      	ldr	r3, [r7, #20]
 80028c2:	9300      	str	r3, [sp, #0]
 80028c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028c6:	2200      	movs	r2, #0
 80028c8:	2104      	movs	r1, #4
 80028ca:	68f8      	ldr	r0, [r7, #12]
 80028cc:	f000 f956 	bl	8002b7c <I2C_WaitOnFlagUntilTimeout>
 80028d0:	4603      	mov	r3, r0
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d001      	beq.n	80028da <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80028d6:	2301      	movs	r3, #1
 80028d8:	e07c      	b.n	80029d4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028e4:	b2d2      	uxtb	r2, r2
 80028e6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ec:	1c5a      	adds	r2, r3, #1
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028f6:	3b01      	subs	r3, #1
 80028f8:	b29a      	uxth	r2, r3
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002902:	b29b      	uxth	r3, r3
 8002904:	3b01      	subs	r3, #1
 8002906:	b29a      	uxth	r2, r3
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002910:	b29b      	uxth	r3, r3
 8002912:	2b00      	cmp	r3, #0
 8002914:	d034      	beq.n	8002980 <HAL_I2C_Mem_Read+0x1d0>
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800291a:	2b00      	cmp	r3, #0
 800291c:	d130      	bne.n	8002980 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	9300      	str	r3, [sp, #0]
 8002922:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002924:	2200      	movs	r2, #0
 8002926:	2180      	movs	r1, #128	; 0x80
 8002928:	68f8      	ldr	r0, [r7, #12]
 800292a:	f000 f927 	bl	8002b7c <I2C_WaitOnFlagUntilTimeout>
 800292e:	4603      	mov	r3, r0
 8002930:	2b00      	cmp	r3, #0
 8002932:	d001      	beq.n	8002938 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002934:	2301      	movs	r3, #1
 8002936:	e04d      	b.n	80029d4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800293c:	b29b      	uxth	r3, r3
 800293e:	2bff      	cmp	r3, #255	; 0xff
 8002940:	d90e      	bls.n	8002960 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	22ff      	movs	r2, #255	; 0xff
 8002946:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800294c:	b2da      	uxtb	r2, r3
 800294e:	8979      	ldrh	r1, [r7, #10]
 8002950:	2300      	movs	r3, #0
 8002952:	9300      	str	r3, [sp, #0]
 8002954:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002958:	68f8      	ldr	r0, [r7, #12]
 800295a:	f000 fac9 	bl	8002ef0 <I2C_TransferConfig>
 800295e:	e00f      	b.n	8002980 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002964:	b29a      	uxth	r2, r3
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800296e:	b2da      	uxtb	r2, r3
 8002970:	8979      	ldrh	r1, [r7, #10]
 8002972:	2300      	movs	r3, #0
 8002974:	9300      	str	r3, [sp, #0]
 8002976:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800297a:	68f8      	ldr	r0, [r7, #12]
 800297c:	f000 fab8 	bl	8002ef0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002984:	b29b      	uxth	r3, r3
 8002986:	2b00      	cmp	r3, #0
 8002988:	d19a      	bne.n	80028c0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800298a:	697a      	ldr	r2, [r7, #20]
 800298c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800298e:	68f8      	ldr	r0, [r7, #12]
 8002990:	f000 f98a 	bl	8002ca8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002994:	4603      	mov	r3, r0
 8002996:	2b00      	cmp	r3, #0
 8002998:	d001      	beq.n	800299e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	e01a      	b.n	80029d4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	2220      	movs	r2, #32
 80029a4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	6859      	ldr	r1, [r3, #4]
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681a      	ldr	r2, [r3, #0]
 80029b0:	4b0b      	ldr	r3, [pc, #44]	; (80029e0 <HAL_I2C_Mem_Read+0x230>)
 80029b2:	400b      	ands	r3, r1
 80029b4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	2220      	movs	r2, #32
 80029ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	2200      	movs	r2, #0
 80029c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	2200      	movs	r2, #0
 80029ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80029ce:	2300      	movs	r3, #0
 80029d0:	e000      	b.n	80029d4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80029d2:	2302      	movs	r3, #2
  }
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	3718      	adds	r7, #24
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	80002400 	.word	0x80002400
 80029e0:	fe00e800 	.word	0xfe00e800

080029e4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b086      	sub	sp, #24
 80029e8:	af02      	add	r7, sp, #8
 80029ea:	60f8      	str	r0, [r7, #12]
 80029ec:	4608      	mov	r0, r1
 80029ee:	4611      	mov	r1, r2
 80029f0:	461a      	mov	r2, r3
 80029f2:	4603      	mov	r3, r0
 80029f4:	817b      	strh	r3, [r7, #10]
 80029f6:	460b      	mov	r3, r1
 80029f8:	813b      	strh	r3, [r7, #8]
 80029fa:	4613      	mov	r3, r2
 80029fc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80029fe:	88fb      	ldrh	r3, [r7, #6]
 8002a00:	b2da      	uxtb	r2, r3
 8002a02:	8979      	ldrh	r1, [r7, #10]
 8002a04:	4b20      	ldr	r3, [pc, #128]	; (8002a88 <I2C_RequestMemoryWrite+0xa4>)
 8002a06:	9300      	str	r3, [sp, #0]
 8002a08:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a0c:	68f8      	ldr	r0, [r7, #12]
 8002a0e:	f000 fa6f 	bl	8002ef0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a12:	69fa      	ldr	r2, [r7, #28]
 8002a14:	69b9      	ldr	r1, [r7, #24]
 8002a16:	68f8      	ldr	r0, [r7, #12]
 8002a18:	f000 f8ff 	bl	8002c1a <I2C_WaitOnTXISFlagUntilTimeout>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d001      	beq.n	8002a26 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002a22:	2301      	movs	r3, #1
 8002a24:	e02c      	b.n	8002a80 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002a26:	88fb      	ldrh	r3, [r7, #6]
 8002a28:	2b01      	cmp	r3, #1
 8002a2a:	d105      	bne.n	8002a38 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002a2c:	893b      	ldrh	r3, [r7, #8]
 8002a2e:	b2da      	uxtb	r2, r3
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	629a      	str	r2, [r3, #40]	; 0x28
 8002a36:	e015      	b.n	8002a64 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002a38:	893b      	ldrh	r3, [r7, #8]
 8002a3a:	0a1b      	lsrs	r3, r3, #8
 8002a3c:	b29b      	uxth	r3, r3
 8002a3e:	b2da      	uxtb	r2, r3
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a46:	69fa      	ldr	r2, [r7, #28]
 8002a48:	69b9      	ldr	r1, [r7, #24]
 8002a4a:	68f8      	ldr	r0, [r7, #12]
 8002a4c:	f000 f8e5 	bl	8002c1a <I2C_WaitOnTXISFlagUntilTimeout>
 8002a50:	4603      	mov	r3, r0
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d001      	beq.n	8002a5a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	e012      	b.n	8002a80 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002a5a:	893b      	ldrh	r3, [r7, #8]
 8002a5c:	b2da      	uxtb	r2, r3
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002a64:	69fb      	ldr	r3, [r7, #28]
 8002a66:	9300      	str	r3, [sp, #0]
 8002a68:	69bb      	ldr	r3, [r7, #24]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	2180      	movs	r1, #128	; 0x80
 8002a6e:	68f8      	ldr	r0, [r7, #12]
 8002a70:	f000 f884 	bl	8002b7c <I2C_WaitOnFlagUntilTimeout>
 8002a74:	4603      	mov	r3, r0
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d001      	beq.n	8002a7e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e000      	b.n	8002a80 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002a7e:	2300      	movs	r3, #0
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	3710      	adds	r7, #16
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}
 8002a88:	80002000 	.word	0x80002000

08002a8c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b086      	sub	sp, #24
 8002a90:	af02      	add	r7, sp, #8
 8002a92:	60f8      	str	r0, [r7, #12]
 8002a94:	4608      	mov	r0, r1
 8002a96:	4611      	mov	r1, r2
 8002a98:	461a      	mov	r2, r3
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	817b      	strh	r3, [r7, #10]
 8002a9e:	460b      	mov	r3, r1
 8002aa0:	813b      	strh	r3, [r7, #8]
 8002aa2:	4613      	mov	r3, r2
 8002aa4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002aa6:	88fb      	ldrh	r3, [r7, #6]
 8002aa8:	b2da      	uxtb	r2, r3
 8002aaa:	8979      	ldrh	r1, [r7, #10]
 8002aac:	4b20      	ldr	r3, [pc, #128]	; (8002b30 <I2C_RequestMemoryRead+0xa4>)
 8002aae:	9300      	str	r3, [sp, #0]
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	68f8      	ldr	r0, [r7, #12]
 8002ab4:	f000 fa1c 	bl	8002ef0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ab8:	69fa      	ldr	r2, [r7, #28]
 8002aba:	69b9      	ldr	r1, [r7, #24]
 8002abc:	68f8      	ldr	r0, [r7, #12]
 8002abe:	f000 f8ac 	bl	8002c1a <I2C_WaitOnTXISFlagUntilTimeout>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d001      	beq.n	8002acc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	e02c      	b.n	8002b26 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002acc:	88fb      	ldrh	r3, [r7, #6]
 8002ace:	2b01      	cmp	r3, #1
 8002ad0:	d105      	bne.n	8002ade <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002ad2:	893b      	ldrh	r3, [r7, #8]
 8002ad4:	b2da      	uxtb	r2, r3
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	629a      	str	r2, [r3, #40]	; 0x28
 8002adc:	e015      	b.n	8002b0a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002ade:	893b      	ldrh	r3, [r7, #8]
 8002ae0:	0a1b      	lsrs	r3, r3, #8
 8002ae2:	b29b      	uxth	r3, r3
 8002ae4:	b2da      	uxtb	r2, r3
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002aec:	69fa      	ldr	r2, [r7, #28]
 8002aee:	69b9      	ldr	r1, [r7, #24]
 8002af0:	68f8      	ldr	r0, [r7, #12]
 8002af2:	f000 f892 	bl	8002c1a <I2C_WaitOnTXISFlagUntilTimeout>
 8002af6:	4603      	mov	r3, r0
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d001      	beq.n	8002b00 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	e012      	b.n	8002b26 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002b00:	893b      	ldrh	r3, [r7, #8]
 8002b02:	b2da      	uxtb	r2, r3
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002b0a:	69fb      	ldr	r3, [r7, #28]
 8002b0c:	9300      	str	r3, [sp, #0]
 8002b0e:	69bb      	ldr	r3, [r7, #24]
 8002b10:	2200      	movs	r2, #0
 8002b12:	2140      	movs	r1, #64	; 0x40
 8002b14:	68f8      	ldr	r0, [r7, #12]
 8002b16:	f000 f831 	bl	8002b7c <I2C_WaitOnFlagUntilTimeout>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d001      	beq.n	8002b24 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002b20:	2301      	movs	r3, #1
 8002b22:	e000      	b.n	8002b26 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002b24:	2300      	movs	r3, #0
}
 8002b26:	4618      	mov	r0, r3
 8002b28:	3710      	adds	r7, #16
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}
 8002b2e:	bf00      	nop
 8002b30:	80002000 	.word	0x80002000

08002b34 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b083      	sub	sp, #12
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	699b      	ldr	r3, [r3, #24]
 8002b42:	f003 0302 	and.w	r3, r3, #2
 8002b46:	2b02      	cmp	r3, #2
 8002b48:	d103      	bne.n	8002b52 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	699b      	ldr	r3, [r3, #24]
 8002b58:	f003 0301 	and.w	r3, r3, #1
 8002b5c:	2b01      	cmp	r3, #1
 8002b5e:	d007      	beq.n	8002b70 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	699a      	ldr	r2, [r3, #24]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f042 0201 	orr.w	r2, r2, #1
 8002b6e:	619a      	str	r2, [r3, #24]
  }
}
 8002b70:	bf00      	nop
 8002b72:	370c      	adds	r7, #12
 8002b74:	46bd      	mov	sp, r7
 8002b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7a:	4770      	bx	lr

08002b7c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b084      	sub	sp, #16
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	60f8      	str	r0, [r7, #12]
 8002b84:	60b9      	str	r1, [r7, #8]
 8002b86:	603b      	str	r3, [r7, #0]
 8002b88:	4613      	mov	r3, r2
 8002b8a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b8c:	e031      	b.n	8002bf2 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b94:	d02d      	beq.n	8002bf2 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b96:	f7ff f96b 	bl	8001e70 <HAL_GetTick>
 8002b9a:	4602      	mov	r2, r0
 8002b9c:	69bb      	ldr	r3, [r7, #24]
 8002b9e:	1ad3      	subs	r3, r2, r3
 8002ba0:	683a      	ldr	r2, [r7, #0]
 8002ba2:	429a      	cmp	r2, r3
 8002ba4:	d302      	bcc.n	8002bac <I2C_WaitOnFlagUntilTimeout+0x30>
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d122      	bne.n	8002bf2 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	699a      	ldr	r2, [r3, #24]
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	68ba      	ldr	r2, [r7, #8]
 8002bb8:	429a      	cmp	r2, r3
 8002bba:	bf0c      	ite	eq
 8002bbc:	2301      	moveq	r3, #1
 8002bbe:	2300      	movne	r3, #0
 8002bc0:	b2db      	uxtb	r3, r3
 8002bc2:	461a      	mov	r2, r3
 8002bc4:	79fb      	ldrb	r3, [r7, #7]
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d113      	bne.n	8002bf2 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bce:	f043 0220 	orr.w	r2, r3, #32
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	2220      	movs	r2, #32
 8002bda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2200      	movs	r2, #0
 8002be2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	2200      	movs	r2, #0
 8002bea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e00f      	b.n	8002c12 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	699a      	ldr	r2, [r3, #24]
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	68ba      	ldr	r2, [r7, #8]
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	bf0c      	ite	eq
 8002c02:	2301      	moveq	r3, #1
 8002c04:	2300      	movne	r3, #0
 8002c06:	b2db      	uxtb	r3, r3
 8002c08:	461a      	mov	r2, r3
 8002c0a:	79fb      	ldrb	r3, [r7, #7]
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d0be      	beq.n	8002b8e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002c10:	2300      	movs	r3, #0
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	3710      	adds	r7, #16
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}

08002c1a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002c1a:	b580      	push	{r7, lr}
 8002c1c:	b084      	sub	sp, #16
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	60f8      	str	r0, [r7, #12]
 8002c22:	60b9      	str	r1, [r7, #8]
 8002c24:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002c26:	e033      	b.n	8002c90 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c28:	687a      	ldr	r2, [r7, #4]
 8002c2a:	68b9      	ldr	r1, [r7, #8]
 8002c2c:	68f8      	ldr	r0, [r7, #12]
 8002c2e:	f000 f87f 	bl	8002d30 <I2C_IsErrorOccurred>
 8002c32:	4603      	mov	r3, r0
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d001      	beq.n	8002c3c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	e031      	b.n	8002ca0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c42:	d025      	beq.n	8002c90 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c44:	f7ff f914 	bl	8001e70 <HAL_GetTick>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	68ba      	ldr	r2, [r7, #8]
 8002c50:	429a      	cmp	r2, r3
 8002c52:	d302      	bcc.n	8002c5a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002c54:	68bb      	ldr	r3, [r7, #8]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d11a      	bne.n	8002c90 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	699b      	ldr	r3, [r3, #24]
 8002c60:	f003 0302 	and.w	r3, r3, #2
 8002c64:	2b02      	cmp	r3, #2
 8002c66:	d013      	beq.n	8002c90 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c6c:	f043 0220 	orr.w	r2, r3, #32
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	2220      	movs	r2, #32
 8002c78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	2200      	movs	r2, #0
 8002c80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	2200      	movs	r2, #0
 8002c88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	e007      	b.n	8002ca0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	699b      	ldr	r3, [r3, #24]
 8002c96:	f003 0302 	and.w	r3, r3, #2
 8002c9a:	2b02      	cmp	r3, #2
 8002c9c:	d1c4      	bne.n	8002c28 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002c9e:	2300      	movs	r3, #0
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	3710      	adds	r7, #16
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}

08002ca8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b084      	sub	sp, #16
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	60f8      	str	r0, [r7, #12]
 8002cb0:	60b9      	str	r1, [r7, #8]
 8002cb2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002cb4:	e02f      	b.n	8002d16 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cb6:	687a      	ldr	r2, [r7, #4]
 8002cb8:	68b9      	ldr	r1, [r7, #8]
 8002cba:	68f8      	ldr	r0, [r7, #12]
 8002cbc:	f000 f838 	bl	8002d30 <I2C_IsErrorOccurred>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d001      	beq.n	8002cca <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e02d      	b.n	8002d26 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cca:	f7ff f8d1 	bl	8001e70 <HAL_GetTick>
 8002cce:	4602      	mov	r2, r0
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	1ad3      	subs	r3, r2, r3
 8002cd4:	68ba      	ldr	r2, [r7, #8]
 8002cd6:	429a      	cmp	r2, r3
 8002cd8:	d302      	bcc.n	8002ce0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d11a      	bne.n	8002d16 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	699b      	ldr	r3, [r3, #24]
 8002ce6:	f003 0320 	and.w	r3, r3, #32
 8002cea:	2b20      	cmp	r3, #32
 8002cec:	d013      	beq.n	8002d16 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cf2:	f043 0220 	orr.w	r2, r3, #32
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	2220      	movs	r2, #32
 8002cfe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	2200      	movs	r2, #0
 8002d06:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	e007      	b.n	8002d26 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	699b      	ldr	r3, [r3, #24]
 8002d1c:	f003 0320 	and.w	r3, r3, #32
 8002d20:	2b20      	cmp	r3, #32
 8002d22:	d1c8      	bne.n	8002cb6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002d24:	2300      	movs	r3, #0
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	3710      	adds	r7, #16
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}
	...

08002d30 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b08a      	sub	sp, #40	; 0x28
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	60f8      	str	r0, [r7, #12]
 8002d38:	60b9      	str	r1, [r7, #8]
 8002d3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	699b      	ldr	r3, [r3, #24]
 8002d48:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002d52:	69bb      	ldr	r3, [r7, #24]
 8002d54:	f003 0310 	and.w	r3, r3, #16
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d068      	beq.n	8002e2e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	2210      	movs	r2, #16
 8002d62:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002d64:	e049      	b.n	8002dfa <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d6c:	d045      	beq.n	8002dfa <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002d6e:	f7ff f87f 	bl	8001e70 <HAL_GetTick>
 8002d72:	4602      	mov	r2, r0
 8002d74:	69fb      	ldr	r3, [r7, #28]
 8002d76:	1ad3      	subs	r3, r2, r3
 8002d78:	68ba      	ldr	r2, [r7, #8]
 8002d7a:	429a      	cmp	r2, r3
 8002d7c:	d302      	bcc.n	8002d84 <I2C_IsErrorOccurred+0x54>
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d13a      	bne.n	8002dfa <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d8e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002d96:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	699b      	ldr	r3, [r3, #24]
 8002d9e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002da2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002da6:	d121      	bne.n	8002dec <I2C_IsErrorOccurred+0xbc>
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002dae:	d01d      	beq.n	8002dec <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002db0:	7cfb      	ldrb	r3, [r7, #19]
 8002db2:	2b20      	cmp	r3, #32
 8002db4:	d01a      	beq.n	8002dec <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	685a      	ldr	r2, [r3, #4]
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002dc4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002dc6:	f7ff f853 	bl	8001e70 <HAL_GetTick>
 8002dca:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002dcc:	e00e      	b.n	8002dec <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002dce:	f7ff f84f 	bl	8001e70 <HAL_GetTick>
 8002dd2:	4602      	mov	r2, r0
 8002dd4:	69fb      	ldr	r3, [r7, #28]
 8002dd6:	1ad3      	subs	r3, r2, r3
 8002dd8:	2b19      	cmp	r3, #25
 8002dda:	d907      	bls.n	8002dec <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002ddc:	6a3b      	ldr	r3, [r7, #32]
 8002dde:	f043 0320 	orr.w	r3, r3, #32
 8002de2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8002dea:	e006      	b.n	8002dfa <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	699b      	ldr	r3, [r3, #24]
 8002df2:	f003 0320 	and.w	r3, r3, #32
 8002df6:	2b20      	cmp	r3, #32
 8002df8:	d1e9      	bne.n	8002dce <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	699b      	ldr	r3, [r3, #24]
 8002e00:	f003 0320 	and.w	r3, r3, #32
 8002e04:	2b20      	cmp	r3, #32
 8002e06:	d003      	beq.n	8002e10 <I2C_IsErrorOccurred+0xe0>
 8002e08:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d0aa      	beq.n	8002d66 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002e10:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d103      	bne.n	8002e20 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	2220      	movs	r2, #32
 8002e1e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002e20:	6a3b      	ldr	r3, [r7, #32]
 8002e22:	f043 0304 	orr.w	r3, r3, #4
 8002e26:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002e28:	2301      	movs	r3, #1
 8002e2a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	699b      	ldr	r3, [r3, #24]
 8002e34:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002e36:	69bb      	ldr	r3, [r7, #24]
 8002e38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d00b      	beq.n	8002e58 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002e40:	6a3b      	ldr	r3, [r7, #32]
 8002e42:	f043 0301 	orr.w	r3, r3, #1
 8002e46:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002e50:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002e58:	69bb      	ldr	r3, [r7, #24]
 8002e5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d00b      	beq.n	8002e7a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002e62:	6a3b      	ldr	r3, [r7, #32]
 8002e64:	f043 0308 	orr.w	r3, r3, #8
 8002e68:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e72:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002e7a:	69bb      	ldr	r3, [r7, #24]
 8002e7c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d00b      	beq.n	8002e9c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002e84:	6a3b      	ldr	r3, [r7, #32]
 8002e86:	f043 0302 	orr.w	r3, r3, #2
 8002e8a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e94:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002e9c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d01c      	beq.n	8002ede <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002ea4:	68f8      	ldr	r0, [r7, #12]
 8002ea6:	f7ff fe45 	bl	8002b34 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	6859      	ldr	r1, [r3, #4]
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	4b0d      	ldr	r3, [pc, #52]	; (8002eec <I2C_IsErrorOccurred+0x1bc>)
 8002eb6:	400b      	ands	r3, r1
 8002eb8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002ebe:	6a3b      	ldr	r3, [r7, #32]
 8002ec0:	431a      	orrs	r2, r3
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	2220      	movs	r2, #32
 8002eca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002ede:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	3728      	adds	r7, #40	; 0x28
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	bf00      	nop
 8002eec:	fe00e800 	.word	0xfe00e800

08002ef0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b087      	sub	sp, #28
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	60f8      	str	r0, [r7, #12]
 8002ef8:	607b      	str	r3, [r7, #4]
 8002efa:	460b      	mov	r3, r1
 8002efc:	817b      	strh	r3, [r7, #10]
 8002efe:	4613      	mov	r3, r2
 8002f00:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002f02:	897b      	ldrh	r3, [r7, #10]
 8002f04:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002f08:	7a7b      	ldrb	r3, [r7, #9]
 8002f0a:	041b      	lsls	r3, r3, #16
 8002f0c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002f10:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002f16:	6a3b      	ldr	r3, [r7, #32]
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002f1e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	685a      	ldr	r2, [r3, #4]
 8002f26:	6a3b      	ldr	r3, [r7, #32]
 8002f28:	0d5b      	lsrs	r3, r3, #21
 8002f2a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002f2e:	4b08      	ldr	r3, [pc, #32]	; (8002f50 <I2C_TransferConfig+0x60>)
 8002f30:	430b      	orrs	r3, r1
 8002f32:	43db      	mvns	r3, r3
 8002f34:	ea02 0103 	and.w	r1, r2, r3
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	697a      	ldr	r2, [r7, #20]
 8002f3e:	430a      	orrs	r2, r1
 8002f40:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002f42:	bf00      	nop
 8002f44:	371c      	adds	r7, #28
 8002f46:	46bd      	mov	sp, r7
 8002f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4c:	4770      	bx	lr
 8002f4e:	bf00      	nop
 8002f50:	03ff63ff 	.word	0x03ff63ff

08002f54 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b083      	sub	sp, #12
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
 8002f5c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	2b20      	cmp	r3, #32
 8002f68:	d138      	bne.n	8002fdc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d101      	bne.n	8002f78 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002f74:	2302      	movs	r3, #2
 8002f76:	e032      	b.n	8002fde <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2224      	movs	r2, #36	; 0x24
 8002f84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f022 0201 	bic.w	r2, r2, #1
 8002f96:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681a      	ldr	r2, [r3, #0]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002fa6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	6819      	ldr	r1, [r3, #0]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	683a      	ldr	r2, [r7, #0]
 8002fb4:	430a      	orrs	r2, r1
 8002fb6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f042 0201 	orr.w	r2, r2, #1
 8002fc6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2220      	movs	r2, #32
 8002fcc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	e000      	b.n	8002fde <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002fdc:	2302      	movs	r3, #2
  }
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	370c      	adds	r7, #12
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr

08002fea <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002fea:	b480      	push	{r7}
 8002fec:	b085      	sub	sp, #20
 8002fee:	af00      	add	r7, sp, #0
 8002ff0:	6078      	str	r0, [r7, #4]
 8002ff2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	2b20      	cmp	r3, #32
 8002ffe:	d139      	bne.n	8003074 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003006:	2b01      	cmp	r3, #1
 8003008:	d101      	bne.n	800300e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800300a:	2302      	movs	r3, #2
 800300c:	e033      	b.n	8003076 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2201      	movs	r2, #1
 8003012:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2224      	movs	r2, #36	; 0x24
 800301a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	681a      	ldr	r2, [r3, #0]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f022 0201 	bic.w	r2, r2, #1
 800302c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800303c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	021b      	lsls	r3, r3, #8
 8003042:	68fa      	ldr	r2, [r7, #12]
 8003044:	4313      	orrs	r3, r2
 8003046:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	68fa      	ldr	r2, [r7, #12]
 800304e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	681a      	ldr	r2, [r3, #0]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f042 0201 	orr.w	r2, r2, #1
 800305e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2220      	movs	r2, #32
 8003064:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2200      	movs	r2, #0
 800306c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003070:	2300      	movs	r3, #0
 8003072:	e000      	b.n	8003076 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003074:	2302      	movs	r3, #2
  }
}
 8003076:	4618      	mov	r0, r3
 8003078:	3714      	adds	r7, #20
 800307a:	46bd      	mov	sp, r7
 800307c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003080:	4770      	bx	lr
	...

08003084 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 800308a:	af00      	add	r7, sp, #0
 800308c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003090:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003094:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003096:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800309a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d102      	bne.n	80030aa <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80030a4:	2301      	movs	r3, #1
 80030a6:	f001 b83a 	b.w	800411e <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030aa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80030ae:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 0301 	and.w	r3, r3, #1
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	f000 816f 	beq.w	800339e <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80030c0:	4bb5      	ldr	r3, [pc, #724]	; (8003398 <HAL_RCC_OscConfig+0x314>)
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	f003 030c 	and.w	r3, r3, #12
 80030c8:	2b04      	cmp	r3, #4
 80030ca:	d00c      	beq.n	80030e6 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80030cc:	4bb2      	ldr	r3, [pc, #712]	; (8003398 <HAL_RCC_OscConfig+0x314>)
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	f003 030c 	and.w	r3, r3, #12
 80030d4:	2b08      	cmp	r3, #8
 80030d6:	d15c      	bne.n	8003192 <HAL_RCC_OscConfig+0x10e>
 80030d8:	4baf      	ldr	r3, [pc, #700]	; (8003398 <HAL_RCC_OscConfig+0x314>)
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80030e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030e4:	d155      	bne.n	8003192 <HAL_RCC_OscConfig+0x10e>
 80030e6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80030ea:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ee:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80030f2:	fa93 f3a3 	rbit	r3, r3
 80030f6:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80030fa:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030fe:	fab3 f383 	clz	r3, r3
 8003102:	b2db      	uxtb	r3, r3
 8003104:	095b      	lsrs	r3, r3, #5
 8003106:	b2db      	uxtb	r3, r3
 8003108:	f043 0301 	orr.w	r3, r3, #1
 800310c:	b2db      	uxtb	r3, r3
 800310e:	2b01      	cmp	r3, #1
 8003110:	d102      	bne.n	8003118 <HAL_RCC_OscConfig+0x94>
 8003112:	4ba1      	ldr	r3, [pc, #644]	; (8003398 <HAL_RCC_OscConfig+0x314>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	e015      	b.n	8003144 <HAL_RCC_OscConfig+0xc0>
 8003118:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800311c:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003120:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8003124:	fa93 f3a3 	rbit	r3, r3
 8003128:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 800312c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003130:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8003134:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8003138:	fa93 f3a3 	rbit	r3, r3
 800313c:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8003140:	4b95      	ldr	r3, [pc, #596]	; (8003398 <HAL_RCC_OscConfig+0x314>)
 8003142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003144:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003148:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 800314c:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8003150:	fa92 f2a2 	rbit	r2, r2
 8003154:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8003158:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800315c:	fab2 f282 	clz	r2, r2
 8003160:	b2d2      	uxtb	r2, r2
 8003162:	f042 0220 	orr.w	r2, r2, #32
 8003166:	b2d2      	uxtb	r2, r2
 8003168:	f002 021f 	and.w	r2, r2, #31
 800316c:	2101      	movs	r1, #1
 800316e:	fa01 f202 	lsl.w	r2, r1, r2
 8003172:	4013      	ands	r3, r2
 8003174:	2b00      	cmp	r3, #0
 8003176:	f000 8111 	beq.w	800339c <HAL_RCC_OscConfig+0x318>
 800317a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800317e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	2b00      	cmp	r3, #0
 8003188:	f040 8108 	bne.w	800339c <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 800318c:	2301      	movs	r3, #1
 800318e:	f000 bfc6 	b.w	800411e <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003192:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003196:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031a2:	d106      	bne.n	80031b2 <HAL_RCC_OscConfig+0x12e>
 80031a4:	4b7c      	ldr	r3, [pc, #496]	; (8003398 <HAL_RCC_OscConfig+0x314>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a7b      	ldr	r2, [pc, #492]	; (8003398 <HAL_RCC_OscConfig+0x314>)
 80031aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031ae:	6013      	str	r3, [r2, #0]
 80031b0:	e036      	b.n	8003220 <HAL_RCC_OscConfig+0x19c>
 80031b2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80031b6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d10c      	bne.n	80031dc <HAL_RCC_OscConfig+0x158>
 80031c2:	4b75      	ldr	r3, [pc, #468]	; (8003398 <HAL_RCC_OscConfig+0x314>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a74      	ldr	r2, [pc, #464]	; (8003398 <HAL_RCC_OscConfig+0x314>)
 80031c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031cc:	6013      	str	r3, [r2, #0]
 80031ce:	4b72      	ldr	r3, [pc, #456]	; (8003398 <HAL_RCC_OscConfig+0x314>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a71      	ldr	r2, [pc, #452]	; (8003398 <HAL_RCC_OscConfig+0x314>)
 80031d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031d8:	6013      	str	r3, [r2, #0]
 80031da:	e021      	b.n	8003220 <HAL_RCC_OscConfig+0x19c>
 80031dc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80031e0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80031ec:	d10c      	bne.n	8003208 <HAL_RCC_OscConfig+0x184>
 80031ee:	4b6a      	ldr	r3, [pc, #424]	; (8003398 <HAL_RCC_OscConfig+0x314>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a69      	ldr	r2, [pc, #420]	; (8003398 <HAL_RCC_OscConfig+0x314>)
 80031f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80031f8:	6013      	str	r3, [r2, #0]
 80031fa:	4b67      	ldr	r3, [pc, #412]	; (8003398 <HAL_RCC_OscConfig+0x314>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4a66      	ldr	r2, [pc, #408]	; (8003398 <HAL_RCC_OscConfig+0x314>)
 8003200:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003204:	6013      	str	r3, [r2, #0]
 8003206:	e00b      	b.n	8003220 <HAL_RCC_OscConfig+0x19c>
 8003208:	4b63      	ldr	r3, [pc, #396]	; (8003398 <HAL_RCC_OscConfig+0x314>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a62      	ldr	r2, [pc, #392]	; (8003398 <HAL_RCC_OscConfig+0x314>)
 800320e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003212:	6013      	str	r3, [r2, #0]
 8003214:	4b60      	ldr	r3, [pc, #384]	; (8003398 <HAL_RCC_OscConfig+0x314>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4a5f      	ldr	r2, [pc, #380]	; (8003398 <HAL_RCC_OscConfig+0x314>)
 800321a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800321e:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003220:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003224:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d059      	beq.n	80032e4 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003230:	f7fe fe1e 	bl	8001e70 <HAL_GetTick>
 8003234:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003238:	e00a      	b.n	8003250 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800323a:	f7fe fe19 	bl	8001e70 <HAL_GetTick>
 800323e:	4602      	mov	r2, r0
 8003240:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003244:	1ad3      	subs	r3, r2, r3
 8003246:	2b64      	cmp	r3, #100	; 0x64
 8003248:	d902      	bls.n	8003250 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800324a:	2303      	movs	r3, #3
 800324c:	f000 bf67 	b.w	800411e <HAL_RCC_OscConfig+0x109a>
 8003250:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003254:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003258:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 800325c:	fa93 f3a3 	rbit	r3, r3
 8003260:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8003264:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003268:	fab3 f383 	clz	r3, r3
 800326c:	b2db      	uxtb	r3, r3
 800326e:	095b      	lsrs	r3, r3, #5
 8003270:	b2db      	uxtb	r3, r3
 8003272:	f043 0301 	orr.w	r3, r3, #1
 8003276:	b2db      	uxtb	r3, r3
 8003278:	2b01      	cmp	r3, #1
 800327a:	d102      	bne.n	8003282 <HAL_RCC_OscConfig+0x1fe>
 800327c:	4b46      	ldr	r3, [pc, #280]	; (8003398 <HAL_RCC_OscConfig+0x314>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	e015      	b.n	80032ae <HAL_RCC_OscConfig+0x22a>
 8003282:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003286:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800328a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 800328e:	fa93 f3a3 	rbit	r3, r3
 8003292:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8003296:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800329a:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800329e:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80032a2:	fa93 f3a3 	rbit	r3, r3
 80032a6:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80032aa:	4b3b      	ldr	r3, [pc, #236]	; (8003398 <HAL_RCC_OscConfig+0x314>)
 80032ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ae:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80032b2:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 80032b6:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 80032ba:	fa92 f2a2 	rbit	r2, r2
 80032be:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 80032c2:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80032c6:	fab2 f282 	clz	r2, r2
 80032ca:	b2d2      	uxtb	r2, r2
 80032cc:	f042 0220 	orr.w	r2, r2, #32
 80032d0:	b2d2      	uxtb	r2, r2
 80032d2:	f002 021f 	and.w	r2, r2, #31
 80032d6:	2101      	movs	r1, #1
 80032d8:	fa01 f202 	lsl.w	r2, r1, r2
 80032dc:	4013      	ands	r3, r2
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d0ab      	beq.n	800323a <HAL_RCC_OscConfig+0x1b6>
 80032e2:	e05c      	b.n	800339e <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032e4:	f7fe fdc4 	bl	8001e70 <HAL_GetTick>
 80032e8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032ec:	e00a      	b.n	8003304 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032ee:	f7fe fdbf 	bl	8001e70 <HAL_GetTick>
 80032f2:	4602      	mov	r2, r0
 80032f4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80032f8:	1ad3      	subs	r3, r2, r3
 80032fa:	2b64      	cmp	r3, #100	; 0x64
 80032fc:	d902      	bls.n	8003304 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 80032fe:	2303      	movs	r3, #3
 8003300:	f000 bf0d 	b.w	800411e <HAL_RCC_OscConfig+0x109a>
 8003304:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003308:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800330c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8003310:	fa93 f3a3 	rbit	r3, r3
 8003314:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8003318:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800331c:	fab3 f383 	clz	r3, r3
 8003320:	b2db      	uxtb	r3, r3
 8003322:	095b      	lsrs	r3, r3, #5
 8003324:	b2db      	uxtb	r3, r3
 8003326:	f043 0301 	orr.w	r3, r3, #1
 800332a:	b2db      	uxtb	r3, r3
 800332c:	2b01      	cmp	r3, #1
 800332e:	d102      	bne.n	8003336 <HAL_RCC_OscConfig+0x2b2>
 8003330:	4b19      	ldr	r3, [pc, #100]	; (8003398 <HAL_RCC_OscConfig+0x314>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	e015      	b.n	8003362 <HAL_RCC_OscConfig+0x2de>
 8003336:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800333a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800333e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8003342:	fa93 f3a3 	rbit	r3, r3
 8003346:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 800334a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800334e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8003352:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003356:	fa93 f3a3 	rbit	r3, r3
 800335a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800335e:	4b0e      	ldr	r3, [pc, #56]	; (8003398 <HAL_RCC_OscConfig+0x314>)
 8003360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003362:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003366:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 800336a:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 800336e:	fa92 f2a2 	rbit	r2, r2
 8003372:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8003376:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800337a:	fab2 f282 	clz	r2, r2
 800337e:	b2d2      	uxtb	r2, r2
 8003380:	f042 0220 	orr.w	r2, r2, #32
 8003384:	b2d2      	uxtb	r2, r2
 8003386:	f002 021f 	and.w	r2, r2, #31
 800338a:	2101      	movs	r1, #1
 800338c:	fa01 f202 	lsl.w	r2, r1, r2
 8003390:	4013      	ands	r3, r2
 8003392:	2b00      	cmp	r3, #0
 8003394:	d1ab      	bne.n	80032ee <HAL_RCC_OscConfig+0x26a>
 8003396:	e002      	b.n	800339e <HAL_RCC_OscConfig+0x31a>
 8003398:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800339c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800339e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80033a2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f003 0302 	and.w	r3, r3, #2
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	f000 817f 	beq.w	80036b2 <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80033b4:	4ba7      	ldr	r3, [pc, #668]	; (8003654 <HAL_RCC_OscConfig+0x5d0>)
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	f003 030c 	and.w	r3, r3, #12
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d00c      	beq.n	80033da <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80033c0:	4ba4      	ldr	r3, [pc, #656]	; (8003654 <HAL_RCC_OscConfig+0x5d0>)
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	f003 030c 	and.w	r3, r3, #12
 80033c8:	2b08      	cmp	r3, #8
 80033ca:	d173      	bne.n	80034b4 <HAL_RCC_OscConfig+0x430>
 80033cc:	4ba1      	ldr	r3, [pc, #644]	; (8003654 <HAL_RCC_OscConfig+0x5d0>)
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80033d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80033d8:	d16c      	bne.n	80034b4 <HAL_RCC_OscConfig+0x430>
 80033da:	2302      	movs	r3, #2
 80033dc:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033e0:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 80033e4:	fa93 f3a3 	rbit	r3, r3
 80033e8:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 80033ec:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033f0:	fab3 f383 	clz	r3, r3
 80033f4:	b2db      	uxtb	r3, r3
 80033f6:	095b      	lsrs	r3, r3, #5
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	f043 0301 	orr.w	r3, r3, #1
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	2b01      	cmp	r3, #1
 8003402:	d102      	bne.n	800340a <HAL_RCC_OscConfig+0x386>
 8003404:	4b93      	ldr	r3, [pc, #588]	; (8003654 <HAL_RCC_OscConfig+0x5d0>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	e013      	b.n	8003432 <HAL_RCC_OscConfig+0x3ae>
 800340a:	2302      	movs	r3, #2
 800340c:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003410:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8003414:	fa93 f3a3 	rbit	r3, r3
 8003418:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 800341c:	2302      	movs	r3, #2
 800341e:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8003422:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8003426:	fa93 f3a3 	rbit	r3, r3
 800342a:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800342e:	4b89      	ldr	r3, [pc, #548]	; (8003654 <HAL_RCC_OscConfig+0x5d0>)
 8003430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003432:	2202      	movs	r2, #2
 8003434:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8003438:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 800343c:	fa92 f2a2 	rbit	r2, r2
 8003440:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8003444:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8003448:	fab2 f282 	clz	r2, r2
 800344c:	b2d2      	uxtb	r2, r2
 800344e:	f042 0220 	orr.w	r2, r2, #32
 8003452:	b2d2      	uxtb	r2, r2
 8003454:	f002 021f 	and.w	r2, r2, #31
 8003458:	2101      	movs	r1, #1
 800345a:	fa01 f202 	lsl.w	r2, r1, r2
 800345e:	4013      	ands	r3, r2
 8003460:	2b00      	cmp	r3, #0
 8003462:	d00a      	beq.n	800347a <HAL_RCC_OscConfig+0x3f6>
 8003464:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003468:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	68db      	ldr	r3, [r3, #12]
 8003470:	2b01      	cmp	r3, #1
 8003472:	d002      	beq.n	800347a <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	f000 be52 	b.w	800411e <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800347a:	4b76      	ldr	r3, [pc, #472]	; (8003654 <HAL_RCC_OscConfig+0x5d0>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003482:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003486:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	691b      	ldr	r3, [r3, #16]
 800348e:	21f8      	movs	r1, #248	; 0xf8
 8003490:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003494:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8003498:	fa91 f1a1 	rbit	r1, r1
 800349c:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 80034a0:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80034a4:	fab1 f181 	clz	r1, r1
 80034a8:	b2c9      	uxtb	r1, r1
 80034aa:	408b      	lsls	r3, r1
 80034ac:	4969      	ldr	r1, [pc, #420]	; (8003654 <HAL_RCC_OscConfig+0x5d0>)
 80034ae:	4313      	orrs	r3, r2
 80034b0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034b2:	e0fe      	b.n	80036b2 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80034b4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80034b8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	68db      	ldr	r3, [r3, #12]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	f000 8088 	beq.w	80035d6 <HAL_RCC_OscConfig+0x552>
 80034c6:	2301      	movs	r3, #1
 80034c8:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034cc:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80034d0:	fa93 f3a3 	rbit	r3, r3
 80034d4:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 80034d8:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80034dc:	fab3 f383 	clz	r3, r3
 80034e0:	b2db      	uxtb	r3, r3
 80034e2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80034e6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80034ea:	009b      	lsls	r3, r3, #2
 80034ec:	461a      	mov	r2, r3
 80034ee:	2301      	movs	r3, #1
 80034f0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034f2:	f7fe fcbd 	bl	8001e70 <HAL_GetTick>
 80034f6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034fa:	e00a      	b.n	8003512 <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80034fc:	f7fe fcb8 	bl	8001e70 <HAL_GetTick>
 8003500:	4602      	mov	r2, r0
 8003502:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003506:	1ad3      	subs	r3, r2, r3
 8003508:	2b02      	cmp	r3, #2
 800350a:	d902      	bls.n	8003512 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800350c:	2303      	movs	r3, #3
 800350e:	f000 be06 	b.w	800411e <HAL_RCC_OscConfig+0x109a>
 8003512:	2302      	movs	r3, #2
 8003514:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003518:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 800351c:	fa93 f3a3 	rbit	r3, r3
 8003520:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8003524:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003528:	fab3 f383 	clz	r3, r3
 800352c:	b2db      	uxtb	r3, r3
 800352e:	095b      	lsrs	r3, r3, #5
 8003530:	b2db      	uxtb	r3, r3
 8003532:	f043 0301 	orr.w	r3, r3, #1
 8003536:	b2db      	uxtb	r3, r3
 8003538:	2b01      	cmp	r3, #1
 800353a:	d102      	bne.n	8003542 <HAL_RCC_OscConfig+0x4be>
 800353c:	4b45      	ldr	r3, [pc, #276]	; (8003654 <HAL_RCC_OscConfig+0x5d0>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	e013      	b.n	800356a <HAL_RCC_OscConfig+0x4e6>
 8003542:	2302      	movs	r3, #2
 8003544:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003548:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 800354c:	fa93 f3a3 	rbit	r3, r3
 8003550:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8003554:	2302      	movs	r3, #2
 8003556:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800355a:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800355e:	fa93 f3a3 	rbit	r3, r3
 8003562:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8003566:	4b3b      	ldr	r3, [pc, #236]	; (8003654 <HAL_RCC_OscConfig+0x5d0>)
 8003568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800356a:	2202      	movs	r2, #2
 800356c:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8003570:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8003574:	fa92 f2a2 	rbit	r2, r2
 8003578:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 800357c:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8003580:	fab2 f282 	clz	r2, r2
 8003584:	b2d2      	uxtb	r2, r2
 8003586:	f042 0220 	orr.w	r2, r2, #32
 800358a:	b2d2      	uxtb	r2, r2
 800358c:	f002 021f 	and.w	r2, r2, #31
 8003590:	2101      	movs	r1, #1
 8003592:	fa01 f202 	lsl.w	r2, r1, r2
 8003596:	4013      	ands	r3, r2
 8003598:	2b00      	cmp	r3, #0
 800359a:	d0af      	beq.n	80034fc <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800359c:	4b2d      	ldr	r3, [pc, #180]	; (8003654 <HAL_RCC_OscConfig+0x5d0>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80035a4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80035a8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	691b      	ldr	r3, [r3, #16]
 80035b0:	21f8      	movs	r1, #248	; 0xf8
 80035b2:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035b6:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 80035ba:	fa91 f1a1 	rbit	r1, r1
 80035be:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 80035c2:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80035c6:	fab1 f181 	clz	r1, r1
 80035ca:	b2c9      	uxtb	r1, r1
 80035cc:	408b      	lsls	r3, r1
 80035ce:	4921      	ldr	r1, [pc, #132]	; (8003654 <HAL_RCC_OscConfig+0x5d0>)
 80035d0:	4313      	orrs	r3, r2
 80035d2:	600b      	str	r3, [r1, #0]
 80035d4:	e06d      	b.n	80036b2 <HAL_RCC_OscConfig+0x62e>
 80035d6:	2301      	movs	r3, #1
 80035d8:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035dc:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80035e0:	fa93 f3a3 	rbit	r3, r3
 80035e4:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 80035e8:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035ec:	fab3 f383 	clz	r3, r3
 80035f0:	b2db      	uxtb	r3, r3
 80035f2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80035f6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80035fa:	009b      	lsls	r3, r3, #2
 80035fc:	461a      	mov	r2, r3
 80035fe:	2300      	movs	r3, #0
 8003600:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003602:	f7fe fc35 	bl	8001e70 <HAL_GetTick>
 8003606:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800360a:	e00a      	b.n	8003622 <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800360c:	f7fe fc30 	bl	8001e70 <HAL_GetTick>
 8003610:	4602      	mov	r2, r0
 8003612:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003616:	1ad3      	subs	r3, r2, r3
 8003618:	2b02      	cmp	r3, #2
 800361a:	d902      	bls.n	8003622 <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 800361c:	2303      	movs	r3, #3
 800361e:	f000 bd7e 	b.w	800411e <HAL_RCC_OscConfig+0x109a>
 8003622:	2302      	movs	r3, #2
 8003624:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003628:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800362c:	fa93 f3a3 	rbit	r3, r3
 8003630:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8003634:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003638:	fab3 f383 	clz	r3, r3
 800363c:	b2db      	uxtb	r3, r3
 800363e:	095b      	lsrs	r3, r3, #5
 8003640:	b2db      	uxtb	r3, r3
 8003642:	f043 0301 	orr.w	r3, r3, #1
 8003646:	b2db      	uxtb	r3, r3
 8003648:	2b01      	cmp	r3, #1
 800364a:	d105      	bne.n	8003658 <HAL_RCC_OscConfig+0x5d4>
 800364c:	4b01      	ldr	r3, [pc, #4]	; (8003654 <HAL_RCC_OscConfig+0x5d0>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	e016      	b.n	8003680 <HAL_RCC_OscConfig+0x5fc>
 8003652:	bf00      	nop
 8003654:	40021000 	.word	0x40021000
 8003658:	2302      	movs	r3, #2
 800365a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800365e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8003662:	fa93 f3a3 	rbit	r3, r3
 8003666:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800366a:	2302      	movs	r3, #2
 800366c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8003670:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8003674:	fa93 f3a3 	rbit	r3, r3
 8003678:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800367c:	4bbf      	ldr	r3, [pc, #764]	; (800397c <HAL_RCC_OscConfig+0x8f8>)
 800367e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003680:	2202      	movs	r2, #2
 8003682:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8003686:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 800368a:	fa92 f2a2 	rbit	r2, r2
 800368e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8003692:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8003696:	fab2 f282 	clz	r2, r2
 800369a:	b2d2      	uxtb	r2, r2
 800369c:	f042 0220 	orr.w	r2, r2, #32
 80036a0:	b2d2      	uxtb	r2, r2
 80036a2:	f002 021f 	and.w	r2, r2, #31
 80036a6:	2101      	movs	r1, #1
 80036a8:	fa01 f202 	lsl.w	r2, r1, r2
 80036ac:	4013      	ands	r3, r2
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d1ac      	bne.n	800360c <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036b2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80036b6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 0308 	and.w	r3, r3, #8
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	f000 8113 	beq.w	80038ee <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80036c8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80036cc:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	695b      	ldr	r3, [r3, #20]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d07c      	beq.n	80037d2 <HAL_RCC_OscConfig+0x74e>
 80036d8:	2301      	movs	r3, #1
 80036da:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036de:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80036e2:	fa93 f3a3 	rbit	r3, r3
 80036e6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 80036ea:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036ee:	fab3 f383 	clz	r3, r3
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	461a      	mov	r2, r3
 80036f6:	4ba2      	ldr	r3, [pc, #648]	; (8003980 <HAL_RCC_OscConfig+0x8fc>)
 80036f8:	4413      	add	r3, r2
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	461a      	mov	r2, r3
 80036fe:	2301      	movs	r3, #1
 8003700:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003702:	f7fe fbb5 	bl	8001e70 <HAL_GetTick>
 8003706:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800370a:	e00a      	b.n	8003722 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800370c:	f7fe fbb0 	bl	8001e70 <HAL_GetTick>
 8003710:	4602      	mov	r2, r0
 8003712:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003716:	1ad3      	subs	r3, r2, r3
 8003718:	2b02      	cmp	r3, #2
 800371a:	d902      	bls.n	8003722 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 800371c:	2303      	movs	r3, #3
 800371e:	f000 bcfe 	b.w	800411e <HAL_RCC_OscConfig+0x109a>
 8003722:	2302      	movs	r3, #2
 8003724:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003728:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800372c:	fa93 f2a3 	rbit	r2, r3
 8003730:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003734:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8003738:	601a      	str	r2, [r3, #0]
 800373a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800373e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8003742:	2202      	movs	r2, #2
 8003744:	601a      	str	r2, [r3, #0]
 8003746:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800374a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	fa93 f2a3 	rbit	r2, r3
 8003754:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003758:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800375c:	601a      	str	r2, [r3, #0]
 800375e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003762:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8003766:	2202      	movs	r2, #2
 8003768:	601a      	str	r2, [r3, #0]
 800376a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800376e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	fa93 f2a3 	rbit	r2, r3
 8003778:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800377c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8003780:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003782:	4b7e      	ldr	r3, [pc, #504]	; (800397c <HAL_RCC_OscConfig+0x8f8>)
 8003784:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003786:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800378a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800378e:	2102      	movs	r1, #2
 8003790:	6019      	str	r1, [r3, #0]
 8003792:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003796:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	fa93 f1a3 	rbit	r1, r3
 80037a0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80037a4:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80037a8:	6019      	str	r1, [r3, #0]
  return result;
 80037aa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80037ae:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	fab3 f383 	clz	r3, r3
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80037be:	b2db      	uxtb	r3, r3
 80037c0:	f003 031f 	and.w	r3, r3, #31
 80037c4:	2101      	movs	r1, #1
 80037c6:	fa01 f303 	lsl.w	r3, r1, r3
 80037ca:	4013      	ands	r3, r2
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d09d      	beq.n	800370c <HAL_RCC_OscConfig+0x688>
 80037d0:	e08d      	b.n	80038ee <HAL_RCC_OscConfig+0x86a>
 80037d2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80037d6:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80037da:	2201      	movs	r2, #1
 80037dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037de:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80037e2:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	fa93 f2a3 	rbit	r2, r3
 80037ec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80037f0:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80037f4:	601a      	str	r2, [r3, #0]
  return result;
 80037f6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80037fa:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80037fe:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003800:	fab3 f383 	clz	r3, r3
 8003804:	b2db      	uxtb	r3, r3
 8003806:	461a      	mov	r2, r3
 8003808:	4b5d      	ldr	r3, [pc, #372]	; (8003980 <HAL_RCC_OscConfig+0x8fc>)
 800380a:	4413      	add	r3, r2
 800380c:	009b      	lsls	r3, r3, #2
 800380e:	461a      	mov	r2, r3
 8003810:	2300      	movs	r3, #0
 8003812:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003814:	f7fe fb2c 	bl	8001e70 <HAL_GetTick>
 8003818:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800381c:	e00a      	b.n	8003834 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800381e:	f7fe fb27 	bl	8001e70 <HAL_GetTick>
 8003822:	4602      	mov	r2, r0
 8003824:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003828:	1ad3      	subs	r3, r2, r3
 800382a:	2b02      	cmp	r3, #2
 800382c:	d902      	bls.n	8003834 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 800382e:	2303      	movs	r3, #3
 8003830:	f000 bc75 	b.w	800411e <HAL_RCC_OscConfig+0x109a>
 8003834:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003838:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800383c:	2202      	movs	r2, #2
 800383e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003840:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003844:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	fa93 f2a3 	rbit	r2, r3
 800384e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003852:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8003856:	601a      	str	r2, [r3, #0]
 8003858:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800385c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8003860:	2202      	movs	r2, #2
 8003862:	601a      	str	r2, [r3, #0]
 8003864:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003868:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	fa93 f2a3 	rbit	r2, r3
 8003872:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003876:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800387a:	601a      	str	r2, [r3, #0]
 800387c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003880:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8003884:	2202      	movs	r2, #2
 8003886:	601a      	str	r2, [r3, #0]
 8003888:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800388c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	fa93 f2a3 	rbit	r2, r3
 8003896:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800389a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800389e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038a0:	4b36      	ldr	r3, [pc, #216]	; (800397c <HAL_RCC_OscConfig+0x8f8>)
 80038a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80038a4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80038a8:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80038ac:	2102      	movs	r1, #2
 80038ae:	6019      	str	r1, [r3, #0]
 80038b0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80038b4:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	fa93 f1a3 	rbit	r1, r3
 80038be:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80038c2:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80038c6:	6019      	str	r1, [r3, #0]
  return result;
 80038c8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80038cc:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	fab3 f383 	clz	r3, r3
 80038d6:	b2db      	uxtb	r3, r3
 80038d8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	f003 031f 	and.w	r3, r3, #31
 80038e2:	2101      	movs	r1, #1
 80038e4:	fa01 f303 	lsl.w	r3, r1, r3
 80038e8:	4013      	ands	r3, r2
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d197      	bne.n	800381e <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80038ee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80038f2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f003 0304 	and.w	r3, r3, #4
 80038fe:	2b00      	cmp	r3, #0
 8003900:	f000 81a5 	beq.w	8003c4e <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003904:	2300      	movs	r3, #0
 8003906:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800390a:	4b1c      	ldr	r3, [pc, #112]	; (800397c <HAL_RCC_OscConfig+0x8f8>)
 800390c:	69db      	ldr	r3, [r3, #28]
 800390e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003912:	2b00      	cmp	r3, #0
 8003914:	d116      	bne.n	8003944 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003916:	4b19      	ldr	r3, [pc, #100]	; (800397c <HAL_RCC_OscConfig+0x8f8>)
 8003918:	69db      	ldr	r3, [r3, #28]
 800391a:	4a18      	ldr	r2, [pc, #96]	; (800397c <HAL_RCC_OscConfig+0x8f8>)
 800391c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003920:	61d3      	str	r3, [r2, #28]
 8003922:	4b16      	ldr	r3, [pc, #88]	; (800397c <HAL_RCC_OscConfig+0x8f8>)
 8003924:	69db      	ldr	r3, [r3, #28]
 8003926:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800392a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800392e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003932:	601a      	str	r2, [r3, #0]
 8003934:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003938:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800393c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800393e:	2301      	movs	r3, #1
 8003940:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003944:	4b0f      	ldr	r3, [pc, #60]	; (8003984 <HAL_RCC_OscConfig+0x900>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800394c:	2b00      	cmp	r3, #0
 800394e:	d121      	bne.n	8003994 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003950:	4b0c      	ldr	r3, [pc, #48]	; (8003984 <HAL_RCC_OscConfig+0x900>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a0b      	ldr	r2, [pc, #44]	; (8003984 <HAL_RCC_OscConfig+0x900>)
 8003956:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800395a:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800395c:	f7fe fa88 	bl	8001e70 <HAL_GetTick>
 8003960:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003964:	e010      	b.n	8003988 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003966:	f7fe fa83 	bl	8001e70 <HAL_GetTick>
 800396a:	4602      	mov	r2, r0
 800396c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003970:	1ad3      	subs	r3, r2, r3
 8003972:	2b64      	cmp	r3, #100	; 0x64
 8003974:	d908      	bls.n	8003988 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 8003976:	2303      	movs	r3, #3
 8003978:	e3d1      	b.n	800411e <HAL_RCC_OscConfig+0x109a>
 800397a:	bf00      	nop
 800397c:	40021000 	.word	0x40021000
 8003980:	10908120 	.word	0x10908120
 8003984:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003988:	4b8d      	ldr	r3, [pc, #564]	; (8003bc0 <HAL_RCC_OscConfig+0xb3c>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003990:	2b00      	cmp	r3, #0
 8003992:	d0e8      	beq.n	8003966 <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003994:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003998:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	2b01      	cmp	r3, #1
 80039a2:	d106      	bne.n	80039b2 <HAL_RCC_OscConfig+0x92e>
 80039a4:	4b87      	ldr	r3, [pc, #540]	; (8003bc4 <HAL_RCC_OscConfig+0xb40>)
 80039a6:	6a1b      	ldr	r3, [r3, #32]
 80039a8:	4a86      	ldr	r2, [pc, #536]	; (8003bc4 <HAL_RCC_OscConfig+0xb40>)
 80039aa:	f043 0301 	orr.w	r3, r3, #1
 80039ae:	6213      	str	r3, [r2, #32]
 80039b0:	e035      	b.n	8003a1e <HAL_RCC_OscConfig+0x99a>
 80039b2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80039b6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d10c      	bne.n	80039dc <HAL_RCC_OscConfig+0x958>
 80039c2:	4b80      	ldr	r3, [pc, #512]	; (8003bc4 <HAL_RCC_OscConfig+0xb40>)
 80039c4:	6a1b      	ldr	r3, [r3, #32]
 80039c6:	4a7f      	ldr	r2, [pc, #508]	; (8003bc4 <HAL_RCC_OscConfig+0xb40>)
 80039c8:	f023 0301 	bic.w	r3, r3, #1
 80039cc:	6213      	str	r3, [r2, #32]
 80039ce:	4b7d      	ldr	r3, [pc, #500]	; (8003bc4 <HAL_RCC_OscConfig+0xb40>)
 80039d0:	6a1b      	ldr	r3, [r3, #32]
 80039d2:	4a7c      	ldr	r2, [pc, #496]	; (8003bc4 <HAL_RCC_OscConfig+0xb40>)
 80039d4:	f023 0304 	bic.w	r3, r3, #4
 80039d8:	6213      	str	r3, [r2, #32]
 80039da:	e020      	b.n	8003a1e <HAL_RCC_OscConfig+0x99a>
 80039dc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80039e0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	2b05      	cmp	r3, #5
 80039ea:	d10c      	bne.n	8003a06 <HAL_RCC_OscConfig+0x982>
 80039ec:	4b75      	ldr	r3, [pc, #468]	; (8003bc4 <HAL_RCC_OscConfig+0xb40>)
 80039ee:	6a1b      	ldr	r3, [r3, #32]
 80039f0:	4a74      	ldr	r2, [pc, #464]	; (8003bc4 <HAL_RCC_OscConfig+0xb40>)
 80039f2:	f043 0304 	orr.w	r3, r3, #4
 80039f6:	6213      	str	r3, [r2, #32]
 80039f8:	4b72      	ldr	r3, [pc, #456]	; (8003bc4 <HAL_RCC_OscConfig+0xb40>)
 80039fa:	6a1b      	ldr	r3, [r3, #32]
 80039fc:	4a71      	ldr	r2, [pc, #452]	; (8003bc4 <HAL_RCC_OscConfig+0xb40>)
 80039fe:	f043 0301 	orr.w	r3, r3, #1
 8003a02:	6213      	str	r3, [r2, #32]
 8003a04:	e00b      	b.n	8003a1e <HAL_RCC_OscConfig+0x99a>
 8003a06:	4b6f      	ldr	r3, [pc, #444]	; (8003bc4 <HAL_RCC_OscConfig+0xb40>)
 8003a08:	6a1b      	ldr	r3, [r3, #32]
 8003a0a:	4a6e      	ldr	r2, [pc, #440]	; (8003bc4 <HAL_RCC_OscConfig+0xb40>)
 8003a0c:	f023 0301 	bic.w	r3, r3, #1
 8003a10:	6213      	str	r3, [r2, #32]
 8003a12:	4b6c      	ldr	r3, [pc, #432]	; (8003bc4 <HAL_RCC_OscConfig+0xb40>)
 8003a14:	6a1b      	ldr	r3, [r3, #32]
 8003a16:	4a6b      	ldr	r2, [pc, #428]	; (8003bc4 <HAL_RCC_OscConfig+0xb40>)
 8003a18:	f023 0304 	bic.w	r3, r3, #4
 8003a1c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a1e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a22:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	689b      	ldr	r3, [r3, #8]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	f000 8081 	beq.w	8003b32 <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a30:	f7fe fa1e 	bl	8001e70 <HAL_GetTick>
 8003a34:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a38:	e00b      	b.n	8003a52 <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a3a:	f7fe fa19 	bl	8001e70 <HAL_GetTick>
 8003a3e:	4602      	mov	r2, r0
 8003a40:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003a44:	1ad3      	subs	r3, r2, r3
 8003a46:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d901      	bls.n	8003a52 <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 8003a4e:	2303      	movs	r3, #3
 8003a50:	e365      	b.n	800411e <HAL_RCC_OscConfig+0x109a>
 8003a52:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a56:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8003a5a:	2202      	movs	r2, #2
 8003a5c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a5e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a62:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	fa93 f2a3 	rbit	r2, r3
 8003a6c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a70:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8003a74:	601a      	str	r2, [r3, #0]
 8003a76:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a7a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8003a7e:	2202      	movs	r2, #2
 8003a80:	601a      	str	r2, [r3, #0]
 8003a82:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a86:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	fa93 f2a3 	rbit	r2, r3
 8003a90:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a94:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003a98:	601a      	str	r2, [r3, #0]
  return result;
 8003a9a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a9e:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003aa2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003aa4:	fab3 f383 	clz	r3, r3
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	095b      	lsrs	r3, r3, #5
 8003aac:	b2db      	uxtb	r3, r3
 8003aae:	f043 0302 	orr.w	r3, r3, #2
 8003ab2:	b2db      	uxtb	r3, r3
 8003ab4:	2b02      	cmp	r3, #2
 8003ab6:	d102      	bne.n	8003abe <HAL_RCC_OscConfig+0xa3a>
 8003ab8:	4b42      	ldr	r3, [pc, #264]	; (8003bc4 <HAL_RCC_OscConfig+0xb40>)
 8003aba:	6a1b      	ldr	r3, [r3, #32]
 8003abc:	e013      	b.n	8003ae6 <HAL_RCC_OscConfig+0xa62>
 8003abe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ac2:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8003ac6:	2202      	movs	r2, #2
 8003ac8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aca:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ace:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	fa93 f2a3 	rbit	r2, r3
 8003ad8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003adc:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 8003ae0:	601a      	str	r2, [r3, #0]
 8003ae2:	4b38      	ldr	r3, [pc, #224]	; (8003bc4 <HAL_RCC_OscConfig+0xb40>)
 8003ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae6:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003aea:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8003aee:	2102      	movs	r1, #2
 8003af0:	6011      	str	r1, [r2, #0]
 8003af2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003af6:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8003afa:	6812      	ldr	r2, [r2, #0]
 8003afc:	fa92 f1a2 	rbit	r1, r2
 8003b00:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003b04:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8003b08:	6011      	str	r1, [r2, #0]
  return result;
 8003b0a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003b0e:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8003b12:	6812      	ldr	r2, [r2, #0]
 8003b14:	fab2 f282 	clz	r2, r2
 8003b18:	b2d2      	uxtb	r2, r2
 8003b1a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003b1e:	b2d2      	uxtb	r2, r2
 8003b20:	f002 021f 	and.w	r2, r2, #31
 8003b24:	2101      	movs	r1, #1
 8003b26:	fa01 f202 	lsl.w	r2, r1, r2
 8003b2a:	4013      	ands	r3, r2
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d084      	beq.n	8003a3a <HAL_RCC_OscConfig+0x9b6>
 8003b30:	e083      	b.n	8003c3a <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b32:	f7fe f99d 	bl	8001e70 <HAL_GetTick>
 8003b36:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b3a:	e00b      	b.n	8003b54 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b3c:	f7fe f998 	bl	8001e70 <HAL_GetTick>
 8003b40:	4602      	mov	r2, r0
 8003b42:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003b46:	1ad3      	subs	r3, r2, r3
 8003b48:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d901      	bls.n	8003b54 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8003b50:	2303      	movs	r3, #3
 8003b52:	e2e4      	b.n	800411e <HAL_RCC_OscConfig+0x109a>
 8003b54:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b58:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8003b5c:	2202      	movs	r2, #2
 8003b5e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b60:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b64:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	fa93 f2a3 	rbit	r2, r3
 8003b6e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b72:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003b76:	601a      	str	r2, [r3, #0]
 8003b78:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b7c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003b80:	2202      	movs	r2, #2
 8003b82:	601a      	str	r2, [r3, #0]
 8003b84:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b88:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	fa93 f2a3 	rbit	r2, r3
 8003b92:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b96:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8003b9a:	601a      	str	r2, [r3, #0]
  return result;
 8003b9c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ba0:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8003ba4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ba6:	fab3 f383 	clz	r3, r3
 8003baa:	b2db      	uxtb	r3, r3
 8003bac:	095b      	lsrs	r3, r3, #5
 8003bae:	b2db      	uxtb	r3, r3
 8003bb0:	f043 0302 	orr.w	r3, r3, #2
 8003bb4:	b2db      	uxtb	r3, r3
 8003bb6:	2b02      	cmp	r3, #2
 8003bb8:	d106      	bne.n	8003bc8 <HAL_RCC_OscConfig+0xb44>
 8003bba:	4b02      	ldr	r3, [pc, #8]	; (8003bc4 <HAL_RCC_OscConfig+0xb40>)
 8003bbc:	6a1b      	ldr	r3, [r3, #32]
 8003bbe:	e017      	b.n	8003bf0 <HAL_RCC_OscConfig+0xb6c>
 8003bc0:	40007000 	.word	0x40007000
 8003bc4:	40021000 	.word	0x40021000
 8003bc8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003bcc:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8003bd0:	2202      	movs	r2, #2
 8003bd2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bd4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003bd8:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	fa93 f2a3 	rbit	r2, r3
 8003be2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003be6:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8003bea:	601a      	str	r2, [r3, #0]
 8003bec:	4bb3      	ldr	r3, [pc, #716]	; (8003ebc <HAL_RCC_OscConfig+0xe38>)
 8003bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003bf4:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003bf8:	2102      	movs	r1, #2
 8003bfa:	6011      	str	r1, [r2, #0]
 8003bfc:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003c00:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003c04:	6812      	ldr	r2, [r2, #0]
 8003c06:	fa92 f1a2 	rbit	r1, r2
 8003c0a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003c0e:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8003c12:	6011      	str	r1, [r2, #0]
  return result;
 8003c14:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003c18:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8003c1c:	6812      	ldr	r2, [r2, #0]
 8003c1e:	fab2 f282 	clz	r2, r2
 8003c22:	b2d2      	uxtb	r2, r2
 8003c24:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c28:	b2d2      	uxtb	r2, r2
 8003c2a:	f002 021f 	and.w	r2, r2, #31
 8003c2e:	2101      	movs	r1, #1
 8003c30:	fa01 f202 	lsl.w	r2, r1, r2
 8003c34:	4013      	ands	r3, r2
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d180      	bne.n	8003b3c <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003c3a:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d105      	bne.n	8003c4e <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c42:	4b9e      	ldr	r3, [pc, #632]	; (8003ebc <HAL_RCC_OscConfig+0xe38>)
 8003c44:	69db      	ldr	r3, [r3, #28]
 8003c46:	4a9d      	ldr	r2, [pc, #628]	; (8003ebc <HAL_RCC_OscConfig+0xe38>)
 8003c48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c4c:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c4e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c52:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	699b      	ldr	r3, [r3, #24]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	f000 825e 	beq.w	800411c <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c60:	4b96      	ldr	r3, [pc, #600]	; (8003ebc <HAL_RCC_OscConfig+0xe38>)
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	f003 030c 	and.w	r3, r3, #12
 8003c68:	2b08      	cmp	r3, #8
 8003c6a:	f000 821f 	beq.w	80040ac <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c6e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c72:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	699b      	ldr	r3, [r3, #24]
 8003c7a:	2b02      	cmp	r3, #2
 8003c7c:	f040 8170 	bne.w	8003f60 <HAL_RCC_OscConfig+0xedc>
 8003c80:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c84:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003c88:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003c8c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c8e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c92:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	fa93 f2a3 	rbit	r2, r3
 8003c9c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ca0:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003ca4:	601a      	str	r2, [r3, #0]
  return result;
 8003ca6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003caa:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003cae:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cb0:	fab3 f383 	clz	r3, r3
 8003cb4:	b2db      	uxtb	r3, r3
 8003cb6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003cba:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003cbe:	009b      	lsls	r3, r3, #2
 8003cc0:	461a      	mov	r2, r3
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cc6:	f7fe f8d3 	bl	8001e70 <HAL_GetTick>
 8003cca:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cce:	e009      	b.n	8003ce4 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003cd0:	f7fe f8ce 	bl	8001e70 <HAL_GetTick>
 8003cd4:	4602      	mov	r2, r0
 8003cd6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003cda:	1ad3      	subs	r3, r2, r3
 8003cdc:	2b02      	cmp	r3, #2
 8003cde:	d901      	bls.n	8003ce4 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8003ce0:	2303      	movs	r3, #3
 8003ce2:	e21c      	b.n	800411e <HAL_RCC_OscConfig+0x109a>
 8003ce4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ce8:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003cec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003cf0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cf2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003cf6:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	fa93 f2a3 	rbit	r2, r3
 8003d00:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d04:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003d08:	601a      	str	r2, [r3, #0]
  return result;
 8003d0a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d0e:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003d12:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d14:	fab3 f383 	clz	r3, r3
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	095b      	lsrs	r3, r3, #5
 8003d1c:	b2db      	uxtb	r3, r3
 8003d1e:	f043 0301 	orr.w	r3, r3, #1
 8003d22:	b2db      	uxtb	r3, r3
 8003d24:	2b01      	cmp	r3, #1
 8003d26:	d102      	bne.n	8003d2e <HAL_RCC_OscConfig+0xcaa>
 8003d28:	4b64      	ldr	r3, [pc, #400]	; (8003ebc <HAL_RCC_OscConfig+0xe38>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	e027      	b.n	8003d7e <HAL_RCC_OscConfig+0xcfa>
 8003d2e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d32:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8003d36:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003d3a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d3c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d40:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	fa93 f2a3 	rbit	r2, r3
 8003d4a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d4e:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8003d52:	601a      	str	r2, [r3, #0]
 8003d54:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d58:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8003d5c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003d60:	601a      	str	r2, [r3, #0]
 8003d62:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d66:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	fa93 f2a3 	rbit	r2, r3
 8003d70:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d74:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8003d78:	601a      	str	r2, [r3, #0]
 8003d7a:	4b50      	ldr	r3, [pc, #320]	; (8003ebc <HAL_RCC_OscConfig+0xe38>)
 8003d7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d7e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003d82:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003d86:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003d8a:	6011      	str	r1, [r2, #0]
 8003d8c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003d90:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003d94:	6812      	ldr	r2, [r2, #0]
 8003d96:	fa92 f1a2 	rbit	r1, r2
 8003d9a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003d9e:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8003da2:	6011      	str	r1, [r2, #0]
  return result;
 8003da4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003da8:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8003dac:	6812      	ldr	r2, [r2, #0]
 8003dae:	fab2 f282 	clz	r2, r2
 8003db2:	b2d2      	uxtb	r2, r2
 8003db4:	f042 0220 	orr.w	r2, r2, #32
 8003db8:	b2d2      	uxtb	r2, r2
 8003dba:	f002 021f 	and.w	r2, r2, #31
 8003dbe:	2101      	movs	r1, #1
 8003dc0:	fa01 f202 	lsl.w	r2, r1, r2
 8003dc4:	4013      	ands	r3, r2
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d182      	bne.n	8003cd0 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003dca:	4b3c      	ldr	r3, [pc, #240]	; (8003ebc <HAL_RCC_OscConfig+0xe38>)
 8003dcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dce:	f023 020f 	bic.w	r2, r3, #15
 8003dd2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003dd6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dde:	4937      	ldr	r1, [pc, #220]	; (8003ebc <HAL_RCC_OscConfig+0xe38>)
 8003de0:	4313      	orrs	r3, r2
 8003de2:	62cb      	str	r3, [r1, #44]	; 0x2c
 8003de4:	4b35      	ldr	r3, [pc, #212]	; (8003ebc <HAL_RCC_OscConfig+0xe38>)
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8003dec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003df0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	6a19      	ldr	r1, [r3, #32]
 8003df8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003dfc:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	69db      	ldr	r3, [r3, #28]
 8003e04:	430b      	orrs	r3, r1
 8003e06:	492d      	ldr	r1, [pc, #180]	; (8003ebc <HAL_RCC_OscConfig+0xe38>)
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	604b      	str	r3, [r1, #4]
 8003e0c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e10:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003e14:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003e18:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e1a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e1e:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	fa93 f2a3 	rbit	r2, r3
 8003e28:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e2c:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003e30:	601a      	str	r2, [r3, #0]
  return result;
 8003e32:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e36:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003e3a:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e3c:	fab3 f383 	clz	r3, r3
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003e46:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003e4a:	009b      	lsls	r3, r3, #2
 8003e4c:	461a      	mov	r2, r3
 8003e4e:	2301      	movs	r3, #1
 8003e50:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e52:	f7fe f80d 	bl	8001e70 <HAL_GetTick>
 8003e56:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e5a:	e009      	b.n	8003e70 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e5c:	f7fe f808 	bl	8001e70 <HAL_GetTick>
 8003e60:	4602      	mov	r2, r0
 8003e62:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003e66:	1ad3      	subs	r3, r2, r3
 8003e68:	2b02      	cmp	r3, #2
 8003e6a:	d901      	bls.n	8003e70 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8003e6c:	2303      	movs	r3, #3
 8003e6e:	e156      	b.n	800411e <HAL_RCC_OscConfig+0x109a>
 8003e70:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e74:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003e78:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003e7c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e7e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e82:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	fa93 f2a3 	rbit	r2, r3
 8003e8c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e90:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003e94:	601a      	str	r2, [r3, #0]
  return result;
 8003e96:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e9a:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003e9e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003ea0:	fab3 f383 	clz	r3, r3
 8003ea4:	b2db      	uxtb	r3, r3
 8003ea6:	095b      	lsrs	r3, r3, #5
 8003ea8:	b2db      	uxtb	r3, r3
 8003eaa:	f043 0301 	orr.w	r3, r3, #1
 8003eae:	b2db      	uxtb	r3, r3
 8003eb0:	2b01      	cmp	r3, #1
 8003eb2:	d105      	bne.n	8003ec0 <HAL_RCC_OscConfig+0xe3c>
 8003eb4:	4b01      	ldr	r3, [pc, #4]	; (8003ebc <HAL_RCC_OscConfig+0xe38>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	e02a      	b.n	8003f10 <HAL_RCC_OscConfig+0xe8c>
 8003eba:	bf00      	nop
 8003ebc:	40021000 	.word	0x40021000
 8003ec0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ec4:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8003ec8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ecc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ece:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ed2:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	fa93 f2a3 	rbit	r2, r3
 8003edc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ee0:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003ee4:	601a      	str	r2, [r3, #0]
 8003ee6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003eea:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003eee:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ef2:	601a      	str	r2, [r3, #0]
 8003ef4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ef8:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	fa93 f2a3 	rbit	r2, r3
 8003f02:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f06:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8003f0a:	601a      	str	r2, [r3, #0]
 8003f0c:	4b86      	ldr	r3, [pc, #536]	; (8004128 <HAL_RCC_OscConfig+0x10a4>)
 8003f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f10:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003f14:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003f18:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003f1c:	6011      	str	r1, [r2, #0]
 8003f1e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003f22:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003f26:	6812      	ldr	r2, [r2, #0]
 8003f28:	fa92 f1a2 	rbit	r1, r2
 8003f2c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003f30:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8003f34:	6011      	str	r1, [r2, #0]
  return result;
 8003f36:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003f3a:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8003f3e:	6812      	ldr	r2, [r2, #0]
 8003f40:	fab2 f282 	clz	r2, r2
 8003f44:	b2d2      	uxtb	r2, r2
 8003f46:	f042 0220 	orr.w	r2, r2, #32
 8003f4a:	b2d2      	uxtb	r2, r2
 8003f4c:	f002 021f 	and.w	r2, r2, #31
 8003f50:	2101      	movs	r1, #1
 8003f52:	fa01 f202 	lsl.w	r2, r1, r2
 8003f56:	4013      	ands	r3, r2
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	f43f af7f 	beq.w	8003e5c <HAL_RCC_OscConfig+0xdd8>
 8003f5e:	e0dd      	b.n	800411c <HAL_RCC_OscConfig+0x1098>
 8003f60:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f64:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003f68:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003f6c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f6e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f72:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	fa93 f2a3 	rbit	r2, r3
 8003f7c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f80:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003f84:	601a      	str	r2, [r3, #0]
  return result;
 8003f86:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f8a:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003f8e:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f90:	fab3 f383 	clz	r3, r3
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003f9a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	461a      	mov	r2, r3
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fa6:	f7fd ff63 	bl	8001e70 <HAL_GetTick>
 8003faa:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fae:	e009      	b.n	8003fc4 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003fb0:	f7fd ff5e 	bl	8001e70 <HAL_GetTick>
 8003fb4:	4602      	mov	r2, r0
 8003fb6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003fba:	1ad3      	subs	r3, r2, r3
 8003fbc:	2b02      	cmp	r3, #2
 8003fbe:	d901      	bls.n	8003fc4 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8003fc0:	2303      	movs	r3, #3
 8003fc2:	e0ac      	b.n	800411e <HAL_RCC_OscConfig+0x109a>
 8003fc4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003fc8:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003fcc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003fd0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fd2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003fd6:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	fa93 f2a3 	rbit	r2, r3
 8003fe0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003fe4:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003fe8:	601a      	str	r2, [r3, #0]
  return result;
 8003fea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003fee:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003ff2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ff4:	fab3 f383 	clz	r3, r3
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	095b      	lsrs	r3, r3, #5
 8003ffc:	b2db      	uxtb	r3, r3
 8003ffe:	f043 0301 	orr.w	r3, r3, #1
 8004002:	b2db      	uxtb	r3, r3
 8004004:	2b01      	cmp	r3, #1
 8004006:	d102      	bne.n	800400e <HAL_RCC_OscConfig+0xf8a>
 8004008:	4b47      	ldr	r3, [pc, #284]	; (8004128 <HAL_RCC_OscConfig+0x10a4>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	e027      	b.n	800405e <HAL_RCC_OscConfig+0xfda>
 800400e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004012:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8004016:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800401a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800401c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004020:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	fa93 f2a3 	rbit	r2, r3
 800402a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800402e:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8004032:	601a      	str	r2, [r3, #0]
 8004034:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004038:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800403c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004040:	601a      	str	r2, [r3, #0]
 8004042:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004046:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	fa93 f2a3 	rbit	r2, r3
 8004050:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004054:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 8004058:	601a      	str	r2, [r3, #0]
 800405a:	4b33      	ldr	r3, [pc, #204]	; (8004128 <HAL_RCC_OscConfig+0x10a4>)
 800405c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800405e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8004062:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8004066:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800406a:	6011      	str	r1, [r2, #0]
 800406c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8004070:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8004074:	6812      	ldr	r2, [r2, #0]
 8004076:	fa92 f1a2 	rbit	r1, r2
 800407a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800407e:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8004082:	6011      	str	r1, [r2, #0]
  return result;
 8004084:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8004088:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 800408c:	6812      	ldr	r2, [r2, #0]
 800408e:	fab2 f282 	clz	r2, r2
 8004092:	b2d2      	uxtb	r2, r2
 8004094:	f042 0220 	orr.w	r2, r2, #32
 8004098:	b2d2      	uxtb	r2, r2
 800409a:	f002 021f 	and.w	r2, r2, #31
 800409e:	2101      	movs	r1, #1
 80040a0:	fa01 f202 	lsl.w	r2, r1, r2
 80040a4:	4013      	ands	r3, r2
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d182      	bne.n	8003fb0 <HAL_RCC_OscConfig+0xf2c>
 80040aa:	e037      	b.n	800411c <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80040ac:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80040b0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	699b      	ldr	r3, [r3, #24]
 80040b8:	2b01      	cmp	r3, #1
 80040ba:	d101      	bne.n	80040c0 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 80040bc:	2301      	movs	r3, #1
 80040be:	e02e      	b.n	800411e <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80040c0:	4b19      	ldr	r3, [pc, #100]	; (8004128 <HAL_RCC_OscConfig+0x10a4>)
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 80040c8:	4b17      	ldr	r3, [pc, #92]	; (8004128 <HAL_RCC_OscConfig+0x10a4>)
 80040ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040cc:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80040d0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80040d4:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 80040d8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80040dc:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	69db      	ldr	r3, [r3, #28]
 80040e4:	429a      	cmp	r2, r3
 80040e6:	d117      	bne.n	8004118 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80040e8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80040ec:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80040f0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80040f4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80040fc:	429a      	cmp	r2, r3
 80040fe:	d10b      	bne.n	8004118 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8004100:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004104:	f003 020f 	and.w	r2, r3, #15
 8004108:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800410c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8004114:	429a      	cmp	r2, r3
 8004116:	d001      	beq.n	800411c <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8004118:	2301      	movs	r3, #1
 800411a:	e000      	b.n	800411e <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 800411c:	2300      	movs	r3, #0
}
 800411e:	4618      	mov	r0, r3
 8004120:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8004124:	46bd      	mov	sp, r7
 8004126:	bd80      	pop	{r7, pc}
 8004128:	40021000 	.word	0x40021000

0800412c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b09e      	sub	sp, #120	; 0x78
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
 8004134:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004136:	2300      	movs	r3, #0
 8004138:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d101      	bne.n	8004144 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004140:	2301      	movs	r3, #1
 8004142:	e162      	b.n	800440a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004144:	4b90      	ldr	r3, [pc, #576]	; (8004388 <HAL_RCC_ClockConfig+0x25c>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f003 0307 	and.w	r3, r3, #7
 800414c:	683a      	ldr	r2, [r7, #0]
 800414e:	429a      	cmp	r2, r3
 8004150:	d910      	bls.n	8004174 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004152:	4b8d      	ldr	r3, [pc, #564]	; (8004388 <HAL_RCC_ClockConfig+0x25c>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f023 0207 	bic.w	r2, r3, #7
 800415a:	498b      	ldr	r1, [pc, #556]	; (8004388 <HAL_RCC_ClockConfig+0x25c>)
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	4313      	orrs	r3, r2
 8004160:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004162:	4b89      	ldr	r3, [pc, #548]	; (8004388 <HAL_RCC_ClockConfig+0x25c>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 0307 	and.w	r3, r3, #7
 800416a:	683a      	ldr	r2, [r7, #0]
 800416c:	429a      	cmp	r2, r3
 800416e:	d001      	beq.n	8004174 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004170:	2301      	movs	r3, #1
 8004172:	e14a      	b.n	800440a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f003 0302 	and.w	r3, r3, #2
 800417c:	2b00      	cmp	r3, #0
 800417e:	d008      	beq.n	8004192 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004180:	4b82      	ldr	r3, [pc, #520]	; (800438c <HAL_RCC_ClockConfig+0x260>)
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	689b      	ldr	r3, [r3, #8]
 800418c:	497f      	ldr	r1, [pc, #508]	; (800438c <HAL_RCC_ClockConfig+0x260>)
 800418e:	4313      	orrs	r3, r2
 8004190:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f003 0301 	and.w	r3, r3, #1
 800419a:	2b00      	cmp	r3, #0
 800419c:	f000 80dc 	beq.w	8004358 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	2b01      	cmp	r3, #1
 80041a6:	d13c      	bne.n	8004222 <HAL_RCC_ClockConfig+0xf6>
 80041a8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80041ac:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041ae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80041b0:	fa93 f3a3 	rbit	r3, r3
 80041b4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80041b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041b8:	fab3 f383 	clz	r3, r3
 80041bc:	b2db      	uxtb	r3, r3
 80041be:	095b      	lsrs	r3, r3, #5
 80041c0:	b2db      	uxtb	r3, r3
 80041c2:	f043 0301 	orr.w	r3, r3, #1
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	d102      	bne.n	80041d2 <HAL_RCC_ClockConfig+0xa6>
 80041cc:	4b6f      	ldr	r3, [pc, #444]	; (800438c <HAL_RCC_ClockConfig+0x260>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	e00f      	b.n	80041f2 <HAL_RCC_ClockConfig+0xc6>
 80041d2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80041d6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041d8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80041da:	fa93 f3a3 	rbit	r3, r3
 80041de:	667b      	str	r3, [r7, #100]	; 0x64
 80041e0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80041e4:	663b      	str	r3, [r7, #96]	; 0x60
 80041e6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80041e8:	fa93 f3a3 	rbit	r3, r3
 80041ec:	65fb      	str	r3, [r7, #92]	; 0x5c
 80041ee:	4b67      	ldr	r3, [pc, #412]	; (800438c <HAL_RCC_ClockConfig+0x260>)
 80041f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041f2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80041f6:	65ba      	str	r2, [r7, #88]	; 0x58
 80041f8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80041fa:	fa92 f2a2 	rbit	r2, r2
 80041fe:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8004200:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004202:	fab2 f282 	clz	r2, r2
 8004206:	b2d2      	uxtb	r2, r2
 8004208:	f042 0220 	orr.w	r2, r2, #32
 800420c:	b2d2      	uxtb	r2, r2
 800420e:	f002 021f 	and.w	r2, r2, #31
 8004212:	2101      	movs	r1, #1
 8004214:	fa01 f202 	lsl.w	r2, r1, r2
 8004218:	4013      	ands	r3, r2
 800421a:	2b00      	cmp	r3, #0
 800421c:	d17b      	bne.n	8004316 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	e0f3      	b.n	800440a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	2b02      	cmp	r3, #2
 8004228:	d13c      	bne.n	80042a4 <HAL_RCC_ClockConfig+0x178>
 800422a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800422e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004230:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004232:	fa93 f3a3 	rbit	r3, r3
 8004236:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004238:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800423a:	fab3 f383 	clz	r3, r3
 800423e:	b2db      	uxtb	r3, r3
 8004240:	095b      	lsrs	r3, r3, #5
 8004242:	b2db      	uxtb	r3, r3
 8004244:	f043 0301 	orr.w	r3, r3, #1
 8004248:	b2db      	uxtb	r3, r3
 800424a:	2b01      	cmp	r3, #1
 800424c:	d102      	bne.n	8004254 <HAL_RCC_ClockConfig+0x128>
 800424e:	4b4f      	ldr	r3, [pc, #316]	; (800438c <HAL_RCC_ClockConfig+0x260>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	e00f      	b.n	8004274 <HAL_RCC_ClockConfig+0x148>
 8004254:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004258:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800425a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800425c:	fa93 f3a3 	rbit	r3, r3
 8004260:	647b      	str	r3, [r7, #68]	; 0x44
 8004262:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004266:	643b      	str	r3, [r7, #64]	; 0x40
 8004268:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800426a:	fa93 f3a3 	rbit	r3, r3
 800426e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004270:	4b46      	ldr	r3, [pc, #280]	; (800438c <HAL_RCC_ClockConfig+0x260>)
 8004272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004274:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004278:	63ba      	str	r2, [r7, #56]	; 0x38
 800427a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800427c:	fa92 f2a2 	rbit	r2, r2
 8004280:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8004282:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004284:	fab2 f282 	clz	r2, r2
 8004288:	b2d2      	uxtb	r2, r2
 800428a:	f042 0220 	orr.w	r2, r2, #32
 800428e:	b2d2      	uxtb	r2, r2
 8004290:	f002 021f 	and.w	r2, r2, #31
 8004294:	2101      	movs	r1, #1
 8004296:	fa01 f202 	lsl.w	r2, r1, r2
 800429a:	4013      	ands	r3, r2
 800429c:	2b00      	cmp	r3, #0
 800429e:	d13a      	bne.n	8004316 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80042a0:	2301      	movs	r3, #1
 80042a2:	e0b2      	b.n	800440a <HAL_RCC_ClockConfig+0x2de>
 80042a4:	2302      	movs	r3, #2
 80042a6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042aa:	fa93 f3a3 	rbit	r3, r3
 80042ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80042b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042b2:	fab3 f383 	clz	r3, r3
 80042b6:	b2db      	uxtb	r3, r3
 80042b8:	095b      	lsrs	r3, r3, #5
 80042ba:	b2db      	uxtb	r3, r3
 80042bc:	f043 0301 	orr.w	r3, r3, #1
 80042c0:	b2db      	uxtb	r3, r3
 80042c2:	2b01      	cmp	r3, #1
 80042c4:	d102      	bne.n	80042cc <HAL_RCC_ClockConfig+0x1a0>
 80042c6:	4b31      	ldr	r3, [pc, #196]	; (800438c <HAL_RCC_ClockConfig+0x260>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	e00d      	b.n	80042e8 <HAL_RCC_ClockConfig+0x1bc>
 80042cc:	2302      	movs	r3, #2
 80042ce:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042d2:	fa93 f3a3 	rbit	r3, r3
 80042d6:	627b      	str	r3, [r7, #36]	; 0x24
 80042d8:	2302      	movs	r3, #2
 80042da:	623b      	str	r3, [r7, #32]
 80042dc:	6a3b      	ldr	r3, [r7, #32]
 80042de:	fa93 f3a3 	rbit	r3, r3
 80042e2:	61fb      	str	r3, [r7, #28]
 80042e4:	4b29      	ldr	r3, [pc, #164]	; (800438c <HAL_RCC_ClockConfig+0x260>)
 80042e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042e8:	2202      	movs	r2, #2
 80042ea:	61ba      	str	r2, [r7, #24]
 80042ec:	69ba      	ldr	r2, [r7, #24]
 80042ee:	fa92 f2a2 	rbit	r2, r2
 80042f2:	617a      	str	r2, [r7, #20]
  return result;
 80042f4:	697a      	ldr	r2, [r7, #20]
 80042f6:	fab2 f282 	clz	r2, r2
 80042fa:	b2d2      	uxtb	r2, r2
 80042fc:	f042 0220 	orr.w	r2, r2, #32
 8004300:	b2d2      	uxtb	r2, r2
 8004302:	f002 021f 	and.w	r2, r2, #31
 8004306:	2101      	movs	r1, #1
 8004308:	fa01 f202 	lsl.w	r2, r1, r2
 800430c:	4013      	ands	r3, r2
 800430e:	2b00      	cmp	r3, #0
 8004310:	d101      	bne.n	8004316 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	e079      	b.n	800440a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004316:	4b1d      	ldr	r3, [pc, #116]	; (800438c <HAL_RCC_ClockConfig+0x260>)
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	f023 0203 	bic.w	r2, r3, #3
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	491a      	ldr	r1, [pc, #104]	; (800438c <HAL_RCC_ClockConfig+0x260>)
 8004324:	4313      	orrs	r3, r2
 8004326:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004328:	f7fd fda2 	bl	8001e70 <HAL_GetTick>
 800432c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800432e:	e00a      	b.n	8004346 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004330:	f7fd fd9e 	bl	8001e70 <HAL_GetTick>
 8004334:	4602      	mov	r2, r0
 8004336:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004338:	1ad3      	subs	r3, r2, r3
 800433a:	f241 3288 	movw	r2, #5000	; 0x1388
 800433e:	4293      	cmp	r3, r2
 8004340:	d901      	bls.n	8004346 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8004342:	2303      	movs	r3, #3
 8004344:	e061      	b.n	800440a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004346:	4b11      	ldr	r3, [pc, #68]	; (800438c <HAL_RCC_ClockConfig+0x260>)
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	f003 020c 	and.w	r2, r3, #12
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	685b      	ldr	r3, [r3, #4]
 8004352:	009b      	lsls	r3, r3, #2
 8004354:	429a      	cmp	r2, r3
 8004356:	d1eb      	bne.n	8004330 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004358:	4b0b      	ldr	r3, [pc, #44]	; (8004388 <HAL_RCC_ClockConfig+0x25c>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f003 0307 	and.w	r3, r3, #7
 8004360:	683a      	ldr	r2, [r7, #0]
 8004362:	429a      	cmp	r2, r3
 8004364:	d214      	bcs.n	8004390 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004366:	4b08      	ldr	r3, [pc, #32]	; (8004388 <HAL_RCC_ClockConfig+0x25c>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f023 0207 	bic.w	r2, r3, #7
 800436e:	4906      	ldr	r1, [pc, #24]	; (8004388 <HAL_RCC_ClockConfig+0x25c>)
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	4313      	orrs	r3, r2
 8004374:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004376:	4b04      	ldr	r3, [pc, #16]	; (8004388 <HAL_RCC_ClockConfig+0x25c>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f003 0307 	and.w	r3, r3, #7
 800437e:	683a      	ldr	r2, [r7, #0]
 8004380:	429a      	cmp	r2, r3
 8004382:	d005      	beq.n	8004390 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	e040      	b.n	800440a <HAL_RCC_ClockConfig+0x2de>
 8004388:	40022000 	.word	0x40022000
 800438c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f003 0304 	and.w	r3, r3, #4
 8004398:	2b00      	cmp	r3, #0
 800439a:	d008      	beq.n	80043ae <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800439c:	4b1d      	ldr	r3, [pc, #116]	; (8004414 <HAL_RCC_ClockConfig+0x2e8>)
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	68db      	ldr	r3, [r3, #12]
 80043a8:	491a      	ldr	r1, [pc, #104]	; (8004414 <HAL_RCC_ClockConfig+0x2e8>)
 80043aa:	4313      	orrs	r3, r2
 80043ac:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f003 0308 	and.w	r3, r3, #8
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d009      	beq.n	80043ce <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80043ba:	4b16      	ldr	r3, [pc, #88]	; (8004414 <HAL_RCC_ClockConfig+0x2e8>)
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	691b      	ldr	r3, [r3, #16]
 80043c6:	00db      	lsls	r3, r3, #3
 80043c8:	4912      	ldr	r1, [pc, #72]	; (8004414 <HAL_RCC_ClockConfig+0x2e8>)
 80043ca:	4313      	orrs	r3, r2
 80043cc:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80043ce:	f000 f829 	bl	8004424 <HAL_RCC_GetSysClockFreq>
 80043d2:	4601      	mov	r1, r0
 80043d4:	4b0f      	ldr	r3, [pc, #60]	; (8004414 <HAL_RCC_ClockConfig+0x2e8>)
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80043dc:	22f0      	movs	r2, #240	; 0xf0
 80043de:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043e0:	693a      	ldr	r2, [r7, #16]
 80043e2:	fa92 f2a2 	rbit	r2, r2
 80043e6:	60fa      	str	r2, [r7, #12]
  return result;
 80043e8:	68fa      	ldr	r2, [r7, #12]
 80043ea:	fab2 f282 	clz	r2, r2
 80043ee:	b2d2      	uxtb	r2, r2
 80043f0:	40d3      	lsrs	r3, r2
 80043f2:	4a09      	ldr	r2, [pc, #36]	; (8004418 <HAL_RCC_ClockConfig+0x2ec>)
 80043f4:	5cd3      	ldrb	r3, [r2, r3]
 80043f6:	fa21 f303 	lsr.w	r3, r1, r3
 80043fa:	4a08      	ldr	r2, [pc, #32]	; (800441c <HAL_RCC_ClockConfig+0x2f0>)
 80043fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80043fe:	4b08      	ldr	r3, [pc, #32]	; (8004420 <HAL_RCC_ClockConfig+0x2f4>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4618      	mov	r0, r3
 8004404:	f7fd fcf0 	bl	8001de8 <HAL_InitTick>
  
  return HAL_OK;
 8004408:	2300      	movs	r3, #0
}
 800440a:	4618      	mov	r0, r3
 800440c:	3778      	adds	r7, #120	; 0x78
 800440e:	46bd      	mov	sp, r7
 8004410:	bd80      	pop	{r7, pc}
 8004412:	bf00      	nop
 8004414:	40021000 	.word	0x40021000
 8004418:	0800b084 	.word	0x0800b084
 800441c:	20000004 	.word	0x20000004
 8004420:	20000008 	.word	0x20000008

08004424 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004424:	b480      	push	{r7}
 8004426:	b08b      	sub	sp, #44	; 0x2c
 8004428:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800442a:	2300      	movs	r3, #0
 800442c:	61fb      	str	r3, [r7, #28]
 800442e:	2300      	movs	r3, #0
 8004430:	61bb      	str	r3, [r7, #24]
 8004432:	2300      	movs	r3, #0
 8004434:	627b      	str	r3, [r7, #36]	; 0x24
 8004436:	2300      	movs	r3, #0
 8004438:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800443a:	2300      	movs	r3, #0
 800443c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800443e:	4b2a      	ldr	r3, [pc, #168]	; (80044e8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004444:	69fb      	ldr	r3, [r7, #28]
 8004446:	f003 030c 	and.w	r3, r3, #12
 800444a:	2b04      	cmp	r3, #4
 800444c:	d002      	beq.n	8004454 <HAL_RCC_GetSysClockFreq+0x30>
 800444e:	2b08      	cmp	r3, #8
 8004450:	d003      	beq.n	800445a <HAL_RCC_GetSysClockFreq+0x36>
 8004452:	e03f      	b.n	80044d4 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004454:	4b25      	ldr	r3, [pc, #148]	; (80044ec <HAL_RCC_GetSysClockFreq+0xc8>)
 8004456:	623b      	str	r3, [r7, #32]
      break;
 8004458:	e03f      	b.n	80044da <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800445a:	69fb      	ldr	r3, [r7, #28]
 800445c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004460:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8004464:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004466:	68ba      	ldr	r2, [r7, #8]
 8004468:	fa92 f2a2 	rbit	r2, r2
 800446c:	607a      	str	r2, [r7, #4]
  return result;
 800446e:	687a      	ldr	r2, [r7, #4]
 8004470:	fab2 f282 	clz	r2, r2
 8004474:	b2d2      	uxtb	r2, r2
 8004476:	40d3      	lsrs	r3, r2
 8004478:	4a1d      	ldr	r2, [pc, #116]	; (80044f0 <HAL_RCC_GetSysClockFreq+0xcc>)
 800447a:	5cd3      	ldrb	r3, [r2, r3]
 800447c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800447e:	4b1a      	ldr	r3, [pc, #104]	; (80044e8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004482:	f003 030f 	and.w	r3, r3, #15
 8004486:	220f      	movs	r2, #15
 8004488:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800448a:	693a      	ldr	r2, [r7, #16]
 800448c:	fa92 f2a2 	rbit	r2, r2
 8004490:	60fa      	str	r2, [r7, #12]
  return result;
 8004492:	68fa      	ldr	r2, [r7, #12]
 8004494:	fab2 f282 	clz	r2, r2
 8004498:	b2d2      	uxtb	r2, r2
 800449a:	40d3      	lsrs	r3, r2
 800449c:	4a15      	ldr	r2, [pc, #84]	; (80044f4 <HAL_RCC_GetSysClockFreq+0xd0>)
 800449e:	5cd3      	ldrb	r3, [r2, r3]
 80044a0:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 80044a2:	69fb      	ldr	r3, [r7, #28]
 80044a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d008      	beq.n	80044be <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80044ac:	4a0f      	ldr	r2, [pc, #60]	; (80044ec <HAL_RCC_GetSysClockFreq+0xc8>)
 80044ae:	69bb      	ldr	r3, [r7, #24]
 80044b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	fb02 f303 	mul.w	r3, r2, r3
 80044ba:	627b      	str	r3, [r7, #36]	; 0x24
 80044bc:	e007      	b.n	80044ce <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80044be:	4a0b      	ldr	r2, [pc, #44]	; (80044ec <HAL_RCC_GetSysClockFreq+0xc8>)
 80044c0:	69bb      	ldr	r3, [r7, #24]
 80044c2:	fbb2 f2f3 	udiv	r2, r2, r3
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	fb02 f303 	mul.w	r3, r2, r3
 80044cc:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80044ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d0:	623b      	str	r3, [r7, #32]
      break;
 80044d2:	e002      	b.n	80044da <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80044d4:	4b05      	ldr	r3, [pc, #20]	; (80044ec <HAL_RCC_GetSysClockFreq+0xc8>)
 80044d6:	623b      	str	r3, [r7, #32]
      break;
 80044d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80044da:	6a3b      	ldr	r3, [r7, #32]
}
 80044dc:	4618      	mov	r0, r3
 80044de:	372c      	adds	r7, #44	; 0x2c
 80044e0:	46bd      	mov	sp, r7
 80044e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e6:	4770      	bx	lr
 80044e8:	40021000 	.word	0x40021000
 80044ec:	007a1200 	.word	0x007a1200
 80044f0:	0800b09c 	.word	0x0800b09c
 80044f4:	0800b0ac 	.word	0x0800b0ac

080044f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044f8:	b480      	push	{r7}
 80044fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044fc:	4b03      	ldr	r3, [pc, #12]	; (800450c <HAL_RCC_GetHCLKFreq+0x14>)
 80044fe:	681b      	ldr	r3, [r3, #0]
}
 8004500:	4618      	mov	r0, r3
 8004502:	46bd      	mov	sp, r7
 8004504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004508:	4770      	bx	lr
 800450a:	bf00      	nop
 800450c:	20000004 	.word	0x20000004

08004510 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b082      	sub	sp, #8
 8004514:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004516:	f7ff ffef 	bl	80044f8 <HAL_RCC_GetHCLKFreq>
 800451a:	4601      	mov	r1, r0
 800451c:	4b0b      	ldr	r3, [pc, #44]	; (800454c <HAL_RCC_GetPCLK1Freq+0x3c>)
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004524:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004528:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800452a:	687a      	ldr	r2, [r7, #4]
 800452c:	fa92 f2a2 	rbit	r2, r2
 8004530:	603a      	str	r2, [r7, #0]
  return result;
 8004532:	683a      	ldr	r2, [r7, #0]
 8004534:	fab2 f282 	clz	r2, r2
 8004538:	b2d2      	uxtb	r2, r2
 800453a:	40d3      	lsrs	r3, r2
 800453c:	4a04      	ldr	r2, [pc, #16]	; (8004550 <HAL_RCC_GetPCLK1Freq+0x40>)
 800453e:	5cd3      	ldrb	r3, [r2, r3]
 8004540:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004544:	4618      	mov	r0, r3
 8004546:	3708      	adds	r7, #8
 8004548:	46bd      	mov	sp, r7
 800454a:	bd80      	pop	{r7, pc}
 800454c:	40021000 	.word	0x40021000
 8004550:	0800b094 	.word	0x0800b094

08004554 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b082      	sub	sp, #8
 8004558:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800455a:	f7ff ffcd 	bl	80044f8 <HAL_RCC_GetHCLKFreq>
 800455e:	4601      	mov	r1, r0
 8004560:	4b0b      	ldr	r3, [pc, #44]	; (8004590 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8004568:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800456c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800456e:	687a      	ldr	r2, [r7, #4]
 8004570:	fa92 f2a2 	rbit	r2, r2
 8004574:	603a      	str	r2, [r7, #0]
  return result;
 8004576:	683a      	ldr	r2, [r7, #0]
 8004578:	fab2 f282 	clz	r2, r2
 800457c:	b2d2      	uxtb	r2, r2
 800457e:	40d3      	lsrs	r3, r2
 8004580:	4a04      	ldr	r2, [pc, #16]	; (8004594 <HAL_RCC_GetPCLK2Freq+0x40>)
 8004582:	5cd3      	ldrb	r3, [r2, r3]
 8004584:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004588:	4618      	mov	r0, r3
 800458a:	3708      	adds	r7, #8
 800458c:	46bd      	mov	sp, r7
 800458e:	bd80      	pop	{r7, pc}
 8004590:	40021000 	.word	0x40021000
 8004594:	0800b094 	.word	0x0800b094

08004598 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b092      	sub	sp, #72	; 0x48
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80045a0:	2300      	movs	r3, #0
 80045a2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80045a4:	2300      	movs	r3, #0
 80045a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80045a8:	2300      	movs	r3, #0
 80045aa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	f000 80d4 	beq.w	8004764 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80045bc:	4b4e      	ldr	r3, [pc, #312]	; (80046f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045be:	69db      	ldr	r3, [r3, #28]
 80045c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d10e      	bne.n	80045e6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045c8:	4b4b      	ldr	r3, [pc, #300]	; (80046f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045ca:	69db      	ldr	r3, [r3, #28]
 80045cc:	4a4a      	ldr	r2, [pc, #296]	; (80046f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045d2:	61d3      	str	r3, [r2, #28]
 80045d4:	4b48      	ldr	r3, [pc, #288]	; (80046f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045d6:	69db      	ldr	r3, [r3, #28]
 80045d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045dc:	60bb      	str	r3, [r7, #8]
 80045de:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045e0:	2301      	movs	r3, #1
 80045e2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045e6:	4b45      	ldr	r3, [pc, #276]	; (80046fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d118      	bne.n	8004624 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80045f2:	4b42      	ldr	r3, [pc, #264]	; (80046fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4a41      	ldr	r2, [pc, #260]	; (80046fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80045f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80045fc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045fe:	f7fd fc37 	bl	8001e70 <HAL_GetTick>
 8004602:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004604:	e008      	b.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004606:	f7fd fc33 	bl	8001e70 <HAL_GetTick>
 800460a:	4602      	mov	r2, r0
 800460c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800460e:	1ad3      	subs	r3, r2, r3
 8004610:	2b64      	cmp	r3, #100	; 0x64
 8004612:	d901      	bls.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004614:	2303      	movs	r3, #3
 8004616:	e1d6      	b.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004618:	4b38      	ldr	r3, [pc, #224]	; (80046fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004620:	2b00      	cmp	r3, #0
 8004622:	d0f0      	beq.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004624:	4b34      	ldr	r3, [pc, #208]	; (80046f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004626:	6a1b      	ldr	r3, [r3, #32]
 8004628:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800462c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800462e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004630:	2b00      	cmp	r3, #0
 8004632:	f000 8084 	beq.w	800473e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800463e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004640:	429a      	cmp	r2, r3
 8004642:	d07c      	beq.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004644:	4b2c      	ldr	r3, [pc, #176]	; (80046f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004646:	6a1b      	ldr	r3, [r3, #32]
 8004648:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800464c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800464e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004652:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004654:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004656:	fa93 f3a3 	rbit	r3, r3
 800465a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800465c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800465e:	fab3 f383 	clz	r3, r3
 8004662:	b2db      	uxtb	r3, r3
 8004664:	461a      	mov	r2, r3
 8004666:	4b26      	ldr	r3, [pc, #152]	; (8004700 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004668:	4413      	add	r3, r2
 800466a:	009b      	lsls	r3, r3, #2
 800466c:	461a      	mov	r2, r3
 800466e:	2301      	movs	r3, #1
 8004670:	6013      	str	r3, [r2, #0]
 8004672:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004676:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004678:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800467a:	fa93 f3a3 	rbit	r3, r3
 800467e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004680:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004682:	fab3 f383 	clz	r3, r3
 8004686:	b2db      	uxtb	r3, r3
 8004688:	461a      	mov	r2, r3
 800468a:	4b1d      	ldr	r3, [pc, #116]	; (8004700 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800468c:	4413      	add	r3, r2
 800468e:	009b      	lsls	r3, r3, #2
 8004690:	461a      	mov	r2, r3
 8004692:	2300      	movs	r3, #0
 8004694:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004696:	4a18      	ldr	r2, [pc, #96]	; (80046f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004698:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800469a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800469c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800469e:	f003 0301 	and.w	r3, r3, #1
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d04b      	beq.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046a6:	f7fd fbe3 	bl	8001e70 <HAL_GetTick>
 80046aa:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046ac:	e00a      	b.n	80046c4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046ae:	f7fd fbdf 	bl	8001e70 <HAL_GetTick>
 80046b2:	4602      	mov	r2, r0
 80046b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046b6:	1ad3      	subs	r3, r2, r3
 80046b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80046bc:	4293      	cmp	r3, r2
 80046be:	d901      	bls.n	80046c4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80046c0:	2303      	movs	r3, #3
 80046c2:	e180      	b.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 80046c4:	2302      	movs	r3, #2
 80046c6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046ca:	fa93 f3a3 	rbit	r3, r3
 80046ce:	627b      	str	r3, [r7, #36]	; 0x24
 80046d0:	2302      	movs	r3, #2
 80046d2:	623b      	str	r3, [r7, #32]
 80046d4:	6a3b      	ldr	r3, [r7, #32]
 80046d6:	fa93 f3a3 	rbit	r3, r3
 80046da:	61fb      	str	r3, [r7, #28]
  return result;
 80046dc:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046de:	fab3 f383 	clz	r3, r3
 80046e2:	b2db      	uxtb	r3, r3
 80046e4:	095b      	lsrs	r3, r3, #5
 80046e6:	b2db      	uxtb	r3, r3
 80046e8:	f043 0302 	orr.w	r3, r3, #2
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	2b02      	cmp	r3, #2
 80046f0:	d108      	bne.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80046f2:	4b01      	ldr	r3, [pc, #4]	; (80046f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046f4:	6a1b      	ldr	r3, [r3, #32]
 80046f6:	e00d      	b.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80046f8:	40021000 	.word	0x40021000
 80046fc:	40007000 	.word	0x40007000
 8004700:	10908100 	.word	0x10908100
 8004704:	2302      	movs	r3, #2
 8004706:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004708:	69bb      	ldr	r3, [r7, #24]
 800470a:	fa93 f3a3 	rbit	r3, r3
 800470e:	617b      	str	r3, [r7, #20]
 8004710:	4b9a      	ldr	r3, [pc, #616]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004714:	2202      	movs	r2, #2
 8004716:	613a      	str	r2, [r7, #16]
 8004718:	693a      	ldr	r2, [r7, #16]
 800471a:	fa92 f2a2 	rbit	r2, r2
 800471e:	60fa      	str	r2, [r7, #12]
  return result;
 8004720:	68fa      	ldr	r2, [r7, #12]
 8004722:	fab2 f282 	clz	r2, r2
 8004726:	b2d2      	uxtb	r2, r2
 8004728:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800472c:	b2d2      	uxtb	r2, r2
 800472e:	f002 021f 	and.w	r2, r2, #31
 8004732:	2101      	movs	r1, #1
 8004734:	fa01 f202 	lsl.w	r2, r1, r2
 8004738:	4013      	ands	r3, r2
 800473a:	2b00      	cmp	r3, #0
 800473c:	d0b7      	beq.n	80046ae <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800473e:	4b8f      	ldr	r3, [pc, #572]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004740:	6a1b      	ldr	r3, [r3, #32]
 8004742:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	498c      	ldr	r1, [pc, #560]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800474c:	4313      	orrs	r3, r2
 800474e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004750:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004754:	2b01      	cmp	r3, #1
 8004756:	d105      	bne.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004758:	4b88      	ldr	r3, [pc, #544]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800475a:	69db      	ldr	r3, [r3, #28]
 800475c:	4a87      	ldr	r2, [pc, #540]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800475e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004762:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f003 0301 	and.w	r3, r3, #1
 800476c:	2b00      	cmp	r3, #0
 800476e:	d008      	beq.n	8004782 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004770:	4b82      	ldr	r3, [pc, #520]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004774:	f023 0203 	bic.w	r2, r3, #3
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	497f      	ldr	r1, [pc, #508]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800477e:	4313      	orrs	r3, r2
 8004780:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f003 0302 	and.w	r3, r3, #2
 800478a:	2b00      	cmp	r3, #0
 800478c:	d008      	beq.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800478e:	4b7b      	ldr	r3, [pc, #492]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004792:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	68db      	ldr	r3, [r3, #12]
 800479a:	4978      	ldr	r1, [pc, #480]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800479c:	4313      	orrs	r3, r2
 800479e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f003 0304 	and.w	r3, r3, #4
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d008      	beq.n	80047be <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80047ac:	4b73      	ldr	r3, [pc, #460]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80047ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047b0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	691b      	ldr	r3, [r3, #16]
 80047b8:	4970      	ldr	r1, [pc, #448]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80047ba:	4313      	orrs	r3, r2
 80047bc:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f003 0320 	and.w	r3, r3, #32
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d008      	beq.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80047ca:	4b6c      	ldr	r3, [pc, #432]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80047cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ce:	f023 0210 	bic.w	r2, r3, #16
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	69db      	ldr	r3, [r3, #28]
 80047d6:	4969      	ldr	r1, [pc, #420]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80047d8:	4313      	orrs	r3, r2
 80047da:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d008      	beq.n	80047fa <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80047e8:	4b64      	ldr	r3, [pc, #400]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047f4:	4961      	ldr	r1, [pc, #388]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80047f6:	4313      	orrs	r3, r2
 80047f8:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004802:	2b00      	cmp	r3, #0
 8004804:	d008      	beq.n	8004818 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004806:	4b5d      	ldr	r3, [pc, #372]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800480a:	f023 0220 	bic.w	r2, r3, #32
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6a1b      	ldr	r3, [r3, #32]
 8004812:	495a      	ldr	r1, [pc, #360]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004814:	4313      	orrs	r3, r2
 8004816:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004820:	2b00      	cmp	r3, #0
 8004822:	d008      	beq.n	8004836 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004824:	4b55      	ldr	r3, [pc, #340]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004826:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004828:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004830:	4952      	ldr	r1, [pc, #328]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004832:	4313      	orrs	r3, r2
 8004834:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f003 0308 	and.w	r3, r3, #8
 800483e:	2b00      	cmp	r3, #0
 8004840:	d008      	beq.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004842:	4b4e      	ldr	r3, [pc, #312]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004846:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	695b      	ldr	r3, [r3, #20]
 800484e:	494b      	ldr	r1, [pc, #300]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004850:	4313      	orrs	r3, r2
 8004852:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f003 0310 	and.w	r3, r3, #16
 800485c:	2b00      	cmp	r3, #0
 800485e:	d008      	beq.n	8004872 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004860:	4b46      	ldr	r3, [pc, #280]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004864:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	699b      	ldr	r3, [r3, #24]
 800486c:	4943      	ldr	r1, [pc, #268]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800486e:	4313      	orrs	r3, r2
 8004870:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800487a:	2b00      	cmp	r3, #0
 800487c:	d008      	beq.n	8004890 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800487e:	4b3f      	ldr	r3, [pc, #252]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800488a:	493c      	ldr	r1, [pc, #240]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800488c:	4313      	orrs	r3, r2
 800488e:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004898:	2b00      	cmp	r3, #0
 800489a:	d008      	beq.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800489c:	4b37      	ldr	r3, [pc, #220]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800489e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048a0:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048a8:	4934      	ldr	r1, [pc, #208]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80048aa:	4313      	orrs	r3, r2
 80048ac:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d008      	beq.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80048ba:	4b30      	ldr	r3, [pc, #192]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80048bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048be:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048c6:	492d      	ldr	r1, [pc, #180]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80048c8:	4313      	orrs	r3, r2
 80048ca:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d008      	beq.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80048d8:	4b28      	ldr	r3, [pc, #160]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80048da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048dc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048e4:	4925      	ldr	r1, [pc, #148]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80048e6:	4313      	orrs	r3, r2
 80048e8:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d008      	beq.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80048f6:	4b21      	ldr	r3, [pc, #132]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80048f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048fa:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004902:	491e      	ldr	r1, [pc, #120]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004904:	4313      	orrs	r3, r2
 8004906:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004910:	2b00      	cmp	r3, #0
 8004912:	d008      	beq.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8004914:	4b19      	ldr	r3, [pc, #100]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004916:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004918:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004920:	4916      	ldr	r1, [pc, #88]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004922:	4313      	orrs	r3, r2
 8004924:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800492e:	2b00      	cmp	r3, #0
 8004930:	d008      	beq.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8004932:	4b12      	ldr	r3, [pc, #72]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004936:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800493e:	490f      	ldr	r1, [pc, #60]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004940:	4313      	orrs	r3, r2
 8004942:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800494c:	2b00      	cmp	r3, #0
 800494e:	d008      	beq.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8004950:	4b0a      	ldr	r3, [pc, #40]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004954:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800495c:	4907      	ldr	r1, [pc, #28]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800495e:	4313      	orrs	r3, r2
 8004960:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800496a:	2b00      	cmp	r3, #0
 800496c:	d00c      	beq.n	8004988 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800496e:	4b03      	ldr	r3, [pc, #12]	; (800497c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004972:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	e002      	b.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 800497a:	bf00      	nop
 800497c:	40021000 	.word	0x40021000
 8004980:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004982:	4913      	ldr	r1, [pc, #76]	; (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004984:	4313      	orrs	r3, r2
 8004986:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004990:	2b00      	cmp	r3, #0
 8004992:	d008      	beq.n	80049a6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8004994:	4b0e      	ldr	r3, [pc, #56]	; (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004996:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004998:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049a0:	490b      	ldr	r1, [pc, #44]	; (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80049a2:	4313      	orrs	r3, r2
 80049a4:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d008      	beq.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 80049b2:	4b07      	ldr	r3, [pc, #28]	; (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80049b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049b6:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80049be:	4904      	ldr	r1, [pc, #16]	; (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80049c0:	4313      	orrs	r3, r2
 80049c2:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80049c4:	2300      	movs	r3, #0
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	3748      	adds	r7, #72	; 0x48
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bd80      	pop	{r7, pc}
 80049ce:	bf00      	nop
 80049d0:	40021000 	.word	0x40021000

080049d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b082      	sub	sp, #8
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d101      	bne.n	80049e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80049e2:	2301      	movs	r3, #1
 80049e4:	e049      	b.n	8004a7a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049ec:	b2db      	uxtb	r3, r3
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d106      	bne.n	8004a00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2200      	movs	r2, #0
 80049f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80049fa:	6878      	ldr	r0, [r7, #4]
 80049fc:	f7fc fff2 	bl	80019e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2202      	movs	r2, #2
 8004a04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	3304      	adds	r3, #4
 8004a10:	4619      	mov	r1, r3
 8004a12:	4610      	mov	r0, r2
 8004a14:	f000 fb80 	bl	8005118 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2201      	movs	r2, #1
 8004a34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2201      	movs	r2, #1
 8004a44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2201      	movs	r2, #1
 8004a54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2201      	movs	r2, #1
 8004a64:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2201      	movs	r2, #1
 8004a74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a78:	2300      	movs	r3, #0
}
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	3708      	adds	r7, #8
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}

08004a82 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004a82:	b580      	push	{r7, lr}
 8004a84:	b082      	sub	sp, #8
 8004a86:	af00      	add	r7, sp, #0
 8004a88:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d101      	bne.n	8004a94 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004a90:	2301      	movs	r3, #1
 8004a92:	e049      	b.n	8004b28 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a9a:	b2db      	uxtb	r3, r3
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d106      	bne.n	8004aae <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004aa8:	6878      	ldr	r0, [r7, #4]
 8004aaa:	f000 f841 	bl	8004b30 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2202      	movs	r2, #2
 8004ab2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681a      	ldr	r2, [r3, #0]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	3304      	adds	r3, #4
 8004abe:	4619      	mov	r1, r3
 8004ac0:	4610      	mov	r0, r2
 8004ac2:	f000 fb29 	bl	8005118 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2201      	movs	r2, #1
 8004aca:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2201      	movs	r2, #1
 8004ad2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2201      	movs	r2, #1
 8004ada:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2201      	movs	r2, #1
 8004ae2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2201      	movs	r2, #1
 8004aea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2201      	movs	r2, #1
 8004af2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2201      	movs	r2, #1
 8004afa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2201      	movs	r2, #1
 8004b02:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2201      	movs	r2, #1
 8004b0a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2201      	movs	r2, #1
 8004b12:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2201      	movs	r2, #1
 8004b1a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2201      	movs	r2, #1
 8004b22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004b26:	2300      	movs	r3, #0
}
 8004b28:	4618      	mov	r0, r3
 8004b2a:	3708      	adds	r7, #8
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	bd80      	pop	{r7, pc}

08004b30 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b083      	sub	sp, #12
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004b38:	bf00      	nop
 8004b3a:	370c      	adds	r7, #12
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b42:	4770      	bx	lr

08004b44 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b084      	sub	sp, #16
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
 8004b4c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d109      	bne.n	8004b68 <HAL_TIM_PWM_Start+0x24>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004b5a:	b2db      	uxtb	r3, r3
 8004b5c:	2b01      	cmp	r3, #1
 8004b5e:	bf14      	ite	ne
 8004b60:	2301      	movne	r3, #1
 8004b62:	2300      	moveq	r3, #0
 8004b64:	b2db      	uxtb	r3, r3
 8004b66:	e03c      	b.n	8004be2 <HAL_TIM_PWM_Start+0x9e>
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	2b04      	cmp	r3, #4
 8004b6c:	d109      	bne.n	8004b82 <HAL_TIM_PWM_Start+0x3e>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004b74:	b2db      	uxtb	r3, r3
 8004b76:	2b01      	cmp	r3, #1
 8004b78:	bf14      	ite	ne
 8004b7a:	2301      	movne	r3, #1
 8004b7c:	2300      	moveq	r3, #0
 8004b7e:	b2db      	uxtb	r3, r3
 8004b80:	e02f      	b.n	8004be2 <HAL_TIM_PWM_Start+0x9e>
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	2b08      	cmp	r3, #8
 8004b86:	d109      	bne.n	8004b9c <HAL_TIM_PWM_Start+0x58>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004b8e:	b2db      	uxtb	r3, r3
 8004b90:	2b01      	cmp	r3, #1
 8004b92:	bf14      	ite	ne
 8004b94:	2301      	movne	r3, #1
 8004b96:	2300      	moveq	r3, #0
 8004b98:	b2db      	uxtb	r3, r3
 8004b9a:	e022      	b.n	8004be2 <HAL_TIM_PWM_Start+0x9e>
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	2b0c      	cmp	r3, #12
 8004ba0:	d109      	bne.n	8004bb6 <HAL_TIM_PWM_Start+0x72>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ba8:	b2db      	uxtb	r3, r3
 8004baa:	2b01      	cmp	r3, #1
 8004bac:	bf14      	ite	ne
 8004bae:	2301      	movne	r3, #1
 8004bb0:	2300      	moveq	r3, #0
 8004bb2:	b2db      	uxtb	r3, r3
 8004bb4:	e015      	b.n	8004be2 <HAL_TIM_PWM_Start+0x9e>
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	2b10      	cmp	r3, #16
 8004bba:	d109      	bne.n	8004bd0 <HAL_TIM_PWM_Start+0x8c>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004bc2:	b2db      	uxtb	r3, r3
 8004bc4:	2b01      	cmp	r3, #1
 8004bc6:	bf14      	ite	ne
 8004bc8:	2301      	movne	r3, #1
 8004bca:	2300      	moveq	r3, #0
 8004bcc:	b2db      	uxtb	r3, r3
 8004bce:	e008      	b.n	8004be2 <HAL_TIM_PWM_Start+0x9e>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004bd6:	b2db      	uxtb	r3, r3
 8004bd8:	2b01      	cmp	r3, #1
 8004bda:	bf14      	ite	ne
 8004bdc:	2301      	movne	r3, #1
 8004bde:	2300      	moveq	r3, #0
 8004be0:	b2db      	uxtb	r3, r3
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d001      	beq.n	8004bea <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004be6:	2301      	movs	r3, #1
 8004be8:	e0a1      	b.n	8004d2e <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d104      	bne.n	8004bfa <HAL_TIM_PWM_Start+0xb6>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2202      	movs	r2, #2
 8004bf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004bf8:	e023      	b.n	8004c42 <HAL_TIM_PWM_Start+0xfe>
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	2b04      	cmp	r3, #4
 8004bfe:	d104      	bne.n	8004c0a <HAL_TIM_PWM_Start+0xc6>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2202      	movs	r2, #2
 8004c04:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c08:	e01b      	b.n	8004c42 <HAL_TIM_PWM_Start+0xfe>
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	2b08      	cmp	r3, #8
 8004c0e:	d104      	bne.n	8004c1a <HAL_TIM_PWM_Start+0xd6>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2202      	movs	r2, #2
 8004c14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c18:	e013      	b.n	8004c42 <HAL_TIM_PWM_Start+0xfe>
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	2b0c      	cmp	r3, #12
 8004c1e:	d104      	bne.n	8004c2a <HAL_TIM_PWM_Start+0xe6>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2202      	movs	r2, #2
 8004c24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004c28:	e00b      	b.n	8004c42 <HAL_TIM_PWM_Start+0xfe>
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	2b10      	cmp	r3, #16
 8004c2e:	d104      	bne.n	8004c3a <HAL_TIM_PWM_Start+0xf6>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2202      	movs	r2, #2
 8004c34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004c38:	e003      	b.n	8004c42 <HAL_TIM_PWM_Start+0xfe>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2202      	movs	r2, #2
 8004c3e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	2201      	movs	r2, #1
 8004c48:	6839      	ldr	r1, [r7, #0]
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	f000 fea2 	bl	8005994 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	4a38      	ldr	r2, [pc, #224]	; (8004d38 <HAL_TIM_PWM_Start+0x1f4>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d018      	beq.n	8004c8c <HAL_TIM_PWM_Start+0x148>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	4a37      	ldr	r2, [pc, #220]	; (8004d3c <HAL_TIM_PWM_Start+0x1f8>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d013      	beq.n	8004c8c <HAL_TIM_PWM_Start+0x148>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	4a35      	ldr	r2, [pc, #212]	; (8004d40 <HAL_TIM_PWM_Start+0x1fc>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d00e      	beq.n	8004c8c <HAL_TIM_PWM_Start+0x148>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4a34      	ldr	r2, [pc, #208]	; (8004d44 <HAL_TIM_PWM_Start+0x200>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d009      	beq.n	8004c8c <HAL_TIM_PWM_Start+0x148>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a32      	ldr	r2, [pc, #200]	; (8004d48 <HAL_TIM_PWM_Start+0x204>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d004      	beq.n	8004c8c <HAL_TIM_PWM_Start+0x148>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4a31      	ldr	r2, [pc, #196]	; (8004d4c <HAL_TIM_PWM_Start+0x208>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d101      	bne.n	8004c90 <HAL_TIM_PWM_Start+0x14c>
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	e000      	b.n	8004c92 <HAL_TIM_PWM_Start+0x14e>
 8004c90:	2300      	movs	r3, #0
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d007      	beq.n	8004ca6 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004ca4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a23      	ldr	r2, [pc, #140]	; (8004d38 <HAL_TIM_PWM_Start+0x1f4>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d01d      	beq.n	8004cec <HAL_TIM_PWM_Start+0x1a8>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cb8:	d018      	beq.n	8004cec <HAL_TIM_PWM_Start+0x1a8>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a24      	ldr	r2, [pc, #144]	; (8004d50 <HAL_TIM_PWM_Start+0x20c>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d013      	beq.n	8004cec <HAL_TIM_PWM_Start+0x1a8>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	4a22      	ldr	r2, [pc, #136]	; (8004d54 <HAL_TIM_PWM_Start+0x210>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d00e      	beq.n	8004cec <HAL_TIM_PWM_Start+0x1a8>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4a1a      	ldr	r2, [pc, #104]	; (8004d3c <HAL_TIM_PWM_Start+0x1f8>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d009      	beq.n	8004cec <HAL_TIM_PWM_Start+0x1a8>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a18      	ldr	r2, [pc, #96]	; (8004d40 <HAL_TIM_PWM_Start+0x1fc>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d004      	beq.n	8004cec <HAL_TIM_PWM_Start+0x1a8>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4a19      	ldr	r2, [pc, #100]	; (8004d4c <HAL_TIM_PWM_Start+0x208>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d115      	bne.n	8004d18 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	689a      	ldr	r2, [r3, #8]
 8004cf2:	4b19      	ldr	r3, [pc, #100]	; (8004d58 <HAL_TIM_PWM_Start+0x214>)
 8004cf4:	4013      	ands	r3, r2
 8004cf6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	2b06      	cmp	r3, #6
 8004cfc:	d015      	beq.n	8004d2a <HAL_TIM_PWM_Start+0x1e6>
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d04:	d011      	beq.n	8004d2a <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	681a      	ldr	r2, [r3, #0]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f042 0201 	orr.w	r2, r2, #1
 8004d14:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d16:	e008      	b.n	8004d2a <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	681a      	ldr	r2, [r3, #0]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f042 0201 	orr.w	r2, r2, #1
 8004d26:	601a      	str	r2, [r3, #0]
 8004d28:	e000      	b.n	8004d2c <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d2a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004d2c:	2300      	movs	r3, #0
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	3710      	adds	r7, #16
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}
 8004d36:	bf00      	nop
 8004d38:	40012c00 	.word	0x40012c00
 8004d3c:	40013400 	.word	0x40013400
 8004d40:	40014000 	.word	0x40014000
 8004d44:	40014400 	.word	0x40014400
 8004d48:	40014800 	.word	0x40014800
 8004d4c:	40015000 	.word	0x40015000
 8004d50:	40000400 	.word	0x40000400
 8004d54:	40000800 	.word	0x40000800
 8004d58:	00010007 	.word	0x00010007

08004d5c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b086      	sub	sp, #24
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	60f8      	str	r0, [r7, #12]
 8004d64:	60b9      	str	r1, [r7, #8]
 8004d66:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d68:	2300      	movs	r3, #0
 8004d6a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d72:	2b01      	cmp	r3, #1
 8004d74:	d101      	bne.n	8004d7a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004d76:	2302      	movs	r3, #2
 8004d78:	e0ff      	b.n	8004f7a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	2201      	movs	r2, #1
 8004d7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2b14      	cmp	r3, #20
 8004d86:	f200 80f0 	bhi.w	8004f6a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004d8a:	a201      	add	r2, pc, #4	; (adr r2, 8004d90 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004d8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d90:	08004de5 	.word	0x08004de5
 8004d94:	08004f6b 	.word	0x08004f6b
 8004d98:	08004f6b 	.word	0x08004f6b
 8004d9c:	08004f6b 	.word	0x08004f6b
 8004da0:	08004e25 	.word	0x08004e25
 8004da4:	08004f6b 	.word	0x08004f6b
 8004da8:	08004f6b 	.word	0x08004f6b
 8004dac:	08004f6b 	.word	0x08004f6b
 8004db0:	08004e67 	.word	0x08004e67
 8004db4:	08004f6b 	.word	0x08004f6b
 8004db8:	08004f6b 	.word	0x08004f6b
 8004dbc:	08004f6b 	.word	0x08004f6b
 8004dc0:	08004ea7 	.word	0x08004ea7
 8004dc4:	08004f6b 	.word	0x08004f6b
 8004dc8:	08004f6b 	.word	0x08004f6b
 8004dcc:	08004f6b 	.word	0x08004f6b
 8004dd0:	08004ee9 	.word	0x08004ee9
 8004dd4:	08004f6b 	.word	0x08004f6b
 8004dd8:	08004f6b 	.word	0x08004f6b
 8004ddc:	08004f6b 	.word	0x08004f6b
 8004de0:	08004f29 	.word	0x08004f29
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	68b9      	ldr	r1, [r7, #8]
 8004dea:	4618      	mov	r0, r3
 8004dec:	f000 fa32 	bl	8005254 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	699a      	ldr	r2, [r3, #24]
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f042 0208 	orr.w	r2, r2, #8
 8004dfe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	699a      	ldr	r2, [r3, #24]
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f022 0204 	bic.w	r2, r2, #4
 8004e0e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	6999      	ldr	r1, [r3, #24]
 8004e16:	68bb      	ldr	r3, [r7, #8]
 8004e18:	691a      	ldr	r2, [r3, #16]
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	430a      	orrs	r2, r1
 8004e20:	619a      	str	r2, [r3, #24]
      break;
 8004e22:	e0a5      	b.n	8004f70 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	68b9      	ldr	r1, [r7, #8]
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	f000 faac 	bl	8005388 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	699a      	ldr	r2, [r3, #24]
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e3e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	699a      	ldr	r2, [r3, #24]
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e4e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	6999      	ldr	r1, [r3, #24]
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	691b      	ldr	r3, [r3, #16]
 8004e5a:	021a      	lsls	r2, r3, #8
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	430a      	orrs	r2, r1
 8004e62:	619a      	str	r2, [r3, #24]
      break;
 8004e64:	e084      	b.n	8004f70 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	68b9      	ldr	r1, [r7, #8]
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	f000 fb1f 	bl	80054b0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	69da      	ldr	r2, [r3, #28]
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f042 0208 	orr.w	r2, r2, #8
 8004e80:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	69da      	ldr	r2, [r3, #28]
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f022 0204 	bic.w	r2, r2, #4
 8004e90:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	69d9      	ldr	r1, [r3, #28]
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	691a      	ldr	r2, [r3, #16]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	430a      	orrs	r2, r1
 8004ea2:	61da      	str	r2, [r3, #28]
      break;
 8004ea4:	e064      	b.n	8004f70 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	68b9      	ldr	r1, [r7, #8]
 8004eac:	4618      	mov	r0, r3
 8004eae:	f000 fb91 	bl	80055d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	69da      	ldr	r2, [r3, #28]
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ec0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	69da      	ldr	r2, [r3, #28]
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ed0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	69d9      	ldr	r1, [r3, #28]
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	691b      	ldr	r3, [r3, #16]
 8004edc:	021a      	lsls	r2, r3, #8
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	430a      	orrs	r2, r1
 8004ee4:	61da      	str	r2, [r3, #28]
      break;
 8004ee6:	e043      	b.n	8004f70 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	68b9      	ldr	r1, [r7, #8]
 8004eee:	4618      	mov	r0, r3
 8004ef0:	f000 fbe0 	bl	80056b4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f042 0208 	orr.w	r2, r2, #8
 8004f02:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f022 0204 	bic.w	r2, r2, #4
 8004f12:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004f1a:	68bb      	ldr	r3, [r7, #8]
 8004f1c:	691a      	ldr	r2, [r3, #16]
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	430a      	orrs	r2, r1
 8004f24:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004f26:	e023      	b.n	8004f70 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	68b9      	ldr	r1, [r7, #8]
 8004f2e:	4618      	mov	r0, r3
 8004f30:	f000 fc2a 	bl	8005788 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004f42:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f52:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	691b      	ldr	r3, [r3, #16]
 8004f5e:	021a      	lsls	r2, r3, #8
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	430a      	orrs	r2, r1
 8004f66:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004f68:	e002      	b.n	8004f70 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	75fb      	strb	r3, [r7, #23]
      break;
 8004f6e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	2200      	movs	r2, #0
 8004f74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004f78:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	3718      	adds	r7, #24
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bd80      	pop	{r7, pc}
 8004f82:	bf00      	nop

08004f84 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b084      	sub	sp, #16
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
 8004f8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f8e:	2300      	movs	r3, #0
 8004f90:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f98:	2b01      	cmp	r3, #1
 8004f9a:	d101      	bne.n	8004fa0 <HAL_TIM_ConfigClockSource+0x1c>
 8004f9c:	2302      	movs	r3, #2
 8004f9e:	e0b6      	b.n	800510e <HAL_TIM_ConfigClockSource+0x18a>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2202      	movs	r2, #2
 8004fac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	689b      	ldr	r3, [r3, #8]
 8004fb6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004fbe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004fc2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004fc4:	68bb      	ldr	r3, [r7, #8]
 8004fc6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004fca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	68ba      	ldr	r2, [r7, #8]
 8004fd2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004fdc:	d03e      	beq.n	800505c <HAL_TIM_ConfigClockSource+0xd8>
 8004fde:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004fe2:	f200 8087 	bhi.w	80050f4 <HAL_TIM_ConfigClockSource+0x170>
 8004fe6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fea:	f000 8086 	beq.w	80050fa <HAL_TIM_ConfigClockSource+0x176>
 8004fee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ff2:	d87f      	bhi.n	80050f4 <HAL_TIM_ConfigClockSource+0x170>
 8004ff4:	2b70      	cmp	r3, #112	; 0x70
 8004ff6:	d01a      	beq.n	800502e <HAL_TIM_ConfigClockSource+0xaa>
 8004ff8:	2b70      	cmp	r3, #112	; 0x70
 8004ffa:	d87b      	bhi.n	80050f4 <HAL_TIM_ConfigClockSource+0x170>
 8004ffc:	2b60      	cmp	r3, #96	; 0x60
 8004ffe:	d050      	beq.n	80050a2 <HAL_TIM_ConfigClockSource+0x11e>
 8005000:	2b60      	cmp	r3, #96	; 0x60
 8005002:	d877      	bhi.n	80050f4 <HAL_TIM_ConfigClockSource+0x170>
 8005004:	2b50      	cmp	r3, #80	; 0x50
 8005006:	d03c      	beq.n	8005082 <HAL_TIM_ConfigClockSource+0xfe>
 8005008:	2b50      	cmp	r3, #80	; 0x50
 800500a:	d873      	bhi.n	80050f4 <HAL_TIM_ConfigClockSource+0x170>
 800500c:	2b40      	cmp	r3, #64	; 0x40
 800500e:	d058      	beq.n	80050c2 <HAL_TIM_ConfigClockSource+0x13e>
 8005010:	2b40      	cmp	r3, #64	; 0x40
 8005012:	d86f      	bhi.n	80050f4 <HAL_TIM_ConfigClockSource+0x170>
 8005014:	2b30      	cmp	r3, #48	; 0x30
 8005016:	d064      	beq.n	80050e2 <HAL_TIM_ConfigClockSource+0x15e>
 8005018:	2b30      	cmp	r3, #48	; 0x30
 800501a:	d86b      	bhi.n	80050f4 <HAL_TIM_ConfigClockSource+0x170>
 800501c:	2b20      	cmp	r3, #32
 800501e:	d060      	beq.n	80050e2 <HAL_TIM_ConfigClockSource+0x15e>
 8005020:	2b20      	cmp	r3, #32
 8005022:	d867      	bhi.n	80050f4 <HAL_TIM_ConfigClockSource+0x170>
 8005024:	2b00      	cmp	r3, #0
 8005026:	d05c      	beq.n	80050e2 <HAL_TIM_ConfigClockSource+0x15e>
 8005028:	2b10      	cmp	r3, #16
 800502a:	d05a      	beq.n	80050e2 <HAL_TIM_ConfigClockSource+0x15e>
 800502c:	e062      	b.n	80050f4 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6818      	ldr	r0, [r3, #0]
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	6899      	ldr	r1, [r3, #8]
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	685a      	ldr	r2, [r3, #4]
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	68db      	ldr	r3, [r3, #12]
 800503e:	f000 fc89 	bl	8005954 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005050:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	68ba      	ldr	r2, [r7, #8]
 8005058:	609a      	str	r2, [r3, #8]
      break;
 800505a:	e04f      	b.n	80050fc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6818      	ldr	r0, [r3, #0]
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	6899      	ldr	r1, [r3, #8]
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	685a      	ldr	r2, [r3, #4]
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	68db      	ldr	r3, [r3, #12]
 800506c:	f000 fc72 	bl	8005954 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	689a      	ldr	r2, [r3, #8]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800507e:	609a      	str	r2, [r3, #8]
      break;
 8005080:	e03c      	b.n	80050fc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6818      	ldr	r0, [r3, #0]
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	6859      	ldr	r1, [r3, #4]
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	68db      	ldr	r3, [r3, #12]
 800508e:	461a      	mov	r2, r3
 8005090:	f000 fbe6 	bl	8005860 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	2150      	movs	r1, #80	; 0x50
 800509a:	4618      	mov	r0, r3
 800509c:	f000 fc3f 	bl	800591e <TIM_ITRx_SetConfig>
      break;
 80050a0:	e02c      	b.n	80050fc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6818      	ldr	r0, [r3, #0]
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	6859      	ldr	r1, [r3, #4]
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	68db      	ldr	r3, [r3, #12]
 80050ae:	461a      	mov	r2, r3
 80050b0:	f000 fc05 	bl	80058be <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	2160      	movs	r1, #96	; 0x60
 80050ba:	4618      	mov	r0, r3
 80050bc:	f000 fc2f 	bl	800591e <TIM_ITRx_SetConfig>
      break;
 80050c0:	e01c      	b.n	80050fc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6818      	ldr	r0, [r3, #0]
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	6859      	ldr	r1, [r3, #4]
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	68db      	ldr	r3, [r3, #12]
 80050ce:	461a      	mov	r2, r3
 80050d0:	f000 fbc6 	bl	8005860 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	2140      	movs	r1, #64	; 0x40
 80050da:	4618      	mov	r0, r3
 80050dc:	f000 fc1f 	bl	800591e <TIM_ITRx_SetConfig>
      break;
 80050e0:	e00c      	b.n	80050fc <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681a      	ldr	r2, [r3, #0]
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4619      	mov	r1, r3
 80050ec:	4610      	mov	r0, r2
 80050ee:	f000 fc16 	bl	800591e <TIM_ITRx_SetConfig>
      break;
 80050f2:	e003      	b.n	80050fc <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80050f4:	2301      	movs	r3, #1
 80050f6:	73fb      	strb	r3, [r7, #15]
      break;
 80050f8:	e000      	b.n	80050fc <HAL_TIM_ConfigClockSource+0x178>
      break;
 80050fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2201      	movs	r2, #1
 8005100:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2200      	movs	r2, #0
 8005108:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800510c:	7bfb      	ldrb	r3, [r7, #15]
}
 800510e:	4618      	mov	r0, r3
 8005110:	3710      	adds	r7, #16
 8005112:	46bd      	mov	sp, r7
 8005114:	bd80      	pop	{r7, pc}
	...

08005118 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005118:	b480      	push	{r7}
 800511a:	b085      	sub	sp, #20
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
 8005120:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	4a42      	ldr	r2, [pc, #264]	; (8005234 <TIM_Base_SetConfig+0x11c>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d013      	beq.n	8005158 <TIM_Base_SetConfig+0x40>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005136:	d00f      	beq.n	8005158 <TIM_Base_SetConfig+0x40>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	4a3f      	ldr	r2, [pc, #252]	; (8005238 <TIM_Base_SetConfig+0x120>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d00b      	beq.n	8005158 <TIM_Base_SetConfig+0x40>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	4a3e      	ldr	r2, [pc, #248]	; (800523c <TIM_Base_SetConfig+0x124>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d007      	beq.n	8005158 <TIM_Base_SetConfig+0x40>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	4a3d      	ldr	r2, [pc, #244]	; (8005240 <TIM_Base_SetConfig+0x128>)
 800514c:	4293      	cmp	r3, r2
 800514e:	d003      	beq.n	8005158 <TIM_Base_SetConfig+0x40>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	4a3c      	ldr	r2, [pc, #240]	; (8005244 <TIM_Base_SetConfig+0x12c>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d108      	bne.n	800516a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800515e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	685b      	ldr	r3, [r3, #4]
 8005164:	68fa      	ldr	r2, [r7, #12]
 8005166:	4313      	orrs	r3, r2
 8005168:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	4a31      	ldr	r2, [pc, #196]	; (8005234 <TIM_Base_SetConfig+0x11c>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d01f      	beq.n	80051b2 <TIM_Base_SetConfig+0x9a>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005178:	d01b      	beq.n	80051b2 <TIM_Base_SetConfig+0x9a>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	4a2e      	ldr	r2, [pc, #184]	; (8005238 <TIM_Base_SetConfig+0x120>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d017      	beq.n	80051b2 <TIM_Base_SetConfig+0x9a>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	4a2d      	ldr	r2, [pc, #180]	; (800523c <TIM_Base_SetConfig+0x124>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d013      	beq.n	80051b2 <TIM_Base_SetConfig+0x9a>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	4a2c      	ldr	r2, [pc, #176]	; (8005240 <TIM_Base_SetConfig+0x128>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d00f      	beq.n	80051b2 <TIM_Base_SetConfig+0x9a>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	4a2c      	ldr	r2, [pc, #176]	; (8005248 <TIM_Base_SetConfig+0x130>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d00b      	beq.n	80051b2 <TIM_Base_SetConfig+0x9a>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	4a2b      	ldr	r2, [pc, #172]	; (800524c <TIM_Base_SetConfig+0x134>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d007      	beq.n	80051b2 <TIM_Base_SetConfig+0x9a>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	4a2a      	ldr	r2, [pc, #168]	; (8005250 <TIM_Base_SetConfig+0x138>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d003      	beq.n	80051b2 <TIM_Base_SetConfig+0x9a>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	4a25      	ldr	r2, [pc, #148]	; (8005244 <TIM_Base_SetConfig+0x12c>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d108      	bne.n	80051c4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	68db      	ldr	r3, [r3, #12]
 80051be:	68fa      	ldr	r2, [r7, #12]
 80051c0:	4313      	orrs	r3, r2
 80051c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	695b      	ldr	r3, [r3, #20]
 80051ce:	4313      	orrs	r3, r2
 80051d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	68fa      	ldr	r2, [r7, #12]
 80051d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	689a      	ldr	r2, [r3, #8]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	681a      	ldr	r2, [r3, #0]
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	4a12      	ldr	r2, [pc, #72]	; (8005234 <TIM_Base_SetConfig+0x11c>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d013      	beq.n	8005218 <TIM_Base_SetConfig+0x100>
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	4a13      	ldr	r2, [pc, #76]	; (8005240 <TIM_Base_SetConfig+0x128>)
 80051f4:	4293      	cmp	r3, r2
 80051f6:	d00f      	beq.n	8005218 <TIM_Base_SetConfig+0x100>
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	4a13      	ldr	r2, [pc, #76]	; (8005248 <TIM_Base_SetConfig+0x130>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d00b      	beq.n	8005218 <TIM_Base_SetConfig+0x100>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	4a12      	ldr	r2, [pc, #72]	; (800524c <TIM_Base_SetConfig+0x134>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d007      	beq.n	8005218 <TIM_Base_SetConfig+0x100>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	4a11      	ldr	r2, [pc, #68]	; (8005250 <TIM_Base_SetConfig+0x138>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d003      	beq.n	8005218 <TIM_Base_SetConfig+0x100>
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	4a0c      	ldr	r2, [pc, #48]	; (8005244 <TIM_Base_SetConfig+0x12c>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d103      	bne.n	8005220 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	691a      	ldr	r2, [r3, #16]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2201      	movs	r2, #1
 8005224:	615a      	str	r2, [r3, #20]
}
 8005226:	bf00      	nop
 8005228:	3714      	adds	r7, #20
 800522a:	46bd      	mov	sp, r7
 800522c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005230:	4770      	bx	lr
 8005232:	bf00      	nop
 8005234:	40012c00 	.word	0x40012c00
 8005238:	40000400 	.word	0x40000400
 800523c:	40000800 	.word	0x40000800
 8005240:	40013400 	.word	0x40013400
 8005244:	40015000 	.word	0x40015000
 8005248:	40014000 	.word	0x40014000
 800524c:	40014400 	.word	0x40014400
 8005250:	40014800 	.word	0x40014800

08005254 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005254:	b480      	push	{r7}
 8005256:	b087      	sub	sp, #28
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
 800525c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6a1b      	ldr	r3, [r3, #32]
 8005262:	f023 0201 	bic.w	r2, r3, #1
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6a1b      	ldr	r3, [r3, #32]
 800526e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	685b      	ldr	r3, [r3, #4]
 8005274:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	699b      	ldr	r3, [r3, #24]
 800527a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005282:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005286:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	f023 0303 	bic.w	r3, r3, #3
 800528e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	68fa      	ldr	r2, [r7, #12]
 8005296:	4313      	orrs	r3, r2
 8005298:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	f023 0302 	bic.w	r3, r3, #2
 80052a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	689b      	ldr	r3, [r3, #8]
 80052a6:	697a      	ldr	r2, [r7, #20]
 80052a8:	4313      	orrs	r3, r2
 80052aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	4a30      	ldr	r2, [pc, #192]	; (8005370 <TIM_OC1_SetConfig+0x11c>)
 80052b0:	4293      	cmp	r3, r2
 80052b2:	d013      	beq.n	80052dc <TIM_OC1_SetConfig+0x88>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	4a2f      	ldr	r2, [pc, #188]	; (8005374 <TIM_OC1_SetConfig+0x120>)
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d00f      	beq.n	80052dc <TIM_OC1_SetConfig+0x88>
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	4a2e      	ldr	r2, [pc, #184]	; (8005378 <TIM_OC1_SetConfig+0x124>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d00b      	beq.n	80052dc <TIM_OC1_SetConfig+0x88>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	4a2d      	ldr	r2, [pc, #180]	; (800537c <TIM_OC1_SetConfig+0x128>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d007      	beq.n	80052dc <TIM_OC1_SetConfig+0x88>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	4a2c      	ldr	r2, [pc, #176]	; (8005380 <TIM_OC1_SetConfig+0x12c>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d003      	beq.n	80052dc <TIM_OC1_SetConfig+0x88>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	4a2b      	ldr	r2, [pc, #172]	; (8005384 <TIM_OC1_SetConfig+0x130>)
 80052d8:	4293      	cmp	r3, r2
 80052da:	d10c      	bne.n	80052f6 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80052dc:	697b      	ldr	r3, [r7, #20]
 80052de:	f023 0308 	bic.w	r3, r3, #8
 80052e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	68db      	ldr	r3, [r3, #12]
 80052e8:	697a      	ldr	r2, [r7, #20]
 80052ea:	4313      	orrs	r3, r2
 80052ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	f023 0304 	bic.w	r3, r3, #4
 80052f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	4a1d      	ldr	r2, [pc, #116]	; (8005370 <TIM_OC1_SetConfig+0x11c>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d013      	beq.n	8005326 <TIM_OC1_SetConfig+0xd2>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	4a1c      	ldr	r2, [pc, #112]	; (8005374 <TIM_OC1_SetConfig+0x120>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d00f      	beq.n	8005326 <TIM_OC1_SetConfig+0xd2>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	4a1b      	ldr	r2, [pc, #108]	; (8005378 <TIM_OC1_SetConfig+0x124>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d00b      	beq.n	8005326 <TIM_OC1_SetConfig+0xd2>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	4a1a      	ldr	r2, [pc, #104]	; (800537c <TIM_OC1_SetConfig+0x128>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d007      	beq.n	8005326 <TIM_OC1_SetConfig+0xd2>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	4a19      	ldr	r2, [pc, #100]	; (8005380 <TIM_OC1_SetConfig+0x12c>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d003      	beq.n	8005326 <TIM_OC1_SetConfig+0xd2>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	4a18      	ldr	r2, [pc, #96]	; (8005384 <TIM_OC1_SetConfig+0x130>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d111      	bne.n	800534a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005326:	693b      	ldr	r3, [r7, #16]
 8005328:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800532c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800532e:	693b      	ldr	r3, [r7, #16]
 8005330:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005334:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	695b      	ldr	r3, [r3, #20]
 800533a:	693a      	ldr	r2, [r7, #16]
 800533c:	4313      	orrs	r3, r2
 800533e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	699b      	ldr	r3, [r3, #24]
 8005344:	693a      	ldr	r2, [r7, #16]
 8005346:	4313      	orrs	r3, r2
 8005348:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	693a      	ldr	r2, [r7, #16]
 800534e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	68fa      	ldr	r2, [r7, #12]
 8005354:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	685a      	ldr	r2, [r3, #4]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	697a      	ldr	r2, [r7, #20]
 8005362:	621a      	str	r2, [r3, #32]
}
 8005364:	bf00      	nop
 8005366:	371c      	adds	r7, #28
 8005368:	46bd      	mov	sp, r7
 800536a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536e:	4770      	bx	lr
 8005370:	40012c00 	.word	0x40012c00
 8005374:	40013400 	.word	0x40013400
 8005378:	40014000 	.word	0x40014000
 800537c:	40014400 	.word	0x40014400
 8005380:	40014800 	.word	0x40014800
 8005384:	40015000 	.word	0x40015000

08005388 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005388:	b480      	push	{r7}
 800538a:	b087      	sub	sp, #28
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
 8005390:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6a1b      	ldr	r3, [r3, #32]
 8005396:	f023 0210 	bic.w	r2, r3, #16
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6a1b      	ldr	r3, [r3, #32]
 80053a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	685b      	ldr	r3, [r3, #4]
 80053a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	699b      	ldr	r3, [r3, #24]
 80053ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80053b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80053ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	021b      	lsls	r3, r3, #8
 80053ca:	68fa      	ldr	r2, [r7, #12]
 80053cc:	4313      	orrs	r3, r2
 80053ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80053d0:	697b      	ldr	r3, [r7, #20]
 80053d2:	f023 0320 	bic.w	r3, r3, #32
 80053d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	689b      	ldr	r3, [r3, #8]
 80053dc:	011b      	lsls	r3, r3, #4
 80053de:	697a      	ldr	r2, [r7, #20]
 80053e0:	4313      	orrs	r3, r2
 80053e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	4a2c      	ldr	r2, [pc, #176]	; (8005498 <TIM_OC2_SetConfig+0x110>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d007      	beq.n	80053fc <TIM_OC2_SetConfig+0x74>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	4a2b      	ldr	r2, [pc, #172]	; (800549c <TIM_OC2_SetConfig+0x114>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d003      	beq.n	80053fc <TIM_OC2_SetConfig+0x74>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	4a2a      	ldr	r2, [pc, #168]	; (80054a0 <TIM_OC2_SetConfig+0x118>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d10d      	bne.n	8005418 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80053fc:	697b      	ldr	r3, [r7, #20]
 80053fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005402:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005404:	683b      	ldr	r3, [r7, #0]
 8005406:	68db      	ldr	r3, [r3, #12]
 8005408:	011b      	lsls	r3, r3, #4
 800540a:	697a      	ldr	r2, [r7, #20]
 800540c:	4313      	orrs	r3, r2
 800540e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005410:	697b      	ldr	r3, [r7, #20]
 8005412:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005416:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	4a1f      	ldr	r2, [pc, #124]	; (8005498 <TIM_OC2_SetConfig+0x110>)
 800541c:	4293      	cmp	r3, r2
 800541e:	d013      	beq.n	8005448 <TIM_OC2_SetConfig+0xc0>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	4a1e      	ldr	r2, [pc, #120]	; (800549c <TIM_OC2_SetConfig+0x114>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d00f      	beq.n	8005448 <TIM_OC2_SetConfig+0xc0>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	4a1e      	ldr	r2, [pc, #120]	; (80054a4 <TIM_OC2_SetConfig+0x11c>)
 800542c:	4293      	cmp	r3, r2
 800542e:	d00b      	beq.n	8005448 <TIM_OC2_SetConfig+0xc0>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	4a1d      	ldr	r2, [pc, #116]	; (80054a8 <TIM_OC2_SetConfig+0x120>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d007      	beq.n	8005448 <TIM_OC2_SetConfig+0xc0>
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	4a1c      	ldr	r2, [pc, #112]	; (80054ac <TIM_OC2_SetConfig+0x124>)
 800543c:	4293      	cmp	r3, r2
 800543e:	d003      	beq.n	8005448 <TIM_OC2_SetConfig+0xc0>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	4a17      	ldr	r2, [pc, #92]	; (80054a0 <TIM_OC2_SetConfig+0x118>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d113      	bne.n	8005470 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005448:	693b      	ldr	r3, [r7, #16]
 800544a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800544e:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005450:	693b      	ldr	r3, [r7, #16]
 8005452:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005456:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	695b      	ldr	r3, [r3, #20]
 800545c:	009b      	lsls	r3, r3, #2
 800545e:	693a      	ldr	r2, [r7, #16]
 8005460:	4313      	orrs	r3, r2
 8005462:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	699b      	ldr	r3, [r3, #24]
 8005468:	009b      	lsls	r3, r3, #2
 800546a:	693a      	ldr	r2, [r7, #16]
 800546c:	4313      	orrs	r3, r2
 800546e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	693a      	ldr	r2, [r7, #16]
 8005474:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	68fa      	ldr	r2, [r7, #12]
 800547a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	685a      	ldr	r2, [r3, #4]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	697a      	ldr	r2, [r7, #20]
 8005488:	621a      	str	r2, [r3, #32]
}
 800548a:	bf00      	nop
 800548c:	371c      	adds	r7, #28
 800548e:	46bd      	mov	sp, r7
 8005490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005494:	4770      	bx	lr
 8005496:	bf00      	nop
 8005498:	40012c00 	.word	0x40012c00
 800549c:	40013400 	.word	0x40013400
 80054a0:	40015000 	.word	0x40015000
 80054a4:	40014000 	.word	0x40014000
 80054a8:	40014400 	.word	0x40014400
 80054ac:	40014800 	.word	0x40014800

080054b0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054b0:	b480      	push	{r7}
 80054b2:	b087      	sub	sp, #28
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
 80054b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6a1b      	ldr	r3, [r3, #32]
 80054be:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6a1b      	ldr	r3, [r3, #32]
 80054ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	69db      	ldr	r3, [r3, #28]
 80054d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80054de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	f023 0303 	bic.w	r3, r3, #3
 80054ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	68fa      	ldr	r2, [r7, #12]
 80054f2:	4313      	orrs	r3, r2
 80054f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80054fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	689b      	ldr	r3, [r3, #8]
 8005502:	021b      	lsls	r3, r3, #8
 8005504:	697a      	ldr	r2, [r7, #20]
 8005506:	4313      	orrs	r3, r2
 8005508:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	4a2b      	ldr	r2, [pc, #172]	; (80055bc <TIM_OC3_SetConfig+0x10c>)
 800550e:	4293      	cmp	r3, r2
 8005510:	d007      	beq.n	8005522 <TIM_OC3_SetConfig+0x72>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	4a2a      	ldr	r2, [pc, #168]	; (80055c0 <TIM_OC3_SetConfig+0x110>)
 8005516:	4293      	cmp	r3, r2
 8005518:	d003      	beq.n	8005522 <TIM_OC3_SetConfig+0x72>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	4a29      	ldr	r2, [pc, #164]	; (80055c4 <TIM_OC3_SetConfig+0x114>)
 800551e:	4293      	cmp	r3, r2
 8005520:	d10d      	bne.n	800553e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005522:	697b      	ldr	r3, [r7, #20]
 8005524:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005528:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	68db      	ldr	r3, [r3, #12]
 800552e:	021b      	lsls	r3, r3, #8
 8005530:	697a      	ldr	r2, [r7, #20]
 8005532:	4313      	orrs	r3, r2
 8005534:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005536:	697b      	ldr	r3, [r7, #20]
 8005538:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800553c:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	4a1e      	ldr	r2, [pc, #120]	; (80055bc <TIM_OC3_SetConfig+0x10c>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d013      	beq.n	800556e <TIM_OC3_SetConfig+0xbe>
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	4a1d      	ldr	r2, [pc, #116]	; (80055c0 <TIM_OC3_SetConfig+0x110>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d00f      	beq.n	800556e <TIM_OC3_SetConfig+0xbe>
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	4a1d      	ldr	r2, [pc, #116]	; (80055c8 <TIM_OC3_SetConfig+0x118>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d00b      	beq.n	800556e <TIM_OC3_SetConfig+0xbe>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	4a1c      	ldr	r2, [pc, #112]	; (80055cc <TIM_OC3_SetConfig+0x11c>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d007      	beq.n	800556e <TIM_OC3_SetConfig+0xbe>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	4a1b      	ldr	r2, [pc, #108]	; (80055d0 <TIM_OC3_SetConfig+0x120>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d003      	beq.n	800556e <TIM_OC3_SetConfig+0xbe>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	4a16      	ldr	r2, [pc, #88]	; (80055c4 <TIM_OC3_SetConfig+0x114>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d113      	bne.n	8005596 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800556e:	693b      	ldr	r3, [r7, #16]
 8005570:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005574:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005576:	693b      	ldr	r3, [r7, #16]
 8005578:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800557c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	695b      	ldr	r3, [r3, #20]
 8005582:	011b      	lsls	r3, r3, #4
 8005584:	693a      	ldr	r2, [r7, #16]
 8005586:	4313      	orrs	r3, r2
 8005588:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	699b      	ldr	r3, [r3, #24]
 800558e:	011b      	lsls	r3, r3, #4
 8005590:	693a      	ldr	r2, [r7, #16]
 8005592:	4313      	orrs	r3, r2
 8005594:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	693a      	ldr	r2, [r7, #16]
 800559a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	68fa      	ldr	r2, [r7, #12]
 80055a0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	685a      	ldr	r2, [r3, #4]
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	697a      	ldr	r2, [r7, #20]
 80055ae:	621a      	str	r2, [r3, #32]
}
 80055b0:	bf00      	nop
 80055b2:	371c      	adds	r7, #28
 80055b4:	46bd      	mov	sp, r7
 80055b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ba:	4770      	bx	lr
 80055bc:	40012c00 	.word	0x40012c00
 80055c0:	40013400 	.word	0x40013400
 80055c4:	40015000 	.word	0x40015000
 80055c8:	40014000 	.word	0x40014000
 80055cc:	40014400 	.word	0x40014400
 80055d0:	40014800 	.word	0x40014800

080055d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80055d4:	b480      	push	{r7}
 80055d6:	b087      	sub	sp, #28
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
 80055dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6a1b      	ldr	r3, [r3, #32]
 80055e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6a1b      	ldr	r3, [r3, #32]
 80055ee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	69db      	ldr	r3, [r3, #28]
 80055fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005602:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005606:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800560e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	021b      	lsls	r3, r3, #8
 8005616:	68fa      	ldr	r2, [r7, #12]
 8005618:	4313      	orrs	r3, r2
 800561a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800561c:	693b      	ldr	r3, [r7, #16]
 800561e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005622:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	689b      	ldr	r3, [r3, #8]
 8005628:	031b      	lsls	r3, r3, #12
 800562a:	693a      	ldr	r2, [r7, #16]
 800562c:	4313      	orrs	r3, r2
 800562e:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	4a1a      	ldr	r2, [pc, #104]	; (800569c <TIM_OC4_SetConfig+0xc8>)
 8005634:	4293      	cmp	r3, r2
 8005636:	d013      	beq.n	8005660 <TIM_OC4_SetConfig+0x8c>
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	4a19      	ldr	r2, [pc, #100]	; (80056a0 <TIM_OC4_SetConfig+0xcc>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d00f      	beq.n	8005660 <TIM_OC4_SetConfig+0x8c>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	4a18      	ldr	r2, [pc, #96]	; (80056a4 <TIM_OC4_SetConfig+0xd0>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d00b      	beq.n	8005660 <TIM_OC4_SetConfig+0x8c>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	4a17      	ldr	r2, [pc, #92]	; (80056a8 <TIM_OC4_SetConfig+0xd4>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d007      	beq.n	8005660 <TIM_OC4_SetConfig+0x8c>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	4a16      	ldr	r2, [pc, #88]	; (80056ac <TIM_OC4_SetConfig+0xd8>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d003      	beq.n	8005660 <TIM_OC4_SetConfig+0x8c>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	4a15      	ldr	r2, [pc, #84]	; (80056b0 <TIM_OC4_SetConfig+0xdc>)
 800565c:	4293      	cmp	r3, r2
 800565e:	d109      	bne.n	8005674 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005660:	697b      	ldr	r3, [r7, #20]
 8005662:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005666:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	695b      	ldr	r3, [r3, #20]
 800566c:	019b      	lsls	r3, r3, #6
 800566e:	697a      	ldr	r2, [r7, #20]
 8005670:	4313      	orrs	r3, r2
 8005672:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	697a      	ldr	r2, [r7, #20]
 8005678:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	68fa      	ldr	r2, [r7, #12]
 800567e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	685a      	ldr	r2, [r3, #4]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	693a      	ldr	r2, [r7, #16]
 800568c:	621a      	str	r2, [r3, #32]
}
 800568e:	bf00      	nop
 8005690:	371c      	adds	r7, #28
 8005692:	46bd      	mov	sp, r7
 8005694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005698:	4770      	bx	lr
 800569a:	bf00      	nop
 800569c:	40012c00 	.word	0x40012c00
 80056a0:	40013400 	.word	0x40013400
 80056a4:	40014000 	.word	0x40014000
 80056a8:	40014400 	.word	0x40014400
 80056ac:	40014800 	.word	0x40014800
 80056b0:	40015000 	.word	0x40015000

080056b4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b087      	sub	sp, #28
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
 80056bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6a1b      	ldr	r3, [r3, #32]
 80056c2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6a1b      	ldr	r3, [r3, #32]
 80056ce:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	685b      	ldr	r3, [r3, #4]
 80056d4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80056e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	68fa      	ldr	r2, [r7, #12]
 80056ee:	4313      	orrs	r3, r2
 80056f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80056f2:	693b      	ldr	r3, [r7, #16]
 80056f4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80056f8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	689b      	ldr	r3, [r3, #8]
 80056fe:	041b      	lsls	r3, r3, #16
 8005700:	693a      	ldr	r2, [r7, #16]
 8005702:	4313      	orrs	r3, r2
 8005704:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	4a19      	ldr	r2, [pc, #100]	; (8005770 <TIM_OC5_SetConfig+0xbc>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d013      	beq.n	8005736 <TIM_OC5_SetConfig+0x82>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	4a18      	ldr	r2, [pc, #96]	; (8005774 <TIM_OC5_SetConfig+0xc0>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d00f      	beq.n	8005736 <TIM_OC5_SetConfig+0x82>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	4a17      	ldr	r2, [pc, #92]	; (8005778 <TIM_OC5_SetConfig+0xc4>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d00b      	beq.n	8005736 <TIM_OC5_SetConfig+0x82>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	4a16      	ldr	r2, [pc, #88]	; (800577c <TIM_OC5_SetConfig+0xc8>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d007      	beq.n	8005736 <TIM_OC5_SetConfig+0x82>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	4a15      	ldr	r2, [pc, #84]	; (8005780 <TIM_OC5_SetConfig+0xcc>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d003      	beq.n	8005736 <TIM_OC5_SetConfig+0x82>
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	4a14      	ldr	r2, [pc, #80]	; (8005784 <TIM_OC5_SetConfig+0xd0>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d109      	bne.n	800574a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800573c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	695b      	ldr	r3, [r3, #20]
 8005742:	021b      	lsls	r3, r3, #8
 8005744:	697a      	ldr	r2, [r7, #20]
 8005746:	4313      	orrs	r3, r2
 8005748:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	697a      	ldr	r2, [r7, #20]
 800574e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	68fa      	ldr	r2, [r7, #12]
 8005754:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	685a      	ldr	r2, [r3, #4]
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	693a      	ldr	r2, [r7, #16]
 8005762:	621a      	str	r2, [r3, #32]
}
 8005764:	bf00      	nop
 8005766:	371c      	adds	r7, #28
 8005768:	46bd      	mov	sp, r7
 800576a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576e:	4770      	bx	lr
 8005770:	40012c00 	.word	0x40012c00
 8005774:	40013400 	.word	0x40013400
 8005778:	40014000 	.word	0x40014000
 800577c:	40014400 	.word	0x40014400
 8005780:	40014800 	.word	0x40014800
 8005784:	40015000 	.word	0x40015000

08005788 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005788:	b480      	push	{r7}
 800578a:	b087      	sub	sp, #28
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
 8005790:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6a1b      	ldr	r3, [r3, #32]
 8005796:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6a1b      	ldr	r3, [r3, #32]
 80057a2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80057b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80057ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	021b      	lsls	r3, r3, #8
 80057c2:	68fa      	ldr	r2, [r7, #12]
 80057c4:	4313      	orrs	r3, r2
 80057c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80057c8:	693b      	ldr	r3, [r7, #16]
 80057ca:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80057ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	689b      	ldr	r3, [r3, #8]
 80057d4:	051b      	lsls	r3, r3, #20
 80057d6:	693a      	ldr	r2, [r7, #16]
 80057d8:	4313      	orrs	r3, r2
 80057da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	4a1a      	ldr	r2, [pc, #104]	; (8005848 <TIM_OC6_SetConfig+0xc0>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d013      	beq.n	800580c <TIM_OC6_SetConfig+0x84>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	4a19      	ldr	r2, [pc, #100]	; (800584c <TIM_OC6_SetConfig+0xc4>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d00f      	beq.n	800580c <TIM_OC6_SetConfig+0x84>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	4a18      	ldr	r2, [pc, #96]	; (8005850 <TIM_OC6_SetConfig+0xc8>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d00b      	beq.n	800580c <TIM_OC6_SetConfig+0x84>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	4a17      	ldr	r2, [pc, #92]	; (8005854 <TIM_OC6_SetConfig+0xcc>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d007      	beq.n	800580c <TIM_OC6_SetConfig+0x84>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	4a16      	ldr	r2, [pc, #88]	; (8005858 <TIM_OC6_SetConfig+0xd0>)
 8005800:	4293      	cmp	r3, r2
 8005802:	d003      	beq.n	800580c <TIM_OC6_SetConfig+0x84>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	4a15      	ldr	r2, [pc, #84]	; (800585c <TIM_OC6_SetConfig+0xd4>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d109      	bne.n	8005820 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800580c:	697b      	ldr	r3, [r7, #20]
 800580e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005812:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	695b      	ldr	r3, [r3, #20]
 8005818:	029b      	lsls	r3, r3, #10
 800581a:	697a      	ldr	r2, [r7, #20]
 800581c:	4313      	orrs	r3, r2
 800581e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	697a      	ldr	r2, [r7, #20]
 8005824:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	68fa      	ldr	r2, [r7, #12]
 800582a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	685a      	ldr	r2, [r3, #4]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	693a      	ldr	r2, [r7, #16]
 8005838:	621a      	str	r2, [r3, #32]
}
 800583a:	bf00      	nop
 800583c:	371c      	adds	r7, #28
 800583e:	46bd      	mov	sp, r7
 8005840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005844:	4770      	bx	lr
 8005846:	bf00      	nop
 8005848:	40012c00 	.word	0x40012c00
 800584c:	40013400 	.word	0x40013400
 8005850:	40014000 	.word	0x40014000
 8005854:	40014400 	.word	0x40014400
 8005858:	40014800 	.word	0x40014800
 800585c:	40015000 	.word	0x40015000

08005860 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005860:	b480      	push	{r7}
 8005862:	b087      	sub	sp, #28
 8005864:	af00      	add	r7, sp, #0
 8005866:	60f8      	str	r0, [r7, #12]
 8005868:	60b9      	str	r1, [r7, #8]
 800586a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	6a1b      	ldr	r3, [r3, #32]
 8005870:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	6a1b      	ldr	r3, [r3, #32]
 8005876:	f023 0201 	bic.w	r2, r3, #1
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	699b      	ldr	r3, [r3, #24]
 8005882:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005884:	693b      	ldr	r3, [r7, #16]
 8005886:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800588a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	011b      	lsls	r3, r3, #4
 8005890:	693a      	ldr	r2, [r7, #16]
 8005892:	4313      	orrs	r3, r2
 8005894:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005896:	697b      	ldr	r3, [r7, #20]
 8005898:	f023 030a 	bic.w	r3, r3, #10
 800589c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800589e:	697a      	ldr	r2, [r7, #20]
 80058a0:	68bb      	ldr	r3, [r7, #8]
 80058a2:	4313      	orrs	r3, r2
 80058a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	693a      	ldr	r2, [r7, #16]
 80058aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	697a      	ldr	r2, [r7, #20]
 80058b0:	621a      	str	r2, [r3, #32]
}
 80058b2:	bf00      	nop
 80058b4:	371c      	adds	r7, #28
 80058b6:	46bd      	mov	sp, r7
 80058b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058bc:	4770      	bx	lr

080058be <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80058be:	b480      	push	{r7}
 80058c0:	b087      	sub	sp, #28
 80058c2:	af00      	add	r7, sp, #0
 80058c4:	60f8      	str	r0, [r7, #12]
 80058c6:	60b9      	str	r1, [r7, #8]
 80058c8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	6a1b      	ldr	r3, [r3, #32]
 80058ce:	f023 0210 	bic.w	r2, r3, #16
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	699b      	ldr	r3, [r3, #24]
 80058da:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	6a1b      	ldr	r3, [r3, #32]
 80058e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80058e8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	031b      	lsls	r3, r3, #12
 80058ee:	697a      	ldr	r2, [r7, #20]
 80058f0:	4313      	orrs	r3, r2
 80058f2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80058fa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80058fc:	68bb      	ldr	r3, [r7, #8]
 80058fe:	011b      	lsls	r3, r3, #4
 8005900:	693a      	ldr	r2, [r7, #16]
 8005902:	4313      	orrs	r3, r2
 8005904:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	697a      	ldr	r2, [r7, #20]
 800590a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	693a      	ldr	r2, [r7, #16]
 8005910:	621a      	str	r2, [r3, #32]
}
 8005912:	bf00      	nop
 8005914:	371c      	adds	r7, #28
 8005916:	46bd      	mov	sp, r7
 8005918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591c:	4770      	bx	lr

0800591e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800591e:	b480      	push	{r7}
 8005920:	b085      	sub	sp, #20
 8005922:	af00      	add	r7, sp, #0
 8005924:	6078      	str	r0, [r7, #4]
 8005926:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	689b      	ldr	r3, [r3, #8]
 800592c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005934:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005936:	683a      	ldr	r2, [r7, #0]
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	4313      	orrs	r3, r2
 800593c:	f043 0307 	orr.w	r3, r3, #7
 8005940:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	68fa      	ldr	r2, [r7, #12]
 8005946:	609a      	str	r2, [r3, #8]
}
 8005948:	bf00      	nop
 800594a:	3714      	adds	r7, #20
 800594c:	46bd      	mov	sp, r7
 800594e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005952:	4770      	bx	lr

08005954 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005954:	b480      	push	{r7}
 8005956:	b087      	sub	sp, #28
 8005958:	af00      	add	r7, sp, #0
 800595a:	60f8      	str	r0, [r7, #12]
 800595c:	60b9      	str	r1, [r7, #8]
 800595e:	607a      	str	r2, [r7, #4]
 8005960:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	689b      	ldr	r3, [r3, #8]
 8005966:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800596e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	021a      	lsls	r2, r3, #8
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	431a      	orrs	r2, r3
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	4313      	orrs	r3, r2
 800597c:	697a      	ldr	r2, [r7, #20]
 800597e:	4313      	orrs	r3, r2
 8005980:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	697a      	ldr	r2, [r7, #20]
 8005986:	609a      	str	r2, [r3, #8]
}
 8005988:	bf00      	nop
 800598a:	371c      	adds	r7, #28
 800598c:	46bd      	mov	sp, r7
 800598e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005992:	4770      	bx	lr

08005994 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005994:	b480      	push	{r7}
 8005996:	b087      	sub	sp, #28
 8005998:	af00      	add	r7, sp, #0
 800599a:	60f8      	str	r0, [r7, #12]
 800599c:	60b9      	str	r1, [r7, #8]
 800599e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	f003 031f 	and.w	r3, r3, #31
 80059a6:	2201      	movs	r2, #1
 80059a8:	fa02 f303 	lsl.w	r3, r2, r3
 80059ac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	6a1a      	ldr	r2, [r3, #32]
 80059b2:	697b      	ldr	r3, [r7, #20]
 80059b4:	43db      	mvns	r3, r3
 80059b6:	401a      	ands	r2, r3
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	6a1a      	ldr	r2, [r3, #32]
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	f003 031f 	and.w	r3, r3, #31
 80059c6:	6879      	ldr	r1, [r7, #4]
 80059c8:	fa01 f303 	lsl.w	r3, r1, r3
 80059cc:	431a      	orrs	r2, r3
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	621a      	str	r2, [r3, #32]
}
 80059d2:	bf00      	nop
 80059d4:	371c      	adds	r7, #28
 80059d6:	46bd      	mov	sp, r7
 80059d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059dc:	4770      	bx	lr
	...

080059e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80059e0:	b480      	push	{r7}
 80059e2:	b085      	sub	sp, #20
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
 80059e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059f0:	2b01      	cmp	r3, #1
 80059f2:	d101      	bne.n	80059f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80059f4:	2302      	movs	r3, #2
 80059f6:	e06d      	b.n	8005ad4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2201      	movs	r2, #1
 80059fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2202      	movs	r2, #2
 8005a04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	685b      	ldr	r3, [r3, #4]
 8005a0e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	689b      	ldr	r3, [r3, #8]
 8005a16:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	4a30      	ldr	r2, [pc, #192]	; (8005ae0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d009      	beq.n	8005a36 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4a2f      	ldr	r2, [pc, #188]	; (8005ae4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d004      	beq.n	8005a36 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a2d      	ldr	r2, [pc, #180]	; (8005ae8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d108      	bne.n	8005a48 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005a3c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	685b      	ldr	r3, [r3, #4]
 8005a42:	68fa      	ldr	r2, [r7, #12]
 8005a44:	4313      	orrs	r3, r2
 8005a46:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a4e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	68fa      	ldr	r2, [r7, #12]
 8005a56:	4313      	orrs	r3, r2
 8005a58:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	68fa      	ldr	r2, [r7, #12]
 8005a60:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4a1e      	ldr	r2, [pc, #120]	; (8005ae0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d01d      	beq.n	8005aa8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a74:	d018      	beq.n	8005aa8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4a1c      	ldr	r2, [pc, #112]	; (8005aec <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d013      	beq.n	8005aa8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a1a      	ldr	r2, [pc, #104]	; (8005af0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d00e      	beq.n	8005aa8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	4a15      	ldr	r2, [pc, #84]	; (8005ae4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d009      	beq.n	8005aa8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4a16      	ldr	r2, [pc, #88]	; (8005af4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d004      	beq.n	8005aa8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	4a11      	ldr	r2, [pc, #68]	; (8005ae8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d10c      	bne.n	8005ac2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005aae:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	689b      	ldr	r3, [r3, #8]
 8005ab4:	68ba      	ldr	r2, [r7, #8]
 8005ab6:	4313      	orrs	r3, r2
 8005ab8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	68ba      	ldr	r2, [r7, #8]
 8005ac0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2201      	movs	r2, #1
 8005ac6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2200      	movs	r2, #0
 8005ace:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005ad2:	2300      	movs	r3, #0
}
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	3714      	adds	r7, #20
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ade:	4770      	bx	lr
 8005ae0:	40012c00 	.word	0x40012c00
 8005ae4:	40013400 	.word	0x40013400
 8005ae8:	40015000 	.word	0x40015000
 8005aec:	40000400 	.word	0x40000400
 8005af0:	40000800 	.word	0x40000800
 8005af4:	40014000 	.word	0x40014000

08005af8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b082      	sub	sp, #8
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d101      	bne.n	8005b0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b06:	2301      	movs	r3, #1
 8005b08:	e040      	b.n	8005b8c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d106      	bne.n	8005b20 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2200      	movs	r2, #0
 8005b16:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005b1a:	6878      	ldr	r0, [r7, #4]
 8005b1c:	f7fb ffd8 	bl	8001ad0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2224      	movs	r2, #36	; 0x24
 8005b24:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	681a      	ldr	r2, [r3, #0]
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f022 0201 	bic.w	r2, r2, #1
 8005b34:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005b36:	6878      	ldr	r0, [r7, #4]
 8005b38:	f000 f8b6 	bl	8005ca8 <UART_SetConfig>
 8005b3c:	4603      	mov	r3, r0
 8005b3e:	2b01      	cmp	r3, #1
 8005b40:	d101      	bne.n	8005b46 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005b42:	2301      	movs	r3, #1
 8005b44:	e022      	b.n	8005b8c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d002      	beq.n	8005b54 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005b4e:	6878      	ldr	r0, [r7, #4]
 8005b50:	f000 fa7e 	bl	8006050 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	685a      	ldr	r2, [r3, #4]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005b62:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	689a      	ldr	r2, [r3, #8]
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005b72:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	681a      	ldr	r2, [r3, #0]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f042 0201 	orr.w	r2, r2, #1
 8005b82:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005b84:	6878      	ldr	r0, [r7, #4]
 8005b86:	f000 fb05 	bl	8006194 <UART_CheckIdleState>
 8005b8a:	4603      	mov	r3, r0
}
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	3708      	adds	r7, #8
 8005b90:	46bd      	mov	sp, r7
 8005b92:	bd80      	pop	{r7, pc}

08005b94 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b08a      	sub	sp, #40	; 0x28
 8005b98:	af02      	add	r7, sp, #8
 8005b9a:	60f8      	str	r0, [r7, #12]
 8005b9c:	60b9      	str	r1, [r7, #8]
 8005b9e:	603b      	str	r3, [r7, #0]
 8005ba0:	4613      	mov	r3, r2
 8005ba2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005ba8:	2b20      	cmp	r3, #32
 8005baa:	d178      	bne.n	8005c9e <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d002      	beq.n	8005bb8 <HAL_UART_Transmit+0x24>
 8005bb2:	88fb      	ldrh	r3, [r7, #6]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d101      	bne.n	8005bbc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005bb8:	2301      	movs	r3, #1
 8005bba:	e071      	b.n	8005ca0 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	2221      	movs	r2, #33	; 0x21
 8005bc8:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005bca:	f7fc f951 	bl	8001e70 <HAL_GetTick>
 8005bce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	88fa      	ldrh	r2, [r7, #6]
 8005bd4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	88fa      	ldrh	r2, [r7, #6]
 8005bdc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	689b      	ldr	r3, [r3, #8]
 8005be4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005be8:	d108      	bne.n	8005bfc <HAL_UART_Transmit+0x68>
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	691b      	ldr	r3, [r3, #16]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d104      	bne.n	8005bfc <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005bf6:	68bb      	ldr	r3, [r7, #8]
 8005bf8:	61bb      	str	r3, [r7, #24]
 8005bfa:	e003      	b.n	8005c04 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005c00:	2300      	movs	r3, #0
 8005c02:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005c04:	e030      	b.n	8005c68 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	9300      	str	r3, [sp, #0]
 8005c0a:	697b      	ldr	r3, [r7, #20]
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	2180      	movs	r1, #128	; 0x80
 8005c10:	68f8      	ldr	r0, [r7, #12]
 8005c12:	f000 fb67 	bl	80062e4 <UART_WaitOnFlagUntilTimeout>
 8005c16:	4603      	mov	r3, r0
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d004      	beq.n	8005c26 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	2220      	movs	r2, #32
 8005c20:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8005c22:	2303      	movs	r3, #3
 8005c24:	e03c      	b.n	8005ca0 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8005c26:	69fb      	ldr	r3, [r7, #28]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d10b      	bne.n	8005c44 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005c2c:	69bb      	ldr	r3, [r7, #24]
 8005c2e:	881a      	ldrh	r2, [r3, #0]
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c38:	b292      	uxth	r2, r2
 8005c3a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005c3c:	69bb      	ldr	r3, [r7, #24]
 8005c3e:	3302      	adds	r3, #2
 8005c40:	61bb      	str	r3, [r7, #24]
 8005c42:	e008      	b.n	8005c56 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005c44:	69fb      	ldr	r3, [r7, #28]
 8005c46:	781a      	ldrb	r2, [r3, #0]
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	b292      	uxth	r2, r2
 8005c4e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005c50:	69fb      	ldr	r3, [r7, #28]
 8005c52:	3301      	adds	r3, #1
 8005c54:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005c5c:	b29b      	uxth	r3, r3
 8005c5e:	3b01      	subs	r3, #1
 8005c60:	b29a      	uxth	r2, r3
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005c6e:	b29b      	uxth	r3, r3
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d1c8      	bne.n	8005c06 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	9300      	str	r3, [sp, #0]
 8005c78:	697b      	ldr	r3, [r7, #20]
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	2140      	movs	r1, #64	; 0x40
 8005c7e:	68f8      	ldr	r0, [r7, #12]
 8005c80:	f000 fb30 	bl	80062e4 <UART_WaitOnFlagUntilTimeout>
 8005c84:	4603      	mov	r3, r0
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d004      	beq.n	8005c94 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	2220      	movs	r2, #32
 8005c8e:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8005c90:	2303      	movs	r3, #3
 8005c92:	e005      	b.n	8005ca0 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	2220      	movs	r2, #32
 8005c98:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	e000      	b.n	8005ca0 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8005c9e:	2302      	movs	r3, #2
  }
}
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	3720      	adds	r7, #32
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	bd80      	pop	{r7, pc}

08005ca8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b088      	sub	sp, #32
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	689a      	ldr	r2, [r3, #8]
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	691b      	ldr	r3, [r3, #16]
 8005cbc:	431a      	orrs	r2, r3
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	695b      	ldr	r3, [r3, #20]
 8005cc2:	431a      	orrs	r2, r3
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	69db      	ldr	r3, [r3, #28]
 8005cc8:	4313      	orrs	r3, r2
 8005cca:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	681a      	ldr	r2, [r3, #0]
 8005cd2:	4b92      	ldr	r3, [pc, #584]	; (8005f1c <UART_SetConfig+0x274>)
 8005cd4:	4013      	ands	r3, r2
 8005cd6:	687a      	ldr	r2, [r7, #4]
 8005cd8:	6812      	ldr	r2, [r2, #0]
 8005cda:	6979      	ldr	r1, [r7, #20]
 8005cdc:	430b      	orrs	r3, r1
 8005cde:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	685b      	ldr	r3, [r3, #4]
 8005ce6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	68da      	ldr	r2, [r3, #12]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	430a      	orrs	r2, r1
 8005cf4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	699b      	ldr	r3, [r3, #24]
 8005cfa:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6a1b      	ldr	r3, [r3, #32]
 8005d00:	697a      	ldr	r2, [r7, #20]
 8005d02:	4313      	orrs	r3, r2
 8005d04:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	689b      	ldr	r3, [r3, #8]
 8005d0c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	697a      	ldr	r2, [r7, #20]
 8005d16:	430a      	orrs	r2, r1
 8005d18:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	4a80      	ldr	r2, [pc, #512]	; (8005f20 <UART_SetConfig+0x278>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d120      	bne.n	8005d66 <UART_SetConfig+0xbe>
 8005d24:	4b7f      	ldr	r3, [pc, #508]	; (8005f24 <UART_SetConfig+0x27c>)
 8005d26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d28:	f003 0303 	and.w	r3, r3, #3
 8005d2c:	2b03      	cmp	r3, #3
 8005d2e:	d817      	bhi.n	8005d60 <UART_SetConfig+0xb8>
 8005d30:	a201      	add	r2, pc, #4	; (adr r2, 8005d38 <UART_SetConfig+0x90>)
 8005d32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d36:	bf00      	nop
 8005d38:	08005d49 	.word	0x08005d49
 8005d3c:	08005d55 	.word	0x08005d55
 8005d40:	08005d5b 	.word	0x08005d5b
 8005d44:	08005d4f 	.word	0x08005d4f
 8005d48:	2301      	movs	r3, #1
 8005d4a:	77fb      	strb	r3, [r7, #31]
 8005d4c:	e0b5      	b.n	8005eba <UART_SetConfig+0x212>
 8005d4e:	2302      	movs	r3, #2
 8005d50:	77fb      	strb	r3, [r7, #31]
 8005d52:	e0b2      	b.n	8005eba <UART_SetConfig+0x212>
 8005d54:	2304      	movs	r3, #4
 8005d56:	77fb      	strb	r3, [r7, #31]
 8005d58:	e0af      	b.n	8005eba <UART_SetConfig+0x212>
 8005d5a:	2308      	movs	r3, #8
 8005d5c:	77fb      	strb	r3, [r7, #31]
 8005d5e:	e0ac      	b.n	8005eba <UART_SetConfig+0x212>
 8005d60:	2310      	movs	r3, #16
 8005d62:	77fb      	strb	r3, [r7, #31]
 8005d64:	e0a9      	b.n	8005eba <UART_SetConfig+0x212>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4a6f      	ldr	r2, [pc, #444]	; (8005f28 <UART_SetConfig+0x280>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d124      	bne.n	8005dba <UART_SetConfig+0x112>
 8005d70:	4b6c      	ldr	r3, [pc, #432]	; (8005f24 <UART_SetConfig+0x27c>)
 8005d72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d74:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005d78:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005d7c:	d011      	beq.n	8005da2 <UART_SetConfig+0xfa>
 8005d7e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005d82:	d817      	bhi.n	8005db4 <UART_SetConfig+0x10c>
 8005d84:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005d88:	d011      	beq.n	8005dae <UART_SetConfig+0x106>
 8005d8a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005d8e:	d811      	bhi.n	8005db4 <UART_SetConfig+0x10c>
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d003      	beq.n	8005d9c <UART_SetConfig+0xf4>
 8005d94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d98:	d006      	beq.n	8005da8 <UART_SetConfig+0x100>
 8005d9a:	e00b      	b.n	8005db4 <UART_SetConfig+0x10c>
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	77fb      	strb	r3, [r7, #31]
 8005da0:	e08b      	b.n	8005eba <UART_SetConfig+0x212>
 8005da2:	2302      	movs	r3, #2
 8005da4:	77fb      	strb	r3, [r7, #31]
 8005da6:	e088      	b.n	8005eba <UART_SetConfig+0x212>
 8005da8:	2304      	movs	r3, #4
 8005daa:	77fb      	strb	r3, [r7, #31]
 8005dac:	e085      	b.n	8005eba <UART_SetConfig+0x212>
 8005dae:	2308      	movs	r3, #8
 8005db0:	77fb      	strb	r3, [r7, #31]
 8005db2:	e082      	b.n	8005eba <UART_SetConfig+0x212>
 8005db4:	2310      	movs	r3, #16
 8005db6:	77fb      	strb	r3, [r7, #31]
 8005db8:	e07f      	b.n	8005eba <UART_SetConfig+0x212>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	4a5b      	ldr	r2, [pc, #364]	; (8005f2c <UART_SetConfig+0x284>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d124      	bne.n	8005e0e <UART_SetConfig+0x166>
 8005dc4:	4b57      	ldr	r3, [pc, #348]	; (8005f24 <UART_SetConfig+0x27c>)
 8005dc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dc8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8005dcc:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005dd0:	d011      	beq.n	8005df6 <UART_SetConfig+0x14e>
 8005dd2:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005dd6:	d817      	bhi.n	8005e08 <UART_SetConfig+0x160>
 8005dd8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005ddc:	d011      	beq.n	8005e02 <UART_SetConfig+0x15a>
 8005dde:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005de2:	d811      	bhi.n	8005e08 <UART_SetConfig+0x160>
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d003      	beq.n	8005df0 <UART_SetConfig+0x148>
 8005de8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005dec:	d006      	beq.n	8005dfc <UART_SetConfig+0x154>
 8005dee:	e00b      	b.n	8005e08 <UART_SetConfig+0x160>
 8005df0:	2300      	movs	r3, #0
 8005df2:	77fb      	strb	r3, [r7, #31]
 8005df4:	e061      	b.n	8005eba <UART_SetConfig+0x212>
 8005df6:	2302      	movs	r3, #2
 8005df8:	77fb      	strb	r3, [r7, #31]
 8005dfa:	e05e      	b.n	8005eba <UART_SetConfig+0x212>
 8005dfc:	2304      	movs	r3, #4
 8005dfe:	77fb      	strb	r3, [r7, #31]
 8005e00:	e05b      	b.n	8005eba <UART_SetConfig+0x212>
 8005e02:	2308      	movs	r3, #8
 8005e04:	77fb      	strb	r3, [r7, #31]
 8005e06:	e058      	b.n	8005eba <UART_SetConfig+0x212>
 8005e08:	2310      	movs	r3, #16
 8005e0a:	77fb      	strb	r3, [r7, #31]
 8005e0c:	e055      	b.n	8005eba <UART_SetConfig+0x212>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4a47      	ldr	r2, [pc, #284]	; (8005f30 <UART_SetConfig+0x288>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d124      	bne.n	8005e62 <UART_SetConfig+0x1ba>
 8005e18:	4b42      	ldr	r3, [pc, #264]	; (8005f24 <UART_SetConfig+0x27c>)
 8005e1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e1c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8005e20:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005e24:	d011      	beq.n	8005e4a <UART_SetConfig+0x1a2>
 8005e26:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005e2a:	d817      	bhi.n	8005e5c <UART_SetConfig+0x1b4>
 8005e2c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005e30:	d011      	beq.n	8005e56 <UART_SetConfig+0x1ae>
 8005e32:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005e36:	d811      	bhi.n	8005e5c <UART_SetConfig+0x1b4>
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d003      	beq.n	8005e44 <UART_SetConfig+0x19c>
 8005e3c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005e40:	d006      	beq.n	8005e50 <UART_SetConfig+0x1a8>
 8005e42:	e00b      	b.n	8005e5c <UART_SetConfig+0x1b4>
 8005e44:	2300      	movs	r3, #0
 8005e46:	77fb      	strb	r3, [r7, #31]
 8005e48:	e037      	b.n	8005eba <UART_SetConfig+0x212>
 8005e4a:	2302      	movs	r3, #2
 8005e4c:	77fb      	strb	r3, [r7, #31]
 8005e4e:	e034      	b.n	8005eba <UART_SetConfig+0x212>
 8005e50:	2304      	movs	r3, #4
 8005e52:	77fb      	strb	r3, [r7, #31]
 8005e54:	e031      	b.n	8005eba <UART_SetConfig+0x212>
 8005e56:	2308      	movs	r3, #8
 8005e58:	77fb      	strb	r3, [r7, #31]
 8005e5a:	e02e      	b.n	8005eba <UART_SetConfig+0x212>
 8005e5c:	2310      	movs	r3, #16
 8005e5e:	77fb      	strb	r3, [r7, #31]
 8005e60:	e02b      	b.n	8005eba <UART_SetConfig+0x212>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	4a33      	ldr	r2, [pc, #204]	; (8005f34 <UART_SetConfig+0x28c>)
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	d124      	bne.n	8005eb6 <UART_SetConfig+0x20e>
 8005e6c:	4b2d      	ldr	r3, [pc, #180]	; (8005f24 <UART_SetConfig+0x27c>)
 8005e6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e70:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8005e74:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005e78:	d011      	beq.n	8005e9e <UART_SetConfig+0x1f6>
 8005e7a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005e7e:	d817      	bhi.n	8005eb0 <UART_SetConfig+0x208>
 8005e80:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005e84:	d011      	beq.n	8005eaa <UART_SetConfig+0x202>
 8005e86:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005e8a:	d811      	bhi.n	8005eb0 <UART_SetConfig+0x208>
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d003      	beq.n	8005e98 <UART_SetConfig+0x1f0>
 8005e90:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005e94:	d006      	beq.n	8005ea4 <UART_SetConfig+0x1fc>
 8005e96:	e00b      	b.n	8005eb0 <UART_SetConfig+0x208>
 8005e98:	2300      	movs	r3, #0
 8005e9a:	77fb      	strb	r3, [r7, #31]
 8005e9c:	e00d      	b.n	8005eba <UART_SetConfig+0x212>
 8005e9e:	2302      	movs	r3, #2
 8005ea0:	77fb      	strb	r3, [r7, #31]
 8005ea2:	e00a      	b.n	8005eba <UART_SetConfig+0x212>
 8005ea4:	2304      	movs	r3, #4
 8005ea6:	77fb      	strb	r3, [r7, #31]
 8005ea8:	e007      	b.n	8005eba <UART_SetConfig+0x212>
 8005eaa:	2308      	movs	r3, #8
 8005eac:	77fb      	strb	r3, [r7, #31]
 8005eae:	e004      	b.n	8005eba <UART_SetConfig+0x212>
 8005eb0:	2310      	movs	r3, #16
 8005eb2:	77fb      	strb	r3, [r7, #31]
 8005eb4:	e001      	b.n	8005eba <UART_SetConfig+0x212>
 8005eb6:	2310      	movs	r3, #16
 8005eb8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	69db      	ldr	r3, [r3, #28]
 8005ebe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ec2:	d16b      	bne.n	8005f9c <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8005ec4:	7ffb      	ldrb	r3, [r7, #31]
 8005ec6:	2b08      	cmp	r3, #8
 8005ec8:	d838      	bhi.n	8005f3c <UART_SetConfig+0x294>
 8005eca:	a201      	add	r2, pc, #4	; (adr r2, 8005ed0 <UART_SetConfig+0x228>)
 8005ecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ed0:	08005ef5 	.word	0x08005ef5
 8005ed4:	08005efd 	.word	0x08005efd
 8005ed8:	08005f05 	.word	0x08005f05
 8005edc:	08005f3d 	.word	0x08005f3d
 8005ee0:	08005f0b 	.word	0x08005f0b
 8005ee4:	08005f3d 	.word	0x08005f3d
 8005ee8:	08005f3d 	.word	0x08005f3d
 8005eec:	08005f3d 	.word	0x08005f3d
 8005ef0:	08005f13 	.word	0x08005f13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ef4:	f7fe fb0c 	bl	8004510 <HAL_RCC_GetPCLK1Freq>
 8005ef8:	61b8      	str	r0, [r7, #24]
        break;
 8005efa:	e024      	b.n	8005f46 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005efc:	f7fe fb2a 	bl	8004554 <HAL_RCC_GetPCLK2Freq>
 8005f00:	61b8      	str	r0, [r7, #24]
        break;
 8005f02:	e020      	b.n	8005f46 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005f04:	4b0c      	ldr	r3, [pc, #48]	; (8005f38 <UART_SetConfig+0x290>)
 8005f06:	61bb      	str	r3, [r7, #24]
        break;
 8005f08:	e01d      	b.n	8005f46 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f0a:	f7fe fa8b 	bl	8004424 <HAL_RCC_GetSysClockFreq>
 8005f0e:	61b8      	str	r0, [r7, #24]
        break;
 8005f10:	e019      	b.n	8005f46 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005f12:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005f16:	61bb      	str	r3, [r7, #24]
        break;
 8005f18:	e015      	b.n	8005f46 <UART_SetConfig+0x29e>
 8005f1a:	bf00      	nop
 8005f1c:	efff69f3 	.word	0xefff69f3
 8005f20:	40013800 	.word	0x40013800
 8005f24:	40021000 	.word	0x40021000
 8005f28:	40004400 	.word	0x40004400
 8005f2c:	40004800 	.word	0x40004800
 8005f30:	40004c00 	.word	0x40004c00
 8005f34:	40005000 	.word	0x40005000
 8005f38:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005f40:	2301      	movs	r3, #1
 8005f42:	77bb      	strb	r3, [r7, #30]
        break;
 8005f44:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005f46:	69bb      	ldr	r3, [r7, #24]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d073      	beq.n	8006034 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005f4c:	69bb      	ldr	r3, [r7, #24]
 8005f4e:	005a      	lsls	r2, r3, #1
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	085b      	lsrs	r3, r3, #1
 8005f56:	441a      	add	r2, r3
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	685b      	ldr	r3, [r3, #4]
 8005f5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f60:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f62:	693b      	ldr	r3, [r7, #16]
 8005f64:	2b0f      	cmp	r3, #15
 8005f66:	d916      	bls.n	8005f96 <UART_SetConfig+0x2ee>
 8005f68:	693b      	ldr	r3, [r7, #16]
 8005f6a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f6e:	d212      	bcs.n	8005f96 <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005f70:	693b      	ldr	r3, [r7, #16]
 8005f72:	b29b      	uxth	r3, r3
 8005f74:	f023 030f 	bic.w	r3, r3, #15
 8005f78:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005f7a:	693b      	ldr	r3, [r7, #16]
 8005f7c:	085b      	lsrs	r3, r3, #1
 8005f7e:	b29b      	uxth	r3, r3
 8005f80:	f003 0307 	and.w	r3, r3, #7
 8005f84:	b29a      	uxth	r2, r3
 8005f86:	89fb      	ldrh	r3, [r7, #14]
 8005f88:	4313      	orrs	r3, r2
 8005f8a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	89fa      	ldrh	r2, [r7, #14]
 8005f92:	60da      	str	r2, [r3, #12]
 8005f94:	e04e      	b.n	8006034 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8005f96:	2301      	movs	r3, #1
 8005f98:	77bb      	strb	r3, [r7, #30]
 8005f9a:	e04b      	b.n	8006034 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005f9c:	7ffb      	ldrb	r3, [r7, #31]
 8005f9e:	2b08      	cmp	r3, #8
 8005fa0:	d827      	bhi.n	8005ff2 <UART_SetConfig+0x34a>
 8005fa2:	a201      	add	r2, pc, #4	; (adr r2, 8005fa8 <UART_SetConfig+0x300>)
 8005fa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fa8:	08005fcd 	.word	0x08005fcd
 8005fac:	08005fd5 	.word	0x08005fd5
 8005fb0:	08005fdd 	.word	0x08005fdd
 8005fb4:	08005ff3 	.word	0x08005ff3
 8005fb8:	08005fe3 	.word	0x08005fe3
 8005fbc:	08005ff3 	.word	0x08005ff3
 8005fc0:	08005ff3 	.word	0x08005ff3
 8005fc4:	08005ff3 	.word	0x08005ff3
 8005fc8:	08005feb 	.word	0x08005feb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005fcc:	f7fe faa0 	bl	8004510 <HAL_RCC_GetPCLK1Freq>
 8005fd0:	61b8      	str	r0, [r7, #24]
        break;
 8005fd2:	e013      	b.n	8005ffc <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005fd4:	f7fe fabe 	bl	8004554 <HAL_RCC_GetPCLK2Freq>
 8005fd8:	61b8      	str	r0, [r7, #24]
        break;
 8005fda:	e00f      	b.n	8005ffc <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005fdc:	4b1b      	ldr	r3, [pc, #108]	; (800604c <UART_SetConfig+0x3a4>)
 8005fde:	61bb      	str	r3, [r7, #24]
        break;
 8005fe0:	e00c      	b.n	8005ffc <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005fe2:	f7fe fa1f 	bl	8004424 <HAL_RCC_GetSysClockFreq>
 8005fe6:	61b8      	str	r0, [r7, #24]
        break;
 8005fe8:	e008      	b.n	8005ffc <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005fea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005fee:	61bb      	str	r3, [r7, #24]
        break;
 8005ff0:	e004      	b.n	8005ffc <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	77bb      	strb	r3, [r7, #30]
        break;
 8005ffa:	bf00      	nop
    }

    if (pclk != 0U)
 8005ffc:	69bb      	ldr	r3, [r7, #24]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d018      	beq.n	8006034 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	685b      	ldr	r3, [r3, #4]
 8006006:	085a      	lsrs	r2, r3, #1
 8006008:	69bb      	ldr	r3, [r7, #24]
 800600a:	441a      	add	r2, r3
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	685b      	ldr	r3, [r3, #4]
 8006010:	fbb2 f3f3 	udiv	r3, r2, r3
 8006014:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006016:	693b      	ldr	r3, [r7, #16]
 8006018:	2b0f      	cmp	r3, #15
 800601a:	d909      	bls.n	8006030 <UART_SetConfig+0x388>
 800601c:	693b      	ldr	r3, [r7, #16]
 800601e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006022:	d205      	bcs.n	8006030 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006024:	693b      	ldr	r3, [r7, #16]
 8006026:	b29a      	uxth	r2, r3
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	60da      	str	r2, [r3, #12]
 800602e:	e001      	b.n	8006034 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8006030:	2301      	movs	r3, #1
 8006032:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2200      	movs	r2, #0
 8006038:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2200      	movs	r2, #0
 800603e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8006040:	7fbb      	ldrb	r3, [r7, #30]
}
 8006042:	4618      	mov	r0, r3
 8006044:	3720      	adds	r7, #32
 8006046:	46bd      	mov	sp, r7
 8006048:	bd80      	pop	{r7, pc}
 800604a:	bf00      	nop
 800604c:	007a1200 	.word	0x007a1200

08006050 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006050:	b480      	push	{r7}
 8006052:	b083      	sub	sp, #12
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800605c:	f003 0301 	and.w	r3, r3, #1
 8006060:	2b00      	cmp	r3, #0
 8006062:	d00a      	beq.n	800607a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	430a      	orrs	r2, r1
 8006078:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800607e:	f003 0302 	and.w	r3, r3, #2
 8006082:	2b00      	cmp	r3, #0
 8006084:	d00a      	beq.n	800609c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	685b      	ldr	r3, [r3, #4]
 800608c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	430a      	orrs	r2, r1
 800609a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060a0:	f003 0304 	and.w	r3, r3, #4
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d00a      	beq.n	80060be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	685b      	ldr	r3, [r3, #4]
 80060ae:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	430a      	orrs	r2, r1
 80060bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060c2:	f003 0308 	and.w	r3, r3, #8
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d00a      	beq.n	80060e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	685b      	ldr	r3, [r3, #4]
 80060d0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	430a      	orrs	r2, r1
 80060de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060e4:	f003 0310 	and.w	r3, r3, #16
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d00a      	beq.n	8006102 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	689b      	ldr	r3, [r3, #8]
 80060f2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	430a      	orrs	r2, r1
 8006100:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006106:	f003 0320 	and.w	r3, r3, #32
 800610a:	2b00      	cmp	r3, #0
 800610c:	d00a      	beq.n	8006124 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	689b      	ldr	r3, [r3, #8]
 8006114:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	430a      	orrs	r2, r1
 8006122:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006128:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800612c:	2b00      	cmp	r3, #0
 800612e:	d01a      	beq.n	8006166 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	430a      	orrs	r2, r1
 8006144:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800614a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800614e:	d10a      	bne.n	8006166 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	685b      	ldr	r3, [r3, #4]
 8006156:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	430a      	orrs	r2, r1
 8006164:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800616a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800616e:	2b00      	cmp	r3, #0
 8006170:	d00a      	beq.n	8006188 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	685b      	ldr	r3, [r3, #4]
 8006178:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	430a      	orrs	r2, r1
 8006186:	605a      	str	r2, [r3, #4]
  }
}
 8006188:	bf00      	nop
 800618a:	370c      	adds	r7, #12
 800618c:	46bd      	mov	sp, r7
 800618e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006192:	4770      	bx	lr

08006194 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b098      	sub	sp, #96	; 0x60
 8006198:	af02      	add	r7, sp, #8
 800619a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2200      	movs	r2, #0
 80061a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80061a4:	f7fb fe64 	bl	8001e70 <HAL_GetTick>
 80061a8:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f003 0308 	and.w	r3, r3, #8
 80061b4:	2b08      	cmp	r3, #8
 80061b6:	d12e      	bne.n	8006216 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80061b8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80061bc:	9300      	str	r3, [sp, #0]
 80061be:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80061c0:	2200      	movs	r2, #0
 80061c2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f000 f88c 	bl	80062e4 <UART_WaitOnFlagUntilTimeout>
 80061cc:	4603      	mov	r3, r0
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d021      	beq.n	8006216 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061da:	e853 3f00 	ldrex	r3, [r3]
 80061de:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80061e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80061e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80061e6:	653b      	str	r3, [r7, #80]	; 0x50
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	461a      	mov	r2, r3
 80061ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80061f0:	647b      	str	r3, [r7, #68]	; 0x44
 80061f2:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061f4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80061f6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80061f8:	e841 2300 	strex	r3, r2, [r1]
 80061fc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80061fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006200:	2b00      	cmp	r3, #0
 8006202:	d1e6      	bne.n	80061d2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2220      	movs	r2, #32
 8006208:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2200      	movs	r2, #0
 800620e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006212:	2303      	movs	r3, #3
 8006214:	e062      	b.n	80062dc <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f003 0304 	and.w	r3, r3, #4
 8006220:	2b04      	cmp	r3, #4
 8006222:	d149      	bne.n	80062b8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006224:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006228:	9300      	str	r3, [sp, #0]
 800622a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800622c:	2200      	movs	r2, #0
 800622e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006232:	6878      	ldr	r0, [r7, #4]
 8006234:	f000 f856 	bl	80062e4 <UART_WaitOnFlagUntilTimeout>
 8006238:	4603      	mov	r3, r0
 800623a:	2b00      	cmp	r3, #0
 800623c:	d03c      	beq.n	80062b8 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006246:	e853 3f00 	ldrex	r3, [r3]
 800624a:	623b      	str	r3, [r7, #32]
   return(result);
 800624c:	6a3b      	ldr	r3, [r7, #32]
 800624e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006252:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	461a      	mov	r2, r3
 800625a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800625c:	633b      	str	r3, [r7, #48]	; 0x30
 800625e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006260:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006262:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006264:	e841 2300 	strex	r3, r2, [r1]
 8006268:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800626a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800626c:	2b00      	cmp	r3, #0
 800626e:	d1e6      	bne.n	800623e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	3308      	adds	r3, #8
 8006276:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	e853 3f00 	ldrex	r3, [r3]
 800627e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	f023 0301 	bic.w	r3, r3, #1
 8006286:	64bb      	str	r3, [r7, #72]	; 0x48
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	3308      	adds	r3, #8
 800628e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006290:	61fa      	str	r2, [r7, #28]
 8006292:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006294:	69b9      	ldr	r1, [r7, #24]
 8006296:	69fa      	ldr	r2, [r7, #28]
 8006298:	e841 2300 	strex	r3, r2, [r1]
 800629c:	617b      	str	r3, [r7, #20]
   return(result);
 800629e:	697b      	ldr	r3, [r7, #20]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d1e5      	bne.n	8006270 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2220      	movs	r2, #32
 80062a8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2200      	movs	r2, #0
 80062b0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80062b4:	2303      	movs	r3, #3
 80062b6:	e011      	b.n	80062dc <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2220      	movs	r2, #32
 80062bc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2220      	movs	r2, #32
 80062c2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2200      	movs	r2, #0
 80062ca:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2200      	movs	r2, #0
 80062d0:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2200      	movs	r2, #0
 80062d6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80062da:	2300      	movs	r3, #0
}
 80062dc:	4618      	mov	r0, r3
 80062de:	3758      	adds	r7, #88	; 0x58
 80062e0:	46bd      	mov	sp, r7
 80062e2:	bd80      	pop	{r7, pc}

080062e4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b084      	sub	sp, #16
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	60f8      	str	r0, [r7, #12]
 80062ec:	60b9      	str	r1, [r7, #8]
 80062ee:	603b      	str	r3, [r7, #0]
 80062f0:	4613      	mov	r3, r2
 80062f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062f4:	e049      	b.n	800638a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062f6:	69bb      	ldr	r3, [r7, #24]
 80062f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062fc:	d045      	beq.n	800638a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062fe:	f7fb fdb7 	bl	8001e70 <HAL_GetTick>
 8006302:	4602      	mov	r2, r0
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	1ad3      	subs	r3, r2, r3
 8006308:	69ba      	ldr	r2, [r7, #24]
 800630a:	429a      	cmp	r2, r3
 800630c:	d302      	bcc.n	8006314 <UART_WaitOnFlagUntilTimeout+0x30>
 800630e:	69bb      	ldr	r3, [r7, #24]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d101      	bne.n	8006318 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006314:	2303      	movs	r3, #3
 8006316:	e048      	b.n	80063aa <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f003 0304 	and.w	r3, r3, #4
 8006322:	2b00      	cmp	r3, #0
 8006324:	d031      	beq.n	800638a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	69db      	ldr	r3, [r3, #28]
 800632c:	f003 0308 	and.w	r3, r3, #8
 8006330:	2b08      	cmp	r3, #8
 8006332:	d110      	bne.n	8006356 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	2208      	movs	r2, #8
 800633a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800633c:	68f8      	ldr	r0, [r7, #12]
 800633e:	f000 f838 	bl	80063b2 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	2208      	movs	r2, #8
 8006346:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	2200      	movs	r2, #0
 800634e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8006352:	2301      	movs	r3, #1
 8006354:	e029      	b.n	80063aa <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	69db      	ldr	r3, [r3, #28]
 800635c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006360:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006364:	d111      	bne.n	800638a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800636e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006370:	68f8      	ldr	r0, [r7, #12]
 8006372:	f000 f81e 	bl	80063b2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	2220      	movs	r2, #32
 800637a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	2200      	movs	r2, #0
 8006382:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8006386:	2303      	movs	r3, #3
 8006388:	e00f      	b.n	80063aa <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	69da      	ldr	r2, [r3, #28]
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	4013      	ands	r3, r2
 8006394:	68ba      	ldr	r2, [r7, #8]
 8006396:	429a      	cmp	r2, r3
 8006398:	bf0c      	ite	eq
 800639a:	2301      	moveq	r3, #1
 800639c:	2300      	movne	r3, #0
 800639e:	b2db      	uxtb	r3, r3
 80063a0:	461a      	mov	r2, r3
 80063a2:	79fb      	ldrb	r3, [r7, #7]
 80063a4:	429a      	cmp	r2, r3
 80063a6:	d0a6      	beq.n	80062f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80063a8:	2300      	movs	r3, #0
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	3710      	adds	r7, #16
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd80      	pop	{r7, pc}

080063b2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80063b2:	b480      	push	{r7}
 80063b4:	b095      	sub	sp, #84	; 0x54
 80063b6:	af00      	add	r7, sp, #0
 80063b8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063c2:	e853 3f00 	ldrex	r3, [r3]
 80063c6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80063c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063ca:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80063ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	461a      	mov	r2, r3
 80063d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80063d8:	643b      	str	r3, [r7, #64]	; 0x40
 80063da:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063dc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80063de:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80063e0:	e841 2300 	strex	r3, r2, [r1]
 80063e4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80063e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d1e6      	bne.n	80063ba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	3308      	adds	r3, #8
 80063f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063f4:	6a3b      	ldr	r3, [r7, #32]
 80063f6:	e853 3f00 	ldrex	r3, [r3]
 80063fa:	61fb      	str	r3, [r7, #28]
   return(result);
 80063fc:	69fb      	ldr	r3, [r7, #28]
 80063fe:	f023 0301 	bic.w	r3, r3, #1
 8006402:	64bb      	str	r3, [r7, #72]	; 0x48
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	3308      	adds	r3, #8
 800640a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800640c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800640e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006410:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006412:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006414:	e841 2300 	strex	r3, r2, [r1]
 8006418:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800641a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800641c:	2b00      	cmp	r3, #0
 800641e:	d1e5      	bne.n	80063ec <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006424:	2b01      	cmp	r3, #1
 8006426:	d118      	bne.n	800645a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	e853 3f00 	ldrex	r3, [r3]
 8006434:	60bb      	str	r3, [r7, #8]
   return(result);
 8006436:	68bb      	ldr	r3, [r7, #8]
 8006438:	f023 0310 	bic.w	r3, r3, #16
 800643c:	647b      	str	r3, [r7, #68]	; 0x44
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	461a      	mov	r2, r3
 8006444:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006446:	61bb      	str	r3, [r7, #24]
 8006448:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800644a:	6979      	ldr	r1, [r7, #20]
 800644c:	69ba      	ldr	r2, [r7, #24]
 800644e:	e841 2300 	strex	r3, r2, [r1]
 8006452:	613b      	str	r3, [r7, #16]
   return(result);
 8006454:	693b      	ldr	r3, [r7, #16]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d1e6      	bne.n	8006428 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2220      	movs	r2, #32
 800645e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2200      	movs	r2, #0
 8006466:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2200      	movs	r2, #0
 800646c:	669a      	str	r2, [r3, #104]	; 0x68
}
 800646e:	bf00      	nop
 8006470:	3754      	adds	r7, #84	; 0x54
 8006472:	46bd      	mov	sp, r7
 8006474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006478:	4770      	bx	lr
	...

0800647c <__errno>:
 800647c:	4b01      	ldr	r3, [pc, #4]	; (8006484 <__errno+0x8>)
 800647e:	6818      	ldr	r0, [r3, #0]
 8006480:	4770      	bx	lr
 8006482:	bf00      	nop
 8006484:	20000010 	.word	0x20000010

08006488 <__libc_init_array>:
 8006488:	b570      	push	{r4, r5, r6, lr}
 800648a:	4d0d      	ldr	r5, [pc, #52]	; (80064c0 <__libc_init_array+0x38>)
 800648c:	4c0d      	ldr	r4, [pc, #52]	; (80064c4 <__libc_init_array+0x3c>)
 800648e:	1b64      	subs	r4, r4, r5
 8006490:	10a4      	asrs	r4, r4, #2
 8006492:	2600      	movs	r6, #0
 8006494:	42a6      	cmp	r6, r4
 8006496:	d109      	bne.n	80064ac <__libc_init_array+0x24>
 8006498:	4d0b      	ldr	r5, [pc, #44]	; (80064c8 <__libc_init_array+0x40>)
 800649a:	4c0c      	ldr	r4, [pc, #48]	; (80064cc <__libc_init_array+0x44>)
 800649c:	f004 fda4 	bl	800afe8 <_init>
 80064a0:	1b64      	subs	r4, r4, r5
 80064a2:	10a4      	asrs	r4, r4, #2
 80064a4:	2600      	movs	r6, #0
 80064a6:	42a6      	cmp	r6, r4
 80064a8:	d105      	bne.n	80064b6 <__libc_init_array+0x2e>
 80064aa:	bd70      	pop	{r4, r5, r6, pc}
 80064ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80064b0:	4798      	blx	r3
 80064b2:	3601      	adds	r6, #1
 80064b4:	e7ee      	b.n	8006494 <__libc_init_array+0xc>
 80064b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80064ba:	4798      	blx	r3
 80064bc:	3601      	adds	r6, #1
 80064be:	e7f2      	b.n	80064a6 <__libc_init_array+0x1e>
 80064c0:	0800b8b8 	.word	0x0800b8b8
 80064c4:	0800b8b8 	.word	0x0800b8b8
 80064c8:	0800b8b8 	.word	0x0800b8b8
 80064cc:	0800b8bc 	.word	0x0800b8bc

080064d0 <memset>:
 80064d0:	4402      	add	r2, r0
 80064d2:	4603      	mov	r3, r0
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d100      	bne.n	80064da <memset+0xa>
 80064d8:	4770      	bx	lr
 80064da:	f803 1b01 	strb.w	r1, [r3], #1
 80064de:	e7f9      	b.n	80064d4 <memset+0x4>

080064e0 <__cvt>:
 80064e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80064e4:	ec55 4b10 	vmov	r4, r5, d0
 80064e8:	2d00      	cmp	r5, #0
 80064ea:	460e      	mov	r6, r1
 80064ec:	4619      	mov	r1, r3
 80064ee:	462b      	mov	r3, r5
 80064f0:	bfbb      	ittet	lt
 80064f2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80064f6:	461d      	movlt	r5, r3
 80064f8:	2300      	movge	r3, #0
 80064fa:	232d      	movlt	r3, #45	; 0x2d
 80064fc:	700b      	strb	r3, [r1, #0]
 80064fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006500:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006504:	4691      	mov	r9, r2
 8006506:	f023 0820 	bic.w	r8, r3, #32
 800650a:	bfbc      	itt	lt
 800650c:	4622      	movlt	r2, r4
 800650e:	4614      	movlt	r4, r2
 8006510:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006514:	d005      	beq.n	8006522 <__cvt+0x42>
 8006516:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800651a:	d100      	bne.n	800651e <__cvt+0x3e>
 800651c:	3601      	adds	r6, #1
 800651e:	2102      	movs	r1, #2
 8006520:	e000      	b.n	8006524 <__cvt+0x44>
 8006522:	2103      	movs	r1, #3
 8006524:	ab03      	add	r3, sp, #12
 8006526:	9301      	str	r3, [sp, #4]
 8006528:	ab02      	add	r3, sp, #8
 800652a:	9300      	str	r3, [sp, #0]
 800652c:	ec45 4b10 	vmov	d0, r4, r5
 8006530:	4653      	mov	r3, sl
 8006532:	4632      	mov	r2, r6
 8006534:	f000 fe18 	bl	8007168 <_dtoa_r>
 8006538:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800653c:	4607      	mov	r7, r0
 800653e:	d102      	bne.n	8006546 <__cvt+0x66>
 8006540:	f019 0f01 	tst.w	r9, #1
 8006544:	d022      	beq.n	800658c <__cvt+0xac>
 8006546:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800654a:	eb07 0906 	add.w	r9, r7, r6
 800654e:	d110      	bne.n	8006572 <__cvt+0x92>
 8006550:	783b      	ldrb	r3, [r7, #0]
 8006552:	2b30      	cmp	r3, #48	; 0x30
 8006554:	d10a      	bne.n	800656c <__cvt+0x8c>
 8006556:	2200      	movs	r2, #0
 8006558:	2300      	movs	r3, #0
 800655a:	4620      	mov	r0, r4
 800655c:	4629      	mov	r1, r5
 800655e:	f7fa fabb 	bl	8000ad8 <__aeabi_dcmpeq>
 8006562:	b918      	cbnz	r0, 800656c <__cvt+0x8c>
 8006564:	f1c6 0601 	rsb	r6, r6, #1
 8006568:	f8ca 6000 	str.w	r6, [sl]
 800656c:	f8da 3000 	ldr.w	r3, [sl]
 8006570:	4499      	add	r9, r3
 8006572:	2200      	movs	r2, #0
 8006574:	2300      	movs	r3, #0
 8006576:	4620      	mov	r0, r4
 8006578:	4629      	mov	r1, r5
 800657a:	f7fa faad 	bl	8000ad8 <__aeabi_dcmpeq>
 800657e:	b108      	cbz	r0, 8006584 <__cvt+0xa4>
 8006580:	f8cd 900c 	str.w	r9, [sp, #12]
 8006584:	2230      	movs	r2, #48	; 0x30
 8006586:	9b03      	ldr	r3, [sp, #12]
 8006588:	454b      	cmp	r3, r9
 800658a:	d307      	bcc.n	800659c <__cvt+0xbc>
 800658c:	9b03      	ldr	r3, [sp, #12]
 800658e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006590:	1bdb      	subs	r3, r3, r7
 8006592:	4638      	mov	r0, r7
 8006594:	6013      	str	r3, [r2, #0]
 8006596:	b004      	add	sp, #16
 8006598:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800659c:	1c59      	adds	r1, r3, #1
 800659e:	9103      	str	r1, [sp, #12]
 80065a0:	701a      	strb	r2, [r3, #0]
 80065a2:	e7f0      	b.n	8006586 <__cvt+0xa6>

080065a4 <__exponent>:
 80065a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80065a6:	4603      	mov	r3, r0
 80065a8:	2900      	cmp	r1, #0
 80065aa:	bfb8      	it	lt
 80065ac:	4249      	neglt	r1, r1
 80065ae:	f803 2b02 	strb.w	r2, [r3], #2
 80065b2:	bfb4      	ite	lt
 80065b4:	222d      	movlt	r2, #45	; 0x2d
 80065b6:	222b      	movge	r2, #43	; 0x2b
 80065b8:	2909      	cmp	r1, #9
 80065ba:	7042      	strb	r2, [r0, #1]
 80065bc:	dd2a      	ble.n	8006614 <__exponent+0x70>
 80065be:	f10d 0407 	add.w	r4, sp, #7
 80065c2:	46a4      	mov	ip, r4
 80065c4:	270a      	movs	r7, #10
 80065c6:	46a6      	mov	lr, r4
 80065c8:	460a      	mov	r2, r1
 80065ca:	fb91 f6f7 	sdiv	r6, r1, r7
 80065ce:	fb07 1516 	mls	r5, r7, r6, r1
 80065d2:	3530      	adds	r5, #48	; 0x30
 80065d4:	2a63      	cmp	r2, #99	; 0x63
 80065d6:	f104 34ff 	add.w	r4, r4, #4294967295
 80065da:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80065de:	4631      	mov	r1, r6
 80065e0:	dcf1      	bgt.n	80065c6 <__exponent+0x22>
 80065e2:	3130      	adds	r1, #48	; 0x30
 80065e4:	f1ae 0502 	sub.w	r5, lr, #2
 80065e8:	f804 1c01 	strb.w	r1, [r4, #-1]
 80065ec:	1c44      	adds	r4, r0, #1
 80065ee:	4629      	mov	r1, r5
 80065f0:	4561      	cmp	r1, ip
 80065f2:	d30a      	bcc.n	800660a <__exponent+0x66>
 80065f4:	f10d 0209 	add.w	r2, sp, #9
 80065f8:	eba2 020e 	sub.w	r2, r2, lr
 80065fc:	4565      	cmp	r5, ip
 80065fe:	bf88      	it	hi
 8006600:	2200      	movhi	r2, #0
 8006602:	4413      	add	r3, r2
 8006604:	1a18      	subs	r0, r3, r0
 8006606:	b003      	add	sp, #12
 8006608:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800660a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800660e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006612:	e7ed      	b.n	80065f0 <__exponent+0x4c>
 8006614:	2330      	movs	r3, #48	; 0x30
 8006616:	3130      	adds	r1, #48	; 0x30
 8006618:	7083      	strb	r3, [r0, #2]
 800661a:	70c1      	strb	r1, [r0, #3]
 800661c:	1d03      	adds	r3, r0, #4
 800661e:	e7f1      	b.n	8006604 <__exponent+0x60>

08006620 <_printf_float>:
 8006620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006624:	ed2d 8b02 	vpush	{d8}
 8006628:	b08d      	sub	sp, #52	; 0x34
 800662a:	460c      	mov	r4, r1
 800662c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006630:	4616      	mov	r6, r2
 8006632:	461f      	mov	r7, r3
 8006634:	4605      	mov	r5, r0
 8006636:	f001 fd3d 	bl	80080b4 <_localeconv_r>
 800663a:	f8d0 a000 	ldr.w	sl, [r0]
 800663e:	4650      	mov	r0, sl
 8006640:	f7f9 fdce 	bl	80001e0 <strlen>
 8006644:	2300      	movs	r3, #0
 8006646:	930a      	str	r3, [sp, #40]	; 0x28
 8006648:	6823      	ldr	r3, [r4, #0]
 800664a:	9305      	str	r3, [sp, #20]
 800664c:	f8d8 3000 	ldr.w	r3, [r8]
 8006650:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006654:	3307      	adds	r3, #7
 8006656:	f023 0307 	bic.w	r3, r3, #7
 800665a:	f103 0208 	add.w	r2, r3, #8
 800665e:	f8c8 2000 	str.w	r2, [r8]
 8006662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006666:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800666a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800666e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006672:	9307      	str	r3, [sp, #28]
 8006674:	f8cd 8018 	str.w	r8, [sp, #24]
 8006678:	ee08 0a10 	vmov	s16, r0
 800667c:	4b9f      	ldr	r3, [pc, #636]	; (80068fc <_printf_float+0x2dc>)
 800667e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006682:	f04f 32ff 	mov.w	r2, #4294967295
 8006686:	f7fa fa59 	bl	8000b3c <__aeabi_dcmpun>
 800668a:	bb88      	cbnz	r0, 80066f0 <_printf_float+0xd0>
 800668c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006690:	4b9a      	ldr	r3, [pc, #616]	; (80068fc <_printf_float+0x2dc>)
 8006692:	f04f 32ff 	mov.w	r2, #4294967295
 8006696:	f7fa fa33 	bl	8000b00 <__aeabi_dcmple>
 800669a:	bb48      	cbnz	r0, 80066f0 <_printf_float+0xd0>
 800669c:	2200      	movs	r2, #0
 800669e:	2300      	movs	r3, #0
 80066a0:	4640      	mov	r0, r8
 80066a2:	4649      	mov	r1, r9
 80066a4:	f7fa fa22 	bl	8000aec <__aeabi_dcmplt>
 80066a8:	b110      	cbz	r0, 80066b0 <_printf_float+0x90>
 80066aa:	232d      	movs	r3, #45	; 0x2d
 80066ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066b0:	4b93      	ldr	r3, [pc, #588]	; (8006900 <_printf_float+0x2e0>)
 80066b2:	4894      	ldr	r0, [pc, #592]	; (8006904 <_printf_float+0x2e4>)
 80066b4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80066b8:	bf94      	ite	ls
 80066ba:	4698      	movls	r8, r3
 80066bc:	4680      	movhi	r8, r0
 80066be:	2303      	movs	r3, #3
 80066c0:	6123      	str	r3, [r4, #16]
 80066c2:	9b05      	ldr	r3, [sp, #20]
 80066c4:	f023 0204 	bic.w	r2, r3, #4
 80066c8:	6022      	str	r2, [r4, #0]
 80066ca:	f04f 0900 	mov.w	r9, #0
 80066ce:	9700      	str	r7, [sp, #0]
 80066d0:	4633      	mov	r3, r6
 80066d2:	aa0b      	add	r2, sp, #44	; 0x2c
 80066d4:	4621      	mov	r1, r4
 80066d6:	4628      	mov	r0, r5
 80066d8:	f000 f9d8 	bl	8006a8c <_printf_common>
 80066dc:	3001      	adds	r0, #1
 80066de:	f040 8090 	bne.w	8006802 <_printf_float+0x1e2>
 80066e2:	f04f 30ff 	mov.w	r0, #4294967295
 80066e6:	b00d      	add	sp, #52	; 0x34
 80066e8:	ecbd 8b02 	vpop	{d8}
 80066ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066f0:	4642      	mov	r2, r8
 80066f2:	464b      	mov	r3, r9
 80066f4:	4640      	mov	r0, r8
 80066f6:	4649      	mov	r1, r9
 80066f8:	f7fa fa20 	bl	8000b3c <__aeabi_dcmpun>
 80066fc:	b140      	cbz	r0, 8006710 <_printf_float+0xf0>
 80066fe:	464b      	mov	r3, r9
 8006700:	2b00      	cmp	r3, #0
 8006702:	bfbc      	itt	lt
 8006704:	232d      	movlt	r3, #45	; 0x2d
 8006706:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800670a:	487f      	ldr	r0, [pc, #508]	; (8006908 <_printf_float+0x2e8>)
 800670c:	4b7f      	ldr	r3, [pc, #508]	; (800690c <_printf_float+0x2ec>)
 800670e:	e7d1      	b.n	80066b4 <_printf_float+0x94>
 8006710:	6863      	ldr	r3, [r4, #4]
 8006712:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006716:	9206      	str	r2, [sp, #24]
 8006718:	1c5a      	adds	r2, r3, #1
 800671a:	d13f      	bne.n	800679c <_printf_float+0x17c>
 800671c:	2306      	movs	r3, #6
 800671e:	6063      	str	r3, [r4, #4]
 8006720:	9b05      	ldr	r3, [sp, #20]
 8006722:	6861      	ldr	r1, [r4, #4]
 8006724:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006728:	2300      	movs	r3, #0
 800672a:	9303      	str	r3, [sp, #12]
 800672c:	ab0a      	add	r3, sp, #40	; 0x28
 800672e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006732:	ab09      	add	r3, sp, #36	; 0x24
 8006734:	ec49 8b10 	vmov	d0, r8, r9
 8006738:	9300      	str	r3, [sp, #0]
 800673a:	6022      	str	r2, [r4, #0]
 800673c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006740:	4628      	mov	r0, r5
 8006742:	f7ff fecd 	bl	80064e0 <__cvt>
 8006746:	9b06      	ldr	r3, [sp, #24]
 8006748:	9909      	ldr	r1, [sp, #36]	; 0x24
 800674a:	2b47      	cmp	r3, #71	; 0x47
 800674c:	4680      	mov	r8, r0
 800674e:	d108      	bne.n	8006762 <_printf_float+0x142>
 8006750:	1cc8      	adds	r0, r1, #3
 8006752:	db02      	blt.n	800675a <_printf_float+0x13a>
 8006754:	6863      	ldr	r3, [r4, #4]
 8006756:	4299      	cmp	r1, r3
 8006758:	dd41      	ble.n	80067de <_printf_float+0x1be>
 800675a:	f1ab 0b02 	sub.w	fp, fp, #2
 800675e:	fa5f fb8b 	uxtb.w	fp, fp
 8006762:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006766:	d820      	bhi.n	80067aa <_printf_float+0x18a>
 8006768:	3901      	subs	r1, #1
 800676a:	465a      	mov	r2, fp
 800676c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006770:	9109      	str	r1, [sp, #36]	; 0x24
 8006772:	f7ff ff17 	bl	80065a4 <__exponent>
 8006776:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006778:	1813      	adds	r3, r2, r0
 800677a:	2a01      	cmp	r2, #1
 800677c:	4681      	mov	r9, r0
 800677e:	6123      	str	r3, [r4, #16]
 8006780:	dc02      	bgt.n	8006788 <_printf_float+0x168>
 8006782:	6822      	ldr	r2, [r4, #0]
 8006784:	07d2      	lsls	r2, r2, #31
 8006786:	d501      	bpl.n	800678c <_printf_float+0x16c>
 8006788:	3301      	adds	r3, #1
 800678a:	6123      	str	r3, [r4, #16]
 800678c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006790:	2b00      	cmp	r3, #0
 8006792:	d09c      	beq.n	80066ce <_printf_float+0xae>
 8006794:	232d      	movs	r3, #45	; 0x2d
 8006796:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800679a:	e798      	b.n	80066ce <_printf_float+0xae>
 800679c:	9a06      	ldr	r2, [sp, #24]
 800679e:	2a47      	cmp	r2, #71	; 0x47
 80067a0:	d1be      	bne.n	8006720 <_printf_float+0x100>
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d1bc      	bne.n	8006720 <_printf_float+0x100>
 80067a6:	2301      	movs	r3, #1
 80067a8:	e7b9      	b.n	800671e <_printf_float+0xfe>
 80067aa:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80067ae:	d118      	bne.n	80067e2 <_printf_float+0x1c2>
 80067b0:	2900      	cmp	r1, #0
 80067b2:	6863      	ldr	r3, [r4, #4]
 80067b4:	dd0b      	ble.n	80067ce <_printf_float+0x1ae>
 80067b6:	6121      	str	r1, [r4, #16]
 80067b8:	b913      	cbnz	r3, 80067c0 <_printf_float+0x1a0>
 80067ba:	6822      	ldr	r2, [r4, #0]
 80067bc:	07d0      	lsls	r0, r2, #31
 80067be:	d502      	bpl.n	80067c6 <_printf_float+0x1a6>
 80067c0:	3301      	adds	r3, #1
 80067c2:	440b      	add	r3, r1
 80067c4:	6123      	str	r3, [r4, #16]
 80067c6:	65a1      	str	r1, [r4, #88]	; 0x58
 80067c8:	f04f 0900 	mov.w	r9, #0
 80067cc:	e7de      	b.n	800678c <_printf_float+0x16c>
 80067ce:	b913      	cbnz	r3, 80067d6 <_printf_float+0x1b6>
 80067d0:	6822      	ldr	r2, [r4, #0]
 80067d2:	07d2      	lsls	r2, r2, #31
 80067d4:	d501      	bpl.n	80067da <_printf_float+0x1ba>
 80067d6:	3302      	adds	r3, #2
 80067d8:	e7f4      	b.n	80067c4 <_printf_float+0x1a4>
 80067da:	2301      	movs	r3, #1
 80067dc:	e7f2      	b.n	80067c4 <_printf_float+0x1a4>
 80067de:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80067e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067e4:	4299      	cmp	r1, r3
 80067e6:	db05      	blt.n	80067f4 <_printf_float+0x1d4>
 80067e8:	6823      	ldr	r3, [r4, #0]
 80067ea:	6121      	str	r1, [r4, #16]
 80067ec:	07d8      	lsls	r0, r3, #31
 80067ee:	d5ea      	bpl.n	80067c6 <_printf_float+0x1a6>
 80067f0:	1c4b      	adds	r3, r1, #1
 80067f2:	e7e7      	b.n	80067c4 <_printf_float+0x1a4>
 80067f4:	2900      	cmp	r1, #0
 80067f6:	bfd4      	ite	le
 80067f8:	f1c1 0202 	rsble	r2, r1, #2
 80067fc:	2201      	movgt	r2, #1
 80067fe:	4413      	add	r3, r2
 8006800:	e7e0      	b.n	80067c4 <_printf_float+0x1a4>
 8006802:	6823      	ldr	r3, [r4, #0]
 8006804:	055a      	lsls	r2, r3, #21
 8006806:	d407      	bmi.n	8006818 <_printf_float+0x1f8>
 8006808:	6923      	ldr	r3, [r4, #16]
 800680a:	4642      	mov	r2, r8
 800680c:	4631      	mov	r1, r6
 800680e:	4628      	mov	r0, r5
 8006810:	47b8      	blx	r7
 8006812:	3001      	adds	r0, #1
 8006814:	d12c      	bne.n	8006870 <_printf_float+0x250>
 8006816:	e764      	b.n	80066e2 <_printf_float+0xc2>
 8006818:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800681c:	f240 80e0 	bls.w	80069e0 <_printf_float+0x3c0>
 8006820:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006824:	2200      	movs	r2, #0
 8006826:	2300      	movs	r3, #0
 8006828:	f7fa f956 	bl	8000ad8 <__aeabi_dcmpeq>
 800682c:	2800      	cmp	r0, #0
 800682e:	d034      	beq.n	800689a <_printf_float+0x27a>
 8006830:	4a37      	ldr	r2, [pc, #220]	; (8006910 <_printf_float+0x2f0>)
 8006832:	2301      	movs	r3, #1
 8006834:	4631      	mov	r1, r6
 8006836:	4628      	mov	r0, r5
 8006838:	47b8      	blx	r7
 800683a:	3001      	adds	r0, #1
 800683c:	f43f af51 	beq.w	80066e2 <_printf_float+0xc2>
 8006840:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006844:	429a      	cmp	r2, r3
 8006846:	db02      	blt.n	800684e <_printf_float+0x22e>
 8006848:	6823      	ldr	r3, [r4, #0]
 800684a:	07d8      	lsls	r0, r3, #31
 800684c:	d510      	bpl.n	8006870 <_printf_float+0x250>
 800684e:	ee18 3a10 	vmov	r3, s16
 8006852:	4652      	mov	r2, sl
 8006854:	4631      	mov	r1, r6
 8006856:	4628      	mov	r0, r5
 8006858:	47b8      	blx	r7
 800685a:	3001      	adds	r0, #1
 800685c:	f43f af41 	beq.w	80066e2 <_printf_float+0xc2>
 8006860:	f04f 0800 	mov.w	r8, #0
 8006864:	f104 091a 	add.w	r9, r4, #26
 8006868:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800686a:	3b01      	subs	r3, #1
 800686c:	4543      	cmp	r3, r8
 800686e:	dc09      	bgt.n	8006884 <_printf_float+0x264>
 8006870:	6823      	ldr	r3, [r4, #0]
 8006872:	079b      	lsls	r3, r3, #30
 8006874:	f100 8105 	bmi.w	8006a82 <_printf_float+0x462>
 8006878:	68e0      	ldr	r0, [r4, #12]
 800687a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800687c:	4298      	cmp	r0, r3
 800687e:	bfb8      	it	lt
 8006880:	4618      	movlt	r0, r3
 8006882:	e730      	b.n	80066e6 <_printf_float+0xc6>
 8006884:	2301      	movs	r3, #1
 8006886:	464a      	mov	r2, r9
 8006888:	4631      	mov	r1, r6
 800688a:	4628      	mov	r0, r5
 800688c:	47b8      	blx	r7
 800688e:	3001      	adds	r0, #1
 8006890:	f43f af27 	beq.w	80066e2 <_printf_float+0xc2>
 8006894:	f108 0801 	add.w	r8, r8, #1
 8006898:	e7e6      	b.n	8006868 <_printf_float+0x248>
 800689a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800689c:	2b00      	cmp	r3, #0
 800689e:	dc39      	bgt.n	8006914 <_printf_float+0x2f4>
 80068a0:	4a1b      	ldr	r2, [pc, #108]	; (8006910 <_printf_float+0x2f0>)
 80068a2:	2301      	movs	r3, #1
 80068a4:	4631      	mov	r1, r6
 80068a6:	4628      	mov	r0, r5
 80068a8:	47b8      	blx	r7
 80068aa:	3001      	adds	r0, #1
 80068ac:	f43f af19 	beq.w	80066e2 <_printf_float+0xc2>
 80068b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80068b4:	4313      	orrs	r3, r2
 80068b6:	d102      	bne.n	80068be <_printf_float+0x29e>
 80068b8:	6823      	ldr	r3, [r4, #0]
 80068ba:	07d9      	lsls	r1, r3, #31
 80068bc:	d5d8      	bpl.n	8006870 <_printf_float+0x250>
 80068be:	ee18 3a10 	vmov	r3, s16
 80068c2:	4652      	mov	r2, sl
 80068c4:	4631      	mov	r1, r6
 80068c6:	4628      	mov	r0, r5
 80068c8:	47b8      	blx	r7
 80068ca:	3001      	adds	r0, #1
 80068cc:	f43f af09 	beq.w	80066e2 <_printf_float+0xc2>
 80068d0:	f04f 0900 	mov.w	r9, #0
 80068d4:	f104 0a1a 	add.w	sl, r4, #26
 80068d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068da:	425b      	negs	r3, r3
 80068dc:	454b      	cmp	r3, r9
 80068de:	dc01      	bgt.n	80068e4 <_printf_float+0x2c4>
 80068e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068e2:	e792      	b.n	800680a <_printf_float+0x1ea>
 80068e4:	2301      	movs	r3, #1
 80068e6:	4652      	mov	r2, sl
 80068e8:	4631      	mov	r1, r6
 80068ea:	4628      	mov	r0, r5
 80068ec:	47b8      	blx	r7
 80068ee:	3001      	adds	r0, #1
 80068f0:	f43f aef7 	beq.w	80066e2 <_printf_float+0xc2>
 80068f4:	f109 0901 	add.w	r9, r9, #1
 80068f8:	e7ee      	b.n	80068d8 <_printf_float+0x2b8>
 80068fa:	bf00      	nop
 80068fc:	7fefffff 	.word	0x7fefffff
 8006900:	0800b0c0 	.word	0x0800b0c0
 8006904:	0800b0c4 	.word	0x0800b0c4
 8006908:	0800b0cc 	.word	0x0800b0cc
 800690c:	0800b0c8 	.word	0x0800b0c8
 8006910:	0800b0d0 	.word	0x0800b0d0
 8006914:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006916:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006918:	429a      	cmp	r2, r3
 800691a:	bfa8      	it	ge
 800691c:	461a      	movge	r2, r3
 800691e:	2a00      	cmp	r2, #0
 8006920:	4691      	mov	r9, r2
 8006922:	dc37      	bgt.n	8006994 <_printf_float+0x374>
 8006924:	f04f 0b00 	mov.w	fp, #0
 8006928:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800692c:	f104 021a 	add.w	r2, r4, #26
 8006930:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006932:	9305      	str	r3, [sp, #20]
 8006934:	eba3 0309 	sub.w	r3, r3, r9
 8006938:	455b      	cmp	r3, fp
 800693a:	dc33      	bgt.n	80069a4 <_printf_float+0x384>
 800693c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006940:	429a      	cmp	r2, r3
 8006942:	db3b      	blt.n	80069bc <_printf_float+0x39c>
 8006944:	6823      	ldr	r3, [r4, #0]
 8006946:	07da      	lsls	r2, r3, #31
 8006948:	d438      	bmi.n	80069bc <_printf_float+0x39c>
 800694a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800694c:	9a05      	ldr	r2, [sp, #20]
 800694e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006950:	1a9a      	subs	r2, r3, r2
 8006952:	eba3 0901 	sub.w	r9, r3, r1
 8006956:	4591      	cmp	r9, r2
 8006958:	bfa8      	it	ge
 800695a:	4691      	movge	r9, r2
 800695c:	f1b9 0f00 	cmp.w	r9, #0
 8006960:	dc35      	bgt.n	80069ce <_printf_float+0x3ae>
 8006962:	f04f 0800 	mov.w	r8, #0
 8006966:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800696a:	f104 0a1a 	add.w	sl, r4, #26
 800696e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006972:	1a9b      	subs	r3, r3, r2
 8006974:	eba3 0309 	sub.w	r3, r3, r9
 8006978:	4543      	cmp	r3, r8
 800697a:	f77f af79 	ble.w	8006870 <_printf_float+0x250>
 800697e:	2301      	movs	r3, #1
 8006980:	4652      	mov	r2, sl
 8006982:	4631      	mov	r1, r6
 8006984:	4628      	mov	r0, r5
 8006986:	47b8      	blx	r7
 8006988:	3001      	adds	r0, #1
 800698a:	f43f aeaa 	beq.w	80066e2 <_printf_float+0xc2>
 800698e:	f108 0801 	add.w	r8, r8, #1
 8006992:	e7ec      	b.n	800696e <_printf_float+0x34e>
 8006994:	4613      	mov	r3, r2
 8006996:	4631      	mov	r1, r6
 8006998:	4642      	mov	r2, r8
 800699a:	4628      	mov	r0, r5
 800699c:	47b8      	blx	r7
 800699e:	3001      	adds	r0, #1
 80069a0:	d1c0      	bne.n	8006924 <_printf_float+0x304>
 80069a2:	e69e      	b.n	80066e2 <_printf_float+0xc2>
 80069a4:	2301      	movs	r3, #1
 80069a6:	4631      	mov	r1, r6
 80069a8:	4628      	mov	r0, r5
 80069aa:	9205      	str	r2, [sp, #20]
 80069ac:	47b8      	blx	r7
 80069ae:	3001      	adds	r0, #1
 80069b0:	f43f ae97 	beq.w	80066e2 <_printf_float+0xc2>
 80069b4:	9a05      	ldr	r2, [sp, #20]
 80069b6:	f10b 0b01 	add.w	fp, fp, #1
 80069ba:	e7b9      	b.n	8006930 <_printf_float+0x310>
 80069bc:	ee18 3a10 	vmov	r3, s16
 80069c0:	4652      	mov	r2, sl
 80069c2:	4631      	mov	r1, r6
 80069c4:	4628      	mov	r0, r5
 80069c6:	47b8      	blx	r7
 80069c8:	3001      	adds	r0, #1
 80069ca:	d1be      	bne.n	800694a <_printf_float+0x32a>
 80069cc:	e689      	b.n	80066e2 <_printf_float+0xc2>
 80069ce:	9a05      	ldr	r2, [sp, #20]
 80069d0:	464b      	mov	r3, r9
 80069d2:	4442      	add	r2, r8
 80069d4:	4631      	mov	r1, r6
 80069d6:	4628      	mov	r0, r5
 80069d8:	47b8      	blx	r7
 80069da:	3001      	adds	r0, #1
 80069dc:	d1c1      	bne.n	8006962 <_printf_float+0x342>
 80069de:	e680      	b.n	80066e2 <_printf_float+0xc2>
 80069e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80069e2:	2a01      	cmp	r2, #1
 80069e4:	dc01      	bgt.n	80069ea <_printf_float+0x3ca>
 80069e6:	07db      	lsls	r3, r3, #31
 80069e8:	d538      	bpl.n	8006a5c <_printf_float+0x43c>
 80069ea:	2301      	movs	r3, #1
 80069ec:	4642      	mov	r2, r8
 80069ee:	4631      	mov	r1, r6
 80069f0:	4628      	mov	r0, r5
 80069f2:	47b8      	blx	r7
 80069f4:	3001      	adds	r0, #1
 80069f6:	f43f ae74 	beq.w	80066e2 <_printf_float+0xc2>
 80069fa:	ee18 3a10 	vmov	r3, s16
 80069fe:	4652      	mov	r2, sl
 8006a00:	4631      	mov	r1, r6
 8006a02:	4628      	mov	r0, r5
 8006a04:	47b8      	blx	r7
 8006a06:	3001      	adds	r0, #1
 8006a08:	f43f ae6b 	beq.w	80066e2 <_printf_float+0xc2>
 8006a0c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006a10:	2200      	movs	r2, #0
 8006a12:	2300      	movs	r3, #0
 8006a14:	f7fa f860 	bl	8000ad8 <__aeabi_dcmpeq>
 8006a18:	b9d8      	cbnz	r0, 8006a52 <_printf_float+0x432>
 8006a1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a1c:	f108 0201 	add.w	r2, r8, #1
 8006a20:	3b01      	subs	r3, #1
 8006a22:	4631      	mov	r1, r6
 8006a24:	4628      	mov	r0, r5
 8006a26:	47b8      	blx	r7
 8006a28:	3001      	adds	r0, #1
 8006a2a:	d10e      	bne.n	8006a4a <_printf_float+0x42a>
 8006a2c:	e659      	b.n	80066e2 <_printf_float+0xc2>
 8006a2e:	2301      	movs	r3, #1
 8006a30:	4652      	mov	r2, sl
 8006a32:	4631      	mov	r1, r6
 8006a34:	4628      	mov	r0, r5
 8006a36:	47b8      	blx	r7
 8006a38:	3001      	adds	r0, #1
 8006a3a:	f43f ae52 	beq.w	80066e2 <_printf_float+0xc2>
 8006a3e:	f108 0801 	add.w	r8, r8, #1
 8006a42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a44:	3b01      	subs	r3, #1
 8006a46:	4543      	cmp	r3, r8
 8006a48:	dcf1      	bgt.n	8006a2e <_printf_float+0x40e>
 8006a4a:	464b      	mov	r3, r9
 8006a4c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006a50:	e6dc      	b.n	800680c <_printf_float+0x1ec>
 8006a52:	f04f 0800 	mov.w	r8, #0
 8006a56:	f104 0a1a 	add.w	sl, r4, #26
 8006a5a:	e7f2      	b.n	8006a42 <_printf_float+0x422>
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	4642      	mov	r2, r8
 8006a60:	e7df      	b.n	8006a22 <_printf_float+0x402>
 8006a62:	2301      	movs	r3, #1
 8006a64:	464a      	mov	r2, r9
 8006a66:	4631      	mov	r1, r6
 8006a68:	4628      	mov	r0, r5
 8006a6a:	47b8      	blx	r7
 8006a6c:	3001      	adds	r0, #1
 8006a6e:	f43f ae38 	beq.w	80066e2 <_printf_float+0xc2>
 8006a72:	f108 0801 	add.w	r8, r8, #1
 8006a76:	68e3      	ldr	r3, [r4, #12]
 8006a78:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006a7a:	1a5b      	subs	r3, r3, r1
 8006a7c:	4543      	cmp	r3, r8
 8006a7e:	dcf0      	bgt.n	8006a62 <_printf_float+0x442>
 8006a80:	e6fa      	b.n	8006878 <_printf_float+0x258>
 8006a82:	f04f 0800 	mov.w	r8, #0
 8006a86:	f104 0919 	add.w	r9, r4, #25
 8006a8a:	e7f4      	b.n	8006a76 <_printf_float+0x456>

08006a8c <_printf_common>:
 8006a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a90:	4616      	mov	r6, r2
 8006a92:	4699      	mov	r9, r3
 8006a94:	688a      	ldr	r2, [r1, #8]
 8006a96:	690b      	ldr	r3, [r1, #16]
 8006a98:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006a9c:	4293      	cmp	r3, r2
 8006a9e:	bfb8      	it	lt
 8006aa0:	4613      	movlt	r3, r2
 8006aa2:	6033      	str	r3, [r6, #0]
 8006aa4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006aa8:	4607      	mov	r7, r0
 8006aaa:	460c      	mov	r4, r1
 8006aac:	b10a      	cbz	r2, 8006ab2 <_printf_common+0x26>
 8006aae:	3301      	adds	r3, #1
 8006ab0:	6033      	str	r3, [r6, #0]
 8006ab2:	6823      	ldr	r3, [r4, #0]
 8006ab4:	0699      	lsls	r1, r3, #26
 8006ab6:	bf42      	ittt	mi
 8006ab8:	6833      	ldrmi	r3, [r6, #0]
 8006aba:	3302      	addmi	r3, #2
 8006abc:	6033      	strmi	r3, [r6, #0]
 8006abe:	6825      	ldr	r5, [r4, #0]
 8006ac0:	f015 0506 	ands.w	r5, r5, #6
 8006ac4:	d106      	bne.n	8006ad4 <_printf_common+0x48>
 8006ac6:	f104 0a19 	add.w	sl, r4, #25
 8006aca:	68e3      	ldr	r3, [r4, #12]
 8006acc:	6832      	ldr	r2, [r6, #0]
 8006ace:	1a9b      	subs	r3, r3, r2
 8006ad0:	42ab      	cmp	r3, r5
 8006ad2:	dc26      	bgt.n	8006b22 <_printf_common+0x96>
 8006ad4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006ad8:	1e13      	subs	r3, r2, #0
 8006ada:	6822      	ldr	r2, [r4, #0]
 8006adc:	bf18      	it	ne
 8006ade:	2301      	movne	r3, #1
 8006ae0:	0692      	lsls	r2, r2, #26
 8006ae2:	d42b      	bmi.n	8006b3c <_printf_common+0xb0>
 8006ae4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006ae8:	4649      	mov	r1, r9
 8006aea:	4638      	mov	r0, r7
 8006aec:	47c0      	blx	r8
 8006aee:	3001      	adds	r0, #1
 8006af0:	d01e      	beq.n	8006b30 <_printf_common+0xa4>
 8006af2:	6823      	ldr	r3, [r4, #0]
 8006af4:	68e5      	ldr	r5, [r4, #12]
 8006af6:	6832      	ldr	r2, [r6, #0]
 8006af8:	f003 0306 	and.w	r3, r3, #6
 8006afc:	2b04      	cmp	r3, #4
 8006afe:	bf08      	it	eq
 8006b00:	1aad      	subeq	r5, r5, r2
 8006b02:	68a3      	ldr	r3, [r4, #8]
 8006b04:	6922      	ldr	r2, [r4, #16]
 8006b06:	bf0c      	ite	eq
 8006b08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006b0c:	2500      	movne	r5, #0
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	bfc4      	itt	gt
 8006b12:	1a9b      	subgt	r3, r3, r2
 8006b14:	18ed      	addgt	r5, r5, r3
 8006b16:	2600      	movs	r6, #0
 8006b18:	341a      	adds	r4, #26
 8006b1a:	42b5      	cmp	r5, r6
 8006b1c:	d11a      	bne.n	8006b54 <_printf_common+0xc8>
 8006b1e:	2000      	movs	r0, #0
 8006b20:	e008      	b.n	8006b34 <_printf_common+0xa8>
 8006b22:	2301      	movs	r3, #1
 8006b24:	4652      	mov	r2, sl
 8006b26:	4649      	mov	r1, r9
 8006b28:	4638      	mov	r0, r7
 8006b2a:	47c0      	blx	r8
 8006b2c:	3001      	adds	r0, #1
 8006b2e:	d103      	bne.n	8006b38 <_printf_common+0xac>
 8006b30:	f04f 30ff 	mov.w	r0, #4294967295
 8006b34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b38:	3501      	adds	r5, #1
 8006b3a:	e7c6      	b.n	8006aca <_printf_common+0x3e>
 8006b3c:	18e1      	adds	r1, r4, r3
 8006b3e:	1c5a      	adds	r2, r3, #1
 8006b40:	2030      	movs	r0, #48	; 0x30
 8006b42:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006b46:	4422      	add	r2, r4
 8006b48:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006b4c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006b50:	3302      	adds	r3, #2
 8006b52:	e7c7      	b.n	8006ae4 <_printf_common+0x58>
 8006b54:	2301      	movs	r3, #1
 8006b56:	4622      	mov	r2, r4
 8006b58:	4649      	mov	r1, r9
 8006b5a:	4638      	mov	r0, r7
 8006b5c:	47c0      	blx	r8
 8006b5e:	3001      	adds	r0, #1
 8006b60:	d0e6      	beq.n	8006b30 <_printf_common+0xa4>
 8006b62:	3601      	adds	r6, #1
 8006b64:	e7d9      	b.n	8006b1a <_printf_common+0x8e>
	...

08006b68 <_printf_i>:
 8006b68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b6c:	7e0f      	ldrb	r7, [r1, #24]
 8006b6e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006b70:	2f78      	cmp	r7, #120	; 0x78
 8006b72:	4691      	mov	r9, r2
 8006b74:	4680      	mov	r8, r0
 8006b76:	460c      	mov	r4, r1
 8006b78:	469a      	mov	sl, r3
 8006b7a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006b7e:	d807      	bhi.n	8006b90 <_printf_i+0x28>
 8006b80:	2f62      	cmp	r7, #98	; 0x62
 8006b82:	d80a      	bhi.n	8006b9a <_printf_i+0x32>
 8006b84:	2f00      	cmp	r7, #0
 8006b86:	f000 80d8 	beq.w	8006d3a <_printf_i+0x1d2>
 8006b8a:	2f58      	cmp	r7, #88	; 0x58
 8006b8c:	f000 80a3 	beq.w	8006cd6 <_printf_i+0x16e>
 8006b90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006b94:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006b98:	e03a      	b.n	8006c10 <_printf_i+0xa8>
 8006b9a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006b9e:	2b15      	cmp	r3, #21
 8006ba0:	d8f6      	bhi.n	8006b90 <_printf_i+0x28>
 8006ba2:	a101      	add	r1, pc, #4	; (adr r1, 8006ba8 <_printf_i+0x40>)
 8006ba4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006ba8:	08006c01 	.word	0x08006c01
 8006bac:	08006c15 	.word	0x08006c15
 8006bb0:	08006b91 	.word	0x08006b91
 8006bb4:	08006b91 	.word	0x08006b91
 8006bb8:	08006b91 	.word	0x08006b91
 8006bbc:	08006b91 	.word	0x08006b91
 8006bc0:	08006c15 	.word	0x08006c15
 8006bc4:	08006b91 	.word	0x08006b91
 8006bc8:	08006b91 	.word	0x08006b91
 8006bcc:	08006b91 	.word	0x08006b91
 8006bd0:	08006b91 	.word	0x08006b91
 8006bd4:	08006d21 	.word	0x08006d21
 8006bd8:	08006c45 	.word	0x08006c45
 8006bdc:	08006d03 	.word	0x08006d03
 8006be0:	08006b91 	.word	0x08006b91
 8006be4:	08006b91 	.word	0x08006b91
 8006be8:	08006d43 	.word	0x08006d43
 8006bec:	08006b91 	.word	0x08006b91
 8006bf0:	08006c45 	.word	0x08006c45
 8006bf4:	08006b91 	.word	0x08006b91
 8006bf8:	08006b91 	.word	0x08006b91
 8006bfc:	08006d0b 	.word	0x08006d0b
 8006c00:	682b      	ldr	r3, [r5, #0]
 8006c02:	1d1a      	adds	r2, r3, #4
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	602a      	str	r2, [r5, #0]
 8006c08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006c0c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006c10:	2301      	movs	r3, #1
 8006c12:	e0a3      	b.n	8006d5c <_printf_i+0x1f4>
 8006c14:	6820      	ldr	r0, [r4, #0]
 8006c16:	6829      	ldr	r1, [r5, #0]
 8006c18:	0606      	lsls	r6, r0, #24
 8006c1a:	f101 0304 	add.w	r3, r1, #4
 8006c1e:	d50a      	bpl.n	8006c36 <_printf_i+0xce>
 8006c20:	680e      	ldr	r6, [r1, #0]
 8006c22:	602b      	str	r3, [r5, #0]
 8006c24:	2e00      	cmp	r6, #0
 8006c26:	da03      	bge.n	8006c30 <_printf_i+0xc8>
 8006c28:	232d      	movs	r3, #45	; 0x2d
 8006c2a:	4276      	negs	r6, r6
 8006c2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c30:	485e      	ldr	r0, [pc, #376]	; (8006dac <_printf_i+0x244>)
 8006c32:	230a      	movs	r3, #10
 8006c34:	e019      	b.n	8006c6a <_printf_i+0x102>
 8006c36:	680e      	ldr	r6, [r1, #0]
 8006c38:	602b      	str	r3, [r5, #0]
 8006c3a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006c3e:	bf18      	it	ne
 8006c40:	b236      	sxthne	r6, r6
 8006c42:	e7ef      	b.n	8006c24 <_printf_i+0xbc>
 8006c44:	682b      	ldr	r3, [r5, #0]
 8006c46:	6820      	ldr	r0, [r4, #0]
 8006c48:	1d19      	adds	r1, r3, #4
 8006c4a:	6029      	str	r1, [r5, #0]
 8006c4c:	0601      	lsls	r1, r0, #24
 8006c4e:	d501      	bpl.n	8006c54 <_printf_i+0xec>
 8006c50:	681e      	ldr	r6, [r3, #0]
 8006c52:	e002      	b.n	8006c5a <_printf_i+0xf2>
 8006c54:	0646      	lsls	r6, r0, #25
 8006c56:	d5fb      	bpl.n	8006c50 <_printf_i+0xe8>
 8006c58:	881e      	ldrh	r6, [r3, #0]
 8006c5a:	4854      	ldr	r0, [pc, #336]	; (8006dac <_printf_i+0x244>)
 8006c5c:	2f6f      	cmp	r7, #111	; 0x6f
 8006c5e:	bf0c      	ite	eq
 8006c60:	2308      	moveq	r3, #8
 8006c62:	230a      	movne	r3, #10
 8006c64:	2100      	movs	r1, #0
 8006c66:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006c6a:	6865      	ldr	r5, [r4, #4]
 8006c6c:	60a5      	str	r5, [r4, #8]
 8006c6e:	2d00      	cmp	r5, #0
 8006c70:	bfa2      	ittt	ge
 8006c72:	6821      	ldrge	r1, [r4, #0]
 8006c74:	f021 0104 	bicge.w	r1, r1, #4
 8006c78:	6021      	strge	r1, [r4, #0]
 8006c7a:	b90e      	cbnz	r6, 8006c80 <_printf_i+0x118>
 8006c7c:	2d00      	cmp	r5, #0
 8006c7e:	d04d      	beq.n	8006d1c <_printf_i+0x1b4>
 8006c80:	4615      	mov	r5, r2
 8006c82:	fbb6 f1f3 	udiv	r1, r6, r3
 8006c86:	fb03 6711 	mls	r7, r3, r1, r6
 8006c8a:	5dc7      	ldrb	r7, [r0, r7]
 8006c8c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006c90:	4637      	mov	r7, r6
 8006c92:	42bb      	cmp	r3, r7
 8006c94:	460e      	mov	r6, r1
 8006c96:	d9f4      	bls.n	8006c82 <_printf_i+0x11a>
 8006c98:	2b08      	cmp	r3, #8
 8006c9a:	d10b      	bne.n	8006cb4 <_printf_i+0x14c>
 8006c9c:	6823      	ldr	r3, [r4, #0]
 8006c9e:	07de      	lsls	r6, r3, #31
 8006ca0:	d508      	bpl.n	8006cb4 <_printf_i+0x14c>
 8006ca2:	6923      	ldr	r3, [r4, #16]
 8006ca4:	6861      	ldr	r1, [r4, #4]
 8006ca6:	4299      	cmp	r1, r3
 8006ca8:	bfde      	ittt	le
 8006caa:	2330      	movle	r3, #48	; 0x30
 8006cac:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006cb0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006cb4:	1b52      	subs	r2, r2, r5
 8006cb6:	6122      	str	r2, [r4, #16]
 8006cb8:	f8cd a000 	str.w	sl, [sp]
 8006cbc:	464b      	mov	r3, r9
 8006cbe:	aa03      	add	r2, sp, #12
 8006cc0:	4621      	mov	r1, r4
 8006cc2:	4640      	mov	r0, r8
 8006cc4:	f7ff fee2 	bl	8006a8c <_printf_common>
 8006cc8:	3001      	adds	r0, #1
 8006cca:	d14c      	bne.n	8006d66 <_printf_i+0x1fe>
 8006ccc:	f04f 30ff 	mov.w	r0, #4294967295
 8006cd0:	b004      	add	sp, #16
 8006cd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cd6:	4835      	ldr	r0, [pc, #212]	; (8006dac <_printf_i+0x244>)
 8006cd8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006cdc:	6829      	ldr	r1, [r5, #0]
 8006cde:	6823      	ldr	r3, [r4, #0]
 8006ce0:	f851 6b04 	ldr.w	r6, [r1], #4
 8006ce4:	6029      	str	r1, [r5, #0]
 8006ce6:	061d      	lsls	r5, r3, #24
 8006ce8:	d514      	bpl.n	8006d14 <_printf_i+0x1ac>
 8006cea:	07df      	lsls	r7, r3, #31
 8006cec:	bf44      	itt	mi
 8006cee:	f043 0320 	orrmi.w	r3, r3, #32
 8006cf2:	6023      	strmi	r3, [r4, #0]
 8006cf4:	b91e      	cbnz	r6, 8006cfe <_printf_i+0x196>
 8006cf6:	6823      	ldr	r3, [r4, #0]
 8006cf8:	f023 0320 	bic.w	r3, r3, #32
 8006cfc:	6023      	str	r3, [r4, #0]
 8006cfe:	2310      	movs	r3, #16
 8006d00:	e7b0      	b.n	8006c64 <_printf_i+0xfc>
 8006d02:	6823      	ldr	r3, [r4, #0]
 8006d04:	f043 0320 	orr.w	r3, r3, #32
 8006d08:	6023      	str	r3, [r4, #0]
 8006d0a:	2378      	movs	r3, #120	; 0x78
 8006d0c:	4828      	ldr	r0, [pc, #160]	; (8006db0 <_printf_i+0x248>)
 8006d0e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006d12:	e7e3      	b.n	8006cdc <_printf_i+0x174>
 8006d14:	0659      	lsls	r1, r3, #25
 8006d16:	bf48      	it	mi
 8006d18:	b2b6      	uxthmi	r6, r6
 8006d1a:	e7e6      	b.n	8006cea <_printf_i+0x182>
 8006d1c:	4615      	mov	r5, r2
 8006d1e:	e7bb      	b.n	8006c98 <_printf_i+0x130>
 8006d20:	682b      	ldr	r3, [r5, #0]
 8006d22:	6826      	ldr	r6, [r4, #0]
 8006d24:	6961      	ldr	r1, [r4, #20]
 8006d26:	1d18      	adds	r0, r3, #4
 8006d28:	6028      	str	r0, [r5, #0]
 8006d2a:	0635      	lsls	r5, r6, #24
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	d501      	bpl.n	8006d34 <_printf_i+0x1cc>
 8006d30:	6019      	str	r1, [r3, #0]
 8006d32:	e002      	b.n	8006d3a <_printf_i+0x1d2>
 8006d34:	0670      	lsls	r0, r6, #25
 8006d36:	d5fb      	bpl.n	8006d30 <_printf_i+0x1c8>
 8006d38:	8019      	strh	r1, [r3, #0]
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	6123      	str	r3, [r4, #16]
 8006d3e:	4615      	mov	r5, r2
 8006d40:	e7ba      	b.n	8006cb8 <_printf_i+0x150>
 8006d42:	682b      	ldr	r3, [r5, #0]
 8006d44:	1d1a      	adds	r2, r3, #4
 8006d46:	602a      	str	r2, [r5, #0]
 8006d48:	681d      	ldr	r5, [r3, #0]
 8006d4a:	6862      	ldr	r2, [r4, #4]
 8006d4c:	2100      	movs	r1, #0
 8006d4e:	4628      	mov	r0, r5
 8006d50:	f7f9 fa4e 	bl	80001f0 <memchr>
 8006d54:	b108      	cbz	r0, 8006d5a <_printf_i+0x1f2>
 8006d56:	1b40      	subs	r0, r0, r5
 8006d58:	6060      	str	r0, [r4, #4]
 8006d5a:	6863      	ldr	r3, [r4, #4]
 8006d5c:	6123      	str	r3, [r4, #16]
 8006d5e:	2300      	movs	r3, #0
 8006d60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d64:	e7a8      	b.n	8006cb8 <_printf_i+0x150>
 8006d66:	6923      	ldr	r3, [r4, #16]
 8006d68:	462a      	mov	r2, r5
 8006d6a:	4649      	mov	r1, r9
 8006d6c:	4640      	mov	r0, r8
 8006d6e:	47d0      	blx	sl
 8006d70:	3001      	adds	r0, #1
 8006d72:	d0ab      	beq.n	8006ccc <_printf_i+0x164>
 8006d74:	6823      	ldr	r3, [r4, #0]
 8006d76:	079b      	lsls	r3, r3, #30
 8006d78:	d413      	bmi.n	8006da2 <_printf_i+0x23a>
 8006d7a:	68e0      	ldr	r0, [r4, #12]
 8006d7c:	9b03      	ldr	r3, [sp, #12]
 8006d7e:	4298      	cmp	r0, r3
 8006d80:	bfb8      	it	lt
 8006d82:	4618      	movlt	r0, r3
 8006d84:	e7a4      	b.n	8006cd0 <_printf_i+0x168>
 8006d86:	2301      	movs	r3, #1
 8006d88:	4632      	mov	r2, r6
 8006d8a:	4649      	mov	r1, r9
 8006d8c:	4640      	mov	r0, r8
 8006d8e:	47d0      	blx	sl
 8006d90:	3001      	adds	r0, #1
 8006d92:	d09b      	beq.n	8006ccc <_printf_i+0x164>
 8006d94:	3501      	adds	r5, #1
 8006d96:	68e3      	ldr	r3, [r4, #12]
 8006d98:	9903      	ldr	r1, [sp, #12]
 8006d9a:	1a5b      	subs	r3, r3, r1
 8006d9c:	42ab      	cmp	r3, r5
 8006d9e:	dcf2      	bgt.n	8006d86 <_printf_i+0x21e>
 8006da0:	e7eb      	b.n	8006d7a <_printf_i+0x212>
 8006da2:	2500      	movs	r5, #0
 8006da4:	f104 0619 	add.w	r6, r4, #25
 8006da8:	e7f5      	b.n	8006d96 <_printf_i+0x22e>
 8006daa:	bf00      	nop
 8006dac:	0800b0d2 	.word	0x0800b0d2
 8006db0:	0800b0e3 	.word	0x0800b0e3

08006db4 <iprintf>:
 8006db4:	b40f      	push	{r0, r1, r2, r3}
 8006db6:	4b0a      	ldr	r3, [pc, #40]	; (8006de0 <iprintf+0x2c>)
 8006db8:	b513      	push	{r0, r1, r4, lr}
 8006dba:	681c      	ldr	r4, [r3, #0]
 8006dbc:	b124      	cbz	r4, 8006dc8 <iprintf+0x14>
 8006dbe:	69a3      	ldr	r3, [r4, #24]
 8006dc0:	b913      	cbnz	r3, 8006dc8 <iprintf+0x14>
 8006dc2:	4620      	mov	r0, r4
 8006dc4:	f001 f8d8 	bl	8007f78 <__sinit>
 8006dc8:	ab05      	add	r3, sp, #20
 8006dca:	9a04      	ldr	r2, [sp, #16]
 8006dcc:	68a1      	ldr	r1, [r4, #8]
 8006dce:	9301      	str	r3, [sp, #4]
 8006dd0:	4620      	mov	r0, r4
 8006dd2:	f001 fe95 	bl	8008b00 <_vfiprintf_r>
 8006dd6:	b002      	add	sp, #8
 8006dd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ddc:	b004      	add	sp, #16
 8006dde:	4770      	bx	lr
 8006de0:	20000010 	.word	0x20000010

08006de4 <_puts_r>:
 8006de4:	b570      	push	{r4, r5, r6, lr}
 8006de6:	460e      	mov	r6, r1
 8006de8:	4605      	mov	r5, r0
 8006dea:	b118      	cbz	r0, 8006df4 <_puts_r+0x10>
 8006dec:	6983      	ldr	r3, [r0, #24]
 8006dee:	b90b      	cbnz	r3, 8006df4 <_puts_r+0x10>
 8006df0:	f001 f8c2 	bl	8007f78 <__sinit>
 8006df4:	69ab      	ldr	r3, [r5, #24]
 8006df6:	68ac      	ldr	r4, [r5, #8]
 8006df8:	b913      	cbnz	r3, 8006e00 <_puts_r+0x1c>
 8006dfa:	4628      	mov	r0, r5
 8006dfc:	f001 f8bc 	bl	8007f78 <__sinit>
 8006e00:	4b2c      	ldr	r3, [pc, #176]	; (8006eb4 <_puts_r+0xd0>)
 8006e02:	429c      	cmp	r4, r3
 8006e04:	d120      	bne.n	8006e48 <_puts_r+0x64>
 8006e06:	686c      	ldr	r4, [r5, #4]
 8006e08:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006e0a:	07db      	lsls	r3, r3, #31
 8006e0c:	d405      	bmi.n	8006e1a <_puts_r+0x36>
 8006e0e:	89a3      	ldrh	r3, [r4, #12]
 8006e10:	0598      	lsls	r0, r3, #22
 8006e12:	d402      	bmi.n	8006e1a <_puts_r+0x36>
 8006e14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006e16:	f001 f952 	bl	80080be <__retarget_lock_acquire_recursive>
 8006e1a:	89a3      	ldrh	r3, [r4, #12]
 8006e1c:	0719      	lsls	r1, r3, #28
 8006e1e:	d51d      	bpl.n	8006e5c <_puts_r+0x78>
 8006e20:	6923      	ldr	r3, [r4, #16]
 8006e22:	b1db      	cbz	r3, 8006e5c <_puts_r+0x78>
 8006e24:	3e01      	subs	r6, #1
 8006e26:	68a3      	ldr	r3, [r4, #8]
 8006e28:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006e2c:	3b01      	subs	r3, #1
 8006e2e:	60a3      	str	r3, [r4, #8]
 8006e30:	bb39      	cbnz	r1, 8006e82 <_puts_r+0x9e>
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	da38      	bge.n	8006ea8 <_puts_r+0xc4>
 8006e36:	4622      	mov	r2, r4
 8006e38:	210a      	movs	r1, #10
 8006e3a:	4628      	mov	r0, r5
 8006e3c:	f000 f848 	bl	8006ed0 <__swbuf_r>
 8006e40:	3001      	adds	r0, #1
 8006e42:	d011      	beq.n	8006e68 <_puts_r+0x84>
 8006e44:	250a      	movs	r5, #10
 8006e46:	e011      	b.n	8006e6c <_puts_r+0x88>
 8006e48:	4b1b      	ldr	r3, [pc, #108]	; (8006eb8 <_puts_r+0xd4>)
 8006e4a:	429c      	cmp	r4, r3
 8006e4c:	d101      	bne.n	8006e52 <_puts_r+0x6e>
 8006e4e:	68ac      	ldr	r4, [r5, #8]
 8006e50:	e7da      	b.n	8006e08 <_puts_r+0x24>
 8006e52:	4b1a      	ldr	r3, [pc, #104]	; (8006ebc <_puts_r+0xd8>)
 8006e54:	429c      	cmp	r4, r3
 8006e56:	bf08      	it	eq
 8006e58:	68ec      	ldreq	r4, [r5, #12]
 8006e5a:	e7d5      	b.n	8006e08 <_puts_r+0x24>
 8006e5c:	4621      	mov	r1, r4
 8006e5e:	4628      	mov	r0, r5
 8006e60:	f000 f888 	bl	8006f74 <__swsetup_r>
 8006e64:	2800      	cmp	r0, #0
 8006e66:	d0dd      	beq.n	8006e24 <_puts_r+0x40>
 8006e68:	f04f 35ff 	mov.w	r5, #4294967295
 8006e6c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006e6e:	07da      	lsls	r2, r3, #31
 8006e70:	d405      	bmi.n	8006e7e <_puts_r+0x9a>
 8006e72:	89a3      	ldrh	r3, [r4, #12]
 8006e74:	059b      	lsls	r3, r3, #22
 8006e76:	d402      	bmi.n	8006e7e <_puts_r+0x9a>
 8006e78:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006e7a:	f001 f921 	bl	80080c0 <__retarget_lock_release_recursive>
 8006e7e:	4628      	mov	r0, r5
 8006e80:	bd70      	pop	{r4, r5, r6, pc}
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	da04      	bge.n	8006e90 <_puts_r+0xac>
 8006e86:	69a2      	ldr	r2, [r4, #24]
 8006e88:	429a      	cmp	r2, r3
 8006e8a:	dc06      	bgt.n	8006e9a <_puts_r+0xb6>
 8006e8c:	290a      	cmp	r1, #10
 8006e8e:	d004      	beq.n	8006e9a <_puts_r+0xb6>
 8006e90:	6823      	ldr	r3, [r4, #0]
 8006e92:	1c5a      	adds	r2, r3, #1
 8006e94:	6022      	str	r2, [r4, #0]
 8006e96:	7019      	strb	r1, [r3, #0]
 8006e98:	e7c5      	b.n	8006e26 <_puts_r+0x42>
 8006e9a:	4622      	mov	r2, r4
 8006e9c:	4628      	mov	r0, r5
 8006e9e:	f000 f817 	bl	8006ed0 <__swbuf_r>
 8006ea2:	3001      	adds	r0, #1
 8006ea4:	d1bf      	bne.n	8006e26 <_puts_r+0x42>
 8006ea6:	e7df      	b.n	8006e68 <_puts_r+0x84>
 8006ea8:	6823      	ldr	r3, [r4, #0]
 8006eaa:	250a      	movs	r5, #10
 8006eac:	1c5a      	adds	r2, r3, #1
 8006eae:	6022      	str	r2, [r4, #0]
 8006eb0:	701d      	strb	r5, [r3, #0]
 8006eb2:	e7db      	b.n	8006e6c <_puts_r+0x88>
 8006eb4:	0800b1a4 	.word	0x0800b1a4
 8006eb8:	0800b1c4 	.word	0x0800b1c4
 8006ebc:	0800b184 	.word	0x0800b184

08006ec0 <puts>:
 8006ec0:	4b02      	ldr	r3, [pc, #8]	; (8006ecc <puts+0xc>)
 8006ec2:	4601      	mov	r1, r0
 8006ec4:	6818      	ldr	r0, [r3, #0]
 8006ec6:	f7ff bf8d 	b.w	8006de4 <_puts_r>
 8006eca:	bf00      	nop
 8006ecc:	20000010 	.word	0x20000010

08006ed0 <__swbuf_r>:
 8006ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ed2:	460e      	mov	r6, r1
 8006ed4:	4614      	mov	r4, r2
 8006ed6:	4605      	mov	r5, r0
 8006ed8:	b118      	cbz	r0, 8006ee2 <__swbuf_r+0x12>
 8006eda:	6983      	ldr	r3, [r0, #24]
 8006edc:	b90b      	cbnz	r3, 8006ee2 <__swbuf_r+0x12>
 8006ede:	f001 f84b 	bl	8007f78 <__sinit>
 8006ee2:	4b21      	ldr	r3, [pc, #132]	; (8006f68 <__swbuf_r+0x98>)
 8006ee4:	429c      	cmp	r4, r3
 8006ee6:	d12b      	bne.n	8006f40 <__swbuf_r+0x70>
 8006ee8:	686c      	ldr	r4, [r5, #4]
 8006eea:	69a3      	ldr	r3, [r4, #24]
 8006eec:	60a3      	str	r3, [r4, #8]
 8006eee:	89a3      	ldrh	r3, [r4, #12]
 8006ef0:	071a      	lsls	r2, r3, #28
 8006ef2:	d52f      	bpl.n	8006f54 <__swbuf_r+0x84>
 8006ef4:	6923      	ldr	r3, [r4, #16]
 8006ef6:	b36b      	cbz	r3, 8006f54 <__swbuf_r+0x84>
 8006ef8:	6923      	ldr	r3, [r4, #16]
 8006efa:	6820      	ldr	r0, [r4, #0]
 8006efc:	1ac0      	subs	r0, r0, r3
 8006efe:	6963      	ldr	r3, [r4, #20]
 8006f00:	b2f6      	uxtb	r6, r6
 8006f02:	4283      	cmp	r3, r0
 8006f04:	4637      	mov	r7, r6
 8006f06:	dc04      	bgt.n	8006f12 <__swbuf_r+0x42>
 8006f08:	4621      	mov	r1, r4
 8006f0a:	4628      	mov	r0, r5
 8006f0c:	f000 ffa0 	bl	8007e50 <_fflush_r>
 8006f10:	bb30      	cbnz	r0, 8006f60 <__swbuf_r+0x90>
 8006f12:	68a3      	ldr	r3, [r4, #8]
 8006f14:	3b01      	subs	r3, #1
 8006f16:	60a3      	str	r3, [r4, #8]
 8006f18:	6823      	ldr	r3, [r4, #0]
 8006f1a:	1c5a      	adds	r2, r3, #1
 8006f1c:	6022      	str	r2, [r4, #0]
 8006f1e:	701e      	strb	r6, [r3, #0]
 8006f20:	6963      	ldr	r3, [r4, #20]
 8006f22:	3001      	adds	r0, #1
 8006f24:	4283      	cmp	r3, r0
 8006f26:	d004      	beq.n	8006f32 <__swbuf_r+0x62>
 8006f28:	89a3      	ldrh	r3, [r4, #12]
 8006f2a:	07db      	lsls	r3, r3, #31
 8006f2c:	d506      	bpl.n	8006f3c <__swbuf_r+0x6c>
 8006f2e:	2e0a      	cmp	r6, #10
 8006f30:	d104      	bne.n	8006f3c <__swbuf_r+0x6c>
 8006f32:	4621      	mov	r1, r4
 8006f34:	4628      	mov	r0, r5
 8006f36:	f000 ff8b 	bl	8007e50 <_fflush_r>
 8006f3a:	b988      	cbnz	r0, 8006f60 <__swbuf_r+0x90>
 8006f3c:	4638      	mov	r0, r7
 8006f3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f40:	4b0a      	ldr	r3, [pc, #40]	; (8006f6c <__swbuf_r+0x9c>)
 8006f42:	429c      	cmp	r4, r3
 8006f44:	d101      	bne.n	8006f4a <__swbuf_r+0x7a>
 8006f46:	68ac      	ldr	r4, [r5, #8]
 8006f48:	e7cf      	b.n	8006eea <__swbuf_r+0x1a>
 8006f4a:	4b09      	ldr	r3, [pc, #36]	; (8006f70 <__swbuf_r+0xa0>)
 8006f4c:	429c      	cmp	r4, r3
 8006f4e:	bf08      	it	eq
 8006f50:	68ec      	ldreq	r4, [r5, #12]
 8006f52:	e7ca      	b.n	8006eea <__swbuf_r+0x1a>
 8006f54:	4621      	mov	r1, r4
 8006f56:	4628      	mov	r0, r5
 8006f58:	f000 f80c 	bl	8006f74 <__swsetup_r>
 8006f5c:	2800      	cmp	r0, #0
 8006f5e:	d0cb      	beq.n	8006ef8 <__swbuf_r+0x28>
 8006f60:	f04f 37ff 	mov.w	r7, #4294967295
 8006f64:	e7ea      	b.n	8006f3c <__swbuf_r+0x6c>
 8006f66:	bf00      	nop
 8006f68:	0800b1a4 	.word	0x0800b1a4
 8006f6c:	0800b1c4 	.word	0x0800b1c4
 8006f70:	0800b184 	.word	0x0800b184

08006f74 <__swsetup_r>:
 8006f74:	4b32      	ldr	r3, [pc, #200]	; (8007040 <__swsetup_r+0xcc>)
 8006f76:	b570      	push	{r4, r5, r6, lr}
 8006f78:	681d      	ldr	r5, [r3, #0]
 8006f7a:	4606      	mov	r6, r0
 8006f7c:	460c      	mov	r4, r1
 8006f7e:	b125      	cbz	r5, 8006f8a <__swsetup_r+0x16>
 8006f80:	69ab      	ldr	r3, [r5, #24]
 8006f82:	b913      	cbnz	r3, 8006f8a <__swsetup_r+0x16>
 8006f84:	4628      	mov	r0, r5
 8006f86:	f000 fff7 	bl	8007f78 <__sinit>
 8006f8a:	4b2e      	ldr	r3, [pc, #184]	; (8007044 <__swsetup_r+0xd0>)
 8006f8c:	429c      	cmp	r4, r3
 8006f8e:	d10f      	bne.n	8006fb0 <__swsetup_r+0x3c>
 8006f90:	686c      	ldr	r4, [r5, #4]
 8006f92:	89a3      	ldrh	r3, [r4, #12]
 8006f94:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006f98:	0719      	lsls	r1, r3, #28
 8006f9a:	d42c      	bmi.n	8006ff6 <__swsetup_r+0x82>
 8006f9c:	06dd      	lsls	r5, r3, #27
 8006f9e:	d411      	bmi.n	8006fc4 <__swsetup_r+0x50>
 8006fa0:	2309      	movs	r3, #9
 8006fa2:	6033      	str	r3, [r6, #0]
 8006fa4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006fa8:	81a3      	strh	r3, [r4, #12]
 8006faa:	f04f 30ff 	mov.w	r0, #4294967295
 8006fae:	e03e      	b.n	800702e <__swsetup_r+0xba>
 8006fb0:	4b25      	ldr	r3, [pc, #148]	; (8007048 <__swsetup_r+0xd4>)
 8006fb2:	429c      	cmp	r4, r3
 8006fb4:	d101      	bne.n	8006fba <__swsetup_r+0x46>
 8006fb6:	68ac      	ldr	r4, [r5, #8]
 8006fb8:	e7eb      	b.n	8006f92 <__swsetup_r+0x1e>
 8006fba:	4b24      	ldr	r3, [pc, #144]	; (800704c <__swsetup_r+0xd8>)
 8006fbc:	429c      	cmp	r4, r3
 8006fbe:	bf08      	it	eq
 8006fc0:	68ec      	ldreq	r4, [r5, #12]
 8006fc2:	e7e6      	b.n	8006f92 <__swsetup_r+0x1e>
 8006fc4:	0758      	lsls	r0, r3, #29
 8006fc6:	d512      	bpl.n	8006fee <__swsetup_r+0x7a>
 8006fc8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006fca:	b141      	cbz	r1, 8006fde <__swsetup_r+0x6a>
 8006fcc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006fd0:	4299      	cmp	r1, r3
 8006fd2:	d002      	beq.n	8006fda <__swsetup_r+0x66>
 8006fd4:	4630      	mov	r0, r6
 8006fd6:	f001 fc89 	bl	80088ec <_free_r>
 8006fda:	2300      	movs	r3, #0
 8006fdc:	6363      	str	r3, [r4, #52]	; 0x34
 8006fde:	89a3      	ldrh	r3, [r4, #12]
 8006fe0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006fe4:	81a3      	strh	r3, [r4, #12]
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	6063      	str	r3, [r4, #4]
 8006fea:	6923      	ldr	r3, [r4, #16]
 8006fec:	6023      	str	r3, [r4, #0]
 8006fee:	89a3      	ldrh	r3, [r4, #12]
 8006ff0:	f043 0308 	orr.w	r3, r3, #8
 8006ff4:	81a3      	strh	r3, [r4, #12]
 8006ff6:	6923      	ldr	r3, [r4, #16]
 8006ff8:	b94b      	cbnz	r3, 800700e <__swsetup_r+0x9a>
 8006ffa:	89a3      	ldrh	r3, [r4, #12]
 8006ffc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007000:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007004:	d003      	beq.n	800700e <__swsetup_r+0x9a>
 8007006:	4621      	mov	r1, r4
 8007008:	4630      	mov	r0, r6
 800700a:	f001 f87f 	bl	800810c <__smakebuf_r>
 800700e:	89a0      	ldrh	r0, [r4, #12]
 8007010:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007014:	f010 0301 	ands.w	r3, r0, #1
 8007018:	d00a      	beq.n	8007030 <__swsetup_r+0xbc>
 800701a:	2300      	movs	r3, #0
 800701c:	60a3      	str	r3, [r4, #8]
 800701e:	6963      	ldr	r3, [r4, #20]
 8007020:	425b      	negs	r3, r3
 8007022:	61a3      	str	r3, [r4, #24]
 8007024:	6923      	ldr	r3, [r4, #16]
 8007026:	b943      	cbnz	r3, 800703a <__swsetup_r+0xc6>
 8007028:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800702c:	d1ba      	bne.n	8006fa4 <__swsetup_r+0x30>
 800702e:	bd70      	pop	{r4, r5, r6, pc}
 8007030:	0781      	lsls	r1, r0, #30
 8007032:	bf58      	it	pl
 8007034:	6963      	ldrpl	r3, [r4, #20]
 8007036:	60a3      	str	r3, [r4, #8]
 8007038:	e7f4      	b.n	8007024 <__swsetup_r+0xb0>
 800703a:	2000      	movs	r0, #0
 800703c:	e7f7      	b.n	800702e <__swsetup_r+0xba>
 800703e:	bf00      	nop
 8007040:	20000010 	.word	0x20000010
 8007044:	0800b1a4 	.word	0x0800b1a4
 8007048:	0800b1c4 	.word	0x0800b1c4
 800704c:	0800b184 	.word	0x0800b184

08007050 <quorem>:
 8007050:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007054:	6903      	ldr	r3, [r0, #16]
 8007056:	690c      	ldr	r4, [r1, #16]
 8007058:	42a3      	cmp	r3, r4
 800705a:	4607      	mov	r7, r0
 800705c:	f2c0 8081 	blt.w	8007162 <quorem+0x112>
 8007060:	3c01      	subs	r4, #1
 8007062:	f101 0814 	add.w	r8, r1, #20
 8007066:	f100 0514 	add.w	r5, r0, #20
 800706a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800706e:	9301      	str	r3, [sp, #4]
 8007070:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007074:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007078:	3301      	adds	r3, #1
 800707a:	429a      	cmp	r2, r3
 800707c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007080:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007084:	fbb2 f6f3 	udiv	r6, r2, r3
 8007088:	d331      	bcc.n	80070ee <quorem+0x9e>
 800708a:	f04f 0e00 	mov.w	lr, #0
 800708e:	4640      	mov	r0, r8
 8007090:	46ac      	mov	ip, r5
 8007092:	46f2      	mov	sl, lr
 8007094:	f850 2b04 	ldr.w	r2, [r0], #4
 8007098:	b293      	uxth	r3, r2
 800709a:	fb06 e303 	mla	r3, r6, r3, lr
 800709e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80070a2:	b29b      	uxth	r3, r3
 80070a4:	ebaa 0303 	sub.w	r3, sl, r3
 80070a8:	f8dc a000 	ldr.w	sl, [ip]
 80070ac:	0c12      	lsrs	r2, r2, #16
 80070ae:	fa13 f38a 	uxtah	r3, r3, sl
 80070b2:	fb06 e202 	mla	r2, r6, r2, lr
 80070b6:	9300      	str	r3, [sp, #0]
 80070b8:	9b00      	ldr	r3, [sp, #0]
 80070ba:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80070be:	b292      	uxth	r2, r2
 80070c0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80070c4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80070c8:	f8bd 3000 	ldrh.w	r3, [sp]
 80070cc:	4581      	cmp	r9, r0
 80070ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80070d2:	f84c 3b04 	str.w	r3, [ip], #4
 80070d6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80070da:	d2db      	bcs.n	8007094 <quorem+0x44>
 80070dc:	f855 300b 	ldr.w	r3, [r5, fp]
 80070e0:	b92b      	cbnz	r3, 80070ee <quorem+0x9e>
 80070e2:	9b01      	ldr	r3, [sp, #4]
 80070e4:	3b04      	subs	r3, #4
 80070e6:	429d      	cmp	r5, r3
 80070e8:	461a      	mov	r2, r3
 80070ea:	d32e      	bcc.n	800714a <quorem+0xfa>
 80070ec:	613c      	str	r4, [r7, #16]
 80070ee:	4638      	mov	r0, r7
 80070f0:	f001 fae4 	bl	80086bc <__mcmp>
 80070f4:	2800      	cmp	r0, #0
 80070f6:	db24      	blt.n	8007142 <quorem+0xf2>
 80070f8:	3601      	adds	r6, #1
 80070fa:	4628      	mov	r0, r5
 80070fc:	f04f 0c00 	mov.w	ip, #0
 8007100:	f858 2b04 	ldr.w	r2, [r8], #4
 8007104:	f8d0 e000 	ldr.w	lr, [r0]
 8007108:	b293      	uxth	r3, r2
 800710a:	ebac 0303 	sub.w	r3, ip, r3
 800710e:	0c12      	lsrs	r2, r2, #16
 8007110:	fa13 f38e 	uxtah	r3, r3, lr
 8007114:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007118:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800711c:	b29b      	uxth	r3, r3
 800711e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007122:	45c1      	cmp	r9, r8
 8007124:	f840 3b04 	str.w	r3, [r0], #4
 8007128:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800712c:	d2e8      	bcs.n	8007100 <quorem+0xb0>
 800712e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007132:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007136:	b922      	cbnz	r2, 8007142 <quorem+0xf2>
 8007138:	3b04      	subs	r3, #4
 800713a:	429d      	cmp	r5, r3
 800713c:	461a      	mov	r2, r3
 800713e:	d30a      	bcc.n	8007156 <quorem+0x106>
 8007140:	613c      	str	r4, [r7, #16]
 8007142:	4630      	mov	r0, r6
 8007144:	b003      	add	sp, #12
 8007146:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800714a:	6812      	ldr	r2, [r2, #0]
 800714c:	3b04      	subs	r3, #4
 800714e:	2a00      	cmp	r2, #0
 8007150:	d1cc      	bne.n	80070ec <quorem+0x9c>
 8007152:	3c01      	subs	r4, #1
 8007154:	e7c7      	b.n	80070e6 <quorem+0x96>
 8007156:	6812      	ldr	r2, [r2, #0]
 8007158:	3b04      	subs	r3, #4
 800715a:	2a00      	cmp	r2, #0
 800715c:	d1f0      	bne.n	8007140 <quorem+0xf0>
 800715e:	3c01      	subs	r4, #1
 8007160:	e7eb      	b.n	800713a <quorem+0xea>
 8007162:	2000      	movs	r0, #0
 8007164:	e7ee      	b.n	8007144 <quorem+0xf4>
	...

08007168 <_dtoa_r>:
 8007168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800716c:	ed2d 8b04 	vpush	{d8-d9}
 8007170:	ec57 6b10 	vmov	r6, r7, d0
 8007174:	b093      	sub	sp, #76	; 0x4c
 8007176:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007178:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800717c:	9106      	str	r1, [sp, #24]
 800717e:	ee10 aa10 	vmov	sl, s0
 8007182:	4604      	mov	r4, r0
 8007184:	9209      	str	r2, [sp, #36]	; 0x24
 8007186:	930c      	str	r3, [sp, #48]	; 0x30
 8007188:	46bb      	mov	fp, r7
 800718a:	b975      	cbnz	r5, 80071aa <_dtoa_r+0x42>
 800718c:	2010      	movs	r0, #16
 800718e:	f000 fffd 	bl	800818c <malloc>
 8007192:	4602      	mov	r2, r0
 8007194:	6260      	str	r0, [r4, #36]	; 0x24
 8007196:	b920      	cbnz	r0, 80071a2 <_dtoa_r+0x3a>
 8007198:	4ba7      	ldr	r3, [pc, #668]	; (8007438 <_dtoa_r+0x2d0>)
 800719a:	21ea      	movs	r1, #234	; 0xea
 800719c:	48a7      	ldr	r0, [pc, #668]	; (800743c <_dtoa_r+0x2d4>)
 800719e:	f001 fe45 	bl	8008e2c <__assert_func>
 80071a2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80071a6:	6005      	str	r5, [r0, #0]
 80071a8:	60c5      	str	r5, [r0, #12]
 80071aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80071ac:	6819      	ldr	r1, [r3, #0]
 80071ae:	b151      	cbz	r1, 80071c6 <_dtoa_r+0x5e>
 80071b0:	685a      	ldr	r2, [r3, #4]
 80071b2:	604a      	str	r2, [r1, #4]
 80071b4:	2301      	movs	r3, #1
 80071b6:	4093      	lsls	r3, r2
 80071b8:	608b      	str	r3, [r1, #8]
 80071ba:	4620      	mov	r0, r4
 80071bc:	f001 f83c 	bl	8008238 <_Bfree>
 80071c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80071c2:	2200      	movs	r2, #0
 80071c4:	601a      	str	r2, [r3, #0]
 80071c6:	1e3b      	subs	r3, r7, #0
 80071c8:	bfaa      	itet	ge
 80071ca:	2300      	movge	r3, #0
 80071cc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80071d0:	f8c8 3000 	strge.w	r3, [r8]
 80071d4:	4b9a      	ldr	r3, [pc, #616]	; (8007440 <_dtoa_r+0x2d8>)
 80071d6:	bfbc      	itt	lt
 80071d8:	2201      	movlt	r2, #1
 80071da:	f8c8 2000 	strlt.w	r2, [r8]
 80071de:	ea33 030b 	bics.w	r3, r3, fp
 80071e2:	d11b      	bne.n	800721c <_dtoa_r+0xb4>
 80071e4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80071e6:	f242 730f 	movw	r3, #9999	; 0x270f
 80071ea:	6013      	str	r3, [r2, #0]
 80071ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80071f0:	4333      	orrs	r3, r6
 80071f2:	f000 8592 	beq.w	8007d1a <_dtoa_r+0xbb2>
 80071f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80071f8:	b963      	cbnz	r3, 8007214 <_dtoa_r+0xac>
 80071fa:	4b92      	ldr	r3, [pc, #584]	; (8007444 <_dtoa_r+0x2dc>)
 80071fc:	e022      	b.n	8007244 <_dtoa_r+0xdc>
 80071fe:	4b92      	ldr	r3, [pc, #584]	; (8007448 <_dtoa_r+0x2e0>)
 8007200:	9301      	str	r3, [sp, #4]
 8007202:	3308      	adds	r3, #8
 8007204:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007206:	6013      	str	r3, [r2, #0]
 8007208:	9801      	ldr	r0, [sp, #4]
 800720a:	b013      	add	sp, #76	; 0x4c
 800720c:	ecbd 8b04 	vpop	{d8-d9}
 8007210:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007214:	4b8b      	ldr	r3, [pc, #556]	; (8007444 <_dtoa_r+0x2dc>)
 8007216:	9301      	str	r3, [sp, #4]
 8007218:	3303      	adds	r3, #3
 800721a:	e7f3      	b.n	8007204 <_dtoa_r+0x9c>
 800721c:	2200      	movs	r2, #0
 800721e:	2300      	movs	r3, #0
 8007220:	4650      	mov	r0, sl
 8007222:	4659      	mov	r1, fp
 8007224:	f7f9 fc58 	bl	8000ad8 <__aeabi_dcmpeq>
 8007228:	ec4b ab19 	vmov	d9, sl, fp
 800722c:	4680      	mov	r8, r0
 800722e:	b158      	cbz	r0, 8007248 <_dtoa_r+0xe0>
 8007230:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007232:	2301      	movs	r3, #1
 8007234:	6013      	str	r3, [r2, #0]
 8007236:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007238:	2b00      	cmp	r3, #0
 800723a:	f000 856b 	beq.w	8007d14 <_dtoa_r+0xbac>
 800723e:	4883      	ldr	r0, [pc, #524]	; (800744c <_dtoa_r+0x2e4>)
 8007240:	6018      	str	r0, [r3, #0]
 8007242:	1e43      	subs	r3, r0, #1
 8007244:	9301      	str	r3, [sp, #4]
 8007246:	e7df      	b.n	8007208 <_dtoa_r+0xa0>
 8007248:	ec4b ab10 	vmov	d0, sl, fp
 800724c:	aa10      	add	r2, sp, #64	; 0x40
 800724e:	a911      	add	r1, sp, #68	; 0x44
 8007250:	4620      	mov	r0, r4
 8007252:	f001 fad9 	bl	8008808 <__d2b>
 8007256:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800725a:	ee08 0a10 	vmov	s16, r0
 800725e:	2d00      	cmp	r5, #0
 8007260:	f000 8084 	beq.w	800736c <_dtoa_r+0x204>
 8007264:	ee19 3a90 	vmov	r3, s19
 8007268:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800726c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007270:	4656      	mov	r6, sl
 8007272:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007276:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800727a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800727e:	4b74      	ldr	r3, [pc, #464]	; (8007450 <_dtoa_r+0x2e8>)
 8007280:	2200      	movs	r2, #0
 8007282:	4630      	mov	r0, r6
 8007284:	4639      	mov	r1, r7
 8007286:	f7f9 f807 	bl	8000298 <__aeabi_dsub>
 800728a:	a365      	add	r3, pc, #404	; (adr r3, 8007420 <_dtoa_r+0x2b8>)
 800728c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007290:	f7f9 f9ba 	bl	8000608 <__aeabi_dmul>
 8007294:	a364      	add	r3, pc, #400	; (adr r3, 8007428 <_dtoa_r+0x2c0>)
 8007296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800729a:	f7f8 ffff 	bl	800029c <__adddf3>
 800729e:	4606      	mov	r6, r0
 80072a0:	4628      	mov	r0, r5
 80072a2:	460f      	mov	r7, r1
 80072a4:	f7f9 f946 	bl	8000534 <__aeabi_i2d>
 80072a8:	a361      	add	r3, pc, #388	; (adr r3, 8007430 <_dtoa_r+0x2c8>)
 80072aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072ae:	f7f9 f9ab 	bl	8000608 <__aeabi_dmul>
 80072b2:	4602      	mov	r2, r0
 80072b4:	460b      	mov	r3, r1
 80072b6:	4630      	mov	r0, r6
 80072b8:	4639      	mov	r1, r7
 80072ba:	f7f8 ffef 	bl	800029c <__adddf3>
 80072be:	4606      	mov	r6, r0
 80072c0:	460f      	mov	r7, r1
 80072c2:	f7f9 fc51 	bl	8000b68 <__aeabi_d2iz>
 80072c6:	2200      	movs	r2, #0
 80072c8:	9000      	str	r0, [sp, #0]
 80072ca:	2300      	movs	r3, #0
 80072cc:	4630      	mov	r0, r6
 80072ce:	4639      	mov	r1, r7
 80072d0:	f7f9 fc0c 	bl	8000aec <__aeabi_dcmplt>
 80072d4:	b150      	cbz	r0, 80072ec <_dtoa_r+0x184>
 80072d6:	9800      	ldr	r0, [sp, #0]
 80072d8:	f7f9 f92c 	bl	8000534 <__aeabi_i2d>
 80072dc:	4632      	mov	r2, r6
 80072de:	463b      	mov	r3, r7
 80072e0:	f7f9 fbfa 	bl	8000ad8 <__aeabi_dcmpeq>
 80072e4:	b910      	cbnz	r0, 80072ec <_dtoa_r+0x184>
 80072e6:	9b00      	ldr	r3, [sp, #0]
 80072e8:	3b01      	subs	r3, #1
 80072ea:	9300      	str	r3, [sp, #0]
 80072ec:	9b00      	ldr	r3, [sp, #0]
 80072ee:	2b16      	cmp	r3, #22
 80072f0:	d85a      	bhi.n	80073a8 <_dtoa_r+0x240>
 80072f2:	9a00      	ldr	r2, [sp, #0]
 80072f4:	4b57      	ldr	r3, [pc, #348]	; (8007454 <_dtoa_r+0x2ec>)
 80072f6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80072fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072fe:	ec51 0b19 	vmov	r0, r1, d9
 8007302:	f7f9 fbf3 	bl	8000aec <__aeabi_dcmplt>
 8007306:	2800      	cmp	r0, #0
 8007308:	d050      	beq.n	80073ac <_dtoa_r+0x244>
 800730a:	9b00      	ldr	r3, [sp, #0]
 800730c:	3b01      	subs	r3, #1
 800730e:	9300      	str	r3, [sp, #0]
 8007310:	2300      	movs	r3, #0
 8007312:	930b      	str	r3, [sp, #44]	; 0x2c
 8007314:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007316:	1b5d      	subs	r5, r3, r5
 8007318:	1e6b      	subs	r3, r5, #1
 800731a:	9305      	str	r3, [sp, #20]
 800731c:	bf45      	ittet	mi
 800731e:	f1c5 0301 	rsbmi	r3, r5, #1
 8007322:	9304      	strmi	r3, [sp, #16]
 8007324:	2300      	movpl	r3, #0
 8007326:	2300      	movmi	r3, #0
 8007328:	bf4c      	ite	mi
 800732a:	9305      	strmi	r3, [sp, #20]
 800732c:	9304      	strpl	r3, [sp, #16]
 800732e:	9b00      	ldr	r3, [sp, #0]
 8007330:	2b00      	cmp	r3, #0
 8007332:	db3d      	blt.n	80073b0 <_dtoa_r+0x248>
 8007334:	9b05      	ldr	r3, [sp, #20]
 8007336:	9a00      	ldr	r2, [sp, #0]
 8007338:	920a      	str	r2, [sp, #40]	; 0x28
 800733a:	4413      	add	r3, r2
 800733c:	9305      	str	r3, [sp, #20]
 800733e:	2300      	movs	r3, #0
 8007340:	9307      	str	r3, [sp, #28]
 8007342:	9b06      	ldr	r3, [sp, #24]
 8007344:	2b09      	cmp	r3, #9
 8007346:	f200 8089 	bhi.w	800745c <_dtoa_r+0x2f4>
 800734a:	2b05      	cmp	r3, #5
 800734c:	bfc4      	itt	gt
 800734e:	3b04      	subgt	r3, #4
 8007350:	9306      	strgt	r3, [sp, #24]
 8007352:	9b06      	ldr	r3, [sp, #24]
 8007354:	f1a3 0302 	sub.w	r3, r3, #2
 8007358:	bfcc      	ite	gt
 800735a:	2500      	movgt	r5, #0
 800735c:	2501      	movle	r5, #1
 800735e:	2b03      	cmp	r3, #3
 8007360:	f200 8087 	bhi.w	8007472 <_dtoa_r+0x30a>
 8007364:	e8df f003 	tbb	[pc, r3]
 8007368:	59383a2d 	.word	0x59383a2d
 800736c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007370:	441d      	add	r5, r3
 8007372:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007376:	2b20      	cmp	r3, #32
 8007378:	bfc1      	itttt	gt
 800737a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800737e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007382:	fa0b f303 	lslgt.w	r3, fp, r3
 8007386:	fa26 f000 	lsrgt.w	r0, r6, r0
 800738a:	bfda      	itte	le
 800738c:	f1c3 0320 	rsble	r3, r3, #32
 8007390:	fa06 f003 	lslle.w	r0, r6, r3
 8007394:	4318      	orrgt	r0, r3
 8007396:	f7f9 f8bd 	bl	8000514 <__aeabi_ui2d>
 800739a:	2301      	movs	r3, #1
 800739c:	4606      	mov	r6, r0
 800739e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80073a2:	3d01      	subs	r5, #1
 80073a4:	930e      	str	r3, [sp, #56]	; 0x38
 80073a6:	e76a      	b.n	800727e <_dtoa_r+0x116>
 80073a8:	2301      	movs	r3, #1
 80073aa:	e7b2      	b.n	8007312 <_dtoa_r+0x1aa>
 80073ac:	900b      	str	r0, [sp, #44]	; 0x2c
 80073ae:	e7b1      	b.n	8007314 <_dtoa_r+0x1ac>
 80073b0:	9b04      	ldr	r3, [sp, #16]
 80073b2:	9a00      	ldr	r2, [sp, #0]
 80073b4:	1a9b      	subs	r3, r3, r2
 80073b6:	9304      	str	r3, [sp, #16]
 80073b8:	4253      	negs	r3, r2
 80073ba:	9307      	str	r3, [sp, #28]
 80073bc:	2300      	movs	r3, #0
 80073be:	930a      	str	r3, [sp, #40]	; 0x28
 80073c0:	e7bf      	b.n	8007342 <_dtoa_r+0x1da>
 80073c2:	2300      	movs	r3, #0
 80073c4:	9308      	str	r3, [sp, #32]
 80073c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	dc55      	bgt.n	8007478 <_dtoa_r+0x310>
 80073cc:	2301      	movs	r3, #1
 80073ce:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80073d2:	461a      	mov	r2, r3
 80073d4:	9209      	str	r2, [sp, #36]	; 0x24
 80073d6:	e00c      	b.n	80073f2 <_dtoa_r+0x28a>
 80073d8:	2301      	movs	r3, #1
 80073da:	e7f3      	b.n	80073c4 <_dtoa_r+0x25c>
 80073dc:	2300      	movs	r3, #0
 80073de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80073e0:	9308      	str	r3, [sp, #32]
 80073e2:	9b00      	ldr	r3, [sp, #0]
 80073e4:	4413      	add	r3, r2
 80073e6:	9302      	str	r3, [sp, #8]
 80073e8:	3301      	adds	r3, #1
 80073ea:	2b01      	cmp	r3, #1
 80073ec:	9303      	str	r3, [sp, #12]
 80073ee:	bfb8      	it	lt
 80073f0:	2301      	movlt	r3, #1
 80073f2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80073f4:	2200      	movs	r2, #0
 80073f6:	6042      	str	r2, [r0, #4]
 80073f8:	2204      	movs	r2, #4
 80073fa:	f102 0614 	add.w	r6, r2, #20
 80073fe:	429e      	cmp	r6, r3
 8007400:	6841      	ldr	r1, [r0, #4]
 8007402:	d93d      	bls.n	8007480 <_dtoa_r+0x318>
 8007404:	4620      	mov	r0, r4
 8007406:	f000 fed7 	bl	80081b8 <_Balloc>
 800740a:	9001      	str	r0, [sp, #4]
 800740c:	2800      	cmp	r0, #0
 800740e:	d13b      	bne.n	8007488 <_dtoa_r+0x320>
 8007410:	4b11      	ldr	r3, [pc, #68]	; (8007458 <_dtoa_r+0x2f0>)
 8007412:	4602      	mov	r2, r0
 8007414:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007418:	e6c0      	b.n	800719c <_dtoa_r+0x34>
 800741a:	2301      	movs	r3, #1
 800741c:	e7df      	b.n	80073de <_dtoa_r+0x276>
 800741e:	bf00      	nop
 8007420:	636f4361 	.word	0x636f4361
 8007424:	3fd287a7 	.word	0x3fd287a7
 8007428:	8b60c8b3 	.word	0x8b60c8b3
 800742c:	3fc68a28 	.word	0x3fc68a28
 8007430:	509f79fb 	.word	0x509f79fb
 8007434:	3fd34413 	.word	0x3fd34413
 8007438:	0800b101 	.word	0x0800b101
 800743c:	0800b118 	.word	0x0800b118
 8007440:	7ff00000 	.word	0x7ff00000
 8007444:	0800b0fd 	.word	0x0800b0fd
 8007448:	0800b0f4 	.word	0x0800b0f4
 800744c:	0800b0d1 	.word	0x0800b0d1
 8007450:	3ff80000 	.word	0x3ff80000
 8007454:	0800b268 	.word	0x0800b268
 8007458:	0800b173 	.word	0x0800b173
 800745c:	2501      	movs	r5, #1
 800745e:	2300      	movs	r3, #0
 8007460:	9306      	str	r3, [sp, #24]
 8007462:	9508      	str	r5, [sp, #32]
 8007464:	f04f 33ff 	mov.w	r3, #4294967295
 8007468:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800746c:	2200      	movs	r2, #0
 800746e:	2312      	movs	r3, #18
 8007470:	e7b0      	b.n	80073d4 <_dtoa_r+0x26c>
 8007472:	2301      	movs	r3, #1
 8007474:	9308      	str	r3, [sp, #32]
 8007476:	e7f5      	b.n	8007464 <_dtoa_r+0x2fc>
 8007478:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800747a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800747e:	e7b8      	b.n	80073f2 <_dtoa_r+0x28a>
 8007480:	3101      	adds	r1, #1
 8007482:	6041      	str	r1, [r0, #4]
 8007484:	0052      	lsls	r2, r2, #1
 8007486:	e7b8      	b.n	80073fa <_dtoa_r+0x292>
 8007488:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800748a:	9a01      	ldr	r2, [sp, #4]
 800748c:	601a      	str	r2, [r3, #0]
 800748e:	9b03      	ldr	r3, [sp, #12]
 8007490:	2b0e      	cmp	r3, #14
 8007492:	f200 809d 	bhi.w	80075d0 <_dtoa_r+0x468>
 8007496:	2d00      	cmp	r5, #0
 8007498:	f000 809a 	beq.w	80075d0 <_dtoa_r+0x468>
 800749c:	9b00      	ldr	r3, [sp, #0]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	dd32      	ble.n	8007508 <_dtoa_r+0x3a0>
 80074a2:	4ab7      	ldr	r2, [pc, #732]	; (8007780 <_dtoa_r+0x618>)
 80074a4:	f003 030f 	and.w	r3, r3, #15
 80074a8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80074ac:	e9d3 8900 	ldrd	r8, r9, [r3]
 80074b0:	9b00      	ldr	r3, [sp, #0]
 80074b2:	05d8      	lsls	r0, r3, #23
 80074b4:	ea4f 1723 	mov.w	r7, r3, asr #4
 80074b8:	d516      	bpl.n	80074e8 <_dtoa_r+0x380>
 80074ba:	4bb2      	ldr	r3, [pc, #712]	; (8007784 <_dtoa_r+0x61c>)
 80074bc:	ec51 0b19 	vmov	r0, r1, d9
 80074c0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80074c4:	f7f9 f9ca 	bl	800085c <__aeabi_ddiv>
 80074c8:	f007 070f 	and.w	r7, r7, #15
 80074cc:	4682      	mov	sl, r0
 80074ce:	468b      	mov	fp, r1
 80074d0:	2503      	movs	r5, #3
 80074d2:	4eac      	ldr	r6, [pc, #688]	; (8007784 <_dtoa_r+0x61c>)
 80074d4:	b957      	cbnz	r7, 80074ec <_dtoa_r+0x384>
 80074d6:	4642      	mov	r2, r8
 80074d8:	464b      	mov	r3, r9
 80074da:	4650      	mov	r0, sl
 80074dc:	4659      	mov	r1, fp
 80074de:	f7f9 f9bd 	bl	800085c <__aeabi_ddiv>
 80074e2:	4682      	mov	sl, r0
 80074e4:	468b      	mov	fp, r1
 80074e6:	e028      	b.n	800753a <_dtoa_r+0x3d2>
 80074e8:	2502      	movs	r5, #2
 80074ea:	e7f2      	b.n	80074d2 <_dtoa_r+0x36a>
 80074ec:	07f9      	lsls	r1, r7, #31
 80074ee:	d508      	bpl.n	8007502 <_dtoa_r+0x39a>
 80074f0:	4640      	mov	r0, r8
 80074f2:	4649      	mov	r1, r9
 80074f4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80074f8:	f7f9 f886 	bl	8000608 <__aeabi_dmul>
 80074fc:	3501      	adds	r5, #1
 80074fe:	4680      	mov	r8, r0
 8007500:	4689      	mov	r9, r1
 8007502:	107f      	asrs	r7, r7, #1
 8007504:	3608      	adds	r6, #8
 8007506:	e7e5      	b.n	80074d4 <_dtoa_r+0x36c>
 8007508:	f000 809b 	beq.w	8007642 <_dtoa_r+0x4da>
 800750c:	9b00      	ldr	r3, [sp, #0]
 800750e:	4f9d      	ldr	r7, [pc, #628]	; (8007784 <_dtoa_r+0x61c>)
 8007510:	425e      	negs	r6, r3
 8007512:	4b9b      	ldr	r3, [pc, #620]	; (8007780 <_dtoa_r+0x618>)
 8007514:	f006 020f 	and.w	r2, r6, #15
 8007518:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800751c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007520:	ec51 0b19 	vmov	r0, r1, d9
 8007524:	f7f9 f870 	bl	8000608 <__aeabi_dmul>
 8007528:	1136      	asrs	r6, r6, #4
 800752a:	4682      	mov	sl, r0
 800752c:	468b      	mov	fp, r1
 800752e:	2300      	movs	r3, #0
 8007530:	2502      	movs	r5, #2
 8007532:	2e00      	cmp	r6, #0
 8007534:	d17a      	bne.n	800762c <_dtoa_r+0x4c4>
 8007536:	2b00      	cmp	r3, #0
 8007538:	d1d3      	bne.n	80074e2 <_dtoa_r+0x37a>
 800753a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800753c:	2b00      	cmp	r3, #0
 800753e:	f000 8082 	beq.w	8007646 <_dtoa_r+0x4de>
 8007542:	4b91      	ldr	r3, [pc, #580]	; (8007788 <_dtoa_r+0x620>)
 8007544:	2200      	movs	r2, #0
 8007546:	4650      	mov	r0, sl
 8007548:	4659      	mov	r1, fp
 800754a:	f7f9 facf 	bl	8000aec <__aeabi_dcmplt>
 800754e:	2800      	cmp	r0, #0
 8007550:	d079      	beq.n	8007646 <_dtoa_r+0x4de>
 8007552:	9b03      	ldr	r3, [sp, #12]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d076      	beq.n	8007646 <_dtoa_r+0x4de>
 8007558:	9b02      	ldr	r3, [sp, #8]
 800755a:	2b00      	cmp	r3, #0
 800755c:	dd36      	ble.n	80075cc <_dtoa_r+0x464>
 800755e:	9b00      	ldr	r3, [sp, #0]
 8007560:	4650      	mov	r0, sl
 8007562:	4659      	mov	r1, fp
 8007564:	1e5f      	subs	r7, r3, #1
 8007566:	2200      	movs	r2, #0
 8007568:	4b88      	ldr	r3, [pc, #544]	; (800778c <_dtoa_r+0x624>)
 800756a:	f7f9 f84d 	bl	8000608 <__aeabi_dmul>
 800756e:	9e02      	ldr	r6, [sp, #8]
 8007570:	4682      	mov	sl, r0
 8007572:	468b      	mov	fp, r1
 8007574:	3501      	adds	r5, #1
 8007576:	4628      	mov	r0, r5
 8007578:	f7f8 ffdc 	bl	8000534 <__aeabi_i2d>
 800757c:	4652      	mov	r2, sl
 800757e:	465b      	mov	r3, fp
 8007580:	f7f9 f842 	bl	8000608 <__aeabi_dmul>
 8007584:	4b82      	ldr	r3, [pc, #520]	; (8007790 <_dtoa_r+0x628>)
 8007586:	2200      	movs	r2, #0
 8007588:	f7f8 fe88 	bl	800029c <__adddf3>
 800758c:	46d0      	mov	r8, sl
 800758e:	46d9      	mov	r9, fp
 8007590:	4682      	mov	sl, r0
 8007592:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8007596:	2e00      	cmp	r6, #0
 8007598:	d158      	bne.n	800764c <_dtoa_r+0x4e4>
 800759a:	4b7e      	ldr	r3, [pc, #504]	; (8007794 <_dtoa_r+0x62c>)
 800759c:	2200      	movs	r2, #0
 800759e:	4640      	mov	r0, r8
 80075a0:	4649      	mov	r1, r9
 80075a2:	f7f8 fe79 	bl	8000298 <__aeabi_dsub>
 80075a6:	4652      	mov	r2, sl
 80075a8:	465b      	mov	r3, fp
 80075aa:	4680      	mov	r8, r0
 80075ac:	4689      	mov	r9, r1
 80075ae:	f7f9 fabb 	bl	8000b28 <__aeabi_dcmpgt>
 80075b2:	2800      	cmp	r0, #0
 80075b4:	f040 8295 	bne.w	8007ae2 <_dtoa_r+0x97a>
 80075b8:	4652      	mov	r2, sl
 80075ba:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80075be:	4640      	mov	r0, r8
 80075c0:	4649      	mov	r1, r9
 80075c2:	f7f9 fa93 	bl	8000aec <__aeabi_dcmplt>
 80075c6:	2800      	cmp	r0, #0
 80075c8:	f040 8289 	bne.w	8007ade <_dtoa_r+0x976>
 80075cc:	ec5b ab19 	vmov	sl, fp, d9
 80075d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	f2c0 8148 	blt.w	8007868 <_dtoa_r+0x700>
 80075d8:	9a00      	ldr	r2, [sp, #0]
 80075da:	2a0e      	cmp	r2, #14
 80075dc:	f300 8144 	bgt.w	8007868 <_dtoa_r+0x700>
 80075e0:	4b67      	ldr	r3, [pc, #412]	; (8007780 <_dtoa_r+0x618>)
 80075e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80075e6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80075ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	f280 80d5 	bge.w	800779c <_dtoa_r+0x634>
 80075f2:	9b03      	ldr	r3, [sp, #12]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	f300 80d1 	bgt.w	800779c <_dtoa_r+0x634>
 80075fa:	f040 826f 	bne.w	8007adc <_dtoa_r+0x974>
 80075fe:	4b65      	ldr	r3, [pc, #404]	; (8007794 <_dtoa_r+0x62c>)
 8007600:	2200      	movs	r2, #0
 8007602:	4640      	mov	r0, r8
 8007604:	4649      	mov	r1, r9
 8007606:	f7f8 ffff 	bl	8000608 <__aeabi_dmul>
 800760a:	4652      	mov	r2, sl
 800760c:	465b      	mov	r3, fp
 800760e:	f7f9 fa81 	bl	8000b14 <__aeabi_dcmpge>
 8007612:	9e03      	ldr	r6, [sp, #12]
 8007614:	4637      	mov	r7, r6
 8007616:	2800      	cmp	r0, #0
 8007618:	f040 8245 	bne.w	8007aa6 <_dtoa_r+0x93e>
 800761c:	9d01      	ldr	r5, [sp, #4]
 800761e:	2331      	movs	r3, #49	; 0x31
 8007620:	f805 3b01 	strb.w	r3, [r5], #1
 8007624:	9b00      	ldr	r3, [sp, #0]
 8007626:	3301      	adds	r3, #1
 8007628:	9300      	str	r3, [sp, #0]
 800762a:	e240      	b.n	8007aae <_dtoa_r+0x946>
 800762c:	07f2      	lsls	r2, r6, #31
 800762e:	d505      	bpl.n	800763c <_dtoa_r+0x4d4>
 8007630:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007634:	f7f8 ffe8 	bl	8000608 <__aeabi_dmul>
 8007638:	3501      	adds	r5, #1
 800763a:	2301      	movs	r3, #1
 800763c:	1076      	asrs	r6, r6, #1
 800763e:	3708      	adds	r7, #8
 8007640:	e777      	b.n	8007532 <_dtoa_r+0x3ca>
 8007642:	2502      	movs	r5, #2
 8007644:	e779      	b.n	800753a <_dtoa_r+0x3d2>
 8007646:	9f00      	ldr	r7, [sp, #0]
 8007648:	9e03      	ldr	r6, [sp, #12]
 800764a:	e794      	b.n	8007576 <_dtoa_r+0x40e>
 800764c:	9901      	ldr	r1, [sp, #4]
 800764e:	4b4c      	ldr	r3, [pc, #304]	; (8007780 <_dtoa_r+0x618>)
 8007650:	4431      	add	r1, r6
 8007652:	910d      	str	r1, [sp, #52]	; 0x34
 8007654:	9908      	ldr	r1, [sp, #32]
 8007656:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800765a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800765e:	2900      	cmp	r1, #0
 8007660:	d043      	beq.n	80076ea <_dtoa_r+0x582>
 8007662:	494d      	ldr	r1, [pc, #308]	; (8007798 <_dtoa_r+0x630>)
 8007664:	2000      	movs	r0, #0
 8007666:	f7f9 f8f9 	bl	800085c <__aeabi_ddiv>
 800766a:	4652      	mov	r2, sl
 800766c:	465b      	mov	r3, fp
 800766e:	f7f8 fe13 	bl	8000298 <__aeabi_dsub>
 8007672:	9d01      	ldr	r5, [sp, #4]
 8007674:	4682      	mov	sl, r0
 8007676:	468b      	mov	fp, r1
 8007678:	4649      	mov	r1, r9
 800767a:	4640      	mov	r0, r8
 800767c:	f7f9 fa74 	bl	8000b68 <__aeabi_d2iz>
 8007680:	4606      	mov	r6, r0
 8007682:	f7f8 ff57 	bl	8000534 <__aeabi_i2d>
 8007686:	4602      	mov	r2, r0
 8007688:	460b      	mov	r3, r1
 800768a:	4640      	mov	r0, r8
 800768c:	4649      	mov	r1, r9
 800768e:	f7f8 fe03 	bl	8000298 <__aeabi_dsub>
 8007692:	3630      	adds	r6, #48	; 0x30
 8007694:	f805 6b01 	strb.w	r6, [r5], #1
 8007698:	4652      	mov	r2, sl
 800769a:	465b      	mov	r3, fp
 800769c:	4680      	mov	r8, r0
 800769e:	4689      	mov	r9, r1
 80076a0:	f7f9 fa24 	bl	8000aec <__aeabi_dcmplt>
 80076a4:	2800      	cmp	r0, #0
 80076a6:	d163      	bne.n	8007770 <_dtoa_r+0x608>
 80076a8:	4642      	mov	r2, r8
 80076aa:	464b      	mov	r3, r9
 80076ac:	4936      	ldr	r1, [pc, #216]	; (8007788 <_dtoa_r+0x620>)
 80076ae:	2000      	movs	r0, #0
 80076b0:	f7f8 fdf2 	bl	8000298 <__aeabi_dsub>
 80076b4:	4652      	mov	r2, sl
 80076b6:	465b      	mov	r3, fp
 80076b8:	f7f9 fa18 	bl	8000aec <__aeabi_dcmplt>
 80076bc:	2800      	cmp	r0, #0
 80076be:	f040 80b5 	bne.w	800782c <_dtoa_r+0x6c4>
 80076c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80076c4:	429d      	cmp	r5, r3
 80076c6:	d081      	beq.n	80075cc <_dtoa_r+0x464>
 80076c8:	4b30      	ldr	r3, [pc, #192]	; (800778c <_dtoa_r+0x624>)
 80076ca:	2200      	movs	r2, #0
 80076cc:	4650      	mov	r0, sl
 80076ce:	4659      	mov	r1, fp
 80076d0:	f7f8 ff9a 	bl	8000608 <__aeabi_dmul>
 80076d4:	4b2d      	ldr	r3, [pc, #180]	; (800778c <_dtoa_r+0x624>)
 80076d6:	4682      	mov	sl, r0
 80076d8:	468b      	mov	fp, r1
 80076da:	4640      	mov	r0, r8
 80076dc:	4649      	mov	r1, r9
 80076de:	2200      	movs	r2, #0
 80076e0:	f7f8 ff92 	bl	8000608 <__aeabi_dmul>
 80076e4:	4680      	mov	r8, r0
 80076e6:	4689      	mov	r9, r1
 80076e8:	e7c6      	b.n	8007678 <_dtoa_r+0x510>
 80076ea:	4650      	mov	r0, sl
 80076ec:	4659      	mov	r1, fp
 80076ee:	f7f8 ff8b 	bl	8000608 <__aeabi_dmul>
 80076f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80076f4:	9d01      	ldr	r5, [sp, #4]
 80076f6:	930f      	str	r3, [sp, #60]	; 0x3c
 80076f8:	4682      	mov	sl, r0
 80076fa:	468b      	mov	fp, r1
 80076fc:	4649      	mov	r1, r9
 80076fe:	4640      	mov	r0, r8
 8007700:	f7f9 fa32 	bl	8000b68 <__aeabi_d2iz>
 8007704:	4606      	mov	r6, r0
 8007706:	f7f8 ff15 	bl	8000534 <__aeabi_i2d>
 800770a:	3630      	adds	r6, #48	; 0x30
 800770c:	4602      	mov	r2, r0
 800770e:	460b      	mov	r3, r1
 8007710:	4640      	mov	r0, r8
 8007712:	4649      	mov	r1, r9
 8007714:	f7f8 fdc0 	bl	8000298 <__aeabi_dsub>
 8007718:	f805 6b01 	strb.w	r6, [r5], #1
 800771c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800771e:	429d      	cmp	r5, r3
 8007720:	4680      	mov	r8, r0
 8007722:	4689      	mov	r9, r1
 8007724:	f04f 0200 	mov.w	r2, #0
 8007728:	d124      	bne.n	8007774 <_dtoa_r+0x60c>
 800772a:	4b1b      	ldr	r3, [pc, #108]	; (8007798 <_dtoa_r+0x630>)
 800772c:	4650      	mov	r0, sl
 800772e:	4659      	mov	r1, fp
 8007730:	f7f8 fdb4 	bl	800029c <__adddf3>
 8007734:	4602      	mov	r2, r0
 8007736:	460b      	mov	r3, r1
 8007738:	4640      	mov	r0, r8
 800773a:	4649      	mov	r1, r9
 800773c:	f7f9 f9f4 	bl	8000b28 <__aeabi_dcmpgt>
 8007740:	2800      	cmp	r0, #0
 8007742:	d173      	bne.n	800782c <_dtoa_r+0x6c4>
 8007744:	4652      	mov	r2, sl
 8007746:	465b      	mov	r3, fp
 8007748:	4913      	ldr	r1, [pc, #76]	; (8007798 <_dtoa_r+0x630>)
 800774a:	2000      	movs	r0, #0
 800774c:	f7f8 fda4 	bl	8000298 <__aeabi_dsub>
 8007750:	4602      	mov	r2, r0
 8007752:	460b      	mov	r3, r1
 8007754:	4640      	mov	r0, r8
 8007756:	4649      	mov	r1, r9
 8007758:	f7f9 f9c8 	bl	8000aec <__aeabi_dcmplt>
 800775c:	2800      	cmp	r0, #0
 800775e:	f43f af35 	beq.w	80075cc <_dtoa_r+0x464>
 8007762:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007764:	1e6b      	subs	r3, r5, #1
 8007766:	930f      	str	r3, [sp, #60]	; 0x3c
 8007768:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800776c:	2b30      	cmp	r3, #48	; 0x30
 800776e:	d0f8      	beq.n	8007762 <_dtoa_r+0x5fa>
 8007770:	9700      	str	r7, [sp, #0]
 8007772:	e049      	b.n	8007808 <_dtoa_r+0x6a0>
 8007774:	4b05      	ldr	r3, [pc, #20]	; (800778c <_dtoa_r+0x624>)
 8007776:	f7f8 ff47 	bl	8000608 <__aeabi_dmul>
 800777a:	4680      	mov	r8, r0
 800777c:	4689      	mov	r9, r1
 800777e:	e7bd      	b.n	80076fc <_dtoa_r+0x594>
 8007780:	0800b268 	.word	0x0800b268
 8007784:	0800b240 	.word	0x0800b240
 8007788:	3ff00000 	.word	0x3ff00000
 800778c:	40240000 	.word	0x40240000
 8007790:	401c0000 	.word	0x401c0000
 8007794:	40140000 	.word	0x40140000
 8007798:	3fe00000 	.word	0x3fe00000
 800779c:	9d01      	ldr	r5, [sp, #4]
 800779e:	4656      	mov	r6, sl
 80077a0:	465f      	mov	r7, fp
 80077a2:	4642      	mov	r2, r8
 80077a4:	464b      	mov	r3, r9
 80077a6:	4630      	mov	r0, r6
 80077a8:	4639      	mov	r1, r7
 80077aa:	f7f9 f857 	bl	800085c <__aeabi_ddiv>
 80077ae:	f7f9 f9db 	bl	8000b68 <__aeabi_d2iz>
 80077b2:	4682      	mov	sl, r0
 80077b4:	f7f8 febe 	bl	8000534 <__aeabi_i2d>
 80077b8:	4642      	mov	r2, r8
 80077ba:	464b      	mov	r3, r9
 80077bc:	f7f8 ff24 	bl	8000608 <__aeabi_dmul>
 80077c0:	4602      	mov	r2, r0
 80077c2:	460b      	mov	r3, r1
 80077c4:	4630      	mov	r0, r6
 80077c6:	4639      	mov	r1, r7
 80077c8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80077cc:	f7f8 fd64 	bl	8000298 <__aeabi_dsub>
 80077d0:	f805 6b01 	strb.w	r6, [r5], #1
 80077d4:	9e01      	ldr	r6, [sp, #4]
 80077d6:	9f03      	ldr	r7, [sp, #12]
 80077d8:	1bae      	subs	r6, r5, r6
 80077da:	42b7      	cmp	r7, r6
 80077dc:	4602      	mov	r2, r0
 80077de:	460b      	mov	r3, r1
 80077e0:	d135      	bne.n	800784e <_dtoa_r+0x6e6>
 80077e2:	f7f8 fd5b 	bl	800029c <__adddf3>
 80077e6:	4642      	mov	r2, r8
 80077e8:	464b      	mov	r3, r9
 80077ea:	4606      	mov	r6, r0
 80077ec:	460f      	mov	r7, r1
 80077ee:	f7f9 f99b 	bl	8000b28 <__aeabi_dcmpgt>
 80077f2:	b9d0      	cbnz	r0, 800782a <_dtoa_r+0x6c2>
 80077f4:	4642      	mov	r2, r8
 80077f6:	464b      	mov	r3, r9
 80077f8:	4630      	mov	r0, r6
 80077fa:	4639      	mov	r1, r7
 80077fc:	f7f9 f96c 	bl	8000ad8 <__aeabi_dcmpeq>
 8007800:	b110      	cbz	r0, 8007808 <_dtoa_r+0x6a0>
 8007802:	f01a 0f01 	tst.w	sl, #1
 8007806:	d110      	bne.n	800782a <_dtoa_r+0x6c2>
 8007808:	4620      	mov	r0, r4
 800780a:	ee18 1a10 	vmov	r1, s16
 800780e:	f000 fd13 	bl	8008238 <_Bfree>
 8007812:	2300      	movs	r3, #0
 8007814:	9800      	ldr	r0, [sp, #0]
 8007816:	702b      	strb	r3, [r5, #0]
 8007818:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800781a:	3001      	adds	r0, #1
 800781c:	6018      	str	r0, [r3, #0]
 800781e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007820:	2b00      	cmp	r3, #0
 8007822:	f43f acf1 	beq.w	8007208 <_dtoa_r+0xa0>
 8007826:	601d      	str	r5, [r3, #0]
 8007828:	e4ee      	b.n	8007208 <_dtoa_r+0xa0>
 800782a:	9f00      	ldr	r7, [sp, #0]
 800782c:	462b      	mov	r3, r5
 800782e:	461d      	mov	r5, r3
 8007830:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007834:	2a39      	cmp	r2, #57	; 0x39
 8007836:	d106      	bne.n	8007846 <_dtoa_r+0x6de>
 8007838:	9a01      	ldr	r2, [sp, #4]
 800783a:	429a      	cmp	r2, r3
 800783c:	d1f7      	bne.n	800782e <_dtoa_r+0x6c6>
 800783e:	9901      	ldr	r1, [sp, #4]
 8007840:	2230      	movs	r2, #48	; 0x30
 8007842:	3701      	adds	r7, #1
 8007844:	700a      	strb	r2, [r1, #0]
 8007846:	781a      	ldrb	r2, [r3, #0]
 8007848:	3201      	adds	r2, #1
 800784a:	701a      	strb	r2, [r3, #0]
 800784c:	e790      	b.n	8007770 <_dtoa_r+0x608>
 800784e:	4ba6      	ldr	r3, [pc, #664]	; (8007ae8 <_dtoa_r+0x980>)
 8007850:	2200      	movs	r2, #0
 8007852:	f7f8 fed9 	bl	8000608 <__aeabi_dmul>
 8007856:	2200      	movs	r2, #0
 8007858:	2300      	movs	r3, #0
 800785a:	4606      	mov	r6, r0
 800785c:	460f      	mov	r7, r1
 800785e:	f7f9 f93b 	bl	8000ad8 <__aeabi_dcmpeq>
 8007862:	2800      	cmp	r0, #0
 8007864:	d09d      	beq.n	80077a2 <_dtoa_r+0x63a>
 8007866:	e7cf      	b.n	8007808 <_dtoa_r+0x6a0>
 8007868:	9a08      	ldr	r2, [sp, #32]
 800786a:	2a00      	cmp	r2, #0
 800786c:	f000 80d7 	beq.w	8007a1e <_dtoa_r+0x8b6>
 8007870:	9a06      	ldr	r2, [sp, #24]
 8007872:	2a01      	cmp	r2, #1
 8007874:	f300 80ba 	bgt.w	80079ec <_dtoa_r+0x884>
 8007878:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800787a:	2a00      	cmp	r2, #0
 800787c:	f000 80b2 	beq.w	80079e4 <_dtoa_r+0x87c>
 8007880:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007884:	9e07      	ldr	r6, [sp, #28]
 8007886:	9d04      	ldr	r5, [sp, #16]
 8007888:	9a04      	ldr	r2, [sp, #16]
 800788a:	441a      	add	r2, r3
 800788c:	9204      	str	r2, [sp, #16]
 800788e:	9a05      	ldr	r2, [sp, #20]
 8007890:	2101      	movs	r1, #1
 8007892:	441a      	add	r2, r3
 8007894:	4620      	mov	r0, r4
 8007896:	9205      	str	r2, [sp, #20]
 8007898:	f000 fd86 	bl	80083a8 <__i2b>
 800789c:	4607      	mov	r7, r0
 800789e:	2d00      	cmp	r5, #0
 80078a0:	dd0c      	ble.n	80078bc <_dtoa_r+0x754>
 80078a2:	9b05      	ldr	r3, [sp, #20]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	dd09      	ble.n	80078bc <_dtoa_r+0x754>
 80078a8:	42ab      	cmp	r3, r5
 80078aa:	9a04      	ldr	r2, [sp, #16]
 80078ac:	bfa8      	it	ge
 80078ae:	462b      	movge	r3, r5
 80078b0:	1ad2      	subs	r2, r2, r3
 80078b2:	9204      	str	r2, [sp, #16]
 80078b4:	9a05      	ldr	r2, [sp, #20]
 80078b6:	1aed      	subs	r5, r5, r3
 80078b8:	1ad3      	subs	r3, r2, r3
 80078ba:	9305      	str	r3, [sp, #20]
 80078bc:	9b07      	ldr	r3, [sp, #28]
 80078be:	b31b      	cbz	r3, 8007908 <_dtoa_r+0x7a0>
 80078c0:	9b08      	ldr	r3, [sp, #32]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	f000 80af 	beq.w	8007a26 <_dtoa_r+0x8be>
 80078c8:	2e00      	cmp	r6, #0
 80078ca:	dd13      	ble.n	80078f4 <_dtoa_r+0x78c>
 80078cc:	4639      	mov	r1, r7
 80078ce:	4632      	mov	r2, r6
 80078d0:	4620      	mov	r0, r4
 80078d2:	f000 fe29 	bl	8008528 <__pow5mult>
 80078d6:	ee18 2a10 	vmov	r2, s16
 80078da:	4601      	mov	r1, r0
 80078dc:	4607      	mov	r7, r0
 80078de:	4620      	mov	r0, r4
 80078e0:	f000 fd78 	bl	80083d4 <__multiply>
 80078e4:	ee18 1a10 	vmov	r1, s16
 80078e8:	4680      	mov	r8, r0
 80078ea:	4620      	mov	r0, r4
 80078ec:	f000 fca4 	bl	8008238 <_Bfree>
 80078f0:	ee08 8a10 	vmov	s16, r8
 80078f4:	9b07      	ldr	r3, [sp, #28]
 80078f6:	1b9a      	subs	r2, r3, r6
 80078f8:	d006      	beq.n	8007908 <_dtoa_r+0x7a0>
 80078fa:	ee18 1a10 	vmov	r1, s16
 80078fe:	4620      	mov	r0, r4
 8007900:	f000 fe12 	bl	8008528 <__pow5mult>
 8007904:	ee08 0a10 	vmov	s16, r0
 8007908:	2101      	movs	r1, #1
 800790a:	4620      	mov	r0, r4
 800790c:	f000 fd4c 	bl	80083a8 <__i2b>
 8007910:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007912:	2b00      	cmp	r3, #0
 8007914:	4606      	mov	r6, r0
 8007916:	f340 8088 	ble.w	8007a2a <_dtoa_r+0x8c2>
 800791a:	461a      	mov	r2, r3
 800791c:	4601      	mov	r1, r0
 800791e:	4620      	mov	r0, r4
 8007920:	f000 fe02 	bl	8008528 <__pow5mult>
 8007924:	9b06      	ldr	r3, [sp, #24]
 8007926:	2b01      	cmp	r3, #1
 8007928:	4606      	mov	r6, r0
 800792a:	f340 8081 	ble.w	8007a30 <_dtoa_r+0x8c8>
 800792e:	f04f 0800 	mov.w	r8, #0
 8007932:	6933      	ldr	r3, [r6, #16]
 8007934:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007938:	6918      	ldr	r0, [r3, #16]
 800793a:	f000 fce5 	bl	8008308 <__hi0bits>
 800793e:	f1c0 0020 	rsb	r0, r0, #32
 8007942:	9b05      	ldr	r3, [sp, #20]
 8007944:	4418      	add	r0, r3
 8007946:	f010 001f 	ands.w	r0, r0, #31
 800794a:	f000 8092 	beq.w	8007a72 <_dtoa_r+0x90a>
 800794e:	f1c0 0320 	rsb	r3, r0, #32
 8007952:	2b04      	cmp	r3, #4
 8007954:	f340 808a 	ble.w	8007a6c <_dtoa_r+0x904>
 8007958:	f1c0 001c 	rsb	r0, r0, #28
 800795c:	9b04      	ldr	r3, [sp, #16]
 800795e:	4403      	add	r3, r0
 8007960:	9304      	str	r3, [sp, #16]
 8007962:	9b05      	ldr	r3, [sp, #20]
 8007964:	4403      	add	r3, r0
 8007966:	4405      	add	r5, r0
 8007968:	9305      	str	r3, [sp, #20]
 800796a:	9b04      	ldr	r3, [sp, #16]
 800796c:	2b00      	cmp	r3, #0
 800796e:	dd07      	ble.n	8007980 <_dtoa_r+0x818>
 8007970:	ee18 1a10 	vmov	r1, s16
 8007974:	461a      	mov	r2, r3
 8007976:	4620      	mov	r0, r4
 8007978:	f000 fe30 	bl	80085dc <__lshift>
 800797c:	ee08 0a10 	vmov	s16, r0
 8007980:	9b05      	ldr	r3, [sp, #20]
 8007982:	2b00      	cmp	r3, #0
 8007984:	dd05      	ble.n	8007992 <_dtoa_r+0x82a>
 8007986:	4631      	mov	r1, r6
 8007988:	461a      	mov	r2, r3
 800798a:	4620      	mov	r0, r4
 800798c:	f000 fe26 	bl	80085dc <__lshift>
 8007990:	4606      	mov	r6, r0
 8007992:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007994:	2b00      	cmp	r3, #0
 8007996:	d06e      	beq.n	8007a76 <_dtoa_r+0x90e>
 8007998:	ee18 0a10 	vmov	r0, s16
 800799c:	4631      	mov	r1, r6
 800799e:	f000 fe8d 	bl	80086bc <__mcmp>
 80079a2:	2800      	cmp	r0, #0
 80079a4:	da67      	bge.n	8007a76 <_dtoa_r+0x90e>
 80079a6:	9b00      	ldr	r3, [sp, #0]
 80079a8:	3b01      	subs	r3, #1
 80079aa:	ee18 1a10 	vmov	r1, s16
 80079ae:	9300      	str	r3, [sp, #0]
 80079b0:	220a      	movs	r2, #10
 80079b2:	2300      	movs	r3, #0
 80079b4:	4620      	mov	r0, r4
 80079b6:	f000 fc61 	bl	800827c <__multadd>
 80079ba:	9b08      	ldr	r3, [sp, #32]
 80079bc:	ee08 0a10 	vmov	s16, r0
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	f000 81b1 	beq.w	8007d28 <_dtoa_r+0xbc0>
 80079c6:	2300      	movs	r3, #0
 80079c8:	4639      	mov	r1, r7
 80079ca:	220a      	movs	r2, #10
 80079cc:	4620      	mov	r0, r4
 80079ce:	f000 fc55 	bl	800827c <__multadd>
 80079d2:	9b02      	ldr	r3, [sp, #8]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	4607      	mov	r7, r0
 80079d8:	f300 808e 	bgt.w	8007af8 <_dtoa_r+0x990>
 80079dc:	9b06      	ldr	r3, [sp, #24]
 80079de:	2b02      	cmp	r3, #2
 80079e0:	dc51      	bgt.n	8007a86 <_dtoa_r+0x91e>
 80079e2:	e089      	b.n	8007af8 <_dtoa_r+0x990>
 80079e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80079e6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80079ea:	e74b      	b.n	8007884 <_dtoa_r+0x71c>
 80079ec:	9b03      	ldr	r3, [sp, #12]
 80079ee:	1e5e      	subs	r6, r3, #1
 80079f0:	9b07      	ldr	r3, [sp, #28]
 80079f2:	42b3      	cmp	r3, r6
 80079f4:	bfbf      	itttt	lt
 80079f6:	9b07      	ldrlt	r3, [sp, #28]
 80079f8:	9607      	strlt	r6, [sp, #28]
 80079fa:	1af2      	sublt	r2, r6, r3
 80079fc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80079fe:	bfb6      	itet	lt
 8007a00:	189b      	addlt	r3, r3, r2
 8007a02:	1b9e      	subge	r6, r3, r6
 8007a04:	930a      	strlt	r3, [sp, #40]	; 0x28
 8007a06:	9b03      	ldr	r3, [sp, #12]
 8007a08:	bfb8      	it	lt
 8007a0a:	2600      	movlt	r6, #0
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	bfb7      	itett	lt
 8007a10:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8007a14:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007a18:	1a9d      	sublt	r5, r3, r2
 8007a1a:	2300      	movlt	r3, #0
 8007a1c:	e734      	b.n	8007888 <_dtoa_r+0x720>
 8007a1e:	9e07      	ldr	r6, [sp, #28]
 8007a20:	9d04      	ldr	r5, [sp, #16]
 8007a22:	9f08      	ldr	r7, [sp, #32]
 8007a24:	e73b      	b.n	800789e <_dtoa_r+0x736>
 8007a26:	9a07      	ldr	r2, [sp, #28]
 8007a28:	e767      	b.n	80078fa <_dtoa_r+0x792>
 8007a2a:	9b06      	ldr	r3, [sp, #24]
 8007a2c:	2b01      	cmp	r3, #1
 8007a2e:	dc18      	bgt.n	8007a62 <_dtoa_r+0x8fa>
 8007a30:	f1ba 0f00 	cmp.w	sl, #0
 8007a34:	d115      	bne.n	8007a62 <_dtoa_r+0x8fa>
 8007a36:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007a3a:	b993      	cbnz	r3, 8007a62 <_dtoa_r+0x8fa>
 8007a3c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007a40:	0d1b      	lsrs	r3, r3, #20
 8007a42:	051b      	lsls	r3, r3, #20
 8007a44:	b183      	cbz	r3, 8007a68 <_dtoa_r+0x900>
 8007a46:	9b04      	ldr	r3, [sp, #16]
 8007a48:	3301      	adds	r3, #1
 8007a4a:	9304      	str	r3, [sp, #16]
 8007a4c:	9b05      	ldr	r3, [sp, #20]
 8007a4e:	3301      	adds	r3, #1
 8007a50:	9305      	str	r3, [sp, #20]
 8007a52:	f04f 0801 	mov.w	r8, #1
 8007a56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	f47f af6a 	bne.w	8007932 <_dtoa_r+0x7ca>
 8007a5e:	2001      	movs	r0, #1
 8007a60:	e76f      	b.n	8007942 <_dtoa_r+0x7da>
 8007a62:	f04f 0800 	mov.w	r8, #0
 8007a66:	e7f6      	b.n	8007a56 <_dtoa_r+0x8ee>
 8007a68:	4698      	mov	r8, r3
 8007a6a:	e7f4      	b.n	8007a56 <_dtoa_r+0x8ee>
 8007a6c:	f43f af7d 	beq.w	800796a <_dtoa_r+0x802>
 8007a70:	4618      	mov	r0, r3
 8007a72:	301c      	adds	r0, #28
 8007a74:	e772      	b.n	800795c <_dtoa_r+0x7f4>
 8007a76:	9b03      	ldr	r3, [sp, #12]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	dc37      	bgt.n	8007aec <_dtoa_r+0x984>
 8007a7c:	9b06      	ldr	r3, [sp, #24]
 8007a7e:	2b02      	cmp	r3, #2
 8007a80:	dd34      	ble.n	8007aec <_dtoa_r+0x984>
 8007a82:	9b03      	ldr	r3, [sp, #12]
 8007a84:	9302      	str	r3, [sp, #8]
 8007a86:	9b02      	ldr	r3, [sp, #8]
 8007a88:	b96b      	cbnz	r3, 8007aa6 <_dtoa_r+0x93e>
 8007a8a:	4631      	mov	r1, r6
 8007a8c:	2205      	movs	r2, #5
 8007a8e:	4620      	mov	r0, r4
 8007a90:	f000 fbf4 	bl	800827c <__multadd>
 8007a94:	4601      	mov	r1, r0
 8007a96:	4606      	mov	r6, r0
 8007a98:	ee18 0a10 	vmov	r0, s16
 8007a9c:	f000 fe0e 	bl	80086bc <__mcmp>
 8007aa0:	2800      	cmp	r0, #0
 8007aa2:	f73f adbb 	bgt.w	800761c <_dtoa_r+0x4b4>
 8007aa6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007aa8:	9d01      	ldr	r5, [sp, #4]
 8007aaa:	43db      	mvns	r3, r3
 8007aac:	9300      	str	r3, [sp, #0]
 8007aae:	f04f 0800 	mov.w	r8, #0
 8007ab2:	4631      	mov	r1, r6
 8007ab4:	4620      	mov	r0, r4
 8007ab6:	f000 fbbf 	bl	8008238 <_Bfree>
 8007aba:	2f00      	cmp	r7, #0
 8007abc:	f43f aea4 	beq.w	8007808 <_dtoa_r+0x6a0>
 8007ac0:	f1b8 0f00 	cmp.w	r8, #0
 8007ac4:	d005      	beq.n	8007ad2 <_dtoa_r+0x96a>
 8007ac6:	45b8      	cmp	r8, r7
 8007ac8:	d003      	beq.n	8007ad2 <_dtoa_r+0x96a>
 8007aca:	4641      	mov	r1, r8
 8007acc:	4620      	mov	r0, r4
 8007ace:	f000 fbb3 	bl	8008238 <_Bfree>
 8007ad2:	4639      	mov	r1, r7
 8007ad4:	4620      	mov	r0, r4
 8007ad6:	f000 fbaf 	bl	8008238 <_Bfree>
 8007ada:	e695      	b.n	8007808 <_dtoa_r+0x6a0>
 8007adc:	2600      	movs	r6, #0
 8007ade:	4637      	mov	r7, r6
 8007ae0:	e7e1      	b.n	8007aa6 <_dtoa_r+0x93e>
 8007ae2:	9700      	str	r7, [sp, #0]
 8007ae4:	4637      	mov	r7, r6
 8007ae6:	e599      	b.n	800761c <_dtoa_r+0x4b4>
 8007ae8:	40240000 	.word	0x40240000
 8007aec:	9b08      	ldr	r3, [sp, #32]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	f000 80ca 	beq.w	8007c88 <_dtoa_r+0xb20>
 8007af4:	9b03      	ldr	r3, [sp, #12]
 8007af6:	9302      	str	r3, [sp, #8]
 8007af8:	2d00      	cmp	r5, #0
 8007afa:	dd05      	ble.n	8007b08 <_dtoa_r+0x9a0>
 8007afc:	4639      	mov	r1, r7
 8007afe:	462a      	mov	r2, r5
 8007b00:	4620      	mov	r0, r4
 8007b02:	f000 fd6b 	bl	80085dc <__lshift>
 8007b06:	4607      	mov	r7, r0
 8007b08:	f1b8 0f00 	cmp.w	r8, #0
 8007b0c:	d05b      	beq.n	8007bc6 <_dtoa_r+0xa5e>
 8007b0e:	6879      	ldr	r1, [r7, #4]
 8007b10:	4620      	mov	r0, r4
 8007b12:	f000 fb51 	bl	80081b8 <_Balloc>
 8007b16:	4605      	mov	r5, r0
 8007b18:	b928      	cbnz	r0, 8007b26 <_dtoa_r+0x9be>
 8007b1a:	4b87      	ldr	r3, [pc, #540]	; (8007d38 <_dtoa_r+0xbd0>)
 8007b1c:	4602      	mov	r2, r0
 8007b1e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007b22:	f7ff bb3b 	b.w	800719c <_dtoa_r+0x34>
 8007b26:	693a      	ldr	r2, [r7, #16]
 8007b28:	3202      	adds	r2, #2
 8007b2a:	0092      	lsls	r2, r2, #2
 8007b2c:	f107 010c 	add.w	r1, r7, #12
 8007b30:	300c      	adds	r0, #12
 8007b32:	f000 fb33 	bl	800819c <memcpy>
 8007b36:	2201      	movs	r2, #1
 8007b38:	4629      	mov	r1, r5
 8007b3a:	4620      	mov	r0, r4
 8007b3c:	f000 fd4e 	bl	80085dc <__lshift>
 8007b40:	9b01      	ldr	r3, [sp, #4]
 8007b42:	f103 0901 	add.w	r9, r3, #1
 8007b46:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8007b4a:	4413      	add	r3, r2
 8007b4c:	9305      	str	r3, [sp, #20]
 8007b4e:	f00a 0301 	and.w	r3, sl, #1
 8007b52:	46b8      	mov	r8, r7
 8007b54:	9304      	str	r3, [sp, #16]
 8007b56:	4607      	mov	r7, r0
 8007b58:	4631      	mov	r1, r6
 8007b5a:	ee18 0a10 	vmov	r0, s16
 8007b5e:	f7ff fa77 	bl	8007050 <quorem>
 8007b62:	4641      	mov	r1, r8
 8007b64:	9002      	str	r0, [sp, #8]
 8007b66:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007b6a:	ee18 0a10 	vmov	r0, s16
 8007b6e:	f000 fda5 	bl	80086bc <__mcmp>
 8007b72:	463a      	mov	r2, r7
 8007b74:	9003      	str	r0, [sp, #12]
 8007b76:	4631      	mov	r1, r6
 8007b78:	4620      	mov	r0, r4
 8007b7a:	f000 fdbb 	bl	80086f4 <__mdiff>
 8007b7e:	68c2      	ldr	r2, [r0, #12]
 8007b80:	f109 3bff 	add.w	fp, r9, #4294967295
 8007b84:	4605      	mov	r5, r0
 8007b86:	bb02      	cbnz	r2, 8007bca <_dtoa_r+0xa62>
 8007b88:	4601      	mov	r1, r0
 8007b8a:	ee18 0a10 	vmov	r0, s16
 8007b8e:	f000 fd95 	bl	80086bc <__mcmp>
 8007b92:	4602      	mov	r2, r0
 8007b94:	4629      	mov	r1, r5
 8007b96:	4620      	mov	r0, r4
 8007b98:	9207      	str	r2, [sp, #28]
 8007b9a:	f000 fb4d 	bl	8008238 <_Bfree>
 8007b9e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8007ba2:	ea43 0102 	orr.w	r1, r3, r2
 8007ba6:	9b04      	ldr	r3, [sp, #16]
 8007ba8:	430b      	orrs	r3, r1
 8007baa:	464d      	mov	r5, r9
 8007bac:	d10f      	bne.n	8007bce <_dtoa_r+0xa66>
 8007bae:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007bb2:	d02a      	beq.n	8007c0a <_dtoa_r+0xaa2>
 8007bb4:	9b03      	ldr	r3, [sp, #12]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	dd02      	ble.n	8007bc0 <_dtoa_r+0xa58>
 8007bba:	9b02      	ldr	r3, [sp, #8]
 8007bbc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007bc0:	f88b a000 	strb.w	sl, [fp]
 8007bc4:	e775      	b.n	8007ab2 <_dtoa_r+0x94a>
 8007bc6:	4638      	mov	r0, r7
 8007bc8:	e7ba      	b.n	8007b40 <_dtoa_r+0x9d8>
 8007bca:	2201      	movs	r2, #1
 8007bcc:	e7e2      	b.n	8007b94 <_dtoa_r+0xa2c>
 8007bce:	9b03      	ldr	r3, [sp, #12]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	db04      	blt.n	8007bde <_dtoa_r+0xa76>
 8007bd4:	9906      	ldr	r1, [sp, #24]
 8007bd6:	430b      	orrs	r3, r1
 8007bd8:	9904      	ldr	r1, [sp, #16]
 8007bda:	430b      	orrs	r3, r1
 8007bdc:	d122      	bne.n	8007c24 <_dtoa_r+0xabc>
 8007bde:	2a00      	cmp	r2, #0
 8007be0:	ddee      	ble.n	8007bc0 <_dtoa_r+0xa58>
 8007be2:	ee18 1a10 	vmov	r1, s16
 8007be6:	2201      	movs	r2, #1
 8007be8:	4620      	mov	r0, r4
 8007bea:	f000 fcf7 	bl	80085dc <__lshift>
 8007bee:	4631      	mov	r1, r6
 8007bf0:	ee08 0a10 	vmov	s16, r0
 8007bf4:	f000 fd62 	bl	80086bc <__mcmp>
 8007bf8:	2800      	cmp	r0, #0
 8007bfa:	dc03      	bgt.n	8007c04 <_dtoa_r+0xa9c>
 8007bfc:	d1e0      	bne.n	8007bc0 <_dtoa_r+0xa58>
 8007bfe:	f01a 0f01 	tst.w	sl, #1
 8007c02:	d0dd      	beq.n	8007bc0 <_dtoa_r+0xa58>
 8007c04:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007c08:	d1d7      	bne.n	8007bba <_dtoa_r+0xa52>
 8007c0a:	2339      	movs	r3, #57	; 0x39
 8007c0c:	f88b 3000 	strb.w	r3, [fp]
 8007c10:	462b      	mov	r3, r5
 8007c12:	461d      	mov	r5, r3
 8007c14:	3b01      	subs	r3, #1
 8007c16:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007c1a:	2a39      	cmp	r2, #57	; 0x39
 8007c1c:	d071      	beq.n	8007d02 <_dtoa_r+0xb9a>
 8007c1e:	3201      	adds	r2, #1
 8007c20:	701a      	strb	r2, [r3, #0]
 8007c22:	e746      	b.n	8007ab2 <_dtoa_r+0x94a>
 8007c24:	2a00      	cmp	r2, #0
 8007c26:	dd07      	ble.n	8007c38 <_dtoa_r+0xad0>
 8007c28:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007c2c:	d0ed      	beq.n	8007c0a <_dtoa_r+0xaa2>
 8007c2e:	f10a 0301 	add.w	r3, sl, #1
 8007c32:	f88b 3000 	strb.w	r3, [fp]
 8007c36:	e73c      	b.n	8007ab2 <_dtoa_r+0x94a>
 8007c38:	9b05      	ldr	r3, [sp, #20]
 8007c3a:	f809 ac01 	strb.w	sl, [r9, #-1]
 8007c3e:	4599      	cmp	r9, r3
 8007c40:	d047      	beq.n	8007cd2 <_dtoa_r+0xb6a>
 8007c42:	ee18 1a10 	vmov	r1, s16
 8007c46:	2300      	movs	r3, #0
 8007c48:	220a      	movs	r2, #10
 8007c4a:	4620      	mov	r0, r4
 8007c4c:	f000 fb16 	bl	800827c <__multadd>
 8007c50:	45b8      	cmp	r8, r7
 8007c52:	ee08 0a10 	vmov	s16, r0
 8007c56:	f04f 0300 	mov.w	r3, #0
 8007c5a:	f04f 020a 	mov.w	r2, #10
 8007c5e:	4641      	mov	r1, r8
 8007c60:	4620      	mov	r0, r4
 8007c62:	d106      	bne.n	8007c72 <_dtoa_r+0xb0a>
 8007c64:	f000 fb0a 	bl	800827c <__multadd>
 8007c68:	4680      	mov	r8, r0
 8007c6a:	4607      	mov	r7, r0
 8007c6c:	f109 0901 	add.w	r9, r9, #1
 8007c70:	e772      	b.n	8007b58 <_dtoa_r+0x9f0>
 8007c72:	f000 fb03 	bl	800827c <__multadd>
 8007c76:	4639      	mov	r1, r7
 8007c78:	4680      	mov	r8, r0
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	220a      	movs	r2, #10
 8007c7e:	4620      	mov	r0, r4
 8007c80:	f000 fafc 	bl	800827c <__multadd>
 8007c84:	4607      	mov	r7, r0
 8007c86:	e7f1      	b.n	8007c6c <_dtoa_r+0xb04>
 8007c88:	9b03      	ldr	r3, [sp, #12]
 8007c8a:	9302      	str	r3, [sp, #8]
 8007c8c:	9d01      	ldr	r5, [sp, #4]
 8007c8e:	ee18 0a10 	vmov	r0, s16
 8007c92:	4631      	mov	r1, r6
 8007c94:	f7ff f9dc 	bl	8007050 <quorem>
 8007c98:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007c9c:	9b01      	ldr	r3, [sp, #4]
 8007c9e:	f805 ab01 	strb.w	sl, [r5], #1
 8007ca2:	1aea      	subs	r2, r5, r3
 8007ca4:	9b02      	ldr	r3, [sp, #8]
 8007ca6:	4293      	cmp	r3, r2
 8007ca8:	dd09      	ble.n	8007cbe <_dtoa_r+0xb56>
 8007caa:	ee18 1a10 	vmov	r1, s16
 8007cae:	2300      	movs	r3, #0
 8007cb0:	220a      	movs	r2, #10
 8007cb2:	4620      	mov	r0, r4
 8007cb4:	f000 fae2 	bl	800827c <__multadd>
 8007cb8:	ee08 0a10 	vmov	s16, r0
 8007cbc:	e7e7      	b.n	8007c8e <_dtoa_r+0xb26>
 8007cbe:	9b02      	ldr	r3, [sp, #8]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	bfc8      	it	gt
 8007cc4:	461d      	movgt	r5, r3
 8007cc6:	9b01      	ldr	r3, [sp, #4]
 8007cc8:	bfd8      	it	le
 8007cca:	2501      	movle	r5, #1
 8007ccc:	441d      	add	r5, r3
 8007cce:	f04f 0800 	mov.w	r8, #0
 8007cd2:	ee18 1a10 	vmov	r1, s16
 8007cd6:	2201      	movs	r2, #1
 8007cd8:	4620      	mov	r0, r4
 8007cda:	f000 fc7f 	bl	80085dc <__lshift>
 8007cde:	4631      	mov	r1, r6
 8007ce0:	ee08 0a10 	vmov	s16, r0
 8007ce4:	f000 fcea 	bl	80086bc <__mcmp>
 8007ce8:	2800      	cmp	r0, #0
 8007cea:	dc91      	bgt.n	8007c10 <_dtoa_r+0xaa8>
 8007cec:	d102      	bne.n	8007cf4 <_dtoa_r+0xb8c>
 8007cee:	f01a 0f01 	tst.w	sl, #1
 8007cf2:	d18d      	bne.n	8007c10 <_dtoa_r+0xaa8>
 8007cf4:	462b      	mov	r3, r5
 8007cf6:	461d      	mov	r5, r3
 8007cf8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007cfc:	2a30      	cmp	r2, #48	; 0x30
 8007cfe:	d0fa      	beq.n	8007cf6 <_dtoa_r+0xb8e>
 8007d00:	e6d7      	b.n	8007ab2 <_dtoa_r+0x94a>
 8007d02:	9a01      	ldr	r2, [sp, #4]
 8007d04:	429a      	cmp	r2, r3
 8007d06:	d184      	bne.n	8007c12 <_dtoa_r+0xaaa>
 8007d08:	9b00      	ldr	r3, [sp, #0]
 8007d0a:	3301      	adds	r3, #1
 8007d0c:	9300      	str	r3, [sp, #0]
 8007d0e:	2331      	movs	r3, #49	; 0x31
 8007d10:	7013      	strb	r3, [r2, #0]
 8007d12:	e6ce      	b.n	8007ab2 <_dtoa_r+0x94a>
 8007d14:	4b09      	ldr	r3, [pc, #36]	; (8007d3c <_dtoa_r+0xbd4>)
 8007d16:	f7ff ba95 	b.w	8007244 <_dtoa_r+0xdc>
 8007d1a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	f47f aa6e 	bne.w	80071fe <_dtoa_r+0x96>
 8007d22:	4b07      	ldr	r3, [pc, #28]	; (8007d40 <_dtoa_r+0xbd8>)
 8007d24:	f7ff ba8e 	b.w	8007244 <_dtoa_r+0xdc>
 8007d28:	9b02      	ldr	r3, [sp, #8]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	dcae      	bgt.n	8007c8c <_dtoa_r+0xb24>
 8007d2e:	9b06      	ldr	r3, [sp, #24]
 8007d30:	2b02      	cmp	r3, #2
 8007d32:	f73f aea8 	bgt.w	8007a86 <_dtoa_r+0x91e>
 8007d36:	e7a9      	b.n	8007c8c <_dtoa_r+0xb24>
 8007d38:	0800b173 	.word	0x0800b173
 8007d3c:	0800b0d0 	.word	0x0800b0d0
 8007d40:	0800b0f4 	.word	0x0800b0f4

08007d44 <__sflush_r>:
 8007d44:	898a      	ldrh	r2, [r1, #12]
 8007d46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d4a:	4605      	mov	r5, r0
 8007d4c:	0710      	lsls	r0, r2, #28
 8007d4e:	460c      	mov	r4, r1
 8007d50:	d458      	bmi.n	8007e04 <__sflush_r+0xc0>
 8007d52:	684b      	ldr	r3, [r1, #4]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	dc05      	bgt.n	8007d64 <__sflush_r+0x20>
 8007d58:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	dc02      	bgt.n	8007d64 <__sflush_r+0x20>
 8007d5e:	2000      	movs	r0, #0
 8007d60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d64:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007d66:	2e00      	cmp	r6, #0
 8007d68:	d0f9      	beq.n	8007d5e <__sflush_r+0x1a>
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007d70:	682f      	ldr	r7, [r5, #0]
 8007d72:	602b      	str	r3, [r5, #0]
 8007d74:	d032      	beq.n	8007ddc <__sflush_r+0x98>
 8007d76:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007d78:	89a3      	ldrh	r3, [r4, #12]
 8007d7a:	075a      	lsls	r2, r3, #29
 8007d7c:	d505      	bpl.n	8007d8a <__sflush_r+0x46>
 8007d7e:	6863      	ldr	r3, [r4, #4]
 8007d80:	1ac0      	subs	r0, r0, r3
 8007d82:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007d84:	b10b      	cbz	r3, 8007d8a <__sflush_r+0x46>
 8007d86:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007d88:	1ac0      	subs	r0, r0, r3
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	4602      	mov	r2, r0
 8007d8e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007d90:	6a21      	ldr	r1, [r4, #32]
 8007d92:	4628      	mov	r0, r5
 8007d94:	47b0      	blx	r6
 8007d96:	1c43      	adds	r3, r0, #1
 8007d98:	89a3      	ldrh	r3, [r4, #12]
 8007d9a:	d106      	bne.n	8007daa <__sflush_r+0x66>
 8007d9c:	6829      	ldr	r1, [r5, #0]
 8007d9e:	291d      	cmp	r1, #29
 8007da0:	d82c      	bhi.n	8007dfc <__sflush_r+0xb8>
 8007da2:	4a2a      	ldr	r2, [pc, #168]	; (8007e4c <__sflush_r+0x108>)
 8007da4:	40ca      	lsrs	r2, r1
 8007da6:	07d6      	lsls	r6, r2, #31
 8007da8:	d528      	bpl.n	8007dfc <__sflush_r+0xb8>
 8007daa:	2200      	movs	r2, #0
 8007dac:	6062      	str	r2, [r4, #4]
 8007dae:	04d9      	lsls	r1, r3, #19
 8007db0:	6922      	ldr	r2, [r4, #16]
 8007db2:	6022      	str	r2, [r4, #0]
 8007db4:	d504      	bpl.n	8007dc0 <__sflush_r+0x7c>
 8007db6:	1c42      	adds	r2, r0, #1
 8007db8:	d101      	bne.n	8007dbe <__sflush_r+0x7a>
 8007dba:	682b      	ldr	r3, [r5, #0]
 8007dbc:	b903      	cbnz	r3, 8007dc0 <__sflush_r+0x7c>
 8007dbe:	6560      	str	r0, [r4, #84]	; 0x54
 8007dc0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007dc2:	602f      	str	r7, [r5, #0]
 8007dc4:	2900      	cmp	r1, #0
 8007dc6:	d0ca      	beq.n	8007d5e <__sflush_r+0x1a>
 8007dc8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007dcc:	4299      	cmp	r1, r3
 8007dce:	d002      	beq.n	8007dd6 <__sflush_r+0x92>
 8007dd0:	4628      	mov	r0, r5
 8007dd2:	f000 fd8b 	bl	80088ec <_free_r>
 8007dd6:	2000      	movs	r0, #0
 8007dd8:	6360      	str	r0, [r4, #52]	; 0x34
 8007dda:	e7c1      	b.n	8007d60 <__sflush_r+0x1c>
 8007ddc:	6a21      	ldr	r1, [r4, #32]
 8007dde:	2301      	movs	r3, #1
 8007de0:	4628      	mov	r0, r5
 8007de2:	47b0      	blx	r6
 8007de4:	1c41      	adds	r1, r0, #1
 8007de6:	d1c7      	bne.n	8007d78 <__sflush_r+0x34>
 8007de8:	682b      	ldr	r3, [r5, #0]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d0c4      	beq.n	8007d78 <__sflush_r+0x34>
 8007dee:	2b1d      	cmp	r3, #29
 8007df0:	d001      	beq.n	8007df6 <__sflush_r+0xb2>
 8007df2:	2b16      	cmp	r3, #22
 8007df4:	d101      	bne.n	8007dfa <__sflush_r+0xb6>
 8007df6:	602f      	str	r7, [r5, #0]
 8007df8:	e7b1      	b.n	8007d5e <__sflush_r+0x1a>
 8007dfa:	89a3      	ldrh	r3, [r4, #12]
 8007dfc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e00:	81a3      	strh	r3, [r4, #12]
 8007e02:	e7ad      	b.n	8007d60 <__sflush_r+0x1c>
 8007e04:	690f      	ldr	r7, [r1, #16]
 8007e06:	2f00      	cmp	r7, #0
 8007e08:	d0a9      	beq.n	8007d5e <__sflush_r+0x1a>
 8007e0a:	0793      	lsls	r3, r2, #30
 8007e0c:	680e      	ldr	r6, [r1, #0]
 8007e0e:	bf08      	it	eq
 8007e10:	694b      	ldreq	r3, [r1, #20]
 8007e12:	600f      	str	r7, [r1, #0]
 8007e14:	bf18      	it	ne
 8007e16:	2300      	movne	r3, #0
 8007e18:	eba6 0807 	sub.w	r8, r6, r7
 8007e1c:	608b      	str	r3, [r1, #8]
 8007e1e:	f1b8 0f00 	cmp.w	r8, #0
 8007e22:	dd9c      	ble.n	8007d5e <__sflush_r+0x1a>
 8007e24:	6a21      	ldr	r1, [r4, #32]
 8007e26:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007e28:	4643      	mov	r3, r8
 8007e2a:	463a      	mov	r2, r7
 8007e2c:	4628      	mov	r0, r5
 8007e2e:	47b0      	blx	r6
 8007e30:	2800      	cmp	r0, #0
 8007e32:	dc06      	bgt.n	8007e42 <__sflush_r+0xfe>
 8007e34:	89a3      	ldrh	r3, [r4, #12]
 8007e36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e3a:	81a3      	strh	r3, [r4, #12]
 8007e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8007e40:	e78e      	b.n	8007d60 <__sflush_r+0x1c>
 8007e42:	4407      	add	r7, r0
 8007e44:	eba8 0800 	sub.w	r8, r8, r0
 8007e48:	e7e9      	b.n	8007e1e <__sflush_r+0xda>
 8007e4a:	bf00      	nop
 8007e4c:	20400001 	.word	0x20400001

08007e50 <_fflush_r>:
 8007e50:	b538      	push	{r3, r4, r5, lr}
 8007e52:	690b      	ldr	r3, [r1, #16]
 8007e54:	4605      	mov	r5, r0
 8007e56:	460c      	mov	r4, r1
 8007e58:	b913      	cbnz	r3, 8007e60 <_fflush_r+0x10>
 8007e5a:	2500      	movs	r5, #0
 8007e5c:	4628      	mov	r0, r5
 8007e5e:	bd38      	pop	{r3, r4, r5, pc}
 8007e60:	b118      	cbz	r0, 8007e6a <_fflush_r+0x1a>
 8007e62:	6983      	ldr	r3, [r0, #24]
 8007e64:	b90b      	cbnz	r3, 8007e6a <_fflush_r+0x1a>
 8007e66:	f000 f887 	bl	8007f78 <__sinit>
 8007e6a:	4b14      	ldr	r3, [pc, #80]	; (8007ebc <_fflush_r+0x6c>)
 8007e6c:	429c      	cmp	r4, r3
 8007e6e:	d11b      	bne.n	8007ea8 <_fflush_r+0x58>
 8007e70:	686c      	ldr	r4, [r5, #4]
 8007e72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d0ef      	beq.n	8007e5a <_fflush_r+0xa>
 8007e7a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007e7c:	07d0      	lsls	r0, r2, #31
 8007e7e:	d404      	bmi.n	8007e8a <_fflush_r+0x3a>
 8007e80:	0599      	lsls	r1, r3, #22
 8007e82:	d402      	bmi.n	8007e8a <_fflush_r+0x3a>
 8007e84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007e86:	f000 f91a 	bl	80080be <__retarget_lock_acquire_recursive>
 8007e8a:	4628      	mov	r0, r5
 8007e8c:	4621      	mov	r1, r4
 8007e8e:	f7ff ff59 	bl	8007d44 <__sflush_r>
 8007e92:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007e94:	07da      	lsls	r2, r3, #31
 8007e96:	4605      	mov	r5, r0
 8007e98:	d4e0      	bmi.n	8007e5c <_fflush_r+0xc>
 8007e9a:	89a3      	ldrh	r3, [r4, #12]
 8007e9c:	059b      	lsls	r3, r3, #22
 8007e9e:	d4dd      	bmi.n	8007e5c <_fflush_r+0xc>
 8007ea0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007ea2:	f000 f90d 	bl	80080c0 <__retarget_lock_release_recursive>
 8007ea6:	e7d9      	b.n	8007e5c <_fflush_r+0xc>
 8007ea8:	4b05      	ldr	r3, [pc, #20]	; (8007ec0 <_fflush_r+0x70>)
 8007eaa:	429c      	cmp	r4, r3
 8007eac:	d101      	bne.n	8007eb2 <_fflush_r+0x62>
 8007eae:	68ac      	ldr	r4, [r5, #8]
 8007eb0:	e7df      	b.n	8007e72 <_fflush_r+0x22>
 8007eb2:	4b04      	ldr	r3, [pc, #16]	; (8007ec4 <_fflush_r+0x74>)
 8007eb4:	429c      	cmp	r4, r3
 8007eb6:	bf08      	it	eq
 8007eb8:	68ec      	ldreq	r4, [r5, #12]
 8007eba:	e7da      	b.n	8007e72 <_fflush_r+0x22>
 8007ebc:	0800b1a4 	.word	0x0800b1a4
 8007ec0:	0800b1c4 	.word	0x0800b1c4
 8007ec4:	0800b184 	.word	0x0800b184

08007ec8 <std>:
 8007ec8:	2300      	movs	r3, #0
 8007eca:	b510      	push	{r4, lr}
 8007ecc:	4604      	mov	r4, r0
 8007ece:	e9c0 3300 	strd	r3, r3, [r0]
 8007ed2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007ed6:	6083      	str	r3, [r0, #8]
 8007ed8:	8181      	strh	r1, [r0, #12]
 8007eda:	6643      	str	r3, [r0, #100]	; 0x64
 8007edc:	81c2      	strh	r2, [r0, #14]
 8007ede:	6183      	str	r3, [r0, #24]
 8007ee0:	4619      	mov	r1, r3
 8007ee2:	2208      	movs	r2, #8
 8007ee4:	305c      	adds	r0, #92	; 0x5c
 8007ee6:	f7fe faf3 	bl	80064d0 <memset>
 8007eea:	4b05      	ldr	r3, [pc, #20]	; (8007f00 <std+0x38>)
 8007eec:	6263      	str	r3, [r4, #36]	; 0x24
 8007eee:	4b05      	ldr	r3, [pc, #20]	; (8007f04 <std+0x3c>)
 8007ef0:	62a3      	str	r3, [r4, #40]	; 0x28
 8007ef2:	4b05      	ldr	r3, [pc, #20]	; (8007f08 <std+0x40>)
 8007ef4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007ef6:	4b05      	ldr	r3, [pc, #20]	; (8007f0c <std+0x44>)
 8007ef8:	6224      	str	r4, [r4, #32]
 8007efa:	6323      	str	r3, [r4, #48]	; 0x30
 8007efc:	bd10      	pop	{r4, pc}
 8007efe:	bf00      	nop
 8007f00:	08008d81 	.word	0x08008d81
 8007f04:	08008da3 	.word	0x08008da3
 8007f08:	08008ddb 	.word	0x08008ddb
 8007f0c:	08008dff 	.word	0x08008dff

08007f10 <_cleanup_r>:
 8007f10:	4901      	ldr	r1, [pc, #4]	; (8007f18 <_cleanup_r+0x8>)
 8007f12:	f000 b8af 	b.w	8008074 <_fwalk_reent>
 8007f16:	bf00      	nop
 8007f18:	08007e51 	.word	0x08007e51

08007f1c <__sfmoreglue>:
 8007f1c:	b570      	push	{r4, r5, r6, lr}
 8007f1e:	2268      	movs	r2, #104	; 0x68
 8007f20:	1e4d      	subs	r5, r1, #1
 8007f22:	4355      	muls	r5, r2
 8007f24:	460e      	mov	r6, r1
 8007f26:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007f2a:	f000 fd4b 	bl	80089c4 <_malloc_r>
 8007f2e:	4604      	mov	r4, r0
 8007f30:	b140      	cbz	r0, 8007f44 <__sfmoreglue+0x28>
 8007f32:	2100      	movs	r1, #0
 8007f34:	e9c0 1600 	strd	r1, r6, [r0]
 8007f38:	300c      	adds	r0, #12
 8007f3a:	60a0      	str	r0, [r4, #8]
 8007f3c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007f40:	f7fe fac6 	bl	80064d0 <memset>
 8007f44:	4620      	mov	r0, r4
 8007f46:	bd70      	pop	{r4, r5, r6, pc}

08007f48 <__sfp_lock_acquire>:
 8007f48:	4801      	ldr	r0, [pc, #4]	; (8007f50 <__sfp_lock_acquire+0x8>)
 8007f4a:	f000 b8b8 	b.w	80080be <__retarget_lock_acquire_recursive>
 8007f4e:	bf00      	nop
 8007f50:	20000535 	.word	0x20000535

08007f54 <__sfp_lock_release>:
 8007f54:	4801      	ldr	r0, [pc, #4]	; (8007f5c <__sfp_lock_release+0x8>)
 8007f56:	f000 b8b3 	b.w	80080c0 <__retarget_lock_release_recursive>
 8007f5a:	bf00      	nop
 8007f5c:	20000535 	.word	0x20000535

08007f60 <__sinit_lock_acquire>:
 8007f60:	4801      	ldr	r0, [pc, #4]	; (8007f68 <__sinit_lock_acquire+0x8>)
 8007f62:	f000 b8ac 	b.w	80080be <__retarget_lock_acquire_recursive>
 8007f66:	bf00      	nop
 8007f68:	20000536 	.word	0x20000536

08007f6c <__sinit_lock_release>:
 8007f6c:	4801      	ldr	r0, [pc, #4]	; (8007f74 <__sinit_lock_release+0x8>)
 8007f6e:	f000 b8a7 	b.w	80080c0 <__retarget_lock_release_recursive>
 8007f72:	bf00      	nop
 8007f74:	20000536 	.word	0x20000536

08007f78 <__sinit>:
 8007f78:	b510      	push	{r4, lr}
 8007f7a:	4604      	mov	r4, r0
 8007f7c:	f7ff fff0 	bl	8007f60 <__sinit_lock_acquire>
 8007f80:	69a3      	ldr	r3, [r4, #24]
 8007f82:	b11b      	cbz	r3, 8007f8c <__sinit+0x14>
 8007f84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f88:	f7ff bff0 	b.w	8007f6c <__sinit_lock_release>
 8007f8c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007f90:	6523      	str	r3, [r4, #80]	; 0x50
 8007f92:	4b13      	ldr	r3, [pc, #76]	; (8007fe0 <__sinit+0x68>)
 8007f94:	4a13      	ldr	r2, [pc, #76]	; (8007fe4 <__sinit+0x6c>)
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	62a2      	str	r2, [r4, #40]	; 0x28
 8007f9a:	42a3      	cmp	r3, r4
 8007f9c:	bf04      	itt	eq
 8007f9e:	2301      	moveq	r3, #1
 8007fa0:	61a3      	streq	r3, [r4, #24]
 8007fa2:	4620      	mov	r0, r4
 8007fa4:	f000 f820 	bl	8007fe8 <__sfp>
 8007fa8:	6060      	str	r0, [r4, #4]
 8007faa:	4620      	mov	r0, r4
 8007fac:	f000 f81c 	bl	8007fe8 <__sfp>
 8007fb0:	60a0      	str	r0, [r4, #8]
 8007fb2:	4620      	mov	r0, r4
 8007fb4:	f000 f818 	bl	8007fe8 <__sfp>
 8007fb8:	2200      	movs	r2, #0
 8007fba:	60e0      	str	r0, [r4, #12]
 8007fbc:	2104      	movs	r1, #4
 8007fbe:	6860      	ldr	r0, [r4, #4]
 8007fc0:	f7ff ff82 	bl	8007ec8 <std>
 8007fc4:	68a0      	ldr	r0, [r4, #8]
 8007fc6:	2201      	movs	r2, #1
 8007fc8:	2109      	movs	r1, #9
 8007fca:	f7ff ff7d 	bl	8007ec8 <std>
 8007fce:	68e0      	ldr	r0, [r4, #12]
 8007fd0:	2202      	movs	r2, #2
 8007fd2:	2112      	movs	r1, #18
 8007fd4:	f7ff ff78 	bl	8007ec8 <std>
 8007fd8:	2301      	movs	r3, #1
 8007fda:	61a3      	str	r3, [r4, #24]
 8007fdc:	e7d2      	b.n	8007f84 <__sinit+0xc>
 8007fde:	bf00      	nop
 8007fe0:	0800b0bc 	.word	0x0800b0bc
 8007fe4:	08007f11 	.word	0x08007f11

08007fe8 <__sfp>:
 8007fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fea:	4607      	mov	r7, r0
 8007fec:	f7ff ffac 	bl	8007f48 <__sfp_lock_acquire>
 8007ff0:	4b1e      	ldr	r3, [pc, #120]	; (800806c <__sfp+0x84>)
 8007ff2:	681e      	ldr	r6, [r3, #0]
 8007ff4:	69b3      	ldr	r3, [r6, #24]
 8007ff6:	b913      	cbnz	r3, 8007ffe <__sfp+0x16>
 8007ff8:	4630      	mov	r0, r6
 8007ffa:	f7ff ffbd 	bl	8007f78 <__sinit>
 8007ffe:	3648      	adds	r6, #72	; 0x48
 8008000:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008004:	3b01      	subs	r3, #1
 8008006:	d503      	bpl.n	8008010 <__sfp+0x28>
 8008008:	6833      	ldr	r3, [r6, #0]
 800800a:	b30b      	cbz	r3, 8008050 <__sfp+0x68>
 800800c:	6836      	ldr	r6, [r6, #0]
 800800e:	e7f7      	b.n	8008000 <__sfp+0x18>
 8008010:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008014:	b9d5      	cbnz	r5, 800804c <__sfp+0x64>
 8008016:	4b16      	ldr	r3, [pc, #88]	; (8008070 <__sfp+0x88>)
 8008018:	60e3      	str	r3, [r4, #12]
 800801a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800801e:	6665      	str	r5, [r4, #100]	; 0x64
 8008020:	f000 f84c 	bl	80080bc <__retarget_lock_init_recursive>
 8008024:	f7ff ff96 	bl	8007f54 <__sfp_lock_release>
 8008028:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800802c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008030:	6025      	str	r5, [r4, #0]
 8008032:	61a5      	str	r5, [r4, #24]
 8008034:	2208      	movs	r2, #8
 8008036:	4629      	mov	r1, r5
 8008038:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800803c:	f7fe fa48 	bl	80064d0 <memset>
 8008040:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008044:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008048:	4620      	mov	r0, r4
 800804a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800804c:	3468      	adds	r4, #104	; 0x68
 800804e:	e7d9      	b.n	8008004 <__sfp+0x1c>
 8008050:	2104      	movs	r1, #4
 8008052:	4638      	mov	r0, r7
 8008054:	f7ff ff62 	bl	8007f1c <__sfmoreglue>
 8008058:	4604      	mov	r4, r0
 800805a:	6030      	str	r0, [r6, #0]
 800805c:	2800      	cmp	r0, #0
 800805e:	d1d5      	bne.n	800800c <__sfp+0x24>
 8008060:	f7ff ff78 	bl	8007f54 <__sfp_lock_release>
 8008064:	230c      	movs	r3, #12
 8008066:	603b      	str	r3, [r7, #0]
 8008068:	e7ee      	b.n	8008048 <__sfp+0x60>
 800806a:	bf00      	nop
 800806c:	0800b0bc 	.word	0x0800b0bc
 8008070:	ffff0001 	.word	0xffff0001

08008074 <_fwalk_reent>:
 8008074:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008078:	4606      	mov	r6, r0
 800807a:	4688      	mov	r8, r1
 800807c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008080:	2700      	movs	r7, #0
 8008082:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008086:	f1b9 0901 	subs.w	r9, r9, #1
 800808a:	d505      	bpl.n	8008098 <_fwalk_reent+0x24>
 800808c:	6824      	ldr	r4, [r4, #0]
 800808e:	2c00      	cmp	r4, #0
 8008090:	d1f7      	bne.n	8008082 <_fwalk_reent+0xe>
 8008092:	4638      	mov	r0, r7
 8008094:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008098:	89ab      	ldrh	r3, [r5, #12]
 800809a:	2b01      	cmp	r3, #1
 800809c:	d907      	bls.n	80080ae <_fwalk_reent+0x3a>
 800809e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80080a2:	3301      	adds	r3, #1
 80080a4:	d003      	beq.n	80080ae <_fwalk_reent+0x3a>
 80080a6:	4629      	mov	r1, r5
 80080a8:	4630      	mov	r0, r6
 80080aa:	47c0      	blx	r8
 80080ac:	4307      	orrs	r7, r0
 80080ae:	3568      	adds	r5, #104	; 0x68
 80080b0:	e7e9      	b.n	8008086 <_fwalk_reent+0x12>
	...

080080b4 <_localeconv_r>:
 80080b4:	4800      	ldr	r0, [pc, #0]	; (80080b8 <_localeconv_r+0x4>)
 80080b6:	4770      	bx	lr
 80080b8:	20000164 	.word	0x20000164

080080bc <__retarget_lock_init_recursive>:
 80080bc:	4770      	bx	lr

080080be <__retarget_lock_acquire_recursive>:
 80080be:	4770      	bx	lr

080080c0 <__retarget_lock_release_recursive>:
 80080c0:	4770      	bx	lr

080080c2 <__swhatbuf_r>:
 80080c2:	b570      	push	{r4, r5, r6, lr}
 80080c4:	460e      	mov	r6, r1
 80080c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080ca:	2900      	cmp	r1, #0
 80080cc:	b096      	sub	sp, #88	; 0x58
 80080ce:	4614      	mov	r4, r2
 80080d0:	461d      	mov	r5, r3
 80080d2:	da08      	bge.n	80080e6 <__swhatbuf_r+0x24>
 80080d4:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80080d8:	2200      	movs	r2, #0
 80080da:	602a      	str	r2, [r5, #0]
 80080dc:	061a      	lsls	r2, r3, #24
 80080de:	d410      	bmi.n	8008102 <__swhatbuf_r+0x40>
 80080e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80080e4:	e00e      	b.n	8008104 <__swhatbuf_r+0x42>
 80080e6:	466a      	mov	r2, sp
 80080e8:	f000 fee0 	bl	8008eac <_fstat_r>
 80080ec:	2800      	cmp	r0, #0
 80080ee:	dbf1      	blt.n	80080d4 <__swhatbuf_r+0x12>
 80080f0:	9a01      	ldr	r2, [sp, #4]
 80080f2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80080f6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80080fa:	425a      	negs	r2, r3
 80080fc:	415a      	adcs	r2, r3
 80080fe:	602a      	str	r2, [r5, #0]
 8008100:	e7ee      	b.n	80080e0 <__swhatbuf_r+0x1e>
 8008102:	2340      	movs	r3, #64	; 0x40
 8008104:	2000      	movs	r0, #0
 8008106:	6023      	str	r3, [r4, #0]
 8008108:	b016      	add	sp, #88	; 0x58
 800810a:	bd70      	pop	{r4, r5, r6, pc}

0800810c <__smakebuf_r>:
 800810c:	898b      	ldrh	r3, [r1, #12]
 800810e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008110:	079d      	lsls	r5, r3, #30
 8008112:	4606      	mov	r6, r0
 8008114:	460c      	mov	r4, r1
 8008116:	d507      	bpl.n	8008128 <__smakebuf_r+0x1c>
 8008118:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800811c:	6023      	str	r3, [r4, #0]
 800811e:	6123      	str	r3, [r4, #16]
 8008120:	2301      	movs	r3, #1
 8008122:	6163      	str	r3, [r4, #20]
 8008124:	b002      	add	sp, #8
 8008126:	bd70      	pop	{r4, r5, r6, pc}
 8008128:	ab01      	add	r3, sp, #4
 800812a:	466a      	mov	r2, sp
 800812c:	f7ff ffc9 	bl	80080c2 <__swhatbuf_r>
 8008130:	9900      	ldr	r1, [sp, #0]
 8008132:	4605      	mov	r5, r0
 8008134:	4630      	mov	r0, r6
 8008136:	f000 fc45 	bl	80089c4 <_malloc_r>
 800813a:	b948      	cbnz	r0, 8008150 <__smakebuf_r+0x44>
 800813c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008140:	059a      	lsls	r2, r3, #22
 8008142:	d4ef      	bmi.n	8008124 <__smakebuf_r+0x18>
 8008144:	f023 0303 	bic.w	r3, r3, #3
 8008148:	f043 0302 	orr.w	r3, r3, #2
 800814c:	81a3      	strh	r3, [r4, #12]
 800814e:	e7e3      	b.n	8008118 <__smakebuf_r+0xc>
 8008150:	4b0d      	ldr	r3, [pc, #52]	; (8008188 <__smakebuf_r+0x7c>)
 8008152:	62b3      	str	r3, [r6, #40]	; 0x28
 8008154:	89a3      	ldrh	r3, [r4, #12]
 8008156:	6020      	str	r0, [r4, #0]
 8008158:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800815c:	81a3      	strh	r3, [r4, #12]
 800815e:	9b00      	ldr	r3, [sp, #0]
 8008160:	6163      	str	r3, [r4, #20]
 8008162:	9b01      	ldr	r3, [sp, #4]
 8008164:	6120      	str	r0, [r4, #16]
 8008166:	b15b      	cbz	r3, 8008180 <__smakebuf_r+0x74>
 8008168:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800816c:	4630      	mov	r0, r6
 800816e:	f000 feaf 	bl	8008ed0 <_isatty_r>
 8008172:	b128      	cbz	r0, 8008180 <__smakebuf_r+0x74>
 8008174:	89a3      	ldrh	r3, [r4, #12]
 8008176:	f023 0303 	bic.w	r3, r3, #3
 800817a:	f043 0301 	orr.w	r3, r3, #1
 800817e:	81a3      	strh	r3, [r4, #12]
 8008180:	89a0      	ldrh	r0, [r4, #12]
 8008182:	4305      	orrs	r5, r0
 8008184:	81a5      	strh	r5, [r4, #12]
 8008186:	e7cd      	b.n	8008124 <__smakebuf_r+0x18>
 8008188:	08007f11 	.word	0x08007f11

0800818c <malloc>:
 800818c:	4b02      	ldr	r3, [pc, #8]	; (8008198 <malloc+0xc>)
 800818e:	4601      	mov	r1, r0
 8008190:	6818      	ldr	r0, [r3, #0]
 8008192:	f000 bc17 	b.w	80089c4 <_malloc_r>
 8008196:	bf00      	nop
 8008198:	20000010 	.word	0x20000010

0800819c <memcpy>:
 800819c:	440a      	add	r2, r1
 800819e:	4291      	cmp	r1, r2
 80081a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80081a4:	d100      	bne.n	80081a8 <memcpy+0xc>
 80081a6:	4770      	bx	lr
 80081a8:	b510      	push	{r4, lr}
 80081aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80081ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 80081b2:	4291      	cmp	r1, r2
 80081b4:	d1f9      	bne.n	80081aa <memcpy+0xe>
 80081b6:	bd10      	pop	{r4, pc}

080081b8 <_Balloc>:
 80081b8:	b570      	push	{r4, r5, r6, lr}
 80081ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80081bc:	4604      	mov	r4, r0
 80081be:	460d      	mov	r5, r1
 80081c0:	b976      	cbnz	r6, 80081e0 <_Balloc+0x28>
 80081c2:	2010      	movs	r0, #16
 80081c4:	f7ff ffe2 	bl	800818c <malloc>
 80081c8:	4602      	mov	r2, r0
 80081ca:	6260      	str	r0, [r4, #36]	; 0x24
 80081cc:	b920      	cbnz	r0, 80081d8 <_Balloc+0x20>
 80081ce:	4b18      	ldr	r3, [pc, #96]	; (8008230 <_Balloc+0x78>)
 80081d0:	4818      	ldr	r0, [pc, #96]	; (8008234 <_Balloc+0x7c>)
 80081d2:	2166      	movs	r1, #102	; 0x66
 80081d4:	f000 fe2a 	bl	8008e2c <__assert_func>
 80081d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80081dc:	6006      	str	r6, [r0, #0]
 80081de:	60c6      	str	r6, [r0, #12]
 80081e0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80081e2:	68f3      	ldr	r3, [r6, #12]
 80081e4:	b183      	cbz	r3, 8008208 <_Balloc+0x50>
 80081e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80081e8:	68db      	ldr	r3, [r3, #12]
 80081ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80081ee:	b9b8      	cbnz	r0, 8008220 <_Balloc+0x68>
 80081f0:	2101      	movs	r1, #1
 80081f2:	fa01 f605 	lsl.w	r6, r1, r5
 80081f6:	1d72      	adds	r2, r6, #5
 80081f8:	0092      	lsls	r2, r2, #2
 80081fa:	4620      	mov	r0, r4
 80081fc:	f000 fb60 	bl	80088c0 <_calloc_r>
 8008200:	b160      	cbz	r0, 800821c <_Balloc+0x64>
 8008202:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008206:	e00e      	b.n	8008226 <_Balloc+0x6e>
 8008208:	2221      	movs	r2, #33	; 0x21
 800820a:	2104      	movs	r1, #4
 800820c:	4620      	mov	r0, r4
 800820e:	f000 fb57 	bl	80088c0 <_calloc_r>
 8008212:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008214:	60f0      	str	r0, [r6, #12]
 8008216:	68db      	ldr	r3, [r3, #12]
 8008218:	2b00      	cmp	r3, #0
 800821a:	d1e4      	bne.n	80081e6 <_Balloc+0x2e>
 800821c:	2000      	movs	r0, #0
 800821e:	bd70      	pop	{r4, r5, r6, pc}
 8008220:	6802      	ldr	r2, [r0, #0]
 8008222:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008226:	2300      	movs	r3, #0
 8008228:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800822c:	e7f7      	b.n	800821e <_Balloc+0x66>
 800822e:	bf00      	nop
 8008230:	0800b101 	.word	0x0800b101
 8008234:	0800b1e4 	.word	0x0800b1e4

08008238 <_Bfree>:
 8008238:	b570      	push	{r4, r5, r6, lr}
 800823a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800823c:	4605      	mov	r5, r0
 800823e:	460c      	mov	r4, r1
 8008240:	b976      	cbnz	r6, 8008260 <_Bfree+0x28>
 8008242:	2010      	movs	r0, #16
 8008244:	f7ff ffa2 	bl	800818c <malloc>
 8008248:	4602      	mov	r2, r0
 800824a:	6268      	str	r0, [r5, #36]	; 0x24
 800824c:	b920      	cbnz	r0, 8008258 <_Bfree+0x20>
 800824e:	4b09      	ldr	r3, [pc, #36]	; (8008274 <_Bfree+0x3c>)
 8008250:	4809      	ldr	r0, [pc, #36]	; (8008278 <_Bfree+0x40>)
 8008252:	218a      	movs	r1, #138	; 0x8a
 8008254:	f000 fdea 	bl	8008e2c <__assert_func>
 8008258:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800825c:	6006      	str	r6, [r0, #0]
 800825e:	60c6      	str	r6, [r0, #12]
 8008260:	b13c      	cbz	r4, 8008272 <_Bfree+0x3a>
 8008262:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008264:	6862      	ldr	r2, [r4, #4]
 8008266:	68db      	ldr	r3, [r3, #12]
 8008268:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800826c:	6021      	str	r1, [r4, #0]
 800826e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008272:	bd70      	pop	{r4, r5, r6, pc}
 8008274:	0800b101 	.word	0x0800b101
 8008278:	0800b1e4 	.word	0x0800b1e4

0800827c <__multadd>:
 800827c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008280:	690d      	ldr	r5, [r1, #16]
 8008282:	4607      	mov	r7, r0
 8008284:	460c      	mov	r4, r1
 8008286:	461e      	mov	r6, r3
 8008288:	f101 0c14 	add.w	ip, r1, #20
 800828c:	2000      	movs	r0, #0
 800828e:	f8dc 3000 	ldr.w	r3, [ip]
 8008292:	b299      	uxth	r1, r3
 8008294:	fb02 6101 	mla	r1, r2, r1, r6
 8008298:	0c1e      	lsrs	r6, r3, #16
 800829a:	0c0b      	lsrs	r3, r1, #16
 800829c:	fb02 3306 	mla	r3, r2, r6, r3
 80082a0:	b289      	uxth	r1, r1
 80082a2:	3001      	adds	r0, #1
 80082a4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80082a8:	4285      	cmp	r5, r0
 80082aa:	f84c 1b04 	str.w	r1, [ip], #4
 80082ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80082b2:	dcec      	bgt.n	800828e <__multadd+0x12>
 80082b4:	b30e      	cbz	r6, 80082fa <__multadd+0x7e>
 80082b6:	68a3      	ldr	r3, [r4, #8]
 80082b8:	42ab      	cmp	r3, r5
 80082ba:	dc19      	bgt.n	80082f0 <__multadd+0x74>
 80082bc:	6861      	ldr	r1, [r4, #4]
 80082be:	4638      	mov	r0, r7
 80082c0:	3101      	adds	r1, #1
 80082c2:	f7ff ff79 	bl	80081b8 <_Balloc>
 80082c6:	4680      	mov	r8, r0
 80082c8:	b928      	cbnz	r0, 80082d6 <__multadd+0x5a>
 80082ca:	4602      	mov	r2, r0
 80082cc:	4b0c      	ldr	r3, [pc, #48]	; (8008300 <__multadd+0x84>)
 80082ce:	480d      	ldr	r0, [pc, #52]	; (8008304 <__multadd+0x88>)
 80082d0:	21b5      	movs	r1, #181	; 0xb5
 80082d2:	f000 fdab 	bl	8008e2c <__assert_func>
 80082d6:	6922      	ldr	r2, [r4, #16]
 80082d8:	3202      	adds	r2, #2
 80082da:	f104 010c 	add.w	r1, r4, #12
 80082de:	0092      	lsls	r2, r2, #2
 80082e0:	300c      	adds	r0, #12
 80082e2:	f7ff ff5b 	bl	800819c <memcpy>
 80082e6:	4621      	mov	r1, r4
 80082e8:	4638      	mov	r0, r7
 80082ea:	f7ff ffa5 	bl	8008238 <_Bfree>
 80082ee:	4644      	mov	r4, r8
 80082f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80082f4:	3501      	adds	r5, #1
 80082f6:	615e      	str	r6, [r3, #20]
 80082f8:	6125      	str	r5, [r4, #16]
 80082fa:	4620      	mov	r0, r4
 80082fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008300:	0800b173 	.word	0x0800b173
 8008304:	0800b1e4 	.word	0x0800b1e4

08008308 <__hi0bits>:
 8008308:	0c03      	lsrs	r3, r0, #16
 800830a:	041b      	lsls	r3, r3, #16
 800830c:	b9d3      	cbnz	r3, 8008344 <__hi0bits+0x3c>
 800830e:	0400      	lsls	r0, r0, #16
 8008310:	2310      	movs	r3, #16
 8008312:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008316:	bf04      	itt	eq
 8008318:	0200      	lsleq	r0, r0, #8
 800831a:	3308      	addeq	r3, #8
 800831c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008320:	bf04      	itt	eq
 8008322:	0100      	lsleq	r0, r0, #4
 8008324:	3304      	addeq	r3, #4
 8008326:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800832a:	bf04      	itt	eq
 800832c:	0080      	lsleq	r0, r0, #2
 800832e:	3302      	addeq	r3, #2
 8008330:	2800      	cmp	r0, #0
 8008332:	db05      	blt.n	8008340 <__hi0bits+0x38>
 8008334:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008338:	f103 0301 	add.w	r3, r3, #1
 800833c:	bf08      	it	eq
 800833e:	2320      	moveq	r3, #32
 8008340:	4618      	mov	r0, r3
 8008342:	4770      	bx	lr
 8008344:	2300      	movs	r3, #0
 8008346:	e7e4      	b.n	8008312 <__hi0bits+0xa>

08008348 <__lo0bits>:
 8008348:	6803      	ldr	r3, [r0, #0]
 800834a:	f013 0207 	ands.w	r2, r3, #7
 800834e:	4601      	mov	r1, r0
 8008350:	d00b      	beq.n	800836a <__lo0bits+0x22>
 8008352:	07da      	lsls	r2, r3, #31
 8008354:	d423      	bmi.n	800839e <__lo0bits+0x56>
 8008356:	0798      	lsls	r0, r3, #30
 8008358:	bf49      	itett	mi
 800835a:	085b      	lsrmi	r3, r3, #1
 800835c:	089b      	lsrpl	r3, r3, #2
 800835e:	2001      	movmi	r0, #1
 8008360:	600b      	strmi	r3, [r1, #0]
 8008362:	bf5c      	itt	pl
 8008364:	600b      	strpl	r3, [r1, #0]
 8008366:	2002      	movpl	r0, #2
 8008368:	4770      	bx	lr
 800836a:	b298      	uxth	r0, r3
 800836c:	b9a8      	cbnz	r0, 800839a <__lo0bits+0x52>
 800836e:	0c1b      	lsrs	r3, r3, #16
 8008370:	2010      	movs	r0, #16
 8008372:	b2da      	uxtb	r2, r3
 8008374:	b90a      	cbnz	r2, 800837a <__lo0bits+0x32>
 8008376:	3008      	adds	r0, #8
 8008378:	0a1b      	lsrs	r3, r3, #8
 800837a:	071a      	lsls	r2, r3, #28
 800837c:	bf04      	itt	eq
 800837e:	091b      	lsreq	r3, r3, #4
 8008380:	3004      	addeq	r0, #4
 8008382:	079a      	lsls	r2, r3, #30
 8008384:	bf04      	itt	eq
 8008386:	089b      	lsreq	r3, r3, #2
 8008388:	3002      	addeq	r0, #2
 800838a:	07da      	lsls	r2, r3, #31
 800838c:	d403      	bmi.n	8008396 <__lo0bits+0x4e>
 800838e:	085b      	lsrs	r3, r3, #1
 8008390:	f100 0001 	add.w	r0, r0, #1
 8008394:	d005      	beq.n	80083a2 <__lo0bits+0x5a>
 8008396:	600b      	str	r3, [r1, #0]
 8008398:	4770      	bx	lr
 800839a:	4610      	mov	r0, r2
 800839c:	e7e9      	b.n	8008372 <__lo0bits+0x2a>
 800839e:	2000      	movs	r0, #0
 80083a0:	4770      	bx	lr
 80083a2:	2020      	movs	r0, #32
 80083a4:	4770      	bx	lr
	...

080083a8 <__i2b>:
 80083a8:	b510      	push	{r4, lr}
 80083aa:	460c      	mov	r4, r1
 80083ac:	2101      	movs	r1, #1
 80083ae:	f7ff ff03 	bl	80081b8 <_Balloc>
 80083b2:	4602      	mov	r2, r0
 80083b4:	b928      	cbnz	r0, 80083c2 <__i2b+0x1a>
 80083b6:	4b05      	ldr	r3, [pc, #20]	; (80083cc <__i2b+0x24>)
 80083b8:	4805      	ldr	r0, [pc, #20]	; (80083d0 <__i2b+0x28>)
 80083ba:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80083be:	f000 fd35 	bl	8008e2c <__assert_func>
 80083c2:	2301      	movs	r3, #1
 80083c4:	6144      	str	r4, [r0, #20]
 80083c6:	6103      	str	r3, [r0, #16]
 80083c8:	bd10      	pop	{r4, pc}
 80083ca:	bf00      	nop
 80083cc:	0800b173 	.word	0x0800b173
 80083d0:	0800b1e4 	.word	0x0800b1e4

080083d4 <__multiply>:
 80083d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083d8:	4691      	mov	r9, r2
 80083da:	690a      	ldr	r2, [r1, #16]
 80083dc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80083e0:	429a      	cmp	r2, r3
 80083e2:	bfb8      	it	lt
 80083e4:	460b      	movlt	r3, r1
 80083e6:	460c      	mov	r4, r1
 80083e8:	bfbc      	itt	lt
 80083ea:	464c      	movlt	r4, r9
 80083ec:	4699      	movlt	r9, r3
 80083ee:	6927      	ldr	r7, [r4, #16]
 80083f0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80083f4:	68a3      	ldr	r3, [r4, #8]
 80083f6:	6861      	ldr	r1, [r4, #4]
 80083f8:	eb07 060a 	add.w	r6, r7, sl
 80083fc:	42b3      	cmp	r3, r6
 80083fe:	b085      	sub	sp, #20
 8008400:	bfb8      	it	lt
 8008402:	3101      	addlt	r1, #1
 8008404:	f7ff fed8 	bl	80081b8 <_Balloc>
 8008408:	b930      	cbnz	r0, 8008418 <__multiply+0x44>
 800840a:	4602      	mov	r2, r0
 800840c:	4b44      	ldr	r3, [pc, #272]	; (8008520 <__multiply+0x14c>)
 800840e:	4845      	ldr	r0, [pc, #276]	; (8008524 <__multiply+0x150>)
 8008410:	f240 115d 	movw	r1, #349	; 0x15d
 8008414:	f000 fd0a 	bl	8008e2c <__assert_func>
 8008418:	f100 0514 	add.w	r5, r0, #20
 800841c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008420:	462b      	mov	r3, r5
 8008422:	2200      	movs	r2, #0
 8008424:	4543      	cmp	r3, r8
 8008426:	d321      	bcc.n	800846c <__multiply+0x98>
 8008428:	f104 0314 	add.w	r3, r4, #20
 800842c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008430:	f109 0314 	add.w	r3, r9, #20
 8008434:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008438:	9202      	str	r2, [sp, #8]
 800843a:	1b3a      	subs	r2, r7, r4
 800843c:	3a15      	subs	r2, #21
 800843e:	f022 0203 	bic.w	r2, r2, #3
 8008442:	3204      	adds	r2, #4
 8008444:	f104 0115 	add.w	r1, r4, #21
 8008448:	428f      	cmp	r7, r1
 800844a:	bf38      	it	cc
 800844c:	2204      	movcc	r2, #4
 800844e:	9201      	str	r2, [sp, #4]
 8008450:	9a02      	ldr	r2, [sp, #8]
 8008452:	9303      	str	r3, [sp, #12]
 8008454:	429a      	cmp	r2, r3
 8008456:	d80c      	bhi.n	8008472 <__multiply+0x9e>
 8008458:	2e00      	cmp	r6, #0
 800845a:	dd03      	ble.n	8008464 <__multiply+0x90>
 800845c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008460:	2b00      	cmp	r3, #0
 8008462:	d05a      	beq.n	800851a <__multiply+0x146>
 8008464:	6106      	str	r6, [r0, #16]
 8008466:	b005      	add	sp, #20
 8008468:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800846c:	f843 2b04 	str.w	r2, [r3], #4
 8008470:	e7d8      	b.n	8008424 <__multiply+0x50>
 8008472:	f8b3 a000 	ldrh.w	sl, [r3]
 8008476:	f1ba 0f00 	cmp.w	sl, #0
 800847a:	d024      	beq.n	80084c6 <__multiply+0xf2>
 800847c:	f104 0e14 	add.w	lr, r4, #20
 8008480:	46a9      	mov	r9, r5
 8008482:	f04f 0c00 	mov.w	ip, #0
 8008486:	f85e 2b04 	ldr.w	r2, [lr], #4
 800848a:	f8d9 1000 	ldr.w	r1, [r9]
 800848e:	fa1f fb82 	uxth.w	fp, r2
 8008492:	b289      	uxth	r1, r1
 8008494:	fb0a 110b 	mla	r1, sl, fp, r1
 8008498:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800849c:	f8d9 2000 	ldr.w	r2, [r9]
 80084a0:	4461      	add	r1, ip
 80084a2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80084a6:	fb0a c20b 	mla	r2, sl, fp, ip
 80084aa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80084ae:	b289      	uxth	r1, r1
 80084b0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80084b4:	4577      	cmp	r7, lr
 80084b6:	f849 1b04 	str.w	r1, [r9], #4
 80084ba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80084be:	d8e2      	bhi.n	8008486 <__multiply+0xb2>
 80084c0:	9a01      	ldr	r2, [sp, #4]
 80084c2:	f845 c002 	str.w	ip, [r5, r2]
 80084c6:	9a03      	ldr	r2, [sp, #12]
 80084c8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80084cc:	3304      	adds	r3, #4
 80084ce:	f1b9 0f00 	cmp.w	r9, #0
 80084d2:	d020      	beq.n	8008516 <__multiply+0x142>
 80084d4:	6829      	ldr	r1, [r5, #0]
 80084d6:	f104 0c14 	add.w	ip, r4, #20
 80084da:	46ae      	mov	lr, r5
 80084dc:	f04f 0a00 	mov.w	sl, #0
 80084e0:	f8bc b000 	ldrh.w	fp, [ip]
 80084e4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80084e8:	fb09 220b 	mla	r2, r9, fp, r2
 80084ec:	4492      	add	sl, r2
 80084ee:	b289      	uxth	r1, r1
 80084f0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80084f4:	f84e 1b04 	str.w	r1, [lr], #4
 80084f8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80084fc:	f8be 1000 	ldrh.w	r1, [lr]
 8008500:	0c12      	lsrs	r2, r2, #16
 8008502:	fb09 1102 	mla	r1, r9, r2, r1
 8008506:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800850a:	4567      	cmp	r7, ip
 800850c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008510:	d8e6      	bhi.n	80084e0 <__multiply+0x10c>
 8008512:	9a01      	ldr	r2, [sp, #4]
 8008514:	50a9      	str	r1, [r5, r2]
 8008516:	3504      	adds	r5, #4
 8008518:	e79a      	b.n	8008450 <__multiply+0x7c>
 800851a:	3e01      	subs	r6, #1
 800851c:	e79c      	b.n	8008458 <__multiply+0x84>
 800851e:	bf00      	nop
 8008520:	0800b173 	.word	0x0800b173
 8008524:	0800b1e4 	.word	0x0800b1e4

08008528 <__pow5mult>:
 8008528:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800852c:	4615      	mov	r5, r2
 800852e:	f012 0203 	ands.w	r2, r2, #3
 8008532:	4606      	mov	r6, r0
 8008534:	460f      	mov	r7, r1
 8008536:	d007      	beq.n	8008548 <__pow5mult+0x20>
 8008538:	4c25      	ldr	r4, [pc, #148]	; (80085d0 <__pow5mult+0xa8>)
 800853a:	3a01      	subs	r2, #1
 800853c:	2300      	movs	r3, #0
 800853e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008542:	f7ff fe9b 	bl	800827c <__multadd>
 8008546:	4607      	mov	r7, r0
 8008548:	10ad      	asrs	r5, r5, #2
 800854a:	d03d      	beq.n	80085c8 <__pow5mult+0xa0>
 800854c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800854e:	b97c      	cbnz	r4, 8008570 <__pow5mult+0x48>
 8008550:	2010      	movs	r0, #16
 8008552:	f7ff fe1b 	bl	800818c <malloc>
 8008556:	4602      	mov	r2, r0
 8008558:	6270      	str	r0, [r6, #36]	; 0x24
 800855a:	b928      	cbnz	r0, 8008568 <__pow5mult+0x40>
 800855c:	4b1d      	ldr	r3, [pc, #116]	; (80085d4 <__pow5mult+0xac>)
 800855e:	481e      	ldr	r0, [pc, #120]	; (80085d8 <__pow5mult+0xb0>)
 8008560:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008564:	f000 fc62 	bl	8008e2c <__assert_func>
 8008568:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800856c:	6004      	str	r4, [r0, #0]
 800856e:	60c4      	str	r4, [r0, #12]
 8008570:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008574:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008578:	b94c      	cbnz	r4, 800858e <__pow5mult+0x66>
 800857a:	f240 2171 	movw	r1, #625	; 0x271
 800857e:	4630      	mov	r0, r6
 8008580:	f7ff ff12 	bl	80083a8 <__i2b>
 8008584:	2300      	movs	r3, #0
 8008586:	f8c8 0008 	str.w	r0, [r8, #8]
 800858a:	4604      	mov	r4, r0
 800858c:	6003      	str	r3, [r0, #0]
 800858e:	f04f 0900 	mov.w	r9, #0
 8008592:	07eb      	lsls	r3, r5, #31
 8008594:	d50a      	bpl.n	80085ac <__pow5mult+0x84>
 8008596:	4639      	mov	r1, r7
 8008598:	4622      	mov	r2, r4
 800859a:	4630      	mov	r0, r6
 800859c:	f7ff ff1a 	bl	80083d4 <__multiply>
 80085a0:	4639      	mov	r1, r7
 80085a2:	4680      	mov	r8, r0
 80085a4:	4630      	mov	r0, r6
 80085a6:	f7ff fe47 	bl	8008238 <_Bfree>
 80085aa:	4647      	mov	r7, r8
 80085ac:	106d      	asrs	r5, r5, #1
 80085ae:	d00b      	beq.n	80085c8 <__pow5mult+0xa0>
 80085b0:	6820      	ldr	r0, [r4, #0]
 80085b2:	b938      	cbnz	r0, 80085c4 <__pow5mult+0x9c>
 80085b4:	4622      	mov	r2, r4
 80085b6:	4621      	mov	r1, r4
 80085b8:	4630      	mov	r0, r6
 80085ba:	f7ff ff0b 	bl	80083d4 <__multiply>
 80085be:	6020      	str	r0, [r4, #0]
 80085c0:	f8c0 9000 	str.w	r9, [r0]
 80085c4:	4604      	mov	r4, r0
 80085c6:	e7e4      	b.n	8008592 <__pow5mult+0x6a>
 80085c8:	4638      	mov	r0, r7
 80085ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085ce:	bf00      	nop
 80085d0:	0800b330 	.word	0x0800b330
 80085d4:	0800b101 	.word	0x0800b101
 80085d8:	0800b1e4 	.word	0x0800b1e4

080085dc <__lshift>:
 80085dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085e0:	460c      	mov	r4, r1
 80085e2:	6849      	ldr	r1, [r1, #4]
 80085e4:	6923      	ldr	r3, [r4, #16]
 80085e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80085ea:	68a3      	ldr	r3, [r4, #8]
 80085ec:	4607      	mov	r7, r0
 80085ee:	4691      	mov	r9, r2
 80085f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80085f4:	f108 0601 	add.w	r6, r8, #1
 80085f8:	42b3      	cmp	r3, r6
 80085fa:	db0b      	blt.n	8008614 <__lshift+0x38>
 80085fc:	4638      	mov	r0, r7
 80085fe:	f7ff fddb 	bl	80081b8 <_Balloc>
 8008602:	4605      	mov	r5, r0
 8008604:	b948      	cbnz	r0, 800861a <__lshift+0x3e>
 8008606:	4602      	mov	r2, r0
 8008608:	4b2a      	ldr	r3, [pc, #168]	; (80086b4 <__lshift+0xd8>)
 800860a:	482b      	ldr	r0, [pc, #172]	; (80086b8 <__lshift+0xdc>)
 800860c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008610:	f000 fc0c 	bl	8008e2c <__assert_func>
 8008614:	3101      	adds	r1, #1
 8008616:	005b      	lsls	r3, r3, #1
 8008618:	e7ee      	b.n	80085f8 <__lshift+0x1c>
 800861a:	2300      	movs	r3, #0
 800861c:	f100 0114 	add.w	r1, r0, #20
 8008620:	f100 0210 	add.w	r2, r0, #16
 8008624:	4618      	mov	r0, r3
 8008626:	4553      	cmp	r3, sl
 8008628:	db37      	blt.n	800869a <__lshift+0xbe>
 800862a:	6920      	ldr	r0, [r4, #16]
 800862c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008630:	f104 0314 	add.w	r3, r4, #20
 8008634:	f019 091f 	ands.w	r9, r9, #31
 8008638:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800863c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008640:	d02f      	beq.n	80086a2 <__lshift+0xc6>
 8008642:	f1c9 0e20 	rsb	lr, r9, #32
 8008646:	468a      	mov	sl, r1
 8008648:	f04f 0c00 	mov.w	ip, #0
 800864c:	681a      	ldr	r2, [r3, #0]
 800864e:	fa02 f209 	lsl.w	r2, r2, r9
 8008652:	ea42 020c 	orr.w	r2, r2, ip
 8008656:	f84a 2b04 	str.w	r2, [sl], #4
 800865a:	f853 2b04 	ldr.w	r2, [r3], #4
 800865e:	4298      	cmp	r0, r3
 8008660:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008664:	d8f2      	bhi.n	800864c <__lshift+0x70>
 8008666:	1b03      	subs	r3, r0, r4
 8008668:	3b15      	subs	r3, #21
 800866a:	f023 0303 	bic.w	r3, r3, #3
 800866e:	3304      	adds	r3, #4
 8008670:	f104 0215 	add.w	r2, r4, #21
 8008674:	4290      	cmp	r0, r2
 8008676:	bf38      	it	cc
 8008678:	2304      	movcc	r3, #4
 800867a:	f841 c003 	str.w	ip, [r1, r3]
 800867e:	f1bc 0f00 	cmp.w	ip, #0
 8008682:	d001      	beq.n	8008688 <__lshift+0xac>
 8008684:	f108 0602 	add.w	r6, r8, #2
 8008688:	3e01      	subs	r6, #1
 800868a:	4638      	mov	r0, r7
 800868c:	612e      	str	r6, [r5, #16]
 800868e:	4621      	mov	r1, r4
 8008690:	f7ff fdd2 	bl	8008238 <_Bfree>
 8008694:	4628      	mov	r0, r5
 8008696:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800869a:	f842 0f04 	str.w	r0, [r2, #4]!
 800869e:	3301      	adds	r3, #1
 80086a0:	e7c1      	b.n	8008626 <__lshift+0x4a>
 80086a2:	3904      	subs	r1, #4
 80086a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80086a8:	f841 2f04 	str.w	r2, [r1, #4]!
 80086ac:	4298      	cmp	r0, r3
 80086ae:	d8f9      	bhi.n	80086a4 <__lshift+0xc8>
 80086b0:	e7ea      	b.n	8008688 <__lshift+0xac>
 80086b2:	bf00      	nop
 80086b4:	0800b173 	.word	0x0800b173
 80086b8:	0800b1e4 	.word	0x0800b1e4

080086bc <__mcmp>:
 80086bc:	b530      	push	{r4, r5, lr}
 80086be:	6902      	ldr	r2, [r0, #16]
 80086c0:	690c      	ldr	r4, [r1, #16]
 80086c2:	1b12      	subs	r2, r2, r4
 80086c4:	d10e      	bne.n	80086e4 <__mcmp+0x28>
 80086c6:	f100 0314 	add.w	r3, r0, #20
 80086ca:	3114      	adds	r1, #20
 80086cc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80086d0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80086d4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80086d8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80086dc:	42a5      	cmp	r5, r4
 80086de:	d003      	beq.n	80086e8 <__mcmp+0x2c>
 80086e0:	d305      	bcc.n	80086ee <__mcmp+0x32>
 80086e2:	2201      	movs	r2, #1
 80086e4:	4610      	mov	r0, r2
 80086e6:	bd30      	pop	{r4, r5, pc}
 80086e8:	4283      	cmp	r3, r0
 80086ea:	d3f3      	bcc.n	80086d4 <__mcmp+0x18>
 80086ec:	e7fa      	b.n	80086e4 <__mcmp+0x28>
 80086ee:	f04f 32ff 	mov.w	r2, #4294967295
 80086f2:	e7f7      	b.n	80086e4 <__mcmp+0x28>

080086f4 <__mdiff>:
 80086f4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086f8:	460c      	mov	r4, r1
 80086fa:	4606      	mov	r6, r0
 80086fc:	4611      	mov	r1, r2
 80086fe:	4620      	mov	r0, r4
 8008700:	4690      	mov	r8, r2
 8008702:	f7ff ffdb 	bl	80086bc <__mcmp>
 8008706:	1e05      	subs	r5, r0, #0
 8008708:	d110      	bne.n	800872c <__mdiff+0x38>
 800870a:	4629      	mov	r1, r5
 800870c:	4630      	mov	r0, r6
 800870e:	f7ff fd53 	bl	80081b8 <_Balloc>
 8008712:	b930      	cbnz	r0, 8008722 <__mdiff+0x2e>
 8008714:	4b3a      	ldr	r3, [pc, #232]	; (8008800 <__mdiff+0x10c>)
 8008716:	4602      	mov	r2, r0
 8008718:	f240 2132 	movw	r1, #562	; 0x232
 800871c:	4839      	ldr	r0, [pc, #228]	; (8008804 <__mdiff+0x110>)
 800871e:	f000 fb85 	bl	8008e2c <__assert_func>
 8008722:	2301      	movs	r3, #1
 8008724:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008728:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800872c:	bfa4      	itt	ge
 800872e:	4643      	movge	r3, r8
 8008730:	46a0      	movge	r8, r4
 8008732:	4630      	mov	r0, r6
 8008734:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008738:	bfa6      	itte	ge
 800873a:	461c      	movge	r4, r3
 800873c:	2500      	movge	r5, #0
 800873e:	2501      	movlt	r5, #1
 8008740:	f7ff fd3a 	bl	80081b8 <_Balloc>
 8008744:	b920      	cbnz	r0, 8008750 <__mdiff+0x5c>
 8008746:	4b2e      	ldr	r3, [pc, #184]	; (8008800 <__mdiff+0x10c>)
 8008748:	4602      	mov	r2, r0
 800874a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800874e:	e7e5      	b.n	800871c <__mdiff+0x28>
 8008750:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008754:	6926      	ldr	r6, [r4, #16]
 8008756:	60c5      	str	r5, [r0, #12]
 8008758:	f104 0914 	add.w	r9, r4, #20
 800875c:	f108 0514 	add.w	r5, r8, #20
 8008760:	f100 0e14 	add.w	lr, r0, #20
 8008764:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008768:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800876c:	f108 0210 	add.w	r2, r8, #16
 8008770:	46f2      	mov	sl, lr
 8008772:	2100      	movs	r1, #0
 8008774:	f859 3b04 	ldr.w	r3, [r9], #4
 8008778:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800877c:	fa1f f883 	uxth.w	r8, r3
 8008780:	fa11 f18b 	uxtah	r1, r1, fp
 8008784:	0c1b      	lsrs	r3, r3, #16
 8008786:	eba1 0808 	sub.w	r8, r1, r8
 800878a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800878e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008792:	fa1f f888 	uxth.w	r8, r8
 8008796:	1419      	asrs	r1, r3, #16
 8008798:	454e      	cmp	r6, r9
 800879a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800879e:	f84a 3b04 	str.w	r3, [sl], #4
 80087a2:	d8e7      	bhi.n	8008774 <__mdiff+0x80>
 80087a4:	1b33      	subs	r3, r6, r4
 80087a6:	3b15      	subs	r3, #21
 80087a8:	f023 0303 	bic.w	r3, r3, #3
 80087ac:	3304      	adds	r3, #4
 80087ae:	3415      	adds	r4, #21
 80087b0:	42a6      	cmp	r6, r4
 80087b2:	bf38      	it	cc
 80087b4:	2304      	movcc	r3, #4
 80087b6:	441d      	add	r5, r3
 80087b8:	4473      	add	r3, lr
 80087ba:	469e      	mov	lr, r3
 80087bc:	462e      	mov	r6, r5
 80087be:	4566      	cmp	r6, ip
 80087c0:	d30e      	bcc.n	80087e0 <__mdiff+0xec>
 80087c2:	f10c 0203 	add.w	r2, ip, #3
 80087c6:	1b52      	subs	r2, r2, r5
 80087c8:	f022 0203 	bic.w	r2, r2, #3
 80087cc:	3d03      	subs	r5, #3
 80087ce:	45ac      	cmp	ip, r5
 80087d0:	bf38      	it	cc
 80087d2:	2200      	movcc	r2, #0
 80087d4:	441a      	add	r2, r3
 80087d6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80087da:	b17b      	cbz	r3, 80087fc <__mdiff+0x108>
 80087dc:	6107      	str	r7, [r0, #16]
 80087de:	e7a3      	b.n	8008728 <__mdiff+0x34>
 80087e0:	f856 8b04 	ldr.w	r8, [r6], #4
 80087e4:	fa11 f288 	uxtah	r2, r1, r8
 80087e8:	1414      	asrs	r4, r2, #16
 80087ea:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80087ee:	b292      	uxth	r2, r2
 80087f0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80087f4:	f84e 2b04 	str.w	r2, [lr], #4
 80087f8:	1421      	asrs	r1, r4, #16
 80087fa:	e7e0      	b.n	80087be <__mdiff+0xca>
 80087fc:	3f01      	subs	r7, #1
 80087fe:	e7ea      	b.n	80087d6 <__mdiff+0xe2>
 8008800:	0800b173 	.word	0x0800b173
 8008804:	0800b1e4 	.word	0x0800b1e4

08008808 <__d2b>:
 8008808:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800880c:	4689      	mov	r9, r1
 800880e:	2101      	movs	r1, #1
 8008810:	ec57 6b10 	vmov	r6, r7, d0
 8008814:	4690      	mov	r8, r2
 8008816:	f7ff fccf 	bl	80081b8 <_Balloc>
 800881a:	4604      	mov	r4, r0
 800881c:	b930      	cbnz	r0, 800882c <__d2b+0x24>
 800881e:	4602      	mov	r2, r0
 8008820:	4b25      	ldr	r3, [pc, #148]	; (80088b8 <__d2b+0xb0>)
 8008822:	4826      	ldr	r0, [pc, #152]	; (80088bc <__d2b+0xb4>)
 8008824:	f240 310a 	movw	r1, #778	; 0x30a
 8008828:	f000 fb00 	bl	8008e2c <__assert_func>
 800882c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008830:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008834:	bb35      	cbnz	r5, 8008884 <__d2b+0x7c>
 8008836:	2e00      	cmp	r6, #0
 8008838:	9301      	str	r3, [sp, #4]
 800883a:	d028      	beq.n	800888e <__d2b+0x86>
 800883c:	4668      	mov	r0, sp
 800883e:	9600      	str	r6, [sp, #0]
 8008840:	f7ff fd82 	bl	8008348 <__lo0bits>
 8008844:	9900      	ldr	r1, [sp, #0]
 8008846:	b300      	cbz	r0, 800888a <__d2b+0x82>
 8008848:	9a01      	ldr	r2, [sp, #4]
 800884a:	f1c0 0320 	rsb	r3, r0, #32
 800884e:	fa02 f303 	lsl.w	r3, r2, r3
 8008852:	430b      	orrs	r3, r1
 8008854:	40c2      	lsrs	r2, r0
 8008856:	6163      	str	r3, [r4, #20]
 8008858:	9201      	str	r2, [sp, #4]
 800885a:	9b01      	ldr	r3, [sp, #4]
 800885c:	61a3      	str	r3, [r4, #24]
 800885e:	2b00      	cmp	r3, #0
 8008860:	bf14      	ite	ne
 8008862:	2202      	movne	r2, #2
 8008864:	2201      	moveq	r2, #1
 8008866:	6122      	str	r2, [r4, #16]
 8008868:	b1d5      	cbz	r5, 80088a0 <__d2b+0x98>
 800886a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800886e:	4405      	add	r5, r0
 8008870:	f8c9 5000 	str.w	r5, [r9]
 8008874:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008878:	f8c8 0000 	str.w	r0, [r8]
 800887c:	4620      	mov	r0, r4
 800887e:	b003      	add	sp, #12
 8008880:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008884:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008888:	e7d5      	b.n	8008836 <__d2b+0x2e>
 800888a:	6161      	str	r1, [r4, #20]
 800888c:	e7e5      	b.n	800885a <__d2b+0x52>
 800888e:	a801      	add	r0, sp, #4
 8008890:	f7ff fd5a 	bl	8008348 <__lo0bits>
 8008894:	9b01      	ldr	r3, [sp, #4]
 8008896:	6163      	str	r3, [r4, #20]
 8008898:	2201      	movs	r2, #1
 800889a:	6122      	str	r2, [r4, #16]
 800889c:	3020      	adds	r0, #32
 800889e:	e7e3      	b.n	8008868 <__d2b+0x60>
 80088a0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80088a4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80088a8:	f8c9 0000 	str.w	r0, [r9]
 80088ac:	6918      	ldr	r0, [r3, #16]
 80088ae:	f7ff fd2b 	bl	8008308 <__hi0bits>
 80088b2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80088b6:	e7df      	b.n	8008878 <__d2b+0x70>
 80088b8:	0800b173 	.word	0x0800b173
 80088bc:	0800b1e4 	.word	0x0800b1e4

080088c0 <_calloc_r>:
 80088c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80088c2:	fba1 2402 	umull	r2, r4, r1, r2
 80088c6:	b94c      	cbnz	r4, 80088dc <_calloc_r+0x1c>
 80088c8:	4611      	mov	r1, r2
 80088ca:	9201      	str	r2, [sp, #4]
 80088cc:	f000 f87a 	bl	80089c4 <_malloc_r>
 80088d0:	9a01      	ldr	r2, [sp, #4]
 80088d2:	4605      	mov	r5, r0
 80088d4:	b930      	cbnz	r0, 80088e4 <_calloc_r+0x24>
 80088d6:	4628      	mov	r0, r5
 80088d8:	b003      	add	sp, #12
 80088da:	bd30      	pop	{r4, r5, pc}
 80088dc:	220c      	movs	r2, #12
 80088de:	6002      	str	r2, [r0, #0]
 80088e0:	2500      	movs	r5, #0
 80088e2:	e7f8      	b.n	80088d6 <_calloc_r+0x16>
 80088e4:	4621      	mov	r1, r4
 80088e6:	f7fd fdf3 	bl	80064d0 <memset>
 80088ea:	e7f4      	b.n	80088d6 <_calloc_r+0x16>

080088ec <_free_r>:
 80088ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80088ee:	2900      	cmp	r1, #0
 80088f0:	d044      	beq.n	800897c <_free_r+0x90>
 80088f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80088f6:	9001      	str	r0, [sp, #4]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	f1a1 0404 	sub.w	r4, r1, #4
 80088fe:	bfb8      	it	lt
 8008900:	18e4      	addlt	r4, r4, r3
 8008902:	f000 fb19 	bl	8008f38 <__malloc_lock>
 8008906:	4a1e      	ldr	r2, [pc, #120]	; (8008980 <_free_r+0x94>)
 8008908:	9801      	ldr	r0, [sp, #4]
 800890a:	6813      	ldr	r3, [r2, #0]
 800890c:	b933      	cbnz	r3, 800891c <_free_r+0x30>
 800890e:	6063      	str	r3, [r4, #4]
 8008910:	6014      	str	r4, [r2, #0]
 8008912:	b003      	add	sp, #12
 8008914:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008918:	f000 bb14 	b.w	8008f44 <__malloc_unlock>
 800891c:	42a3      	cmp	r3, r4
 800891e:	d908      	bls.n	8008932 <_free_r+0x46>
 8008920:	6825      	ldr	r5, [r4, #0]
 8008922:	1961      	adds	r1, r4, r5
 8008924:	428b      	cmp	r3, r1
 8008926:	bf01      	itttt	eq
 8008928:	6819      	ldreq	r1, [r3, #0]
 800892a:	685b      	ldreq	r3, [r3, #4]
 800892c:	1949      	addeq	r1, r1, r5
 800892e:	6021      	streq	r1, [r4, #0]
 8008930:	e7ed      	b.n	800890e <_free_r+0x22>
 8008932:	461a      	mov	r2, r3
 8008934:	685b      	ldr	r3, [r3, #4]
 8008936:	b10b      	cbz	r3, 800893c <_free_r+0x50>
 8008938:	42a3      	cmp	r3, r4
 800893a:	d9fa      	bls.n	8008932 <_free_r+0x46>
 800893c:	6811      	ldr	r1, [r2, #0]
 800893e:	1855      	adds	r5, r2, r1
 8008940:	42a5      	cmp	r5, r4
 8008942:	d10b      	bne.n	800895c <_free_r+0x70>
 8008944:	6824      	ldr	r4, [r4, #0]
 8008946:	4421      	add	r1, r4
 8008948:	1854      	adds	r4, r2, r1
 800894a:	42a3      	cmp	r3, r4
 800894c:	6011      	str	r1, [r2, #0]
 800894e:	d1e0      	bne.n	8008912 <_free_r+0x26>
 8008950:	681c      	ldr	r4, [r3, #0]
 8008952:	685b      	ldr	r3, [r3, #4]
 8008954:	6053      	str	r3, [r2, #4]
 8008956:	4421      	add	r1, r4
 8008958:	6011      	str	r1, [r2, #0]
 800895a:	e7da      	b.n	8008912 <_free_r+0x26>
 800895c:	d902      	bls.n	8008964 <_free_r+0x78>
 800895e:	230c      	movs	r3, #12
 8008960:	6003      	str	r3, [r0, #0]
 8008962:	e7d6      	b.n	8008912 <_free_r+0x26>
 8008964:	6825      	ldr	r5, [r4, #0]
 8008966:	1961      	adds	r1, r4, r5
 8008968:	428b      	cmp	r3, r1
 800896a:	bf04      	itt	eq
 800896c:	6819      	ldreq	r1, [r3, #0]
 800896e:	685b      	ldreq	r3, [r3, #4]
 8008970:	6063      	str	r3, [r4, #4]
 8008972:	bf04      	itt	eq
 8008974:	1949      	addeq	r1, r1, r5
 8008976:	6021      	streq	r1, [r4, #0]
 8008978:	6054      	str	r4, [r2, #4]
 800897a:	e7ca      	b.n	8008912 <_free_r+0x26>
 800897c:	b003      	add	sp, #12
 800897e:	bd30      	pop	{r4, r5, pc}
 8008980:	20000538 	.word	0x20000538

08008984 <sbrk_aligned>:
 8008984:	b570      	push	{r4, r5, r6, lr}
 8008986:	4e0e      	ldr	r6, [pc, #56]	; (80089c0 <sbrk_aligned+0x3c>)
 8008988:	460c      	mov	r4, r1
 800898a:	6831      	ldr	r1, [r6, #0]
 800898c:	4605      	mov	r5, r0
 800898e:	b911      	cbnz	r1, 8008996 <sbrk_aligned+0x12>
 8008990:	f000 f9e6 	bl	8008d60 <_sbrk_r>
 8008994:	6030      	str	r0, [r6, #0]
 8008996:	4621      	mov	r1, r4
 8008998:	4628      	mov	r0, r5
 800899a:	f000 f9e1 	bl	8008d60 <_sbrk_r>
 800899e:	1c43      	adds	r3, r0, #1
 80089a0:	d00a      	beq.n	80089b8 <sbrk_aligned+0x34>
 80089a2:	1cc4      	adds	r4, r0, #3
 80089a4:	f024 0403 	bic.w	r4, r4, #3
 80089a8:	42a0      	cmp	r0, r4
 80089aa:	d007      	beq.n	80089bc <sbrk_aligned+0x38>
 80089ac:	1a21      	subs	r1, r4, r0
 80089ae:	4628      	mov	r0, r5
 80089b0:	f000 f9d6 	bl	8008d60 <_sbrk_r>
 80089b4:	3001      	adds	r0, #1
 80089b6:	d101      	bne.n	80089bc <sbrk_aligned+0x38>
 80089b8:	f04f 34ff 	mov.w	r4, #4294967295
 80089bc:	4620      	mov	r0, r4
 80089be:	bd70      	pop	{r4, r5, r6, pc}
 80089c0:	2000053c 	.word	0x2000053c

080089c4 <_malloc_r>:
 80089c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089c8:	1ccd      	adds	r5, r1, #3
 80089ca:	f025 0503 	bic.w	r5, r5, #3
 80089ce:	3508      	adds	r5, #8
 80089d0:	2d0c      	cmp	r5, #12
 80089d2:	bf38      	it	cc
 80089d4:	250c      	movcc	r5, #12
 80089d6:	2d00      	cmp	r5, #0
 80089d8:	4607      	mov	r7, r0
 80089da:	db01      	blt.n	80089e0 <_malloc_r+0x1c>
 80089dc:	42a9      	cmp	r1, r5
 80089de:	d905      	bls.n	80089ec <_malloc_r+0x28>
 80089e0:	230c      	movs	r3, #12
 80089e2:	603b      	str	r3, [r7, #0]
 80089e4:	2600      	movs	r6, #0
 80089e6:	4630      	mov	r0, r6
 80089e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089ec:	4e2e      	ldr	r6, [pc, #184]	; (8008aa8 <_malloc_r+0xe4>)
 80089ee:	f000 faa3 	bl	8008f38 <__malloc_lock>
 80089f2:	6833      	ldr	r3, [r6, #0]
 80089f4:	461c      	mov	r4, r3
 80089f6:	bb34      	cbnz	r4, 8008a46 <_malloc_r+0x82>
 80089f8:	4629      	mov	r1, r5
 80089fa:	4638      	mov	r0, r7
 80089fc:	f7ff ffc2 	bl	8008984 <sbrk_aligned>
 8008a00:	1c43      	adds	r3, r0, #1
 8008a02:	4604      	mov	r4, r0
 8008a04:	d14d      	bne.n	8008aa2 <_malloc_r+0xde>
 8008a06:	6834      	ldr	r4, [r6, #0]
 8008a08:	4626      	mov	r6, r4
 8008a0a:	2e00      	cmp	r6, #0
 8008a0c:	d140      	bne.n	8008a90 <_malloc_r+0xcc>
 8008a0e:	6823      	ldr	r3, [r4, #0]
 8008a10:	4631      	mov	r1, r6
 8008a12:	4638      	mov	r0, r7
 8008a14:	eb04 0803 	add.w	r8, r4, r3
 8008a18:	f000 f9a2 	bl	8008d60 <_sbrk_r>
 8008a1c:	4580      	cmp	r8, r0
 8008a1e:	d13a      	bne.n	8008a96 <_malloc_r+0xd2>
 8008a20:	6821      	ldr	r1, [r4, #0]
 8008a22:	3503      	adds	r5, #3
 8008a24:	1a6d      	subs	r5, r5, r1
 8008a26:	f025 0503 	bic.w	r5, r5, #3
 8008a2a:	3508      	adds	r5, #8
 8008a2c:	2d0c      	cmp	r5, #12
 8008a2e:	bf38      	it	cc
 8008a30:	250c      	movcc	r5, #12
 8008a32:	4629      	mov	r1, r5
 8008a34:	4638      	mov	r0, r7
 8008a36:	f7ff ffa5 	bl	8008984 <sbrk_aligned>
 8008a3a:	3001      	adds	r0, #1
 8008a3c:	d02b      	beq.n	8008a96 <_malloc_r+0xd2>
 8008a3e:	6823      	ldr	r3, [r4, #0]
 8008a40:	442b      	add	r3, r5
 8008a42:	6023      	str	r3, [r4, #0]
 8008a44:	e00e      	b.n	8008a64 <_malloc_r+0xa0>
 8008a46:	6822      	ldr	r2, [r4, #0]
 8008a48:	1b52      	subs	r2, r2, r5
 8008a4a:	d41e      	bmi.n	8008a8a <_malloc_r+0xc6>
 8008a4c:	2a0b      	cmp	r2, #11
 8008a4e:	d916      	bls.n	8008a7e <_malloc_r+0xba>
 8008a50:	1961      	adds	r1, r4, r5
 8008a52:	42a3      	cmp	r3, r4
 8008a54:	6025      	str	r5, [r4, #0]
 8008a56:	bf18      	it	ne
 8008a58:	6059      	strne	r1, [r3, #4]
 8008a5a:	6863      	ldr	r3, [r4, #4]
 8008a5c:	bf08      	it	eq
 8008a5e:	6031      	streq	r1, [r6, #0]
 8008a60:	5162      	str	r2, [r4, r5]
 8008a62:	604b      	str	r3, [r1, #4]
 8008a64:	4638      	mov	r0, r7
 8008a66:	f104 060b 	add.w	r6, r4, #11
 8008a6a:	f000 fa6b 	bl	8008f44 <__malloc_unlock>
 8008a6e:	f026 0607 	bic.w	r6, r6, #7
 8008a72:	1d23      	adds	r3, r4, #4
 8008a74:	1af2      	subs	r2, r6, r3
 8008a76:	d0b6      	beq.n	80089e6 <_malloc_r+0x22>
 8008a78:	1b9b      	subs	r3, r3, r6
 8008a7a:	50a3      	str	r3, [r4, r2]
 8008a7c:	e7b3      	b.n	80089e6 <_malloc_r+0x22>
 8008a7e:	6862      	ldr	r2, [r4, #4]
 8008a80:	42a3      	cmp	r3, r4
 8008a82:	bf0c      	ite	eq
 8008a84:	6032      	streq	r2, [r6, #0]
 8008a86:	605a      	strne	r2, [r3, #4]
 8008a88:	e7ec      	b.n	8008a64 <_malloc_r+0xa0>
 8008a8a:	4623      	mov	r3, r4
 8008a8c:	6864      	ldr	r4, [r4, #4]
 8008a8e:	e7b2      	b.n	80089f6 <_malloc_r+0x32>
 8008a90:	4634      	mov	r4, r6
 8008a92:	6876      	ldr	r6, [r6, #4]
 8008a94:	e7b9      	b.n	8008a0a <_malloc_r+0x46>
 8008a96:	230c      	movs	r3, #12
 8008a98:	603b      	str	r3, [r7, #0]
 8008a9a:	4638      	mov	r0, r7
 8008a9c:	f000 fa52 	bl	8008f44 <__malloc_unlock>
 8008aa0:	e7a1      	b.n	80089e6 <_malloc_r+0x22>
 8008aa2:	6025      	str	r5, [r4, #0]
 8008aa4:	e7de      	b.n	8008a64 <_malloc_r+0xa0>
 8008aa6:	bf00      	nop
 8008aa8:	20000538 	.word	0x20000538

08008aac <__sfputc_r>:
 8008aac:	6893      	ldr	r3, [r2, #8]
 8008aae:	3b01      	subs	r3, #1
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	b410      	push	{r4}
 8008ab4:	6093      	str	r3, [r2, #8]
 8008ab6:	da08      	bge.n	8008aca <__sfputc_r+0x1e>
 8008ab8:	6994      	ldr	r4, [r2, #24]
 8008aba:	42a3      	cmp	r3, r4
 8008abc:	db01      	blt.n	8008ac2 <__sfputc_r+0x16>
 8008abe:	290a      	cmp	r1, #10
 8008ac0:	d103      	bne.n	8008aca <__sfputc_r+0x1e>
 8008ac2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008ac6:	f7fe ba03 	b.w	8006ed0 <__swbuf_r>
 8008aca:	6813      	ldr	r3, [r2, #0]
 8008acc:	1c58      	adds	r0, r3, #1
 8008ace:	6010      	str	r0, [r2, #0]
 8008ad0:	7019      	strb	r1, [r3, #0]
 8008ad2:	4608      	mov	r0, r1
 8008ad4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008ad8:	4770      	bx	lr

08008ada <__sfputs_r>:
 8008ada:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008adc:	4606      	mov	r6, r0
 8008ade:	460f      	mov	r7, r1
 8008ae0:	4614      	mov	r4, r2
 8008ae2:	18d5      	adds	r5, r2, r3
 8008ae4:	42ac      	cmp	r4, r5
 8008ae6:	d101      	bne.n	8008aec <__sfputs_r+0x12>
 8008ae8:	2000      	movs	r0, #0
 8008aea:	e007      	b.n	8008afc <__sfputs_r+0x22>
 8008aec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008af0:	463a      	mov	r2, r7
 8008af2:	4630      	mov	r0, r6
 8008af4:	f7ff ffda 	bl	8008aac <__sfputc_r>
 8008af8:	1c43      	adds	r3, r0, #1
 8008afa:	d1f3      	bne.n	8008ae4 <__sfputs_r+0xa>
 8008afc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008b00 <_vfiprintf_r>:
 8008b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b04:	460d      	mov	r5, r1
 8008b06:	b09d      	sub	sp, #116	; 0x74
 8008b08:	4614      	mov	r4, r2
 8008b0a:	4698      	mov	r8, r3
 8008b0c:	4606      	mov	r6, r0
 8008b0e:	b118      	cbz	r0, 8008b18 <_vfiprintf_r+0x18>
 8008b10:	6983      	ldr	r3, [r0, #24]
 8008b12:	b90b      	cbnz	r3, 8008b18 <_vfiprintf_r+0x18>
 8008b14:	f7ff fa30 	bl	8007f78 <__sinit>
 8008b18:	4b89      	ldr	r3, [pc, #548]	; (8008d40 <_vfiprintf_r+0x240>)
 8008b1a:	429d      	cmp	r5, r3
 8008b1c:	d11b      	bne.n	8008b56 <_vfiprintf_r+0x56>
 8008b1e:	6875      	ldr	r5, [r6, #4]
 8008b20:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008b22:	07d9      	lsls	r1, r3, #31
 8008b24:	d405      	bmi.n	8008b32 <_vfiprintf_r+0x32>
 8008b26:	89ab      	ldrh	r3, [r5, #12]
 8008b28:	059a      	lsls	r2, r3, #22
 8008b2a:	d402      	bmi.n	8008b32 <_vfiprintf_r+0x32>
 8008b2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008b2e:	f7ff fac6 	bl	80080be <__retarget_lock_acquire_recursive>
 8008b32:	89ab      	ldrh	r3, [r5, #12]
 8008b34:	071b      	lsls	r3, r3, #28
 8008b36:	d501      	bpl.n	8008b3c <_vfiprintf_r+0x3c>
 8008b38:	692b      	ldr	r3, [r5, #16]
 8008b3a:	b9eb      	cbnz	r3, 8008b78 <_vfiprintf_r+0x78>
 8008b3c:	4629      	mov	r1, r5
 8008b3e:	4630      	mov	r0, r6
 8008b40:	f7fe fa18 	bl	8006f74 <__swsetup_r>
 8008b44:	b1c0      	cbz	r0, 8008b78 <_vfiprintf_r+0x78>
 8008b46:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008b48:	07dc      	lsls	r4, r3, #31
 8008b4a:	d50e      	bpl.n	8008b6a <_vfiprintf_r+0x6a>
 8008b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8008b50:	b01d      	add	sp, #116	; 0x74
 8008b52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b56:	4b7b      	ldr	r3, [pc, #492]	; (8008d44 <_vfiprintf_r+0x244>)
 8008b58:	429d      	cmp	r5, r3
 8008b5a:	d101      	bne.n	8008b60 <_vfiprintf_r+0x60>
 8008b5c:	68b5      	ldr	r5, [r6, #8]
 8008b5e:	e7df      	b.n	8008b20 <_vfiprintf_r+0x20>
 8008b60:	4b79      	ldr	r3, [pc, #484]	; (8008d48 <_vfiprintf_r+0x248>)
 8008b62:	429d      	cmp	r5, r3
 8008b64:	bf08      	it	eq
 8008b66:	68f5      	ldreq	r5, [r6, #12]
 8008b68:	e7da      	b.n	8008b20 <_vfiprintf_r+0x20>
 8008b6a:	89ab      	ldrh	r3, [r5, #12]
 8008b6c:	0598      	lsls	r0, r3, #22
 8008b6e:	d4ed      	bmi.n	8008b4c <_vfiprintf_r+0x4c>
 8008b70:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008b72:	f7ff faa5 	bl	80080c0 <__retarget_lock_release_recursive>
 8008b76:	e7e9      	b.n	8008b4c <_vfiprintf_r+0x4c>
 8008b78:	2300      	movs	r3, #0
 8008b7a:	9309      	str	r3, [sp, #36]	; 0x24
 8008b7c:	2320      	movs	r3, #32
 8008b7e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008b82:	f8cd 800c 	str.w	r8, [sp, #12]
 8008b86:	2330      	movs	r3, #48	; 0x30
 8008b88:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008d4c <_vfiprintf_r+0x24c>
 8008b8c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008b90:	f04f 0901 	mov.w	r9, #1
 8008b94:	4623      	mov	r3, r4
 8008b96:	469a      	mov	sl, r3
 8008b98:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b9c:	b10a      	cbz	r2, 8008ba2 <_vfiprintf_r+0xa2>
 8008b9e:	2a25      	cmp	r2, #37	; 0x25
 8008ba0:	d1f9      	bne.n	8008b96 <_vfiprintf_r+0x96>
 8008ba2:	ebba 0b04 	subs.w	fp, sl, r4
 8008ba6:	d00b      	beq.n	8008bc0 <_vfiprintf_r+0xc0>
 8008ba8:	465b      	mov	r3, fp
 8008baa:	4622      	mov	r2, r4
 8008bac:	4629      	mov	r1, r5
 8008bae:	4630      	mov	r0, r6
 8008bb0:	f7ff ff93 	bl	8008ada <__sfputs_r>
 8008bb4:	3001      	adds	r0, #1
 8008bb6:	f000 80aa 	beq.w	8008d0e <_vfiprintf_r+0x20e>
 8008bba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008bbc:	445a      	add	r2, fp
 8008bbe:	9209      	str	r2, [sp, #36]	; 0x24
 8008bc0:	f89a 3000 	ldrb.w	r3, [sl]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	f000 80a2 	beq.w	8008d0e <_vfiprintf_r+0x20e>
 8008bca:	2300      	movs	r3, #0
 8008bcc:	f04f 32ff 	mov.w	r2, #4294967295
 8008bd0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008bd4:	f10a 0a01 	add.w	sl, sl, #1
 8008bd8:	9304      	str	r3, [sp, #16]
 8008bda:	9307      	str	r3, [sp, #28]
 8008bdc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008be0:	931a      	str	r3, [sp, #104]	; 0x68
 8008be2:	4654      	mov	r4, sl
 8008be4:	2205      	movs	r2, #5
 8008be6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bea:	4858      	ldr	r0, [pc, #352]	; (8008d4c <_vfiprintf_r+0x24c>)
 8008bec:	f7f7 fb00 	bl	80001f0 <memchr>
 8008bf0:	9a04      	ldr	r2, [sp, #16]
 8008bf2:	b9d8      	cbnz	r0, 8008c2c <_vfiprintf_r+0x12c>
 8008bf4:	06d1      	lsls	r1, r2, #27
 8008bf6:	bf44      	itt	mi
 8008bf8:	2320      	movmi	r3, #32
 8008bfa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008bfe:	0713      	lsls	r3, r2, #28
 8008c00:	bf44      	itt	mi
 8008c02:	232b      	movmi	r3, #43	; 0x2b
 8008c04:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008c08:	f89a 3000 	ldrb.w	r3, [sl]
 8008c0c:	2b2a      	cmp	r3, #42	; 0x2a
 8008c0e:	d015      	beq.n	8008c3c <_vfiprintf_r+0x13c>
 8008c10:	9a07      	ldr	r2, [sp, #28]
 8008c12:	4654      	mov	r4, sl
 8008c14:	2000      	movs	r0, #0
 8008c16:	f04f 0c0a 	mov.w	ip, #10
 8008c1a:	4621      	mov	r1, r4
 8008c1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008c20:	3b30      	subs	r3, #48	; 0x30
 8008c22:	2b09      	cmp	r3, #9
 8008c24:	d94e      	bls.n	8008cc4 <_vfiprintf_r+0x1c4>
 8008c26:	b1b0      	cbz	r0, 8008c56 <_vfiprintf_r+0x156>
 8008c28:	9207      	str	r2, [sp, #28]
 8008c2a:	e014      	b.n	8008c56 <_vfiprintf_r+0x156>
 8008c2c:	eba0 0308 	sub.w	r3, r0, r8
 8008c30:	fa09 f303 	lsl.w	r3, r9, r3
 8008c34:	4313      	orrs	r3, r2
 8008c36:	9304      	str	r3, [sp, #16]
 8008c38:	46a2      	mov	sl, r4
 8008c3a:	e7d2      	b.n	8008be2 <_vfiprintf_r+0xe2>
 8008c3c:	9b03      	ldr	r3, [sp, #12]
 8008c3e:	1d19      	adds	r1, r3, #4
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	9103      	str	r1, [sp, #12]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	bfbb      	ittet	lt
 8008c48:	425b      	neglt	r3, r3
 8008c4a:	f042 0202 	orrlt.w	r2, r2, #2
 8008c4e:	9307      	strge	r3, [sp, #28]
 8008c50:	9307      	strlt	r3, [sp, #28]
 8008c52:	bfb8      	it	lt
 8008c54:	9204      	strlt	r2, [sp, #16]
 8008c56:	7823      	ldrb	r3, [r4, #0]
 8008c58:	2b2e      	cmp	r3, #46	; 0x2e
 8008c5a:	d10c      	bne.n	8008c76 <_vfiprintf_r+0x176>
 8008c5c:	7863      	ldrb	r3, [r4, #1]
 8008c5e:	2b2a      	cmp	r3, #42	; 0x2a
 8008c60:	d135      	bne.n	8008cce <_vfiprintf_r+0x1ce>
 8008c62:	9b03      	ldr	r3, [sp, #12]
 8008c64:	1d1a      	adds	r2, r3, #4
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	9203      	str	r2, [sp, #12]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	bfb8      	it	lt
 8008c6e:	f04f 33ff 	movlt.w	r3, #4294967295
 8008c72:	3402      	adds	r4, #2
 8008c74:	9305      	str	r3, [sp, #20]
 8008c76:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008d5c <_vfiprintf_r+0x25c>
 8008c7a:	7821      	ldrb	r1, [r4, #0]
 8008c7c:	2203      	movs	r2, #3
 8008c7e:	4650      	mov	r0, sl
 8008c80:	f7f7 fab6 	bl	80001f0 <memchr>
 8008c84:	b140      	cbz	r0, 8008c98 <_vfiprintf_r+0x198>
 8008c86:	2340      	movs	r3, #64	; 0x40
 8008c88:	eba0 000a 	sub.w	r0, r0, sl
 8008c8c:	fa03 f000 	lsl.w	r0, r3, r0
 8008c90:	9b04      	ldr	r3, [sp, #16]
 8008c92:	4303      	orrs	r3, r0
 8008c94:	3401      	adds	r4, #1
 8008c96:	9304      	str	r3, [sp, #16]
 8008c98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c9c:	482c      	ldr	r0, [pc, #176]	; (8008d50 <_vfiprintf_r+0x250>)
 8008c9e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008ca2:	2206      	movs	r2, #6
 8008ca4:	f7f7 faa4 	bl	80001f0 <memchr>
 8008ca8:	2800      	cmp	r0, #0
 8008caa:	d03f      	beq.n	8008d2c <_vfiprintf_r+0x22c>
 8008cac:	4b29      	ldr	r3, [pc, #164]	; (8008d54 <_vfiprintf_r+0x254>)
 8008cae:	bb1b      	cbnz	r3, 8008cf8 <_vfiprintf_r+0x1f8>
 8008cb0:	9b03      	ldr	r3, [sp, #12]
 8008cb2:	3307      	adds	r3, #7
 8008cb4:	f023 0307 	bic.w	r3, r3, #7
 8008cb8:	3308      	adds	r3, #8
 8008cba:	9303      	str	r3, [sp, #12]
 8008cbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cbe:	443b      	add	r3, r7
 8008cc0:	9309      	str	r3, [sp, #36]	; 0x24
 8008cc2:	e767      	b.n	8008b94 <_vfiprintf_r+0x94>
 8008cc4:	fb0c 3202 	mla	r2, ip, r2, r3
 8008cc8:	460c      	mov	r4, r1
 8008cca:	2001      	movs	r0, #1
 8008ccc:	e7a5      	b.n	8008c1a <_vfiprintf_r+0x11a>
 8008cce:	2300      	movs	r3, #0
 8008cd0:	3401      	adds	r4, #1
 8008cd2:	9305      	str	r3, [sp, #20]
 8008cd4:	4619      	mov	r1, r3
 8008cd6:	f04f 0c0a 	mov.w	ip, #10
 8008cda:	4620      	mov	r0, r4
 8008cdc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008ce0:	3a30      	subs	r2, #48	; 0x30
 8008ce2:	2a09      	cmp	r2, #9
 8008ce4:	d903      	bls.n	8008cee <_vfiprintf_r+0x1ee>
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d0c5      	beq.n	8008c76 <_vfiprintf_r+0x176>
 8008cea:	9105      	str	r1, [sp, #20]
 8008cec:	e7c3      	b.n	8008c76 <_vfiprintf_r+0x176>
 8008cee:	fb0c 2101 	mla	r1, ip, r1, r2
 8008cf2:	4604      	mov	r4, r0
 8008cf4:	2301      	movs	r3, #1
 8008cf6:	e7f0      	b.n	8008cda <_vfiprintf_r+0x1da>
 8008cf8:	ab03      	add	r3, sp, #12
 8008cfa:	9300      	str	r3, [sp, #0]
 8008cfc:	462a      	mov	r2, r5
 8008cfe:	4b16      	ldr	r3, [pc, #88]	; (8008d58 <_vfiprintf_r+0x258>)
 8008d00:	a904      	add	r1, sp, #16
 8008d02:	4630      	mov	r0, r6
 8008d04:	f7fd fc8c 	bl	8006620 <_printf_float>
 8008d08:	4607      	mov	r7, r0
 8008d0a:	1c78      	adds	r0, r7, #1
 8008d0c:	d1d6      	bne.n	8008cbc <_vfiprintf_r+0x1bc>
 8008d0e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008d10:	07d9      	lsls	r1, r3, #31
 8008d12:	d405      	bmi.n	8008d20 <_vfiprintf_r+0x220>
 8008d14:	89ab      	ldrh	r3, [r5, #12]
 8008d16:	059a      	lsls	r2, r3, #22
 8008d18:	d402      	bmi.n	8008d20 <_vfiprintf_r+0x220>
 8008d1a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008d1c:	f7ff f9d0 	bl	80080c0 <__retarget_lock_release_recursive>
 8008d20:	89ab      	ldrh	r3, [r5, #12]
 8008d22:	065b      	lsls	r3, r3, #25
 8008d24:	f53f af12 	bmi.w	8008b4c <_vfiprintf_r+0x4c>
 8008d28:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008d2a:	e711      	b.n	8008b50 <_vfiprintf_r+0x50>
 8008d2c:	ab03      	add	r3, sp, #12
 8008d2e:	9300      	str	r3, [sp, #0]
 8008d30:	462a      	mov	r2, r5
 8008d32:	4b09      	ldr	r3, [pc, #36]	; (8008d58 <_vfiprintf_r+0x258>)
 8008d34:	a904      	add	r1, sp, #16
 8008d36:	4630      	mov	r0, r6
 8008d38:	f7fd ff16 	bl	8006b68 <_printf_i>
 8008d3c:	e7e4      	b.n	8008d08 <_vfiprintf_r+0x208>
 8008d3e:	bf00      	nop
 8008d40:	0800b1a4 	.word	0x0800b1a4
 8008d44:	0800b1c4 	.word	0x0800b1c4
 8008d48:	0800b184 	.word	0x0800b184
 8008d4c:	0800b33c 	.word	0x0800b33c
 8008d50:	0800b346 	.word	0x0800b346
 8008d54:	08006621 	.word	0x08006621
 8008d58:	08008adb 	.word	0x08008adb
 8008d5c:	0800b342 	.word	0x0800b342

08008d60 <_sbrk_r>:
 8008d60:	b538      	push	{r3, r4, r5, lr}
 8008d62:	4d06      	ldr	r5, [pc, #24]	; (8008d7c <_sbrk_r+0x1c>)
 8008d64:	2300      	movs	r3, #0
 8008d66:	4604      	mov	r4, r0
 8008d68:	4608      	mov	r0, r1
 8008d6a:	602b      	str	r3, [r5, #0]
 8008d6c:	f7f8 ffb4 	bl	8001cd8 <_sbrk>
 8008d70:	1c43      	adds	r3, r0, #1
 8008d72:	d102      	bne.n	8008d7a <_sbrk_r+0x1a>
 8008d74:	682b      	ldr	r3, [r5, #0]
 8008d76:	b103      	cbz	r3, 8008d7a <_sbrk_r+0x1a>
 8008d78:	6023      	str	r3, [r4, #0]
 8008d7a:	bd38      	pop	{r3, r4, r5, pc}
 8008d7c:	20000540 	.word	0x20000540

08008d80 <__sread>:
 8008d80:	b510      	push	{r4, lr}
 8008d82:	460c      	mov	r4, r1
 8008d84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d88:	f000 f8e2 	bl	8008f50 <_read_r>
 8008d8c:	2800      	cmp	r0, #0
 8008d8e:	bfab      	itete	ge
 8008d90:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008d92:	89a3      	ldrhlt	r3, [r4, #12]
 8008d94:	181b      	addge	r3, r3, r0
 8008d96:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008d9a:	bfac      	ite	ge
 8008d9c:	6563      	strge	r3, [r4, #84]	; 0x54
 8008d9e:	81a3      	strhlt	r3, [r4, #12]
 8008da0:	bd10      	pop	{r4, pc}

08008da2 <__swrite>:
 8008da2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008da6:	461f      	mov	r7, r3
 8008da8:	898b      	ldrh	r3, [r1, #12]
 8008daa:	05db      	lsls	r3, r3, #23
 8008dac:	4605      	mov	r5, r0
 8008dae:	460c      	mov	r4, r1
 8008db0:	4616      	mov	r6, r2
 8008db2:	d505      	bpl.n	8008dc0 <__swrite+0x1e>
 8008db4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008db8:	2302      	movs	r3, #2
 8008dba:	2200      	movs	r2, #0
 8008dbc:	f000 f898 	bl	8008ef0 <_lseek_r>
 8008dc0:	89a3      	ldrh	r3, [r4, #12]
 8008dc2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008dc6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008dca:	81a3      	strh	r3, [r4, #12]
 8008dcc:	4632      	mov	r2, r6
 8008dce:	463b      	mov	r3, r7
 8008dd0:	4628      	mov	r0, r5
 8008dd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008dd6:	f000 b817 	b.w	8008e08 <_write_r>

08008dda <__sseek>:
 8008dda:	b510      	push	{r4, lr}
 8008ddc:	460c      	mov	r4, r1
 8008dde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008de2:	f000 f885 	bl	8008ef0 <_lseek_r>
 8008de6:	1c43      	adds	r3, r0, #1
 8008de8:	89a3      	ldrh	r3, [r4, #12]
 8008dea:	bf15      	itete	ne
 8008dec:	6560      	strne	r0, [r4, #84]	; 0x54
 8008dee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008df2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008df6:	81a3      	strheq	r3, [r4, #12]
 8008df8:	bf18      	it	ne
 8008dfa:	81a3      	strhne	r3, [r4, #12]
 8008dfc:	bd10      	pop	{r4, pc}

08008dfe <__sclose>:
 8008dfe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e02:	f000 b831 	b.w	8008e68 <_close_r>
	...

08008e08 <_write_r>:
 8008e08:	b538      	push	{r3, r4, r5, lr}
 8008e0a:	4d07      	ldr	r5, [pc, #28]	; (8008e28 <_write_r+0x20>)
 8008e0c:	4604      	mov	r4, r0
 8008e0e:	4608      	mov	r0, r1
 8008e10:	4611      	mov	r1, r2
 8008e12:	2200      	movs	r2, #0
 8008e14:	602a      	str	r2, [r5, #0]
 8008e16:	461a      	mov	r2, r3
 8008e18:	f7f8 ff0d 	bl	8001c36 <_write>
 8008e1c:	1c43      	adds	r3, r0, #1
 8008e1e:	d102      	bne.n	8008e26 <_write_r+0x1e>
 8008e20:	682b      	ldr	r3, [r5, #0]
 8008e22:	b103      	cbz	r3, 8008e26 <_write_r+0x1e>
 8008e24:	6023      	str	r3, [r4, #0]
 8008e26:	bd38      	pop	{r3, r4, r5, pc}
 8008e28:	20000540 	.word	0x20000540

08008e2c <__assert_func>:
 8008e2c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008e2e:	4614      	mov	r4, r2
 8008e30:	461a      	mov	r2, r3
 8008e32:	4b09      	ldr	r3, [pc, #36]	; (8008e58 <__assert_func+0x2c>)
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	4605      	mov	r5, r0
 8008e38:	68d8      	ldr	r0, [r3, #12]
 8008e3a:	b14c      	cbz	r4, 8008e50 <__assert_func+0x24>
 8008e3c:	4b07      	ldr	r3, [pc, #28]	; (8008e5c <__assert_func+0x30>)
 8008e3e:	9100      	str	r1, [sp, #0]
 8008e40:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008e44:	4906      	ldr	r1, [pc, #24]	; (8008e60 <__assert_func+0x34>)
 8008e46:	462b      	mov	r3, r5
 8008e48:	f000 f81e 	bl	8008e88 <fiprintf>
 8008e4c:	f000 f89f 	bl	8008f8e <abort>
 8008e50:	4b04      	ldr	r3, [pc, #16]	; (8008e64 <__assert_func+0x38>)
 8008e52:	461c      	mov	r4, r3
 8008e54:	e7f3      	b.n	8008e3e <__assert_func+0x12>
 8008e56:	bf00      	nop
 8008e58:	20000010 	.word	0x20000010
 8008e5c:	0800b34d 	.word	0x0800b34d
 8008e60:	0800b35a 	.word	0x0800b35a
 8008e64:	0800b388 	.word	0x0800b388

08008e68 <_close_r>:
 8008e68:	b538      	push	{r3, r4, r5, lr}
 8008e6a:	4d06      	ldr	r5, [pc, #24]	; (8008e84 <_close_r+0x1c>)
 8008e6c:	2300      	movs	r3, #0
 8008e6e:	4604      	mov	r4, r0
 8008e70:	4608      	mov	r0, r1
 8008e72:	602b      	str	r3, [r5, #0]
 8008e74:	f7f8 fefb 	bl	8001c6e <_close>
 8008e78:	1c43      	adds	r3, r0, #1
 8008e7a:	d102      	bne.n	8008e82 <_close_r+0x1a>
 8008e7c:	682b      	ldr	r3, [r5, #0]
 8008e7e:	b103      	cbz	r3, 8008e82 <_close_r+0x1a>
 8008e80:	6023      	str	r3, [r4, #0]
 8008e82:	bd38      	pop	{r3, r4, r5, pc}
 8008e84:	20000540 	.word	0x20000540

08008e88 <fiprintf>:
 8008e88:	b40e      	push	{r1, r2, r3}
 8008e8a:	b503      	push	{r0, r1, lr}
 8008e8c:	4601      	mov	r1, r0
 8008e8e:	ab03      	add	r3, sp, #12
 8008e90:	4805      	ldr	r0, [pc, #20]	; (8008ea8 <fiprintf+0x20>)
 8008e92:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e96:	6800      	ldr	r0, [r0, #0]
 8008e98:	9301      	str	r3, [sp, #4]
 8008e9a:	f7ff fe31 	bl	8008b00 <_vfiprintf_r>
 8008e9e:	b002      	add	sp, #8
 8008ea0:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ea4:	b003      	add	sp, #12
 8008ea6:	4770      	bx	lr
 8008ea8:	20000010 	.word	0x20000010

08008eac <_fstat_r>:
 8008eac:	b538      	push	{r3, r4, r5, lr}
 8008eae:	4d07      	ldr	r5, [pc, #28]	; (8008ecc <_fstat_r+0x20>)
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	4604      	mov	r4, r0
 8008eb4:	4608      	mov	r0, r1
 8008eb6:	4611      	mov	r1, r2
 8008eb8:	602b      	str	r3, [r5, #0]
 8008eba:	f7f8 fee4 	bl	8001c86 <_fstat>
 8008ebe:	1c43      	adds	r3, r0, #1
 8008ec0:	d102      	bne.n	8008ec8 <_fstat_r+0x1c>
 8008ec2:	682b      	ldr	r3, [r5, #0]
 8008ec4:	b103      	cbz	r3, 8008ec8 <_fstat_r+0x1c>
 8008ec6:	6023      	str	r3, [r4, #0]
 8008ec8:	bd38      	pop	{r3, r4, r5, pc}
 8008eca:	bf00      	nop
 8008ecc:	20000540 	.word	0x20000540

08008ed0 <_isatty_r>:
 8008ed0:	b538      	push	{r3, r4, r5, lr}
 8008ed2:	4d06      	ldr	r5, [pc, #24]	; (8008eec <_isatty_r+0x1c>)
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	4604      	mov	r4, r0
 8008ed8:	4608      	mov	r0, r1
 8008eda:	602b      	str	r3, [r5, #0]
 8008edc:	f7f8 fee3 	bl	8001ca6 <_isatty>
 8008ee0:	1c43      	adds	r3, r0, #1
 8008ee2:	d102      	bne.n	8008eea <_isatty_r+0x1a>
 8008ee4:	682b      	ldr	r3, [r5, #0]
 8008ee6:	b103      	cbz	r3, 8008eea <_isatty_r+0x1a>
 8008ee8:	6023      	str	r3, [r4, #0]
 8008eea:	bd38      	pop	{r3, r4, r5, pc}
 8008eec:	20000540 	.word	0x20000540

08008ef0 <_lseek_r>:
 8008ef0:	b538      	push	{r3, r4, r5, lr}
 8008ef2:	4d07      	ldr	r5, [pc, #28]	; (8008f10 <_lseek_r+0x20>)
 8008ef4:	4604      	mov	r4, r0
 8008ef6:	4608      	mov	r0, r1
 8008ef8:	4611      	mov	r1, r2
 8008efa:	2200      	movs	r2, #0
 8008efc:	602a      	str	r2, [r5, #0]
 8008efe:	461a      	mov	r2, r3
 8008f00:	f7f8 fedc 	bl	8001cbc <_lseek>
 8008f04:	1c43      	adds	r3, r0, #1
 8008f06:	d102      	bne.n	8008f0e <_lseek_r+0x1e>
 8008f08:	682b      	ldr	r3, [r5, #0]
 8008f0a:	b103      	cbz	r3, 8008f0e <_lseek_r+0x1e>
 8008f0c:	6023      	str	r3, [r4, #0]
 8008f0e:	bd38      	pop	{r3, r4, r5, pc}
 8008f10:	20000540 	.word	0x20000540

08008f14 <__ascii_mbtowc>:
 8008f14:	b082      	sub	sp, #8
 8008f16:	b901      	cbnz	r1, 8008f1a <__ascii_mbtowc+0x6>
 8008f18:	a901      	add	r1, sp, #4
 8008f1a:	b142      	cbz	r2, 8008f2e <__ascii_mbtowc+0x1a>
 8008f1c:	b14b      	cbz	r3, 8008f32 <__ascii_mbtowc+0x1e>
 8008f1e:	7813      	ldrb	r3, [r2, #0]
 8008f20:	600b      	str	r3, [r1, #0]
 8008f22:	7812      	ldrb	r2, [r2, #0]
 8008f24:	1e10      	subs	r0, r2, #0
 8008f26:	bf18      	it	ne
 8008f28:	2001      	movne	r0, #1
 8008f2a:	b002      	add	sp, #8
 8008f2c:	4770      	bx	lr
 8008f2e:	4610      	mov	r0, r2
 8008f30:	e7fb      	b.n	8008f2a <__ascii_mbtowc+0x16>
 8008f32:	f06f 0001 	mvn.w	r0, #1
 8008f36:	e7f8      	b.n	8008f2a <__ascii_mbtowc+0x16>

08008f38 <__malloc_lock>:
 8008f38:	4801      	ldr	r0, [pc, #4]	; (8008f40 <__malloc_lock+0x8>)
 8008f3a:	f7ff b8c0 	b.w	80080be <__retarget_lock_acquire_recursive>
 8008f3e:	bf00      	nop
 8008f40:	20000534 	.word	0x20000534

08008f44 <__malloc_unlock>:
 8008f44:	4801      	ldr	r0, [pc, #4]	; (8008f4c <__malloc_unlock+0x8>)
 8008f46:	f7ff b8bb 	b.w	80080c0 <__retarget_lock_release_recursive>
 8008f4a:	bf00      	nop
 8008f4c:	20000534 	.word	0x20000534

08008f50 <_read_r>:
 8008f50:	b538      	push	{r3, r4, r5, lr}
 8008f52:	4d07      	ldr	r5, [pc, #28]	; (8008f70 <_read_r+0x20>)
 8008f54:	4604      	mov	r4, r0
 8008f56:	4608      	mov	r0, r1
 8008f58:	4611      	mov	r1, r2
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	602a      	str	r2, [r5, #0]
 8008f5e:	461a      	mov	r2, r3
 8008f60:	f7f8 fe4c 	bl	8001bfc <_read>
 8008f64:	1c43      	adds	r3, r0, #1
 8008f66:	d102      	bne.n	8008f6e <_read_r+0x1e>
 8008f68:	682b      	ldr	r3, [r5, #0]
 8008f6a:	b103      	cbz	r3, 8008f6e <_read_r+0x1e>
 8008f6c:	6023      	str	r3, [r4, #0]
 8008f6e:	bd38      	pop	{r3, r4, r5, pc}
 8008f70:	20000540 	.word	0x20000540

08008f74 <__ascii_wctomb>:
 8008f74:	b149      	cbz	r1, 8008f8a <__ascii_wctomb+0x16>
 8008f76:	2aff      	cmp	r2, #255	; 0xff
 8008f78:	bf85      	ittet	hi
 8008f7a:	238a      	movhi	r3, #138	; 0x8a
 8008f7c:	6003      	strhi	r3, [r0, #0]
 8008f7e:	700a      	strbls	r2, [r1, #0]
 8008f80:	f04f 30ff 	movhi.w	r0, #4294967295
 8008f84:	bf98      	it	ls
 8008f86:	2001      	movls	r0, #1
 8008f88:	4770      	bx	lr
 8008f8a:	4608      	mov	r0, r1
 8008f8c:	4770      	bx	lr

08008f8e <abort>:
 8008f8e:	b508      	push	{r3, lr}
 8008f90:	2006      	movs	r0, #6
 8008f92:	f000 f82b 	bl	8008fec <raise>
 8008f96:	2001      	movs	r0, #1
 8008f98:	f7f8 fe26 	bl	8001be8 <_exit>

08008f9c <_raise_r>:
 8008f9c:	291f      	cmp	r1, #31
 8008f9e:	b538      	push	{r3, r4, r5, lr}
 8008fa0:	4604      	mov	r4, r0
 8008fa2:	460d      	mov	r5, r1
 8008fa4:	d904      	bls.n	8008fb0 <_raise_r+0x14>
 8008fa6:	2316      	movs	r3, #22
 8008fa8:	6003      	str	r3, [r0, #0]
 8008faa:	f04f 30ff 	mov.w	r0, #4294967295
 8008fae:	bd38      	pop	{r3, r4, r5, pc}
 8008fb0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008fb2:	b112      	cbz	r2, 8008fba <_raise_r+0x1e>
 8008fb4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008fb8:	b94b      	cbnz	r3, 8008fce <_raise_r+0x32>
 8008fba:	4620      	mov	r0, r4
 8008fbc:	f000 f830 	bl	8009020 <_getpid_r>
 8008fc0:	462a      	mov	r2, r5
 8008fc2:	4601      	mov	r1, r0
 8008fc4:	4620      	mov	r0, r4
 8008fc6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008fca:	f000 b817 	b.w	8008ffc <_kill_r>
 8008fce:	2b01      	cmp	r3, #1
 8008fd0:	d00a      	beq.n	8008fe8 <_raise_r+0x4c>
 8008fd2:	1c59      	adds	r1, r3, #1
 8008fd4:	d103      	bne.n	8008fde <_raise_r+0x42>
 8008fd6:	2316      	movs	r3, #22
 8008fd8:	6003      	str	r3, [r0, #0]
 8008fda:	2001      	movs	r0, #1
 8008fdc:	e7e7      	b.n	8008fae <_raise_r+0x12>
 8008fde:	2400      	movs	r4, #0
 8008fe0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008fe4:	4628      	mov	r0, r5
 8008fe6:	4798      	blx	r3
 8008fe8:	2000      	movs	r0, #0
 8008fea:	e7e0      	b.n	8008fae <_raise_r+0x12>

08008fec <raise>:
 8008fec:	4b02      	ldr	r3, [pc, #8]	; (8008ff8 <raise+0xc>)
 8008fee:	4601      	mov	r1, r0
 8008ff0:	6818      	ldr	r0, [r3, #0]
 8008ff2:	f7ff bfd3 	b.w	8008f9c <_raise_r>
 8008ff6:	bf00      	nop
 8008ff8:	20000010 	.word	0x20000010

08008ffc <_kill_r>:
 8008ffc:	b538      	push	{r3, r4, r5, lr}
 8008ffe:	4d07      	ldr	r5, [pc, #28]	; (800901c <_kill_r+0x20>)
 8009000:	2300      	movs	r3, #0
 8009002:	4604      	mov	r4, r0
 8009004:	4608      	mov	r0, r1
 8009006:	4611      	mov	r1, r2
 8009008:	602b      	str	r3, [r5, #0]
 800900a:	f7f8 fddd 	bl	8001bc8 <_kill>
 800900e:	1c43      	adds	r3, r0, #1
 8009010:	d102      	bne.n	8009018 <_kill_r+0x1c>
 8009012:	682b      	ldr	r3, [r5, #0]
 8009014:	b103      	cbz	r3, 8009018 <_kill_r+0x1c>
 8009016:	6023      	str	r3, [r4, #0]
 8009018:	bd38      	pop	{r3, r4, r5, pc}
 800901a:	bf00      	nop
 800901c:	20000540 	.word	0x20000540

08009020 <_getpid_r>:
 8009020:	f7f8 bdca 	b.w	8001bb8 <_getpid>

08009024 <atanf>:
 8009024:	b538      	push	{r3, r4, r5, lr}
 8009026:	ee10 5a10 	vmov	r5, s0
 800902a:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800902e:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 8009032:	eef0 7a40 	vmov.f32	s15, s0
 8009036:	db10      	blt.n	800905a <atanf+0x36>
 8009038:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800903c:	dd04      	ble.n	8009048 <atanf+0x24>
 800903e:	ee70 7a00 	vadd.f32	s15, s0, s0
 8009042:	eeb0 0a67 	vmov.f32	s0, s15
 8009046:	bd38      	pop	{r3, r4, r5, pc}
 8009048:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8009180 <atanf+0x15c>
 800904c:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 8009184 <atanf+0x160>
 8009050:	2d00      	cmp	r5, #0
 8009052:	bfd8      	it	le
 8009054:	eef0 7a40 	vmovle.f32	s15, s0
 8009058:	e7f3      	b.n	8009042 <atanf+0x1e>
 800905a:	4b4b      	ldr	r3, [pc, #300]	; (8009188 <atanf+0x164>)
 800905c:	429c      	cmp	r4, r3
 800905e:	dc10      	bgt.n	8009082 <atanf+0x5e>
 8009060:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 8009064:	da0a      	bge.n	800907c <atanf+0x58>
 8009066:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800918c <atanf+0x168>
 800906a:	ee30 7a07 	vadd.f32	s14, s0, s14
 800906e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009072:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8009076:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800907a:	dce2      	bgt.n	8009042 <atanf+0x1e>
 800907c:	f04f 33ff 	mov.w	r3, #4294967295
 8009080:	e013      	b.n	80090aa <atanf+0x86>
 8009082:	f000 f8e7 	bl	8009254 <fabsf>
 8009086:	4b42      	ldr	r3, [pc, #264]	; (8009190 <atanf+0x16c>)
 8009088:	429c      	cmp	r4, r3
 800908a:	dc4f      	bgt.n	800912c <atanf+0x108>
 800908c:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8009090:	429c      	cmp	r4, r3
 8009092:	dc41      	bgt.n	8009118 <atanf+0xf4>
 8009094:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8009098:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800909c:	eea0 7a27 	vfma.f32	s14, s0, s15
 80090a0:	2300      	movs	r3, #0
 80090a2:	ee30 0a27 	vadd.f32	s0, s0, s15
 80090a6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80090aa:	1c5a      	adds	r2, r3, #1
 80090ac:	ee27 6aa7 	vmul.f32	s12, s15, s15
 80090b0:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8009194 <atanf+0x170>
 80090b4:	eddf 5a38 	vldr	s11, [pc, #224]	; 8009198 <atanf+0x174>
 80090b8:	ed9f 5a38 	vldr	s10, [pc, #224]	; 800919c <atanf+0x178>
 80090bc:	ee66 6a06 	vmul.f32	s13, s12, s12
 80090c0:	eee6 5a87 	vfma.f32	s11, s13, s14
 80090c4:	ed9f 7a36 	vldr	s14, [pc, #216]	; 80091a0 <atanf+0x17c>
 80090c8:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80090cc:	eddf 5a35 	vldr	s11, [pc, #212]	; 80091a4 <atanf+0x180>
 80090d0:	eee7 5a26 	vfma.f32	s11, s14, s13
 80090d4:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80091a8 <atanf+0x184>
 80090d8:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80090dc:	eddf 5a33 	vldr	s11, [pc, #204]	; 80091ac <atanf+0x188>
 80090e0:	eee7 5a26 	vfma.f32	s11, s14, s13
 80090e4:	ed9f 7a32 	vldr	s14, [pc, #200]	; 80091b0 <atanf+0x18c>
 80090e8:	eea6 5a87 	vfma.f32	s10, s13, s14
 80090ec:	ed9f 7a31 	vldr	s14, [pc, #196]	; 80091b4 <atanf+0x190>
 80090f0:	eea5 7a26 	vfma.f32	s14, s10, s13
 80090f4:	ed9f 5a30 	vldr	s10, [pc, #192]	; 80091b8 <atanf+0x194>
 80090f8:	eea7 5a26 	vfma.f32	s10, s14, s13
 80090fc:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 80091bc <atanf+0x198>
 8009100:	eea5 7a26 	vfma.f32	s14, s10, s13
 8009104:	ee27 7a26 	vmul.f32	s14, s14, s13
 8009108:	eea5 7a86 	vfma.f32	s14, s11, s12
 800910c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009110:	d121      	bne.n	8009156 <atanf+0x132>
 8009112:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009116:	e794      	b.n	8009042 <atanf+0x1e>
 8009118:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800911c:	ee30 7a67 	vsub.f32	s14, s0, s15
 8009120:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009124:	2301      	movs	r3, #1
 8009126:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800912a:	e7be      	b.n	80090aa <atanf+0x86>
 800912c:	4b24      	ldr	r3, [pc, #144]	; (80091c0 <atanf+0x19c>)
 800912e:	429c      	cmp	r4, r3
 8009130:	dc0b      	bgt.n	800914a <atanf+0x126>
 8009132:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 8009136:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800913a:	eea0 7a27 	vfma.f32	s14, s0, s15
 800913e:	2302      	movs	r3, #2
 8009140:	ee70 6a67 	vsub.f32	s13, s0, s15
 8009144:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009148:	e7af      	b.n	80090aa <atanf+0x86>
 800914a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800914e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8009152:	2303      	movs	r3, #3
 8009154:	e7a9      	b.n	80090aa <atanf+0x86>
 8009156:	4a1b      	ldr	r2, [pc, #108]	; (80091c4 <atanf+0x1a0>)
 8009158:	491b      	ldr	r1, [pc, #108]	; (80091c8 <atanf+0x1a4>)
 800915a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800915e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8009162:	ed93 0a00 	vldr	s0, [r3]
 8009166:	ee37 7a40 	vsub.f32	s14, s14, s0
 800916a:	ed92 0a00 	vldr	s0, [r2]
 800916e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009172:	2d00      	cmp	r5, #0
 8009174:	ee70 7a67 	vsub.f32	s15, s0, s15
 8009178:	bfb8      	it	lt
 800917a:	eef1 7a67 	vneglt.f32	s15, s15
 800917e:	e760      	b.n	8009042 <atanf+0x1e>
 8009180:	3fc90fdb 	.word	0x3fc90fdb
 8009184:	bfc90fdb 	.word	0xbfc90fdb
 8009188:	3edfffff 	.word	0x3edfffff
 800918c:	7149f2ca 	.word	0x7149f2ca
 8009190:	3f97ffff 	.word	0x3f97ffff
 8009194:	3c8569d7 	.word	0x3c8569d7
 8009198:	3d4bda59 	.word	0x3d4bda59
 800919c:	bd6ef16b 	.word	0xbd6ef16b
 80091a0:	3d886b35 	.word	0x3d886b35
 80091a4:	3dba2e6e 	.word	0x3dba2e6e
 80091a8:	3e124925 	.word	0x3e124925
 80091ac:	3eaaaaab 	.word	0x3eaaaaab
 80091b0:	bd15a221 	.word	0xbd15a221
 80091b4:	bd9d8795 	.word	0xbd9d8795
 80091b8:	bde38e38 	.word	0xbde38e38
 80091bc:	be4ccccd 	.word	0xbe4ccccd
 80091c0:	401bffff 	.word	0x401bffff
 80091c4:	0800b494 	.word	0x0800b494
 80091c8:	0800b4a4 	.word	0x0800b4a4

080091cc <cosf>:
 80091cc:	ee10 3a10 	vmov	r3, s0
 80091d0:	b507      	push	{r0, r1, r2, lr}
 80091d2:	4a1e      	ldr	r2, [pc, #120]	; (800924c <cosf+0x80>)
 80091d4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80091d8:	4293      	cmp	r3, r2
 80091da:	dc06      	bgt.n	80091ea <cosf+0x1e>
 80091dc:	eddf 0a1c 	vldr	s1, [pc, #112]	; 8009250 <cosf+0x84>
 80091e0:	b003      	add	sp, #12
 80091e2:	f85d eb04 	ldr.w	lr, [sp], #4
 80091e6:	f001 b97d 	b.w	800a4e4 <__kernel_cosf>
 80091ea:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80091ee:	db04      	blt.n	80091fa <cosf+0x2e>
 80091f0:	ee30 0a40 	vsub.f32	s0, s0, s0
 80091f4:	b003      	add	sp, #12
 80091f6:	f85d fb04 	ldr.w	pc, [sp], #4
 80091fa:	4668      	mov	r0, sp
 80091fc:	f001 f832 	bl	800a264 <__ieee754_rem_pio2f>
 8009200:	f000 0003 	and.w	r0, r0, #3
 8009204:	2801      	cmp	r0, #1
 8009206:	d009      	beq.n	800921c <cosf+0x50>
 8009208:	2802      	cmp	r0, #2
 800920a:	d010      	beq.n	800922e <cosf+0x62>
 800920c:	b9b0      	cbnz	r0, 800923c <cosf+0x70>
 800920e:	eddd 0a01 	vldr	s1, [sp, #4]
 8009212:	ed9d 0a00 	vldr	s0, [sp]
 8009216:	f001 f965 	bl	800a4e4 <__kernel_cosf>
 800921a:	e7eb      	b.n	80091f4 <cosf+0x28>
 800921c:	eddd 0a01 	vldr	s1, [sp, #4]
 8009220:	ed9d 0a00 	vldr	s0, [sp]
 8009224:	f001 fc34 	bl	800aa90 <__kernel_sinf>
 8009228:	eeb1 0a40 	vneg.f32	s0, s0
 800922c:	e7e2      	b.n	80091f4 <cosf+0x28>
 800922e:	eddd 0a01 	vldr	s1, [sp, #4]
 8009232:	ed9d 0a00 	vldr	s0, [sp]
 8009236:	f001 f955 	bl	800a4e4 <__kernel_cosf>
 800923a:	e7f5      	b.n	8009228 <cosf+0x5c>
 800923c:	eddd 0a01 	vldr	s1, [sp, #4]
 8009240:	ed9d 0a00 	vldr	s0, [sp]
 8009244:	2001      	movs	r0, #1
 8009246:	f001 fc23 	bl	800aa90 <__kernel_sinf>
 800924a:	e7d3      	b.n	80091f4 <cosf+0x28>
 800924c:	3f490fd8 	.word	0x3f490fd8
 8009250:	00000000 	.word	0x00000000

08009254 <fabsf>:
 8009254:	ee10 3a10 	vmov	r3, s0
 8009258:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800925c:	ee00 3a10 	vmov	s0, r3
 8009260:	4770      	bx	lr
	...

08009264 <sinf>:
 8009264:	ee10 3a10 	vmov	r3, s0
 8009268:	b507      	push	{r0, r1, r2, lr}
 800926a:	4a1f      	ldr	r2, [pc, #124]	; (80092e8 <sinf+0x84>)
 800926c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009270:	4293      	cmp	r3, r2
 8009272:	dc07      	bgt.n	8009284 <sinf+0x20>
 8009274:	eddf 0a1d 	vldr	s1, [pc, #116]	; 80092ec <sinf+0x88>
 8009278:	2000      	movs	r0, #0
 800927a:	b003      	add	sp, #12
 800927c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009280:	f001 bc06 	b.w	800aa90 <__kernel_sinf>
 8009284:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8009288:	db04      	blt.n	8009294 <sinf+0x30>
 800928a:	ee30 0a40 	vsub.f32	s0, s0, s0
 800928e:	b003      	add	sp, #12
 8009290:	f85d fb04 	ldr.w	pc, [sp], #4
 8009294:	4668      	mov	r0, sp
 8009296:	f000 ffe5 	bl	800a264 <__ieee754_rem_pio2f>
 800929a:	f000 0003 	and.w	r0, r0, #3
 800929e:	2801      	cmp	r0, #1
 80092a0:	d00a      	beq.n	80092b8 <sinf+0x54>
 80092a2:	2802      	cmp	r0, #2
 80092a4:	d00f      	beq.n	80092c6 <sinf+0x62>
 80092a6:	b9c0      	cbnz	r0, 80092da <sinf+0x76>
 80092a8:	eddd 0a01 	vldr	s1, [sp, #4]
 80092ac:	ed9d 0a00 	vldr	s0, [sp]
 80092b0:	2001      	movs	r0, #1
 80092b2:	f001 fbed 	bl	800aa90 <__kernel_sinf>
 80092b6:	e7ea      	b.n	800928e <sinf+0x2a>
 80092b8:	eddd 0a01 	vldr	s1, [sp, #4]
 80092bc:	ed9d 0a00 	vldr	s0, [sp]
 80092c0:	f001 f910 	bl	800a4e4 <__kernel_cosf>
 80092c4:	e7e3      	b.n	800928e <sinf+0x2a>
 80092c6:	eddd 0a01 	vldr	s1, [sp, #4]
 80092ca:	ed9d 0a00 	vldr	s0, [sp]
 80092ce:	2001      	movs	r0, #1
 80092d0:	f001 fbde 	bl	800aa90 <__kernel_sinf>
 80092d4:	eeb1 0a40 	vneg.f32	s0, s0
 80092d8:	e7d9      	b.n	800928e <sinf+0x2a>
 80092da:	eddd 0a01 	vldr	s1, [sp, #4]
 80092de:	ed9d 0a00 	vldr	s0, [sp]
 80092e2:	f001 f8ff 	bl	800a4e4 <__kernel_cosf>
 80092e6:	e7f5      	b.n	80092d4 <sinf+0x70>
 80092e8:	3f490fd8 	.word	0x3f490fd8
 80092ec:	00000000 	.word	0x00000000

080092f0 <tanf>:
 80092f0:	ee10 3a10 	vmov	r3, s0
 80092f4:	b507      	push	{r0, r1, r2, lr}
 80092f6:	4a12      	ldr	r2, [pc, #72]	; (8009340 <tanf+0x50>)
 80092f8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80092fc:	4293      	cmp	r3, r2
 80092fe:	dc07      	bgt.n	8009310 <tanf+0x20>
 8009300:	eddf 0a10 	vldr	s1, [pc, #64]	; 8009344 <tanf+0x54>
 8009304:	2001      	movs	r0, #1
 8009306:	b003      	add	sp, #12
 8009308:	f85d eb04 	ldr.w	lr, [sp], #4
 800930c:	f001 bc08 	b.w	800ab20 <__kernel_tanf>
 8009310:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8009314:	db04      	blt.n	8009320 <tanf+0x30>
 8009316:	ee30 0a40 	vsub.f32	s0, s0, s0
 800931a:	b003      	add	sp, #12
 800931c:	f85d fb04 	ldr.w	pc, [sp], #4
 8009320:	4668      	mov	r0, sp
 8009322:	f000 ff9f 	bl	800a264 <__ieee754_rem_pio2f>
 8009326:	0040      	lsls	r0, r0, #1
 8009328:	f000 0002 	and.w	r0, r0, #2
 800932c:	eddd 0a01 	vldr	s1, [sp, #4]
 8009330:	ed9d 0a00 	vldr	s0, [sp]
 8009334:	f1c0 0001 	rsb	r0, r0, #1
 8009338:	f001 fbf2 	bl	800ab20 <__kernel_tanf>
 800933c:	e7ed      	b.n	800931a <tanf+0x2a>
 800933e:	bf00      	nop
 8009340:	3f490fda 	.word	0x3f490fda
 8009344:	00000000 	.word	0x00000000

08009348 <pow>:
 8009348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800934a:	ed2d 8b02 	vpush	{d8}
 800934e:	eeb0 8a40 	vmov.f32	s16, s0
 8009352:	eef0 8a60 	vmov.f32	s17, s1
 8009356:	ec55 4b11 	vmov	r4, r5, d1
 800935a:	f000 f8bd 	bl	80094d8 <__ieee754_pow>
 800935e:	4622      	mov	r2, r4
 8009360:	462b      	mov	r3, r5
 8009362:	4620      	mov	r0, r4
 8009364:	4629      	mov	r1, r5
 8009366:	ec57 6b10 	vmov	r6, r7, d0
 800936a:	f7f7 fbe7 	bl	8000b3c <__aeabi_dcmpun>
 800936e:	2800      	cmp	r0, #0
 8009370:	d13b      	bne.n	80093ea <pow+0xa2>
 8009372:	ec51 0b18 	vmov	r0, r1, d8
 8009376:	2200      	movs	r2, #0
 8009378:	2300      	movs	r3, #0
 800937a:	f7f7 fbad 	bl	8000ad8 <__aeabi_dcmpeq>
 800937e:	b1b8      	cbz	r0, 80093b0 <pow+0x68>
 8009380:	2200      	movs	r2, #0
 8009382:	2300      	movs	r3, #0
 8009384:	4620      	mov	r0, r4
 8009386:	4629      	mov	r1, r5
 8009388:	f7f7 fba6 	bl	8000ad8 <__aeabi_dcmpeq>
 800938c:	2800      	cmp	r0, #0
 800938e:	d146      	bne.n	800941e <pow+0xd6>
 8009390:	ec45 4b10 	vmov	d0, r4, r5
 8009394:	f001 fcdd 	bl	800ad52 <finite>
 8009398:	b338      	cbz	r0, 80093ea <pow+0xa2>
 800939a:	2200      	movs	r2, #0
 800939c:	2300      	movs	r3, #0
 800939e:	4620      	mov	r0, r4
 80093a0:	4629      	mov	r1, r5
 80093a2:	f7f7 fba3 	bl	8000aec <__aeabi_dcmplt>
 80093a6:	b300      	cbz	r0, 80093ea <pow+0xa2>
 80093a8:	f7fd f868 	bl	800647c <__errno>
 80093ac:	2322      	movs	r3, #34	; 0x22
 80093ae:	e01b      	b.n	80093e8 <pow+0xa0>
 80093b0:	ec47 6b10 	vmov	d0, r6, r7
 80093b4:	f001 fccd 	bl	800ad52 <finite>
 80093b8:	b9e0      	cbnz	r0, 80093f4 <pow+0xac>
 80093ba:	eeb0 0a48 	vmov.f32	s0, s16
 80093be:	eef0 0a68 	vmov.f32	s1, s17
 80093c2:	f001 fcc6 	bl	800ad52 <finite>
 80093c6:	b1a8      	cbz	r0, 80093f4 <pow+0xac>
 80093c8:	ec45 4b10 	vmov	d0, r4, r5
 80093cc:	f001 fcc1 	bl	800ad52 <finite>
 80093d0:	b180      	cbz	r0, 80093f4 <pow+0xac>
 80093d2:	4632      	mov	r2, r6
 80093d4:	463b      	mov	r3, r7
 80093d6:	4630      	mov	r0, r6
 80093d8:	4639      	mov	r1, r7
 80093da:	f7f7 fbaf 	bl	8000b3c <__aeabi_dcmpun>
 80093de:	2800      	cmp	r0, #0
 80093e0:	d0e2      	beq.n	80093a8 <pow+0x60>
 80093e2:	f7fd f84b 	bl	800647c <__errno>
 80093e6:	2321      	movs	r3, #33	; 0x21
 80093e8:	6003      	str	r3, [r0, #0]
 80093ea:	ecbd 8b02 	vpop	{d8}
 80093ee:	ec47 6b10 	vmov	d0, r6, r7
 80093f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80093f4:	2200      	movs	r2, #0
 80093f6:	2300      	movs	r3, #0
 80093f8:	4630      	mov	r0, r6
 80093fa:	4639      	mov	r1, r7
 80093fc:	f7f7 fb6c 	bl	8000ad8 <__aeabi_dcmpeq>
 8009400:	2800      	cmp	r0, #0
 8009402:	d0f2      	beq.n	80093ea <pow+0xa2>
 8009404:	eeb0 0a48 	vmov.f32	s0, s16
 8009408:	eef0 0a68 	vmov.f32	s1, s17
 800940c:	f001 fca1 	bl	800ad52 <finite>
 8009410:	2800      	cmp	r0, #0
 8009412:	d0ea      	beq.n	80093ea <pow+0xa2>
 8009414:	ec45 4b10 	vmov	d0, r4, r5
 8009418:	f001 fc9b 	bl	800ad52 <finite>
 800941c:	e7c3      	b.n	80093a6 <pow+0x5e>
 800941e:	4f01      	ldr	r7, [pc, #4]	; (8009424 <pow+0xdc>)
 8009420:	2600      	movs	r6, #0
 8009422:	e7e2      	b.n	80093ea <pow+0xa2>
 8009424:	3ff00000 	.word	0x3ff00000

08009428 <sqrt>:
 8009428:	b538      	push	{r3, r4, r5, lr}
 800942a:	ed2d 8b02 	vpush	{d8}
 800942e:	ec55 4b10 	vmov	r4, r5, d0
 8009432:	f000 fd7f 	bl	8009f34 <__ieee754_sqrt>
 8009436:	4622      	mov	r2, r4
 8009438:	462b      	mov	r3, r5
 800943a:	4620      	mov	r0, r4
 800943c:	4629      	mov	r1, r5
 800943e:	eeb0 8a40 	vmov.f32	s16, s0
 8009442:	eef0 8a60 	vmov.f32	s17, s1
 8009446:	f7f7 fb79 	bl	8000b3c <__aeabi_dcmpun>
 800944a:	b990      	cbnz	r0, 8009472 <sqrt+0x4a>
 800944c:	2200      	movs	r2, #0
 800944e:	2300      	movs	r3, #0
 8009450:	4620      	mov	r0, r4
 8009452:	4629      	mov	r1, r5
 8009454:	f7f7 fb4a 	bl	8000aec <__aeabi_dcmplt>
 8009458:	b158      	cbz	r0, 8009472 <sqrt+0x4a>
 800945a:	f7fd f80f 	bl	800647c <__errno>
 800945e:	2321      	movs	r3, #33	; 0x21
 8009460:	6003      	str	r3, [r0, #0]
 8009462:	2200      	movs	r2, #0
 8009464:	2300      	movs	r3, #0
 8009466:	4610      	mov	r0, r2
 8009468:	4619      	mov	r1, r3
 800946a:	f7f7 f9f7 	bl	800085c <__aeabi_ddiv>
 800946e:	ec41 0b18 	vmov	d8, r0, r1
 8009472:	eeb0 0a48 	vmov.f32	s0, s16
 8009476:	eef0 0a68 	vmov.f32	s1, s17
 800947a:	ecbd 8b02 	vpop	{d8}
 800947e:	bd38      	pop	{r3, r4, r5, pc}

08009480 <asinf>:
 8009480:	b508      	push	{r3, lr}
 8009482:	ed2d 8b02 	vpush	{d8}
 8009486:	eeb0 8a40 	vmov.f32	s16, s0
 800948a:	f000 fe05 	bl	800a098 <__ieee754_asinf>
 800948e:	eeb4 8a48 	vcmp.f32	s16, s16
 8009492:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009496:	eef0 8a40 	vmov.f32	s17, s0
 800949a:	d615      	bvs.n	80094c8 <asinf+0x48>
 800949c:	eeb0 0a48 	vmov.f32	s0, s16
 80094a0:	f7ff fed8 	bl	8009254 <fabsf>
 80094a4:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80094a8:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80094ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094b0:	dd0a      	ble.n	80094c8 <asinf+0x48>
 80094b2:	f7fc ffe3 	bl	800647c <__errno>
 80094b6:	ecbd 8b02 	vpop	{d8}
 80094ba:	2321      	movs	r3, #33	; 0x21
 80094bc:	6003      	str	r3, [r0, #0]
 80094be:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80094c2:	4804      	ldr	r0, [pc, #16]	; (80094d4 <asinf+0x54>)
 80094c4:	f001 bd18 	b.w	800aef8 <nanf>
 80094c8:	eeb0 0a68 	vmov.f32	s0, s17
 80094cc:	ecbd 8b02 	vpop	{d8}
 80094d0:	bd08      	pop	{r3, pc}
 80094d2:	bf00      	nop
 80094d4:	0800b388 	.word	0x0800b388

080094d8 <__ieee754_pow>:
 80094d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094dc:	ed2d 8b06 	vpush	{d8-d10}
 80094e0:	b089      	sub	sp, #36	; 0x24
 80094e2:	ed8d 1b00 	vstr	d1, [sp]
 80094e6:	e9dd 2900 	ldrd	r2, r9, [sp]
 80094ea:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80094ee:	ea58 0102 	orrs.w	r1, r8, r2
 80094f2:	ec57 6b10 	vmov	r6, r7, d0
 80094f6:	d115      	bne.n	8009524 <__ieee754_pow+0x4c>
 80094f8:	19b3      	adds	r3, r6, r6
 80094fa:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 80094fe:	4152      	adcs	r2, r2
 8009500:	4299      	cmp	r1, r3
 8009502:	4b89      	ldr	r3, [pc, #548]	; (8009728 <__ieee754_pow+0x250>)
 8009504:	4193      	sbcs	r3, r2
 8009506:	f080 84d2 	bcs.w	8009eae <__ieee754_pow+0x9d6>
 800950a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800950e:	4630      	mov	r0, r6
 8009510:	4639      	mov	r1, r7
 8009512:	f7f6 fec3 	bl	800029c <__adddf3>
 8009516:	ec41 0b10 	vmov	d0, r0, r1
 800951a:	b009      	add	sp, #36	; 0x24
 800951c:	ecbd 8b06 	vpop	{d8-d10}
 8009520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009524:	4b81      	ldr	r3, [pc, #516]	; (800972c <__ieee754_pow+0x254>)
 8009526:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800952a:	429c      	cmp	r4, r3
 800952c:	ee10 aa10 	vmov	sl, s0
 8009530:	463d      	mov	r5, r7
 8009532:	dc06      	bgt.n	8009542 <__ieee754_pow+0x6a>
 8009534:	d101      	bne.n	800953a <__ieee754_pow+0x62>
 8009536:	2e00      	cmp	r6, #0
 8009538:	d1e7      	bne.n	800950a <__ieee754_pow+0x32>
 800953a:	4598      	cmp	r8, r3
 800953c:	dc01      	bgt.n	8009542 <__ieee754_pow+0x6a>
 800953e:	d10f      	bne.n	8009560 <__ieee754_pow+0x88>
 8009540:	b172      	cbz	r2, 8009560 <__ieee754_pow+0x88>
 8009542:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8009546:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800954a:	ea55 050a 	orrs.w	r5, r5, sl
 800954e:	d1dc      	bne.n	800950a <__ieee754_pow+0x32>
 8009550:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009554:	18db      	adds	r3, r3, r3
 8009556:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800955a:	4152      	adcs	r2, r2
 800955c:	429d      	cmp	r5, r3
 800955e:	e7d0      	b.n	8009502 <__ieee754_pow+0x2a>
 8009560:	2d00      	cmp	r5, #0
 8009562:	da3b      	bge.n	80095dc <__ieee754_pow+0x104>
 8009564:	4b72      	ldr	r3, [pc, #456]	; (8009730 <__ieee754_pow+0x258>)
 8009566:	4598      	cmp	r8, r3
 8009568:	dc51      	bgt.n	800960e <__ieee754_pow+0x136>
 800956a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800956e:	4598      	cmp	r8, r3
 8009570:	f340 84ac 	ble.w	8009ecc <__ieee754_pow+0x9f4>
 8009574:	ea4f 5328 	mov.w	r3, r8, asr #20
 8009578:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800957c:	2b14      	cmp	r3, #20
 800957e:	dd0f      	ble.n	80095a0 <__ieee754_pow+0xc8>
 8009580:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8009584:	fa22 f103 	lsr.w	r1, r2, r3
 8009588:	fa01 f303 	lsl.w	r3, r1, r3
 800958c:	4293      	cmp	r3, r2
 800958e:	f040 849d 	bne.w	8009ecc <__ieee754_pow+0x9f4>
 8009592:	f001 0101 	and.w	r1, r1, #1
 8009596:	f1c1 0302 	rsb	r3, r1, #2
 800959a:	9304      	str	r3, [sp, #16]
 800959c:	b182      	cbz	r2, 80095c0 <__ieee754_pow+0xe8>
 800959e:	e05f      	b.n	8009660 <__ieee754_pow+0x188>
 80095a0:	2a00      	cmp	r2, #0
 80095a2:	d15b      	bne.n	800965c <__ieee754_pow+0x184>
 80095a4:	f1c3 0314 	rsb	r3, r3, #20
 80095a8:	fa48 f103 	asr.w	r1, r8, r3
 80095ac:	fa01 f303 	lsl.w	r3, r1, r3
 80095b0:	4543      	cmp	r3, r8
 80095b2:	f040 8488 	bne.w	8009ec6 <__ieee754_pow+0x9ee>
 80095b6:	f001 0101 	and.w	r1, r1, #1
 80095ba:	f1c1 0302 	rsb	r3, r1, #2
 80095be:	9304      	str	r3, [sp, #16]
 80095c0:	4b5c      	ldr	r3, [pc, #368]	; (8009734 <__ieee754_pow+0x25c>)
 80095c2:	4598      	cmp	r8, r3
 80095c4:	d132      	bne.n	800962c <__ieee754_pow+0x154>
 80095c6:	f1b9 0f00 	cmp.w	r9, #0
 80095ca:	f280 8478 	bge.w	8009ebe <__ieee754_pow+0x9e6>
 80095ce:	4959      	ldr	r1, [pc, #356]	; (8009734 <__ieee754_pow+0x25c>)
 80095d0:	4632      	mov	r2, r6
 80095d2:	463b      	mov	r3, r7
 80095d4:	2000      	movs	r0, #0
 80095d6:	f7f7 f941 	bl	800085c <__aeabi_ddiv>
 80095da:	e79c      	b.n	8009516 <__ieee754_pow+0x3e>
 80095dc:	2300      	movs	r3, #0
 80095de:	9304      	str	r3, [sp, #16]
 80095e0:	2a00      	cmp	r2, #0
 80095e2:	d13d      	bne.n	8009660 <__ieee754_pow+0x188>
 80095e4:	4b51      	ldr	r3, [pc, #324]	; (800972c <__ieee754_pow+0x254>)
 80095e6:	4598      	cmp	r8, r3
 80095e8:	d1ea      	bne.n	80095c0 <__ieee754_pow+0xe8>
 80095ea:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80095ee:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80095f2:	ea53 030a 	orrs.w	r3, r3, sl
 80095f6:	f000 845a 	beq.w	8009eae <__ieee754_pow+0x9d6>
 80095fa:	4b4f      	ldr	r3, [pc, #316]	; (8009738 <__ieee754_pow+0x260>)
 80095fc:	429c      	cmp	r4, r3
 80095fe:	dd08      	ble.n	8009612 <__ieee754_pow+0x13a>
 8009600:	f1b9 0f00 	cmp.w	r9, #0
 8009604:	f2c0 8457 	blt.w	8009eb6 <__ieee754_pow+0x9de>
 8009608:	e9dd 0100 	ldrd	r0, r1, [sp]
 800960c:	e783      	b.n	8009516 <__ieee754_pow+0x3e>
 800960e:	2302      	movs	r3, #2
 8009610:	e7e5      	b.n	80095de <__ieee754_pow+0x106>
 8009612:	f1b9 0f00 	cmp.w	r9, #0
 8009616:	f04f 0000 	mov.w	r0, #0
 800961a:	f04f 0100 	mov.w	r1, #0
 800961e:	f6bf af7a 	bge.w	8009516 <__ieee754_pow+0x3e>
 8009622:	e9dd 0300 	ldrd	r0, r3, [sp]
 8009626:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800962a:	e774      	b.n	8009516 <__ieee754_pow+0x3e>
 800962c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8009630:	d106      	bne.n	8009640 <__ieee754_pow+0x168>
 8009632:	4632      	mov	r2, r6
 8009634:	463b      	mov	r3, r7
 8009636:	4630      	mov	r0, r6
 8009638:	4639      	mov	r1, r7
 800963a:	f7f6 ffe5 	bl	8000608 <__aeabi_dmul>
 800963e:	e76a      	b.n	8009516 <__ieee754_pow+0x3e>
 8009640:	4b3e      	ldr	r3, [pc, #248]	; (800973c <__ieee754_pow+0x264>)
 8009642:	4599      	cmp	r9, r3
 8009644:	d10c      	bne.n	8009660 <__ieee754_pow+0x188>
 8009646:	2d00      	cmp	r5, #0
 8009648:	db0a      	blt.n	8009660 <__ieee754_pow+0x188>
 800964a:	ec47 6b10 	vmov	d0, r6, r7
 800964e:	b009      	add	sp, #36	; 0x24
 8009650:	ecbd 8b06 	vpop	{d8-d10}
 8009654:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009658:	f000 bc6c 	b.w	8009f34 <__ieee754_sqrt>
 800965c:	2300      	movs	r3, #0
 800965e:	9304      	str	r3, [sp, #16]
 8009660:	ec47 6b10 	vmov	d0, r6, r7
 8009664:	f001 fb6c 	bl	800ad40 <fabs>
 8009668:	ec51 0b10 	vmov	r0, r1, d0
 800966c:	f1ba 0f00 	cmp.w	sl, #0
 8009670:	d129      	bne.n	80096c6 <__ieee754_pow+0x1ee>
 8009672:	b124      	cbz	r4, 800967e <__ieee754_pow+0x1a6>
 8009674:	4b2f      	ldr	r3, [pc, #188]	; (8009734 <__ieee754_pow+0x25c>)
 8009676:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800967a:	429a      	cmp	r2, r3
 800967c:	d123      	bne.n	80096c6 <__ieee754_pow+0x1ee>
 800967e:	f1b9 0f00 	cmp.w	r9, #0
 8009682:	da05      	bge.n	8009690 <__ieee754_pow+0x1b8>
 8009684:	4602      	mov	r2, r0
 8009686:	460b      	mov	r3, r1
 8009688:	2000      	movs	r0, #0
 800968a:	492a      	ldr	r1, [pc, #168]	; (8009734 <__ieee754_pow+0x25c>)
 800968c:	f7f7 f8e6 	bl	800085c <__aeabi_ddiv>
 8009690:	2d00      	cmp	r5, #0
 8009692:	f6bf af40 	bge.w	8009516 <__ieee754_pow+0x3e>
 8009696:	9b04      	ldr	r3, [sp, #16]
 8009698:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800969c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80096a0:	4323      	orrs	r3, r4
 80096a2:	d108      	bne.n	80096b6 <__ieee754_pow+0x1de>
 80096a4:	4602      	mov	r2, r0
 80096a6:	460b      	mov	r3, r1
 80096a8:	4610      	mov	r0, r2
 80096aa:	4619      	mov	r1, r3
 80096ac:	f7f6 fdf4 	bl	8000298 <__aeabi_dsub>
 80096b0:	4602      	mov	r2, r0
 80096b2:	460b      	mov	r3, r1
 80096b4:	e78f      	b.n	80095d6 <__ieee754_pow+0xfe>
 80096b6:	9b04      	ldr	r3, [sp, #16]
 80096b8:	2b01      	cmp	r3, #1
 80096ba:	f47f af2c 	bne.w	8009516 <__ieee754_pow+0x3e>
 80096be:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80096c2:	4619      	mov	r1, r3
 80096c4:	e727      	b.n	8009516 <__ieee754_pow+0x3e>
 80096c6:	0feb      	lsrs	r3, r5, #31
 80096c8:	3b01      	subs	r3, #1
 80096ca:	9306      	str	r3, [sp, #24]
 80096cc:	9a06      	ldr	r2, [sp, #24]
 80096ce:	9b04      	ldr	r3, [sp, #16]
 80096d0:	4313      	orrs	r3, r2
 80096d2:	d102      	bne.n	80096da <__ieee754_pow+0x202>
 80096d4:	4632      	mov	r2, r6
 80096d6:	463b      	mov	r3, r7
 80096d8:	e7e6      	b.n	80096a8 <__ieee754_pow+0x1d0>
 80096da:	4b19      	ldr	r3, [pc, #100]	; (8009740 <__ieee754_pow+0x268>)
 80096dc:	4598      	cmp	r8, r3
 80096de:	f340 80fb 	ble.w	80098d8 <__ieee754_pow+0x400>
 80096e2:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80096e6:	4598      	cmp	r8, r3
 80096e8:	4b13      	ldr	r3, [pc, #76]	; (8009738 <__ieee754_pow+0x260>)
 80096ea:	dd0c      	ble.n	8009706 <__ieee754_pow+0x22e>
 80096ec:	429c      	cmp	r4, r3
 80096ee:	dc0f      	bgt.n	8009710 <__ieee754_pow+0x238>
 80096f0:	f1b9 0f00 	cmp.w	r9, #0
 80096f4:	da0f      	bge.n	8009716 <__ieee754_pow+0x23e>
 80096f6:	2000      	movs	r0, #0
 80096f8:	b009      	add	sp, #36	; 0x24
 80096fa:	ecbd 8b06 	vpop	{d8-d10}
 80096fe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009702:	f001 bb14 	b.w	800ad2e <__math_oflow>
 8009706:	429c      	cmp	r4, r3
 8009708:	dbf2      	blt.n	80096f0 <__ieee754_pow+0x218>
 800970a:	4b0a      	ldr	r3, [pc, #40]	; (8009734 <__ieee754_pow+0x25c>)
 800970c:	429c      	cmp	r4, r3
 800970e:	dd19      	ble.n	8009744 <__ieee754_pow+0x26c>
 8009710:	f1b9 0f00 	cmp.w	r9, #0
 8009714:	dcef      	bgt.n	80096f6 <__ieee754_pow+0x21e>
 8009716:	2000      	movs	r0, #0
 8009718:	b009      	add	sp, #36	; 0x24
 800971a:	ecbd 8b06 	vpop	{d8-d10}
 800971e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009722:	f001 bafb 	b.w	800ad1c <__math_uflow>
 8009726:	bf00      	nop
 8009728:	fff00000 	.word	0xfff00000
 800972c:	7ff00000 	.word	0x7ff00000
 8009730:	433fffff 	.word	0x433fffff
 8009734:	3ff00000 	.word	0x3ff00000
 8009738:	3fefffff 	.word	0x3fefffff
 800973c:	3fe00000 	.word	0x3fe00000
 8009740:	41e00000 	.word	0x41e00000
 8009744:	4b60      	ldr	r3, [pc, #384]	; (80098c8 <__ieee754_pow+0x3f0>)
 8009746:	2200      	movs	r2, #0
 8009748:	f7f6 fda6 	bl	8000298 <__aeabi_dsub>
 800974c:	a354      	add	r3, pc, #336	; (adr r3, 80098a0 <__ieee754_pow+0x3c8>)
 800974e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009752:	4604      	mov	r4, r0
 8009754:	460d      	mov	r5, r1
 8009756:	f7f6 ff57 	bl	8000608 <__aeabi_dmul>
 800975a:	a353      	add	r3, pc, #332	; (adr r3, 80098a8 <__ieee754_pow+0x3d0>)
 800975c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009760:	4606      	mov	r6, r0
 8009762:	460f      	mov	r7, r1
 8009764:	4620      	mov	r0, r4
 8009766:	4629      	mov	r1, r5
 8009768:	f7f6 ff4e 	bl	8000608 <__aeabi_dmul>
 800976c:	4b57      	ldr	r3, [pc, #348]	; (80098cc <__ieee754_pow+0x3f4>)
 800976e:	4682      	mov	sl, r0
 8009770:	468b      	mov	fp, r1
 8009772:	2200      	movs	r2, #0
 8009774:	4620      	mov	r0, r4
 8009776:	4629      	mov	r1, r5
 8009778:	f7f6 ff46 	bl	8000608 <__aeabi_dmul>
 800977c:	4602      	mov	r2, r0
 800977e:	460b      	mov	r3, r1
 8009780:	a14b      	add	r1, pc, #300	; (adr r1, 80098b0 <__ieee754_pow+0x3d8>)
 8009782:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009786:	f7f6 fd87 	bl	8000298 <__aeabi_dsub>
 800978a:	4622      	mov	r2, r4
 800978c:	462b      	mov	r3, r5
 800978e:	f7f6 ff3b 	bl	8000608 <__aeabi_dmul>
 8009792:	4602      	mov	r2, r0
 8009794:	460b      	mov	r3, r1
 8009796:	2000      	movs	r0, #0
 8009798:	494d      	ldr	r1, [pc, #308]	; (80098d0 <__ieee754_pow+0x3f8>)
 800979a:	f7f6 fd7d 	bl	8000298 <__aeabi_dsub>
 800979e:	4622      	mov	r2, r4
 80097a0:	4680      	mov	r8, r0
 80097a2:	4689      	mov	r9, r1
 80097a4:	462b      	mov	r3, r5
 80097a6:	4620      	mov	r0, r4
 80097a8:	4629      	mov	r1, r5
 80097aa:	f7f6 ff2d 	bl	8000608 <__aeabi_dmul>
 80097ae:	4602      	mov	r2, r0
 80097b0:	460b      	mov	r3, r1
 80097b2:	4640      	mov	r0, r8
 80097b4:	4649      	mov	r1, r9
 80097b6:	f7f6 ff27 	bl	8000608 <__aeabi_dmul>
 80097ba:	a33f      	add	r3, pc, #252	; (adr r3, 80098b8 <__ieee754_pow+0x3e0>)
 80097bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097c0:	f7f6 ff22 	bl	8000608 <__aeabi_dmul>
 80097c4:	4602      	mov	r2, r0
 80097c6:	460b      	mov	r3, r1
 80097c8:	4650      	mov	r0, sl
 80097ca:	4659      	mov	r1, fp
 80097cc:	f7f6 fd64 	bl	8000298 <__aeabi_dsub>
 80097d0:	4602      	mov	r2, r0
 80097d2:	460b      	mov	r3, r1
 80097d4:	4680      	mov	r8, r0
 80097d6:	4689      	mov	r9, r1
 80097d8:	4630      	mov	r0, r6
 80097da:	4639      	mov	r1, r7
 80097dc:	f7f6 fd5e 	bl	800029c <__adddf3>
 80097e0:	2000      	movs	r0, #0
 80097e2:	4632      	mov	r2, r6
 80097e4:	463b      	mov	r3, r7
 80097e6:	4604      	mov	r4, r0
 80097e8:	460d      	mov	r5, r1
 80097ea:	f7f6 fd55 	bl	8000298 <__aeabi_dsub>
 80097ee:	4602      	mov	r2, r0
 80097f0:	460b      	mov	r3, r1
 80097f2:	4640      	mov	r0, r8
 80097f4:	4649      	mov	r1, r9
 80097f6:	f7f6 fd4f 	bl	8000298 <__aeabi_dsub>
 80097fa:	9b04      	ldr	r3, [sp, #16]
 80097fc:	9a06      	ldr	r2, [sp, #24]
 80097fe:	3b01      	subs	r3, #1
 8009800:	4313      	orrs	r3, r2
 8009802:	4682      	mov	sl, r0
 8009804:	468b      	mov	fp, r1
 8009806:	f040 81e7 	bne.w	8009bd8 <__ieee754_pow+0x700>
 800980a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 80098c0 <__ieee754_pow+0x3e8>
 800980e:	eeb0 8a47 	vmov.f32	s16, s14
 8009812:	eef0 8a67 	vmov.f32	s17, s15
 8009816:	e9dd 6700 	ldrd	r6, r7, [sp]
 800981a:	2600      	movs	r6, #0
 800981c:	4632      	mov	r2, r6
 800981e:	463b      	mov	r3, r7
 8009820:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009824:	f7f6 fd38 	bl	8000298 <__aeabi_dsub>
 8009828:	4622      	mov	r2, r4
 800982a:	462b      	mov	r3, r5
 800982c:	f7f6 feec 	bl	8000608 <__aeabi_dmul>
 8009830:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009834:	4680      	mov	r8, r0
 8009836:	4689      	mov	r9, r1
 8009838:	4650      	mov	r0, sl
 800983a:	4659      	mov	r1, fp
 800983c:	f7f6 fee4 	bl	8000608 <__aeabi_dmul>
 8009840:	4602      	mov	r2, r0
 8009842:	460b      	mov	r3, r1
 8009844:	4640      	mov	r0, r8
 8009846:	4649      	mov	r1, r9
 8009848:	f7f6 fd28 	bl	800029c <__adddf3>
 800984c:	4632      	mov	r2, r6
 800984e:	463b      	mov	r3, r7
 8009850:	4680      	mov	r8, r0
 8009852:	4689      	mov	r9, r1
 8009854:	4620      	mov	r0, r4
 8009856:	4629      	mov	r1, r5
 8009858:	f7f6 fed6 	bl	8000608 <__aeabi_dmul>
 800985c:	460b      	mov	r3, r1
 800985e:	4604      	mov	r4, r0
 8009860:	460d      	mov	r5, r1
 8009862:	4602      	mov	r2, r0
 8009864:	4649      	mov	r1, r9
 8009866:	4640      	mov	r0, r8
 8009868:	f7f6 fd18 	bl	800029c <__adddf3>
 800986c:	4b19      	ldr	r3, [pc, #100]	; (80098d4 <__ieee754_pow+0x3fc>)
 800986e:	4299      	cmp	r1, r3
 8009870:	ec45 4b19 	vmov	d9, r4, r5
 8009874:	4606      	mov	r6, r0
 8009876:	460f      	mov	r7, r1
 8009878:	468b      	mov	fp, r1
 800987a:	f340 82f1 	ble.w	8009e60 <__ieee754_pow+0x988>
 800987e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8009882:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8009886:	4303      	orrs	r3, r0
 8009888:	f000 81e4 	beq.w	8009c54 <__ieee754_pow+0x77c>
 800988c:	ec51 0b18 	vmov	r0, r1, d8
 8009890:	2200      	movs	r2, #0
 8009892:	2300      	movs	r3, #0
 8009894:	f7f7 f92a 	bl	8000aec <__aeabi_dcmplt>
 8009898:	3800      	subs	r0, #0
 800989a:	bf18      	it	ne
 800989c:	2001      	movne	r0, #1
 800989e:	e72b      	b.n	80096f8 <__ieee754_pow+0x220>
 80098a0:	60000000 	.word	0x60000000
 80098a4:	3ff71547 	.word	0x3ff71547
 80098a8:	f85ddf44 	.word	0xf85ddf44
 80098ac:	3e54ae0b 	.word	0x3e54ae0b
 80098b0:	55555555 	.word	0x55555555
 80098b4:	3fd55555 	.word	0x3fd55555
 80098b8:	652b82fe 	.word	0x652b82fe
 80098bc:	3ff71547 	.word	0x3ff71547
 80098c0:	00000000 	.word	0x00000000
 80098c4:	bff00000 	.word	0xbff00000
 80098c8:	3ff00000 	.word	0x3ff00000
 80098cc:	3fd00000 	.word	0x3fd00000
 80098d0:	3fe00000 	.word	0x3fe00000
 80098d4:	408fffff 	.word	0x408fffff
 80098d8:	4bd5      	ldr	r3, [pc, #852]	; (8009c30 <__ieee754_pow+0x758>)
 80098da:	402b      	ands	r3, r5
 80098dc:	2200      	movs	r2, #0
 80098de:	b92b      	cbnz	r3, 80098ec <__ieee754_pow+0x414>
 80098e0:	4bd4      	ldr	r3, [pc, #848]	; (8009c34 <__ieee754_pow+0x75c>)
 80098e2:	f7f6 fe91 	bl	8000608 <__aeabi_dmul>
 80098e6:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80098ea:	460c      	mov	r4, r1
 80098ec:	1523      	asrs	r3, r4, #20
 80098ee:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80098f2:	4413      	add	r3, r2
 80098f4:	9305      	str	r3, [sp, #20]
 80098f6:	4bd0      	ldr	r3, [pc, #832]	; (8009c38 <__ieee754_pow+0x760>)
 80098f8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80098fc:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8009900:	429c      	cmp	r4, r3
 8009902:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8009906:	dd08      	ble.n	800991a <__ieee754_pow+0x442>
 8009908:	4bcc      	ldr	r3, [pc, #816]	; (8009c3c <__ieee754_pow+0x764>)
 800990a:	429c      	cmp	r4, r3
 800990c:	f340 8162 	ble.w	8009bd4 <__ieee754_pow+0x6fc>
 8009910:	9b05      	ldr	r3, [sp, #20]
 8009912:	3301      	adds	r3, #1
 8009914:	9305      	str	r3, [sp, #20]
 8009916:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800991a:	2400      	movs	r4, #0
 800991c:	00e3      	lsls	r3, r4, #3
 800991e:	9307      	str	r3, [sp, #28]
 8009920:	4bc7      	ldr	r3, [pc, #796]	; (8009c40 <__ieee754_pow+0x768>)
 8009922:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009926:	ed93 7b00 	vldr	d7, [r3]
 800992a:	4629      	mov	r1, r5
 800992c:	ec53 2b17 	vmov	r2, r3, d7
 8009930:	eeb0 9a47 	vmov.f32	s18, s14
 8009934:	eef0 9a67 	vmov.f32	s19, s15
 8009938:	4682      	mov	sl, r0
 800993a:	f7f6 fcad 	bl	8000298 <__aeabi_dsub>
 800993e:	4652      	mov	r2, sl
 8009940:	4606      	mov	r6, r0
 8009942:	460f      	mov	r7, r1
 8009944:	462b      	mov	r3, r5
 8009946:	ec51 0b19 	vmov	r0, r1, d9
 800994a:	f7f6 fca7 	bl	800029c <__adddf3>
 800994e:	4602      	mov	r2, r0
 8009950:	460b      	mov	r3, r1
 8009952:	2000      	movs	r0, #0
 8009954:	49bb      	ldr	r1, [pc, #748]	; (8009c44 <__ieee754_pow+0x76c>)
 8009956:	f7f6 ff81 	bl	800085c <__aeabi_ddiv>
 800995a:	ec41 0b1a 	vmov	d10, r0, r1
 800995e:	4602      	mov	r2, r0
 8009960:	460b      	mov	r3, r1
 8009962:	4630      	mov	r0, r6
 8009964:	4639      	mov	r1, r7
 8009966:	f7f6 fe4f 	bl	8000608 <__aeabi_dmul>
 800996a:	2300      	movs	r3, #0
 800996c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009970:	9302      	str	r3, [sp, #8]
 8009972:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8009976:	46ab      	mov	fp, r5
 8009978:	106d      	asrs	r5, r5, #1
 800997a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800997e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8009982:	ec41 0b18 	vmov	d8, r0, r1
 8009986:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800998a:	2200      	movs	r2, #0
 800998c:	4640      	mov	r0, r8
 800998e:	4649      	mov	r1, r9
 8009990:	4614      	mov	r4, r2
 8009992:	461d      	mov	r5, r3
 8009994:	f7f6 fe38 	bl	8000608 <__aeabi_dmul>
 8009998:	4602      	mov	r2, r0
 800999a:	460b      	mov	r3, r1
 800999c:	4630      	mov	r0, r6
 800999e:	4639      	mov	r1, r7
 80099a0:	f7f6 fc7a 	bl	8000298 <__aeabi_dsub>
 80099a4:	ec53 2b19 	vmov	r2, r3, d9
 80099a8:	4606      	mov	r6, r0
 80099aa:	460f      	mov	r7, r1
 80099ac:	4620      	mov	r0, r4
 80099ae:	4629      	mov	r1, r5
 80099b0:	f7f6 fc72 	bl	8000298 <__aeabi_dsub>
 80099b4:	4602      	mov	r2, r0
 80099b6:	460b      	mov	r3, r1
 80099b8:	4650      	mov	r0, sl
 80099ba:	4659      	mov	r1, fp
 80099bc:	f7f6 fc6c 	bl	8000298 <__aeabi_dsub>
 80099c0:	4642      	mov	r2, r8
 80099c2:	464b      	mov	r3, r9
 80099c4:	f7f6 fe20 	bl	8000608 <__aeabi_dmul>
 80099c8:	4602      	mov	r2, r0
 80099ca:	460b      	mov	r3, r1
 80099cc:	4630      	mov	r0, r6
 80099ce:	4639      	mov	r1, r7
 80099d0:	f7f6 fc62 	bl	8000298 <__aeabi_dsub>
 80099d4:	ec53 2b1a 	vmov	r2, r3, d10
 80099d8:	f7f6 fe16 	bl	8000608 <__aeabi_dmul>
 80099dc:	ec53 2b18 	vmov	r2, r3, d8
 80099e0:	ec41 0b19 	vmov	d9, r0, r1
 80099e4:	ec51 0b18 	vmov	r0, r1, d8
 80099e8:	f7f6 fe0e 	bl	8000608 <__aeabi_dmul>
 80099ec:	a37c      	add	r3, pc, #496	; (adr r3, 8009be0 <__ieee754_pow+0x708>)
 80099ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099f2:	4604      	mov	r4, r0
 80099f4:	460d      	mov	r5, r1
 80099f6:	f7f6 fe07 	bl	8000608 <__aeabi_dmul>
 80099fa:	a37b      	add	r3, pc, #492	; (adr r3, 8009be8 <__ieee754_pow+0x710>)
 80099fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a00:	f7f6 fc4c 	bl	800029c <__adddf3>
 8009a04:	4622      	mov	r2, r4
 8009a06:	462b      	mov	r3, r5
 8009a08:	f7f6 fdfe 	bl	8000608 <__aeabi_dmul>
 8009a0c:	a378      	add	r3, pc, #480	; (adr r3, 8009bf0 <__ieee754_pow+0x718>)
 8009a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a12:	f7f6 fc43 	bl	800029c <__adddf3>
 8009a16:	4622      	mov	r2, r4
 8009a18:	462b      	mov	r3, r5
 8009a1a:	f7f6 fdf5 	bl	8000608 <__aeabi_dmul>
 8009a1e:	a376      	add	r3, pc, #472	; (adr r3, 8009bf8 <__ieee754_pow+0x720>)
 8009a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a24:	f7f6 fc3a 	bl	800029c <__adddf3>
 8009a28:	4622      	mov	r2, r4
 8009a2a:	462b      	mov	r3, r5
 8009a2c:	f7f6 fdec 	bl	8000608 <__aeabi_dmul>
 8009a30:	a373      	add	r3, pc, #460	; (adr r3, 8009c00 <__ieee754_pow+0x728>)
 8009a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a36:	f7f6 fc31 	bl	800029c <__adddf3>
 8009a3a:	4622      	mov	r2, r4
 8009a3c:	462b      	mov	r3, r5
 8009a3e:	f7f6 fde3 	bl	8000608 <__aeabi_dmul>
 8009a42:	a371      	add	r3, pc, #452	; (adr r3, 8009c08 <__ieee754_pow+0x730>)
 8009a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a48:	f7f6 fc28 	bl	800029c <__adddf3>
 8009a4c:	4622      	mov	r2, r4
 8009a4e:	4606      	mov	r6, r0
 8009a50:	460f      	mov	r7, r1
 8009a52:	462b      	mov	r3, r5
 8009a54:	4620      	mov	r0, r4
 8009a56:	4629      	mov	r1, r5
 8009a58:	f7f6 fdd6 	bl	8000608 <__aeabi_dmul>
 8009a5c:	4602      	mov	r2, r0
 8009a5e:	460b      	mov	r3, r1
 8009a60:	4630      	mov	r0, r6
 8009a62:	4639      	mov	r1, r7
 8009a64:	f7f6 fdd0 	bl	8000608 <__aeabi_dmul>
 8009a68:	4642      	mov	r2, r8
 8009a6a:	4604      	mov	r4, r0
 8009a6c:	460d      	mov	r5, r1
 8009a6e:	464b      	mov	r3, r9
 8009a70:	ec51 0b18 	vmov	r0, r1, d8
 8009a74:	f7f6 fc12 	bl	800029c <__adddf3>
 8009a78:	ec53 2b19 	vmov	r2, r3, d9
 8009a7c:	f7f6 fdc4 	bl	8000608 <__aeabi_dmul>
 8009a80:	4622      	mov	r2, r4
 8009a82:	462b      	mov	r3, r5
 8009a84:	f7f6 fc0a 	bl	800029c <__adddf3>
 8009a88:	4642      	mov	r2, r8
 8009a8a:	4682      	mov	sl, r0
 8009a8c:	468b      	mov	fp, r1
 8009a8e:	464b      	mov	r3, r9
 8009a90:	4640      	mov	r0, r8
 8009a92:	4649      	mov	r1, r9
 8009a94:	f7f6 fdb8 	bl	8000608 <__aeabi_dmul>
 8009a98:	4b6b      	ldr	r3, [pc, #428]	; (8009c48 <__ieee754_pow+0x770>)
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	4606      	mov	r6, r0
 8009a9e:	460f      	mov	r7, r1
 8009aa0:	f7f6 fbfc 	bl	800029c <__adddf3>
 8009aa4:	4652      	mov	r2, sl
 8009aa6:	465b      	mov	r3, fp
 8009aa8:	f7f6 fbf8 	bl	800029c <__adddf3>
 8009aac:	2000      	movs	r0, #0
 8009aae:	4604      	mov	r4, r0
 8009ab0:	460d      	mov	r5, r1
 8009ab2:	4602      	mov	r2, r0
 8009ab4:	460b      	mov	r3, r1
 8009ab6:	4640      	mov	r0, r8
 8009ab8:	4649      	mov	r1, r9
 8009aba:	f7f6 fda5 	bl	8000608 <__aeabi_dmul>
 8009abe:	4b62      	ldr	r3, [pc, #392]	; (8009c48 <__ieee754_pow+0x770>)
 8009ac0:	4680      	mov	r8, r0
 8009ac2:	4689      	mov	r9, r1
 8009ac4:	2200      	movs	r2, #0
 8009ac6:	4620      	mov	r0, r4
 8009ac8:	4629      	mov	r1, r5
 8009aca:	f7f6 fbe5 	bl	8000298 <__aeabi_dsub>
 8009ace:	4632      	mov	r2, r6
 8009ad0:	463b      	mov	r3, r7
 8009ad2:	f7f6 fbe1 	bl	8000298 <__aeabi_dsub>
 8009ad6:	4602      	mov	r2, r0
 8009ad8:	460b      	mov	r3, r1
 8009ada:	4650      	mov	r0, sl
 8009adc:	4659      	mov	r1, fp
 8009ade:	f7f6 fbdb 	bl	8000298 <__aeabi_dsub>
 8009ae2:	ec53 2b18 	vmov	r2, r3, d8
 8009ae6:	f7f6 fd8f 	bl	8000608 <__aeabi_dmul>
 8009aea:	4622      	mov	r2, r4
 8009aec:	4606      	mov	r6, r0
 8009aee:	460f      	mov	r7, r1
 8009af0:	462b      	mov	r3, r5
 8009af2:	ec51 0b19 	vmov	r0, r1, d9
 8009af6:	f7f6 fd87 	bl	8000608 <__aeabi_dmul>
 8009afa:	4602      	mov	r2, r0
 8009afc:	460b      	mov	r3, r1
 8009afe:	4630      	mov	r0, r6
 8009b00:	4639      	mov	r1, r7
 8009b02:	f7f6 fbcb 	bl	800029c <__adddf3>
 8009b06:	4606      	mov	r6, r0
 8009b08:	460f      	mov	r7, r1
 8009b0a:	4602      	mov	r2, r0
 8009b0c:	460b      	mov	r3, r1
 8009b0e:	4640      	mov	r0, r8
 8009b10:	4649      	mov	r1, r9
 8009b12:	f7f6 fbc3 	bl	800029c <__adddf3>
 8009b16:	a33e      	add	r3, pc, #248	; (adr r3, 8009c10 <__ieee754_pow+0x738>)
 8009b18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b1c:	2000      	movs	r0, #0
 8009b1e:	4604      	mov	r4, r0
 8009b20:	460d      	mov	r5, r1
 8009b22:	f7f6 fd71 	bl	8000608 <__aeabi_dmul>
 8009b26:	4642      	mov	r2, r8
 8009b28:	ec41 0b18 	vmov	d8, r0, r1
 8009b2c:	464b      	mov	r3, r9
 8009b2e:	4620      	mov	r0, r4
 8009b30:	4629      	mov	r1, r5
 8009b32:	f7f6 fbb1 	bl	8000298 <__aeabi_dsub>
 8009b36:	4602      	mov	r2, r0
 8009b38:	460b      	mov	r3, r1
 8009b3a:	4630      	mov	r0, r6
 8009b3c:	4639      	mov	r1, r7
 8009b3e:	f7f6 fbab 	bl	8000298 <__aeabi_dsub>
 8009b42:	a335      	add	r3, pc, #212	; (adr r3, 8009c18 <__ieee754_pow+0x740>)
 8009b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b48:	f7f6 fd5e 	bl	8000608 <__aeabi_dmul>
 8009b4c:	a334      	add	r3, pc, #208	; (adr r3, 8009c20 <__ieee754_pow+0x748>)
 8009b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b52:	4606      	mov	r6, r0
 8009b54:	460f      	mov	r7, r1
 8009b56:	4620      	mov	r0, r4
 8009b58:	4629      	mov	r1, r5
 8009b5a:	f7f6 fd55 	bl	8000608 <__aeabi_dmul>
 8009b5e:	4602      	mov	r2, r0
 8009b60:	460b      	mov	r3, r1
 8009b62:	4630      	mov	r0, r6
 8009b64:	4639      	mov	r1, r7
 8009b66:	f7f6 fb99 	bl	800029c <__adddf3>
 8009b6a:	9a07      	ldr	r2, [sp, #28]
 8009b6c:	4b37      	ldr	r3, [pc, #220]	; (8009c4c <__ieee754_pow+0x774>)
 8009b6e:	4413      	add	r3, r2
 8009b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b74:	f7f6 fb92 	bl	800029c <__adddf3>
 8009b78:	4682      	mov	sl, r0
 8009b7a:	9805      	ldr	r0, [sp, #20]
 8009b7c:	468b      	mov	fp, r1
 8009b7e:	f7f6 fcd9 	bl	8000534 <__aeabi_i2d>
 8009b82:	9a07      	ldr	r2, [sp, #28]
 8009b84:	4b32      	ldr	r3, [pc, #200]	; (8009c50 <__ieee754_pow+0x778>)
 8009b86:	4413      	add	r3, r2
 8009b88:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009b8c:	4606      	mov	r6, r0
 8009b8e:	460f      	mov	r7, r1
 8009b90:	4652      	mov	r2, sl
 8009b92:	465b      	mov	r3, fp
 8009b94:	ec51 0b18 	vmov	r0, r1, d8
 8009b98:	f7f6 fb80 	bl	800029c <__adddf3>
 8009b9c:	4642      	mov	r2, r8
 8009b9e:	464b      	mov	r3, r9
 8009ba0:	f7f6 fb7c 	bl	800029c <__adddf3>
 8009ba4:	4632      	mov	r2, r6
 8009ba6:	463b      	mov	r3, r7
 8009ba8:	f7f6 fb78 	bl	800029c <__adddf3>
 8009bac:	2000      	movs	r0, #0
 8009bae:	4632      	mov	r2, r6
 8009bb0:	463b      	mov	r3, r7
 8009bb2:	4604      	mov	r4, r0
 8009bb4:	460d      	mov	r5, r1
 8009bb6:	f7f6 fb6f 	bl	8000298 <__aeabi_dsub>
 8009bba:	4642      	mov	r2, r8
 8009bbc:	464b      	mov	r3, r9
 8009bbe:	f7f6 fb6b 	bl	8000298 <__aeabi_dsub>
 8009bc2:	ec53 2b18 	vmov	r2, r3, d8
 8009bc6:	f7f6 fb67 	bl	8000298 <__aeabi_dsub>
 8009bca:	4602      	mov	r2, r0
 8009bcc:	460b      	mov	r3, r1
 8009bce:	4650      	mov	r0, sl
 8009bd0:	4659      	mov	r1, fp
 8009bd2:	e610      	b.n	80097f6 <__ieee754_pow+0x31e>
 8009bd4:	2401      	movs	r4, #1
 8009bd6:	e6a1      	b.n	800991c <__ieee754_pow+0x444>
 8009bd8:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8009c28 <__ieee754_pow+0x750>
 8009bdc:	e617      	b.n	800980e <__ieee754_pow+0x336>
 8009bde:	bf00      	nop
 8009be0:	4a454eef 	.word	0x4a454eef
 8009be4:	3fca7e28 	.word	0x3fca7e28
 8009be8:	93c9db65 	.word	0x93c9db65
 8009bec:	3fcd864a 	.word	0x3fcd864a
 8009bf0:	a91d4101 	.word	0xa91d4101
 8009bf4:	3fd17460 	.word	0x3fd17460
 8009bf8:	518f264d 	.word	0x518f264d
 8009bfc:	3fd55555 	.word	0x3fd55555
 8009c00:	db6fabff 	.word	0xdb6fabff
 8009c04:	3fdb6db6 	.word	0x3fdb6db6
 8009c08:	33333303 	.word	0x33333303
 8009c0c:	3fe33333 	.word	0x3fe33333
 8009c10:	e0000000 	.word	0xe0000000
 8009c14:	3feec709 	.word	0x3feec709
 8009c18:	dc3a03fd 	.word	0xdc3a03fd
 8009c1c:	3feec709 	.word	0x3feec709
 8009c20:	145b01f5 	.word	0x145b01f5
 8009c24:	be3e2fe0 	.word	0xbe3e2fe0
 8009c28:	00000000 	.word	0x00000000
 8009c2c:	3ff00000 	.word	0x3ff00000
 8009c30:	7ff00000 	.word	0x7ff00000
 8009c34:	43400000 	.word	0x43400000
 8009c38:	0003988e 	.word	0x0003988e
 8009c3c:	000bb679 	.word	0x000bb679
 8009c40:	0800b4b8 	.word	0x0800b4b8
 8009c44:	3ff00000 	.word	0x3ff00000
 8009c48:	40080000 	.word	0x40080000
 8009c4c:	0800b4d8 	.word	0x0800b4d8
 8009c50:	0800b4c8 	.word	0x0800b4c8
 8009c54:	a3b5      	add	r3, pc, #724	; (adr r3, 8009f2c <__ieee754_pow+0xa54>)
 8009c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c5a:	4640      	mov	r0, r8
 8009c5c:	4649      	mov	r1, r9
 8009c5e:	f7f6 fb1d 	bl	800029c <__adddf3>
 8009c62:	4622      	mov	r2, r4
 8009c64:	ec41 0b1a 	vmov	d10, r0, r1
 8009c68:	462b      	mov	r3, r5
 8009c6a:	4630      	mov	r0, r6
 8009c6c:	4639      	mov	r1, r7
 8009c6e:	f7f6 fb13 	bl	8000298 <__aeabi_dsub>
 8009c72:	4602      	mov	r2, r0
 8009c74:	460b      	mov	r3, r1
 8009c76:	ec51 0b1a 	vmov	r0, r1, d10
 8009c7a:	f7f6 ff55 	bl	8000b28 <__aeabi_dcmpgt>
 8009c7e:	2800      	cmp	r0, #0
 8009c80:	f47f ae04 	bne.w	800988c <__ieee754_pow+0x3b4>
 8009c84:	4aa4      	ldr	r2, [pc, #656]	; (8009f18 <__ieee754_pow+0xa40>)
 8009c86:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009c8a:	4293      	cmp	r3, r2
 8009c8c:	f340 8108 	ble.w	8009ea0 <__ieee754_pow+0x9c8>
 8009c90:	151b      	asrs	r3, r3, #20
 8009c92:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8009c96:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8009c9a:	fa4a f303 	asr.w	r3, sl, r3
 8009c9e:	445b      	add	r3, fp
 8009ca0:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8009ca4:	4e9d      	ldr	r6, [pc, #628]	; (8009f1c <__ieee754_pow+0xa44>)
 8009ca6:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8009caa:	4116      	asrs	r6, r2
 8009cac:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8009cb0:	2000      	movs	r0, #0
 8009cb2:	ea23 0106 	bic.w	r1, r3, r6
 8009cb6:	f1c2 0214 	rsb	r2, r2, #20
 8009cba:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8009cbe:	fa4a fa02 	asr.w	sl, sl, r2
 8009cc2:	f1bb 0f00 	cmp.w	fp, #0
 8009cc6:	4602      	mov	r2, r0
 8009cc8:	460b      	mov	r3, r1
 8009cca:	4620      	mov	r0, r4
 8009ccc:	4629      	mov	r1, r5
 8009cce:	bfb8      	it	lt
 8009cd0:	f1ca 0a00 	rsblt	sl, sl, #0
 8009cd4:	f7f6 fae0 	bl	8000298 <__aeabi_dsub>
 8009cd8:	ec41 0b19 	vmov	d9, r0, r1
 8009cdc:	4642      	mov	r2, r8
 8009cde:	464b      	mov	r3, r9
 8009ce0:	ec51 0b19 	vmov	r0, r1, d9
 8009ce4:	f7f6 fada 	bl	800029c <__adddf3>
 8009ce8:	a37b      	add	r3, pc, #492	; (adr r3, 8009ed8 <__ieee754_pow+0xa00>)
 8009cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cee:	2000      	movs	r0, #0
 8009cf0:	4604      	mov	r4, r0
 8009cf2:	460d      	mov	r5, r1
 8009cf4:	f7f6 fc88 	bl	8000608 <__aeabi_dmul>
 8009cf8:	ec53 2b19 	vmov	r2, r3, d9
 8009cfc:	4606      	mov	r6, r0
 8009cfe:	460f      	mov	r7, r1
 8009d00:	4620      	mov	r0, r4
 8009d02:	4629      	mov	r1, r5
 8009d04:	f7f6 fac8 	bl	8000298 <__aeabi_dsub>
 8009d08:	4602      	mov	r2, r0
 8009d0a:	460b      	mov	r3, r1
 8009d0c:	4640      	mov	r0, r8
 8009d0e:	4649      	mov	r1, r9
 8009d10:	f7f6 fac2 	bl	8000298 <__aeabi_dsub>
 8009d14:	a372      	add	r3, pc, #456	; (adr r3, 8009ee0 <__ieee754_pow+0xa08>)
 8009d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d1a:	f7f6 fc75 	bl	8000608 <__aeabi_dmul>
 8009d1e:	a372      	add	r3, pc, #456	; (adr r3, 8009ee8 <__ieee754_pow+0xa10>)
 8009d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d24:	4680      	mov	r8, r0
 8009d26:	4689      	mov	r9, r1
 8009d28:	4620      	mov	r0, r4
 8009d2a:	4629      	mov	r1, r5
 8009d2c:	f7f6 fc6c 	bl	8000608 <__aeabi_dmul>
 8009d30:	4602      	mov	r2, r0
 8009d32:	460b      	mov	r3, r1
 8009d34:	4640      	mov	r0, r8
 8009d36:	4649      	mov	r1, r9
 8009d38:	f7f6 fab0 	bl	800029c <__adddf3>
 8009d3c:	4604      	mov	r4, r0
 8009d3e:	460d      	mov	r5, r1
 8009d40:	4602      	mov	r2, r0
 8009d42:	460b      	mov	r3, r1
 8009d44:	4630      	mov	r0, r6
 8009d46:	4639      	mov	r1, r7
 8009d48:	f7f6 faa8 	bl	800029c <__adddf3>
 8009d4c:	4632      	mov	r2, r6
 8009d4e:	463b      	mov	r3, r7
 8009d50:	4680      	mov	r8, r0
 8009d52:	4689      	mov	r9, r1
 8009d54:	f7f6 faa0 	bl	8000298 <__aeabi_dsub>
 8009d58:	4602      	mov	r2, r0
 8009d5a:	460b      	mov	r3, r1
 8009d5c:	4620      	mov	r0, r4
 8009d5e:	4629      	mov	r1, r5
 8009d60:	f7f6 fa9a 	bl	8000298 <__aeabi_dsub>
 8009d64:	4642      	mov	r2, r8
 8009d66:	4606      	mov	r6, r0
 8009d68:	460f      	mov	r7, r1
 8009d6a:	464b      	mov	r3, r9
 8009d6c:	4640      	mov	r0, r8
 8009d6e:	4649      	mov	r1, r9
 8009d70:	f7f6 fc4a 	bl	8000608 <__aeabi_dmul>
 8009d74:	a35e      	add	r3, pc, #376	; (adr r3, 8009ef0 <__ieee754_pow+0xa18>)
 8009d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d7a:	4604      	mov	r4, r0
 8009d7c:	460d      	mov	r5, r1
 8009d7e:	f7f6 fc43 	bl	8000608 <__aeabi_dmul>
 8009d82:	a35d      	add	r3, pc, #372	; (adr r3, 8009ef8 <__ieee754_pow+0xa20>)
 8009d84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d88:	f7f6 fa86 	bl	8000298 <__aeabi_dsub>
 8009d8c:	4622      	mov	r2, r4
 8009d8e:	462b      	mov	r3, r5
 8009d90:	f7f6 fc3a 	bl	8000608 <__aeabi_dmul>
 8009d94:	a35a      	add	r3, pc, #360	; (adr r3, 8009f00 <__ieee754_pow+0xa28>)
 8009d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d9a:	f7f6 fa7f 	bl	800029c <__adddf3>
 8009d9e:	4622      	mov	r2, r4
 8009da0:	462b      	mov	r3, r5
 8009da2:	f7f6 fc31 	bl	8000608 <__aeabi_dmul>
 8009da6:	a358      	add	r3, pc, #352	; (adr r3, 8009f08 <__ieee754_pow+0xa30>)
 8009da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dac:	f7f6 fa74 	bl	8000298 <__aeabi_dsub>
 8009db0:	4622      	mov	r2, r4
 8009db2:	462b      	mov	r3, r5
 8009db4:	f7f6 fc28 	bl	8000608 <__aeabi_dmul>
 8009db8:	a355      	add	r3, pc, #340	; (adr r3, 8009f10 <__ieee754_pow+0xa38>)
 8009dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dbe:	f7f6 fa6d 	bl	800029c <__adddf3>
 8009dc2:	4622      	mov	r2, r4
 8009dc4:	462b      	mov	r3, r5
 8009dc6:	f7f6 fc1f 	bl	8000608 <__aeabi_dmul>
 8009dca:	4602      	mov	r2, r0
 8009dcc:	460b      	mov	r3, r1
 8009dce:	4640      	mov	r0, r8
 8009dd0:	4649      	mov	r1, r9
 8009dd2:	f7f6 fa61 	bl	8000298 <__aeabi_dsub>
 8009dd6:	4604      	mov	r4, r0
 8009dd8:	460d      	mov	r5, r1
 8009dda:	4602      	mov	r2, r0
 8009ddc:	460b      	mov	r3, r1
 8009dde:	4640      	mov	r0, r8
 8009de0:	4649      	mov	r1, r9
 8009de2:	f7f6 fc11 	bl	8000608 <__aeabi_dmul>
 8009de6:	2200      	movs	r2, #0
 8009de8:	ec41 0b19 	vmov	d9, r0, r1
 8009dec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009df0:	4620      	mov	r0, r4
 8009df2:	4629      	mov	r1, r5
 8009df4:	f7f6 fa50 	bl	8000298 <__aeabi_dsub>
 8009df8:	4602      	mov	r2, r0
 8009dfa:	460b      	mov	r3, r1
 8009dfc:	ec51 0b19 	vmov	r0, r1, d9
 8009e00:	f7f6 fd2c 	bl	800085c <__aeabi_ddiv>
 8009e04:	4632      	mov	r2, r6
 8009e06:	4604      	mov	r4, r0
 8009e08:	460d      	mov	r5, r1
 8009e0a:	463b      	mov	r3, r7
 8009e0c:	4640      	mov	r0, r8
 8009e0e:	4649      	mov	r1, r9
 8009e10:	f7f6 fbfa 	bl	8000608 <__aeabi_dmul>
 8009e14:	4632      	mov	r2, r6
 8009e16:	463b      	mov	r3, r7
 8009e18:	f7f6 fa40 	bl	800029c <__adddf3>
 8009e1c:	4602      	mov	r2, r0
 8009e1e:	460b      	mov	r3, r1
 8009e20:	4620      	mov	r0, r4
 8009e22:	4629      	mov	r1, r5
 8009e24:	f7f6 fa38 	bl	8000298 <__aeabi_dsub>
 8009e28:	4642      	mov	r2, r8
 8009e2a:	464b      	mov	r3, r9
 8009e2c:	f7f6 fa34 	bl	8000298 <__aeabi_dsub>
 8009e30:	460b      	mov	r3, r1
 8009e32:	4602      	mov	r2, r0
 8009e34:	493a      	ldr	r1, [pc, #232]	; (8009f20 <__ieee754_pow+0xa48>)
 8009e36:	2000      	movs	r0, #0
 8009e38:	f7f6 fa2e 	bl	8000298 <__aeabi_dsub>
 8009e3c:	ec41 0b10 	vmov	d0, r0, r1
 8009e40:	ee10 3a90 	vmov	r3, s1
 8009e44:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8009e48:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009e4c:	da2b      	bge.n	8009ea6 <__ieee754_pow+0x9ce>
 8009e4e:	4650      	mov	r0, sl
 8009e50:	f000 ff8a 	bl	800ad68 <scalbn>
 8009e54:	ec51 0b10 	vmov	r0, r1, d0
 8009e58:	ec53 2b18 	vmov	r2, r3, d8
 8009e5c:	f7ff bbed 	b.w	800963a <__ieee754_pow+0x162>
 8009e60:	4b30      	ldr	r3, [pc, #192]	; (8009f24 <__ieee754_pow+0xa4c>)
 8009e62:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8009e66:	429e      	cmp	r6, r3
 8009e68:	f77f af0c 	ble.w	8009c84 <__ieee754_pow+0x7ac>
 8009e6c:	4b2e      	ldr	r3, [pc, #184]	; (8009f28 <__ieee754_pow+0xa50>)
 8009e6e:	440b      	add	r3, r1
 8009e70:	4303      	orrs	r3, r0
 8009e72:	d009      	beq.n	8009e88 <__ieee754_pow+0x9b0>
 8009e74:	ec51 0b18 	vmov	r0, r1, d8
 8009e78:	2200      	movs	r2, #0
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	f7f6 fe36 	bl	8000aec <__aeabi_dcmplt>
 8009e80:	3800      	subs	r0, #0
 8009e82:	bf18      	it	ne
 8009e84:	2001      	movne	r0, #1
 8009e86:	e447      	b.n	8009718 <__ieee754_pow+0x240>
 8009e88:	4622      	mov	r2, r4
 8009e8a:	462b      	mov	r3, r5
 8009e8c:	f7f6 fa04 	bl	8000298 <__aeabi_dsub>
 8009e90:	4642      	mov	r2, r8
 8009e92:	464b      	mov	r3, r9
 8009e94:	f7f6 fe3e 	bl	8000b14 <__aeabi_dcmpge>
 8009e98:	2800      	cmp	r0, #0
 8009e9a:	f43f aef3 	beq.w	8009c84 <__ieee754_pow+0x7ac>
 8009e9e:	e7e9      	b.n	8009e74 <__ieee754_pow+0x99c>
 8009ea0:	f04f 0a00 	mov.w	sl, #0
 8009ea4:	e71a      	b.n	8009cdc <__ieee754_pow+0x804>
 8009ea6:	ec51 0b10 	vmov	r0, r1, d0
 8009eaa:	4619      	mov	r1, r3
 8009eac:	e7d4      	b.n	8009e58 <__ieee754_pow+0x980>
 8009eae:	491c      	ldr	r1, [pc, #112]	; (8009f20 <__ieee754_pow+0xa48>)
 8009eb0:	2000      	movs	r0, #0
 8009eb2:	f7ff bb30 	b.w	8009516 <__ieee754_pow+0x3e>
 8009eb6:	2000      	movs	r0, #0
 8009eb8:	2100      	movs	r1, #0
 8009eba:	f7ff bb2c 	b.w	8009516 <__ieee754_pow+0x3e>
 8009ebe:	4630      	mov	r0, r6
 8009ec0:	4639      	mov	r1, r7
 8009ec2:	f7ff bb28 	b.w	8009516 <__ieee754_pow+0x3e>
 8009ec6:	9204      	str	r2, [sp, #16]
 8009ec8:	f7ff bb7a 	b.w	80095c0 <__ieee754_pow+0xe8>
 8009ecc:	2300      	movs	r3, #0
 8009ece:	f7ff bb64 	b.w	800959a <__ieee754_pow+0xc2>
 8009ed2:	bf00      	nop
 8009ed4:	f3af 8000 	nop.w
 8009ed8:	00000000 	.word	0x00000000
 8009edc:	3fe62e43 	.word	0x3fe62e43
 8009ee0:	fefa39ef 	.word	0xfefa39ef
 8009ee4:	3fe62e42 	.word	0x3fe62e42
 8009ee8:	0ca86c39 	.word	0x0ca86c39
 8009eec:	be205c61 	.word	0xbe205c61
 8009ef0:	72bea4d0 	.word	0x72bea4d0
 8009ef4:	3e663769 	.word	0x3e663769
 8009ef8:	c5d26bf1 	.word	0xc5d26bf1
 8009efc:	3ebbbd41 	.word	0x3ebbbd41
 8009f00:	af25de2c 	.word	0xaf25de2c
 8009f04:	3f11566a 	.word	0x3f11566a
 8009f08:	16bebd93 	.word	0x16bebd93
 8009f0c:	3f66c16c 	.word	0x3f66c16c
 8009f10:	5555553e 	.word	0x5555553e
 8009f14:	3fc55555 	.word	0x3fc55555
 8009f18:	3fe00000 	.word	0x3fe00000
 8009f1c:	000fffff 	.word	0x000fffff
 8009f20:	3ff00000 	.word	0x3ff00000
 8009f24:	4090cbff 	.word	0x4090cbff
 8009f28:	3f6f3400 	.word	0x3f6f3400
 8009f2c:	652b82fe 	.word	0x652b82fe
 8009f30:	3c971547 	.word	0x3c971547

08009f34 <__ieee754_sqrt>:
 8009f34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f38:	ec55 4b10 	vmov	r4, r5, d0
 8009f3c:	4e55      	ldr	r6, [pc, #340]	; (800a094 <__ieee754_sqrt+0x160>)
 8009f3e:	43ae      	bics	r6, r5
 8009f40:	ee10 0a10 	vmov	r0, s0
 8009f44:	ee10 3a10 	vmov	r3, s0
 8009f48:	462a      	mov	r2, r5
 8009f4a:	4629      	mov	r1, r5
 8009f4c:	d110      	bne.n	8009f70 <__ieee754_sqrt+0x3c>
 8009f4e:	ee10 2a10 	vmov	r2, s0
 8009f52:	462b      	mov	r3, r5
 8009f54:	f7f6 fb58 	bl	8000608 <__aeabi_dmul>
 8009f58:	4602      	mov	r2, r0
 8009f5a:	460b      	mov	r3, r1
 8009f5c:	4620      	mov	r0, r4
 8009f5e:	4629      	mov	r1, r5
 8009f60:	f7f6 f99c 	bl	800029c <__adddf3>
 8009f64:	4604      	mov	r4, r0
 8009f66:	460d      	mov	r5, r1
 8009f68:	ec45 4b10 	vmov	d0, r4, r5
 8009f6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f70:	2d00      	cmp	r5, #0
 8009f72:	dc10      	bgt.n	8009f96 <__ieee754_sqrt+0x62>
 8009f74:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009f78:	4330      	orrs	r0, r6
 8009f7a:	d0f5      	beq.n	8009f68 <__ieee754_sqrt+0x34>
 8009f7c:	b15d      	cbz	r5, 8009f96 <__ieee754_sqrt+0x62>
 8009f7e:	ee10 2a10 	vmov	r2, s0
 8009f82:	462b      	mov	r3, r5
 8009f84:	ee10 0a10 	vmov	r0, s0
 8009f88:	f7f6 f986 	bl	8000298 <__aeabi_dsub>
 8009f8c:	4602      	mov	r2, r0
 8009f8e:	460b      	mov	r3, r1
 8009f90:	f7f6 fc64 	bl	800085c <__aeabi_ddiv>
 8009f94:	e7e6      	b.n	8009f64 <__ieee754_sqrt+0x30>
 8009f96:	1512      	asrs	r2, r2, #20
 8009f98:	d074      	beq.n	800a084 <__ieee754_sqrt+0x150>
 8009f9a:	07d4      	lsls	r4, r2, #31
 8009f9c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8009fa0:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8009fa4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8009fa8:	bf5e      	ittt	pl
 8009faa:	0fda      	lsrpl	r2, r3, #31
 8009fac:	005b      	lslpl	r3, r3, #1
 8009fae:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8009fb2:	2400      	movs	r4, #0
 8009fb4:	0fda      	lsrs	r2, r3, #31
 8009fb6:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8009fba:	107f      	asrs	r7, r7, #1
 8009fbc:	005b      	lsls	r3, r3, #1
 8009fbe:	2516      	movs	r5, #22
 8009fc0:	4620      	mov	r0, r4
 8009fc2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8009fc6:	1886      	adds	r6, r0, r2
 8009fc8:	428e      	cmp	r6, r1
 8009fca:	bfde      	ittt	le
 8009fcc:	1b89      	suble	r1, r1, r6
 8009fce:	18b0      	addle	r0, r6, r2
 8009fd0:	18a4      	addle	r4, r4, r2
 8009fd2:	0049      	lsls	r1, r1, #1
 8009fd4:	3d01      	subs	r5, #1
 8009fd6:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8009fda:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8009fde:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009fe2:	d1f0      	bne.n	8009fc6 <__ieee754_sqrt+0x92>
 8009fe4:	462a      	mov	r2, r5
 8009fe6:	f04f 0e20 	mov.w	lr, #32
 8009fea:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8009fee:	4281      	cmp	r1, r0
 8009ff0:	eb06 0c05 	add.w	ip, r6, r5
 8009ff4:	dc02      	bgt.n	8009ffc <__ieee754_sqrt+0xc8>
 8009ff6:	d113      	bne.n	800a020 <__ieee754_sqrt+0xec>
 8009ff8:	459c      	cmp	ip, r3
 8009ffa:	d811      	bhi.n	800a020 <__ieee754_sqrt+0xec>
 8009ffc:	f1bc 0f00 	cmp.w	ip, #0
 800a000:	eb0c 0506 	add.w	r5, ip, r6
 800a004:	da43      	bge.n	800a08e <__ieee754_sqrt+0x15a>
 800a006:	2d00      	cmp	r5, #0
 800a008:	db41      	blt.n	800a08e <__ieee754_sqrt+0x15a>
 800a00a:	f100 0801 	add.w	r8, r0, #1
 800a00e:	1a09      	subs	r1, r1, r0
 800a010:	459c      	cmp	ip, r3
 800a012:	bf88      	it	hi
 800a014:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800a018:	eba3 030c 	sub.w	r3, r3, ip
 800a01c:	4432      	add	r2, r6
 800a01e:	4640      	mov	r0, r8
 800a020:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800a024:	f1be 0e01 	subs.w	lr, lr, #1
 800a028:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800a02c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a030:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800a034:	d1db      	bne.n	8009fee <__ieee754_sqrt+0xba>
 800a036:	430b      	orrs	r3, r1
 800a038:	d006      	beq.n	800a048 <__ieee754_sqrt+0x114>
 800a03a:	1c50      	adds	r0, r2, #1
 800a03c:	bf13      	iteet	ne
 800a03e:	3201      	addne	r2, #1
 800a040:	3401      	addeq	r4, #1
 800a042:	4672      	moveq	r2, lr
 800a044:	f022 0201 	bicne.w	r2, r2, #1
 800a048:	1063      	asrs	r3, r4, #1
 800a04a:	0852      	lsrs	r2, r2, #1
 800a04c:	07e1      	lsls	r1, r4, #31
 800a04e:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800a052:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800a056:	bf48      	it	mi
 800a058:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800a05c:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800a060:	4614      	mov	r4, r2
 800a062:	e781      	b.n	8009f68 <__ieee754_sqrt+0x34>
 800a064:	0ad9      	lsrs	r1, r3, #11
 800a066:	3815      	subs	r0, #21
 800a068:	055b      	lsls	r3, r3, #21
 800a06a:	2900      	cmp	r1, #0
 800a06c:	d0fa      	beq.n	800a064 <__ieee754_sqrt+0x130>
 800a06e:	02cd      	lsls	r5, r1, #11
 800a070:	d50a      	bpl.n	800a088 <__ieee754_sqrt+0x154>
 800a072:	f1c2 0420 	rsb	r4, r2, #32
 800a076:	fa23 f404 	lsr.w	r4, r3, r4
 800a07a:	1e55      	subs	r5, r2, #1
 800a07c:	4093      	lsls	r3, r2
 800a07e:	4321      	orrs	r1, r4
 800a080:	1b42      	subs	r2, r0, r5
 800a082:	e78a      	b.n	8009f9a <__ieee754_sqrt+0x66>
 800a084:	4610      	mov	r0, r2
 800a086:	e7f0      	b.n	800a06a <__ieee754_sqrt+0x136>
 800a088:	0049      	lsls	r1, r1, #1
 800a08a:	3201      	adds	r2, #1
 800a08c:	e7ef      	b.n	800a06e <__ieee754_sqrt+0x13a>
 800a08e:	4680      	mov	r8, r0
 800a090:	e7bd      	b.n	800a00e <__ieee754_sqrt+0xda>
 800a092:	bf00      	nop
 800a094:	7ff00000 	.word	0x7ff00000

0800a098 <__ieee754_asinf>:
 800a098:	b538      	push	{r3, r4, r5, lr}
 800a09a:	ee10 5a10 	vmov	r5, s0
 800a09e:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800a0a2:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800a0a6:	ed2d 8b04 	vpush	{d8-d9}
 800a0aa:	d10c      	bne.n	800a0c6 <__ieee754_asinf+0x2e>
 800a0ac:	eddf 7a5d 	vldr	s15, [pc, #372]	; 800a224 <__ieee754_asinf+0x18c>
 800a0b0:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 800a228 <__ieee754_asinf+0x190>
 800a0b4:	ee60 7a27 	vmul.f32	s15, s0, s15
 800a0b8:	eee0 7a07 	vfma.f32	s15, s0, s14
 800a0bc:	eeb0 0a67 	vmov.f32	s0, s15
 800a0c0:	ecbd 8b04 	vpop	{d8-d9}
 800a0c4:	bd38      	pop	{r3, r4, r5, pc}
 800a0c6:	dd04      	ble.n	800a0d2 <__ieee754_asinf+0x3a>
 800a0c8:	ee70 7a40 	vsub.f32	s15, s0, s0
 800a0cc:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800a0d0:	e7f6      	b.n	800a0c0 <__ieee754_asinf+0x28>
 800a0d2:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 800a0d6:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 800a0da:	da0b      	bge.n	800a0f4 <__ieee754_asinf+0x5c>
 800a0dc:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 800a0e0:	da52      	bge.n	800a188 <__ieee754_asinf+0xf0>
 800a0e2:	eddf 7a52 	vldr	s15, [pc, #328]	; 800a22c <__ieee754_asinf+0x194>
 800a0e6:	ee70 7a27 	vadd.f32	s15, s0, s15
 800a0ea:	eef4 7ae8 	vcmpe.f32	s15, s17
 800a0ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0f2:	dce5      	bgt.n	800a0c0 <__ieee754_asinf+0x28>
 800a0f4:	f7ff f8ae 	bl	8009254 <fabsf>
 800a0f8:	ee38 0ac0 	vsub.f32	s0, s17, s0
 800a0fc:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 800a100:	ee20 8a08 	vmul.f32	s16, s0, s16
 800a104:	eddf 7a4a 	vldr	s15, [pc, #296]	; 800a230 <__ieee754_asinf+0x198>
 800a108:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 800a234 <__ieee754_asinf+0x19c>
 800a10c:	ed9f 9a4a 	vldr	s18, [pc, #296]	; 800a238 <__ieee754_asinf+0x1a0>
 800a110:	eea8 7a27 	vfma.f32	s14, s16, s15
 800a114:	eddf 7a49 	vldr	s15, [pc, #292]	; 800a23c <__ieee754_asinf+0x1a4>
 800a118:	eee7 7a08 	vfma.f32	s15, s14, s16
 800a11c:	ed9f 7a48 	vldr	s14, [pc, #288]	; 800a240 <__ieee754_asinf+0x1a8>
 800a120:	eea7 7a88 	vfma.f32	s14, s15, s16
 800a124:	eddf 7a47 	vldr	s15, [pc, #284]	; 800a244 <__ieee754_asinf+0x1ac>
 800a128:	eee7 7a08 	vfma.f32	s15, s14, s16
 800a12c:	ed9f 7a46 	vldr	s14, [pc, #280]	; 800a248 <__ieee754_asinf+0x1b0>
 800a130:	eea7 9a88 	vfma.f32	s18, s15, s16
 800a134:	eddf 7a45 	vldr	s15, [pc, #276]	; 800a24c <__ieee754_asinf+0x1b4>
 800a138:	eee8 7a07 	vfma.f32	s15, s16, s14
 800a13c:	ed9f 7a44 	vldr	s14, [pc, #272]	; 800a250 <__ieee754_asinf+0x1b8>
 800a140:	eea7 7a88 	vfma.f32	s14, s15, s16
 800a144:	eddf 7a43 	vldr	s15, [pc, #268]	; 800a254 <__ieee754_asinf+0x1bc>
 800a148:	eee7 7a08 	vfma.f32	s15, s14, s16
 800a14c:	eeb0 0a48 	vmov.f32	s0, s16
 800a150:	eee7 8a88 	vfma.f32	s17, s15, s16
 800a154:	f000 f9c2 	bl	800a4dc <__ieee754_sqrtf>
 800a158:	4b3f      	ldr	r3, [pc, #252]	; (800a258 <__ieee754_asinf+0x1c0>)
 800a15a:	ee29 9a08 	vmul.f32	s18, s18, s16
 800a15e:	429c      	cmp	r4, r3
 800a160:	ee89 6a28 	vdiv.f32	s12, s18, s17
 800a164:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800a168:	dd3d      	ble.n	800a1e6 <__ieee754_asinf+0x14e>
 800a16a:	eea0 0a06 	vfma.f32	s0, s0, s12
 800a16e:	eddf 7a3b 	vldr	s15, [pc, #236]	; 800a25c <__ieee754_asinf+0x1c4>
 800a172:	eee0 7a26 	vfma.f32	s15, s0, s13
 800a176:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 800a228 <__ieee754_asinf+0x190>
 800a17a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a17e:	2d00      	cmp	r5, #0
 800a180:	bfd8      	it	le
 800a182:	eeb1 0a40 	vnegle.f32	s0, s0
 800a186:	e79b      	b.n	800a0c0 <__ieee754_asinf+0x28>
 800a188:	ee60 7a00 	vmul.f32	s15, s0, s0
 800a18c:	eddf 6a28 	vldr	s13, [pc, #160]	; 800a230 <__ieee754_asinf+0x198>
 800a190:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800a234 <__ieee754_asinf+0x19c>
 800a194:	ed9f 6a2c 	vldr	s12, [pc, #176]	; 800a248 <__ieee754_asinf+0x1b0>
 800a198:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800a19c:	eddf 6a27 	vldr	s13, [pc, #156]	; 800a23c <__ieee754_asinf+0x1a4>
 800a1a0:	eee7 6a27 	vfma.f32	s13, s14, s15
 800a1a4:	ed9f 7a26 	vldr	s14, [pc, #152]	; 800a240 <__ieee754_asinf+0x1a8>
 800a1a8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a1ac:	eddf 6a25 	vldr	s13, [pc, #148]	; 800a244 <__ieee754_asinf+0x1ac>
 800a1b0:	eee7 6a27 	vfma.f32	s13, s14, s15
 800a1b4:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800a238 <__ieee754_asinf+0x1a0>
 800a1b8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a1bc:	eddf 6a23 	vldr	s13, [pc, #140]	; 800a24c <__ieee754_asinf+0x1b4>
 800a1c0:	eee7 6a86 	vfma.f32	s13, s15, s12
 800a1c4:	ed9f 6a22 	vldr	s12, [pc, #136]	; 800a250 <__ieee754_asinf+0x1b8>
 800a1c8:	eea6 6aa7 	vfma.f32	s12, s13, s15
 800a1cc:	eddf 6a21 	vldr	s13, [pc, #132]	; 800a254 <__ieee754_asinf+0x1bc>
 800a1d0:	eee6 6a27 	vfma.f32	s13, s12, s15
 800a1d4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a1d8:	eee6 8aa7 	vfma.f32	s17, s13, s15
 800a1dc:	eec7 7a28 	vdiv.f32	s15, s14, s17
 800a1e0:	eea0 0a27 	vfma.f32	s0, s0, s15
 800a1e4:	e76c      	b.n	800a0c0 <__ieee754_asinf+0x28>
 800a1e6:	ee10 3a10 	vmov	r3, s0
 800a1ea:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800a1ee:	f023 030f 	bic.w	r3, r3, #15
 800a1f2:	ee07 3a10 	vmov	s14, r3
 800a1f6:	eea7 8a47 	vfms.f32	s16, s14, s14
 800a1fa:	ee70 7a07 	vadd.f32	s15, s0, s14
 800a1fe:	ee30 0a00 	vadd.f32	s0, s0, s0
 800a202:	eec8 5a27 	vdiv.f32	s11, s16, s15
 800a206:	eddf 7a07 	vldr	s15, [pc, #28]	; 800a224 <__ieee754_asinf+0x18c>
 800a20a:	eee5 7ae6 	vfms.f32	s15, s11, s13
 800a20e:	eed0 7a06 	vfnms.f32	s15, s0, s12
 800a212:	ed9f 0a13 	vldr	s0, [pc, #76]	; 800a260 <__ieee754_asinf+0x1c8>
 800a216:	eeb0 6a40 	vmov.f32	s12, s0
 800a21a:	eea7 6a66 	vfms.f32	s12, s14, s13
 800a21e:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800a222:	e7aa      	b.n	800a17a <__ieee754_asinf+0xe2>
 800a224:	b33bbd2e 	.word	0xb33bbd2e
 800a228:	3fc90fdb 	.word	0x3fc90fdb
 800a22c:	7149f2ca 	.word	0x7149f2ca
 800a230:	3811ef08 	.word	0x3811ef08
 800a234:	3a4f7f04 	.word	0x3a4f7f04
 800a238:	3e2aaaab 	.word	0x3e2aaaab
 800a23c:	bd241146 	.word	0xbd241146
 800a240:	3e4e0aa8 	.word	0x3e4e0aa8
 800a244:	bea6b090 	.word	0xbea6b090
 800a248:	3d9dc62e 	.word	0x3d9dc62e
 800a24c:	bf303361 	.word	0xbf303361
 800a250:	4001572d 	.word	0x4001572d
 800a254:	c019d139 	.word	0xc019d139
 800a258:	3f799999 	.word	0x3f799999
 800a25c:	333bbd2e 	.word	0x333bbd2e
 800a260:	3f490fdb 	.word	0x3f490fdb

0800a264 <__ieee754_rem_pio2f>:
 800a264:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a266:	ee10 6a10 	vmov	r6, s0
 800a26a:	4b8e      	ldr	r3, [pc, #568]	; (800a4a4 <__ieee754_rem_pio2f+0x240>)
 800a26c:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800a270:	429d      	cmp	r5, r3
 800a272:	b087      	sub	sp, #28
 800a274:	eef0 7a40 	vmov.f32	s15, s0
 800a278:	4604      	mov	r4, r0
 800a27a:	dc05      	bgt.n	800a288 <__ieee754_rem_pio2f+0x24>
 800a27c:	2300      	movs	r3, #0
 800a27e:	ed80 0a00 	vstr	s0, [r0]
 800a282:	6043      	str	r3, [r0, #4]
 800a284:	2000      	movs	r0, #0
 800a286:	e01a      	b.n	800a2be <__ieee754_rem_pio2f+0x5a>
 800a288:	4b87      	ldr	r3, [pc, #540]	; (800a4a8 <__ieee754_rem_pio2f+0x244>)
 800a28a:	429d      	cmp	r5, r3
 800a28c:	dc46      	bgt.n	800a31c <__ieee754_rem_pio2f+0xb8>
 800a28e:	2e00      	cmp	r6, #0
 800a290:	ed9f 0a86 	vldr	s0, [pc, #536]	; 800a4ac <__ieee754_rem_pio2f+0x248>
 800a294:	4b86      	ldr	r3, [pc, #536]	; (800a4b0 <__ieee754_rem_pio2f+0x24c>)
 800a296:	f025 050f 	bic.w	r5, r5, #15
 800a29a:	dd1f      	ble.n	800a2dc <__ieee754_rem_pio2f+0x78>
 800a29c:	429d      	cmp	r5, r3
 800a29e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800a2a2:	d00e      	beq.n	800a2c2 <__ieee754_rem_pio2f+0x5e>
 800a2a4:	ed9f 7a83 	vldr	s14, [pc, #524]	; 800a4b4 <__ieee754_rem_pio2f+0x250>
 800a2a8:	ee37 0ac7 	vsub.f32	s0, s15, s14
 800a2ac:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800a2b0:	ed80 0a00 	vstr	s0, [r0]
 800a2b4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a2b8:	2001      	movs	r0, #1
 800a2ba:	edc4 7a01 	vstr	s15, [r4, #4]
 800a2be:	b007      	add	sp, #28
 800a2c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a2c2:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 800a4b8 <__ieee754_rem_pio2f+0x254>
 800a2c6:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 800a4bc <__ieee754_rem_pio2f+0x258>
 800a2ca:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800a2ce:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800a2d2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a2d6:	edc0 6a00 	vstr	s13, [r0]
 800a2da:	e7eb      	b.n	800a2b4 <__ieee754_rem_pio2f+0x50>
 800a2dc:	429d      	cmp	r5, r3
 800a2de:	ee77 7a80 	vadd.f32	s15, s15, s0
 800a2e2:	d00e      	beq.n	800a302 <__ieee754_rem_pio2f+0x9e>
 800a2e4:	ed9f 7a73 	vldr	s14, [pc, #460]	; 800a4b4 <__ieee754_rem_pio2f+0x250>
 800a2e8:	ee37 0a87 	vadd.f32	s0, s15, s14
 800a2ec:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800a2f0:	ed80 0a00 	vstr	s0, [r0]
 800a2f4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a2f8:	f04f 30ff 	mov.w	r0, #4294967295
 800a2fc:	edc4 7a01 	vstr	s15, [r4, #4]
 800a300:	e7dd      	b.n	800a2be <__ieee754_rem_pio2f+0x5a>
 800a302:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 800a4b8 <__ieee754_rem_pio2f+0x254>
 800a306:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 800a4bc <__ieee754_rem_pio2f+0x258>
 800a30a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800a30e:	ee77 6a87 	vadd.f32	s13, s15, s14
 800a312:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a316:	edc0 6a00 	vstr	s13, [r0]
 800a31a:	e7eb      	b.n	800a2f4 <__ieee754_rem_pio2f+0x90>
 800a31c:	4b68      	ldr	r3, [pc, #416]	; (800a4c0 <__ieee754_rem_pio2f+0x25c>)
 800a31e:	429d      	cmp	r5, r3
 800a320:	dc72      	bgt.n	800a408 <__ieee754_rem_pio2f+0x1a4>
 800a322:	f7fe ff97 	bl	8009254 <fabsf>
 800a326:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800a4c4 <__ieee754_rem_pio2f+0x260>
 800a32a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800a32e:	eee0 7a07 	vfma.f32	s15, s0, s14
 800a332:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a336:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a33a:	ee17 0a90 	vmov	r0, s15
 800a33e:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800a4ac <__ieee754_rem_pio2f+0x248>
 800a342:	eea7 0a67 	vfms.f32	s0, s14, s15
 800a346:	281f      	cmp	r0, #31
 800a348:	eddf 7a5a 	vldr	s15, [pc, #360]	; 800a4b4 <__ieee754_rem_pio2f+0x250>
 800a34c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a350:	eeb1 6a47 	vneg.f32	s12, s14
 800a354:	ee70 6a67 	vsub.f32	s13, s0, s15
 800a358:	ee16 2a90 	vmov	r2, s13
 800a35c:	dc1c      	bgt.n	800a398 <__ieee754_rem_pio2f+0x134>
 800a35e:	495a      	ldr	r1, [pc, #360]	; (800a4c8 <__ieee754_rem_pio2f+0x264>)
 800a360:	1e47      	subs	r7, r0, #1
 800a362:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 800a366:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800a36a:	428b      	cmp	r3, r1
 800a36c:	d014      	beq.n	800a398 <__ieee754_rem_pio2f+0x134>
 800a36e:	6022      	str	r2, [r4, #0]
 800a370:	ed94 7a00 	vldr	s14, [r4]
 800a374:	ee30 0a47 	vsub.f32	s0, s0, s14
 800a378:	2e00      	cmp	r6, #0
 800a37a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a37e:	ed84 0a01 	vstr	s0, [r4, #4]
 800a382:	da9c      	bge.n	800a2be <__ieee754_rem_pio2f+0x5a>
 800a384:	eeb1 7a47 	vneg.f32	s14, s14
 800a388:	eeb1 0a40 	vneg.f32	s0, s0
 800a38c:	ed84 7a00 	vstr	s14, [r4]
 800a390:	ed84 0a01 	vstr	s0, [r4, #4]
 800a394:	4240      	negs	r0, r0
 800a396:	e792      	b.n	800a2be <__ieee754_rem_pio2f+0x5a>
 800a398:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800a39c:	15eb      	asrs	r3, r5, #23
 800a39e:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 800a3a2:	2d08      	cmp	r5, #8
 800a3a4:	dde3      	ble.n	800a36e <__ieee754_rem_pio2f+0x10a>
 800a3a6:	eddf 7a44 	vldr	s15, [pc, #272]	; 800a4b8 <__ieee754_rem_pio2f+0x254>
 800a3aa:	eddf 5a44 	vldr	s11, [pc, #272]	; 800a4bc <__ieee754_rem_pio2f+0x258>
 800a3ae:	eef0 6a40 	vmov.f32	s13, s0
 800a3b2:	eee6 6a27 	vfma.f32	s13, s12, s15
 800a3b6:	ee30 0a66 	vsub.f32	s0, s0, s13
 800a3ba:	eea6 0a27 	vfma.f32	s0, s12, s15
 800a3be:	eef0 7a40 	vmov.f32	s15, s0
 800a3c2:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800a3c6:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800a3ca:	ee15 2a90 	vmov	r2, s11
 800a3ce:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800a3d2:	1a5b      	subs	r3, r3, r1
 800a3d4:	2b19      	cmp	r3, #25
 800a3d6:	dc04      	bgt.n	800a3e2 <__ieee754_rem_pio2f+0x17e>
 800a3d8:	edc4 5a00 	vstr	s11, [r4]
 800a3dc:	eeb0 0a66 	vmov.f32	s0, s13
 800a3e0:	e7c6      	b.n	800a370 <__ieee754_rem_pio2f+0x10c>
 800a3e2:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800a4cc <__ieee754_rem_pio2f+0x268>
 800a3e6:	eeb0 0a66 	vmov.f32	s0, s13
 800a3ea:	eea6 0a25 	vfma.f32	s0, s12, s11
 800a3ee:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800a3f2:	eddf 6a37 	vldr	s13, [pc, #220]	; 800a4d0 <__ieee754_rem_pio2f+0x26c>
 800a3f6:	eee6 7a25 	vfma.f32	s15, s12, s11
 800a3fa:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800a3fe:	ee30 7a67 	vsub.f32	s14, s0, s15
 800a402:	ed84 7a00 	vstr	s14, [r4]
 800a406:	e7b3      	b.n	800a370 <__ieee754_rem_pio2f+0x10c>
 800a408:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800a40c:	db06      	blt.n	800a41c <__ieee754_rem_pio2f+0x1b8>
 800a40e:	ee70 7a40 	vsub.f32	s15, s0, s0
 800a412:	edc0 7a01 	vstr	s15, [r0, #4]
 800a416:	edc0 7a00 	vstr	s15, [r0]
 800a41a:	e733      	b.n	800a284 <__ieee754_rem_pio2f+0x20>
 800a41c:	15ea      	asrs	r2, r5, #23
 800a41e:	3a86      	subs	r2, #134	; 0x86
 800a420:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800a424:	ee07 3a90 	vmov	s15, r3
 800a428:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800a42c:	eddf 6a29 	vldr	s13, [pc, #164]	; 800a4d4 <__ieee754_rem_pio2f+0x270>
 800a430:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800a434:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a438:	ed8d 7a03 	vstr	s14, [sp, #12]
 800a43c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a440:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800a444:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800a448:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a44c:	ed8d 7a04 	vstr	s14, [sp, #16]
 800a450:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a454:	eef5 7a40 	vcmp.f32	s15, #0.0
 800a458:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a45c:	edcd 7a05 	vstr	s15, [sp, #20]
 800a460:	d11e      	bne.n	800a4a0 <__ieee754_rem_pio2f+0x23c>
 800a462:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800a466:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a46a:	bf14      	ite	ne
 800a46c:	2302      	movne	r3, #2
 800a46e:	2301      	moveq	r3, #1
 800a470:	4919      	ldr	r1, [pc, #100]	; (800a4d8 <__ieee754_rem_pio2f+0x274>)
 800a472:	9101      	str	r1, [sp, #4]
 800a474:	2102      	movs	r1, #2
 800a476:	9100      	str	r1, [sp, #0]
 800a478:	a803      	add	r0, sp, #12
 800a47a:	4621      	mov	r1, r4
 800a47c:	f000 f892 	bl	800a5a4 <__kernel_rem_pio2f>
 800a480:	2e00      	cmp	r6, #0
 800a482:	f6bf af1c 	bge.w	800a2be <__ieee754_rem_pio2f+0x5a>
 800a486:	edd4 7a00 	vldr	s15, [r4]
 800a48a:	eef1 7a67 	vneg.f32	s15, s15
 800a48e:	edc4 7a00 	vstr	s15, [r4]
 800a492:	edd4 7a01 	vldr	s15, [r4, #4]
 800a496:	eef1 7a67 	vneg.f32	s15, s15
 800a49a:	edc4 7a01 	vstr	s15, [r4, #4]
 800a49e:	e779      	b.n	800a394 <__ieee754_rem_pio2f+0x130>
 800a4a0:	2303      	movs	r3, #3
 800a4a2:	e7e5      	b.n	800a470 <__ieee754_rem_pio2f+0x20c>
 800a4a4:	3f490fd8 	.word	0x3f490fd8
 800a4a8:	4016cbe3 	.word	0x4016cbe3
 800a4ac:	3fc90f80 	.word	0x3fc90f80
 800a4b0:	3fc90fd0 	.word	0x3fc90fd0
 800a4b4:	37354443 	.word	0x37354443
 800a4b8:	37354400 	.word	0x37354400
 800a4bc:	2e85a308 	.word	0x2e85a308
 800a4c0:	43490f80 	.word	0x43490f80
 800a4c4:	3f22f984 	.word	0x3f22f984
 800a4c8:	0800b4e8 	.word	0x0800b4e8
 800a4cc:	2e85a300 	.word	0x2e85a300
 800a4d0:	248d3132 	.word	0x248d3132
 800a4d4:	43800000 	.word	0x43800000
 800a4d8:	0800b568 	.word	0x0800b568

0800a4dc <__ieee754_sqrtf>:
 800a4dc:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800a4e0:	4770      	bx	lr
	...

0800a4e4 <__kernel_cosf>:
 800a4e4:	ee10 3a10 	vmov	r3, s0
 800a4e8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a4ec:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800a4f0:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800a4f4:	da05      	bge.n	800a502 <__kernel_cosf+0x1e>
 800a4f6:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800a4fa:	ee17 2a90 	vmov	r2, s15
 800a4fe:	2a00      	cmp	r2, #0
 800a500:	d03d      	beq.n	800a57e <__kernel_cosf+0x9a>
 800a502:	ee60 5a00 	vmul.f32	s11, s0, s0
 800a506:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800a584 <__kernel_cosf+0xa0>
 800a50a:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800a588 <__kernel_cosf+0xa4>
 800a50e:	eddf 6a1f 	vldr	s13, [pc, #124]	; 800a58c <__kernel_cosf+0xa8>
 800a512:	4a1f      	ldr	r2, [pc, #124]	; (800a590 <__kernel_cosf+0xac>)
 800a514:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800a518:	4293      	cmp	r3, r2
 800a51a:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800a594 <__kernel_cosf+0xb0>
 800a51e:	eee7 7a25 	vfma.f32	s15, s14, s11
 800a522:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800a598 <__kernel_cosf+0xb4>
 800a526:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800a52a:	eddf 7a1c 	vldr	s15, [pc, #112]	; 800a59c <__kernel_cosf+0xb8>
 800a52e:	eee7 7a25 	vfma.f32	s15, s14, s11
 800a532:	eeb0 7a66 	vmov.f32	s14, s13
 800a536:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800a53a:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800a53e:	ee65 7aa6 	vmul.f32	s15, s11, s13
 800a542:	ee67 6a25 	vmul.f32	s13, s14, s11
 800a546:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 800a54a:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800a54e:	dc04      	bgt.n	800a55a <__kernel_cosf+0x76>
 800a550:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800a554:	ee36 0a47 	vsub.f32	s0, s12, s14
 800a558:	4770      	bx	lr
 800a55a:	4a11      	ldr	r2, [pc, #68]	; (800a5a0 <__kernel_cosf+0xbc>)
 800a55c:	4293      	cmp	r3, r2
 800a55e:	bfda      	itte	le
 800a560:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800a564:	ee06 3a90 	vmovle	s13, r3
 800a568:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 800a56c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a570:	ee36 0a66 	vsub.f32	s0, s12, s13
 800a574:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a578:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a57c:	4770      	bx	lr
 800a57e:	eeb0 0a46 	vmov.f32	s0, s12
 800a582:	4770      	bx	lr
 800a584:	ad47d74e 	.word	0xad47d74e
 800a588:	310f74f6 	.word	0x310f74f6
 800a58c:	3d2aaaab 	.word	0x3d2aaaab
 800a590:	3e999999 	.word	0x3e999999
 800a594:	b493f27c 	.word	0xb493f27c
 800a598:	37d00d01 	.word	0x37d00d01
 800a59c:	bab60b61 	.word	0xbab60b61
 800a5a0:	3f480000 	.word	0x3f480000

0800a5a4 <__kernel_rem_pio2f>:
 800a5a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5a8:	ed2d 8b04 	vpush	{d8-d9}
 800a5ac:	b0d9      	sub	sp, #356	; 0x164
 800a5ae:	4688      	mov	r8, r1
 800a5b0:	9002      	str	r0, [sp, #8]
 800a5b2:	49bb      	ldr	r1, [pc, #748]	; (800a8a0 <__kernel_rem_pio2f+0x2fc>)
 800a5b4:	9866      	ldr	r0, [sp, #408]	; 0x198
 800a5b6:	9301      	str	r3, [sp, #4]
 800a5b8:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 800a5bc:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 800a5c0:	1e59      	subs	r1, r3, #1
 800a5c2:	1d13      	adds	r3, r2, #4
 800a5c4:	db27      	blt.n	800a616 <__kernel_rem_pio2f+0x72>
 800a5c6:	f1b2 0b03 	subs.w	fp, r2, #3
 800a5ca:	bf48      	it	mi
 800a5cc:	f102 0b04 	addmi.w	fp, r2, #4
 800a5d0:	ea4f 00eb 	mov.w	r0, fp, asr #3
 800a5d4:	1c45      	adds	r5, r0, #1
 800a5d6:	00ec      	lsls	r4, r5, #3
 800a5d8:	1a47      	subs	r7, r0, r1
 800a5da:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 800a8b0 <__kernel_rem_pio2f+0x30c>
 800a5de:	9403      	str	r4, [sp, #12]
 800a5e0:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 800a5e4:	eb0a 0c01 	add.w	ip, sl, r1
 800a5e8:	ae1c      	add	r6, sp, #112	; 0x70
 800a5ea:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 800a5ee:	2400      	movs	r4, #0
 800a5f0:	4564      	cmp	r4, ip
 800a5f2:	dd12      	ble.n	800a61a <__kernel_rem_pio2f+0x76>
 800a5f4:	9b01      	ldr	r3, [sp, #4]
 800a5f6:	ac1c      	add	r4, sp, #112	; 0x70
 800a5f8:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800a5fc:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 800a600:	f04f 0c00 	mov.w	ip, #0
 800a604:	45d4      	cmp	ip, sl
 800a606:	dc27      	bgt.n	800a658 <__kernel_rem_pio2f+0xb4>
 800a608:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800a60c:	eddf 7aa8 	vldr	s15, [pc, #672]	; 800a8b0 <__kernel_rem_pio2f+0x30c>
 800a610:	4627      	mov	r7, r4
 800a612:	2600      	movs	r6, #0
 800a614:	e016      	b.n	800a644 <__kernel_rem_pio2f+0xa0>
 800a616:	2000      	movs	r0, #0
 800a618:	e7dc      	b.n	800a5d4 <__kernel_rem_pio2f+0x30>
 800a61a:	42e7      	cmn	r7, r4
 800a61c:	bf5d      	ittte	pl
 800a61e:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 800a622:	ee07 3a90 	vmovpl	s15, r3
 800a626:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800a62a:	eef0 7a47 	vmovmi.f32	s15, s14
 800a62e:	ece6 7a01 	vstmia	r6!, {s15}
 800a632:	3401      	adds	r4, #1
 800a634:	e7dc      	b.n	800a5f0 <__kernel_rem_pio2f+0x4c>
 800a636:	ecf9 6a01 	vldmia	r9!, {s13}
 800a63a:	ed97 7a00 	vldr	s14, [r7]
 800a63e:	eee6 7a87 	vfma.f32	s15, s13, s14
 800a642:	3601      	adds	r6, #1
 800a644:	428e      	cmp	r6, r1
 800a646:	f1a7 0704 	sub.w	r7, r7, #4
 800a64a:	ddf4      	ble.n	800a636 <__kernel_rem_pio2f+0x92>
 800a64c:	eceb 7a01 	vstmia	fp!, {s15}
 800a650:	f10c 0c01 	add.w	ip, ip, #1
 800a654:	3404      	adds	r4, #4
 800a656:	e7d5      	b.n	800a604 <__kernel_rem_pio2f+0x60>
 800a658:	ab08      	add	r3, sp, #32
 800a65a:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800a65e:	eddf 8a93 	vldr	s17, [pc, #588]	; 800a8ac <__kernel_rem_pio2f+0x308>
 800a662:	ed9f 9a91 	vldr	s18, [pc, #580]	; 800a8a8 <__kernel_rem_pio2f+0x304>
 800a666:	9304      	str	r3, [sp, #16]
 800a668:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 800a66c:	4656      	mov	r6, sl
 800a66e:	00b3      	lsls	r3, r6, #2
 800a670:	9305      	str	r3, [sp, #20]
 800a672:	ab58      	add	r3, sp, #352	; 0x160
 800a674:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800a678:	ac08      	add	r4, sp, #32
 800a67a:	ab44      	add	r3, sp, #272	; 0x110
 800a67c:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 800a680:	46a4      	mov	ip, r4
 800a682:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800a686:	4637      	mov	r7, r6
 800a688:	2f00      	cmp	r7, #0
 800a68a:	f1a0 0004 	sub.w	r0, r0, #4
 800a68e:	dc4f      	bgt.n	800a730 <__kernel_rem_pio2f+0x18c>
 800a690:	4628      	mov	r0, r5
 800a692:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800a696:	f000 fc35 	bl	800af04 <scalbnf>
 800a69a:	eeb0 8a40 	vmov.f32	s16, s0
 800a69e:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800a6a2:	ee28 0a00 	vmul.f32	s0, s16, s0
 800a6a6:	f000 fbe5 	bl	800ae74 <floorf>
 800a6aa:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800a6ae:	eea0 8a67 	vfms.f32	s16, s0, s15
 800a6b2:	2d00      	cmp	r5, #0
 800a6b4:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800a6b8:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800a6bc:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 800a6c0:	ee17 9a90 	vmov	r9, s15
 800a6c4:	ee38 8a40 	vsub.f32	s16, s16, s0
 800a6c8:	dd44      	ble.n	800a754 <__kernel_rem_pio2f+0x1b0>
 800a6ca:	f106 3cff 	add.w	ip, r6, #4294967295
 800a6ce:	ab08      	add	r3, sp, #32
 800a6d0:	f1c5 0e08 	rsb	lr, r5, #8
 800a6d4:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 800a6d8:	fa47 f00e 	asr.w	r0, r7, lr
 800a6dc:	4481      	add	r9, r0
 800a6de:	fa00 f00e 	lsl.w	r0, r0, lr
 800a6e2:	1a3f      	subs	r7, r7, r0
 800a6e4:	f1c5 0007 	rsb	r0, r5, #7
 800a6e8:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 800a6ec:	4107      	asrs	r7, r0
 800a6ee:	2f00      	cmp	r7, #0
 800a6f0:	dd3f      	ble.n	800a772 <__kernel_rem_pio2f+0x1ce>
 800a6f2:	f04f 0e00 	mov.w	lr, #0
 800a6f6:	f109 0901 	add.w	r9, r9, #1
 800a6fa:	4673      	mov	r3, lr
 800a6fc:	4576      	cmp	r6, lr
 800a6fe:	dc6b      	bgt.n	800a7d8 <__kernel_rem_pio2f+0x234>
 800a700:	2d00      	cmp	r5, #0
 800a702:	dd04      	ble.n	800a70e <__kernel_rem_pio2f+0x16a>
 800a704:	2d01      	cmp	r5, #1
 800a706:	d078      	beq.n	800a7fa <__kernel_rem_pio2f+0x256>
 800a708:	2d02      	cmp	r5, #2
 800a70a:	f000 8081 	beq.w	800a810 <__kernel_rem_pio2f+0x26c>
 800a70e:	2f02      	cmp	r7, #2
 800a710:	d12f      	bne.n	800a772 <__kernel_rem_pio2f+0x1ce>
 800a712:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800a716:	ee30 8a48 	vsub.f32	s16, s0, s16
 800a71a:	b353      	cbz	r3, 800a772 <__kernel_rem_pio2f+0x1ce>
 800a71c:	4628      	mov	r0, r5
 800a71e:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800a722:	f000 fbef 	bl	800af04 <scalbnf>
 800a726:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800a72a:	ee38 8a40 	vsub.f32	s16, s16, s0
 800a72e:	e020      	b.n	800a772 <__kernel_rem_pio2f+0x1ce>
 800a730:	ee60 7a28 	vmul.f32	s15, s0, s17
 800a734:	3f01      	subs	r7, #1
 800a736:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a73a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a73e:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800a742:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800a746:	ecac 0a01 	vstmia	ip!, {s0}
 800a74a:	ed90 0a00 	vldr	s0, [r0]
 800a74e:	ee37 0a80 	vadd.f32	s0, s15, s0
 800a752:	e799      	b.n	800a688 <__kernel_rem_pio2f+0xe4>
 800a754:	d105      	bne.n	800a762 <__kernel_rem_pio2f+0x1be>
 800a756:	1e70      	subs	r0, r6, #1
 800a758:	ab08      	add	r3, sp, #32
 800a75a:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 800a75e:	11ff      	asrs	r7, r7, #7
 800a760:	e7c5      	b.n	800a6ee <__kernel_rem_pio2f+0x14a>
 800a762:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800a766:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800a76a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a76e:	da31      	bge.n	800a7d4 <__kernel_rem_pio2f+0x230>
 800a770:	2700      	movs	r7, #0
 800a772:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800a776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a77a:	f040 809b 	bne.w	800a8b4 <__kernel_rem_pio2f+0x310>
 800a77e:	1e74      	subs	r4, r6, #1
 800a780:	46a4      	mov	ip, r4
 800a782:	2000      	movs	r0, #0
 800a784:	45d4      	cmp	ip, sl
 800a786:	da4a      	bge.n	800a81e <__kernel_rem_pio2f+0x27a>
 800a788:	2800      	cmp	r0, #0
 800a78a:	d07a      	beq.n	800a882 <__kernel_rem_pio2f+0x2de>
 800a78c:	ab08      	add	r3, sp, #32
 800a78e:	3d08      	subs	r5, #8
 800a790:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800a794:	2b00      	cmp	r3, #0
 800a796:	f000 8081 	beq.w	800a89c <__kernel_rem_pio2f+0x2f8>
 800a79a:	4628      	mov	r0, r5
 800a79c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800a7a0:	00a5      	lsls	r5, r4, #2
 800a7a2:	f000 fbaf 	bl	800af04 <scalbnf>
 800a7a6:	aa44      	add	r2, sp, #272	; 0x110
 800a7a8:	1d2b      	adds	r3, r5, #4
 800a7aa:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800a8ac <__kernel_rem_pio2f+0x308>
 800a7ae:	18d1      	adds	r1, r2, r3
 800a7b0:	4622      	mov	r2, r4
 800a7b2:	2a00      	cmp	r2, #0
 800a7b4:	f280 80ae 	bge.w	800a914 <__kernel_rem_pio2f+0x370>
 800a7b8:	4622      	mov	r2, r4
 800a7ba:	2a00      	cmp	r2, #0
 800a7bc:	f2c0 80cc 	blt.w	800a958 <__kernel_rem_pio2f+0x3b4>
 800a7c0:	a944      	add	r1, sp, #272	; 0x110
 800a7c2:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 800a7c6:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 800a8a4 <__kernel_rem_pio2f+0x300>
 800a7ca:	eddf 7a39 	vldr	s15, [pc, #228]	; 800a8b0 <__kernel_rem_pio2f+0x30c>
 800a7ce:	2000      	movs	r0, #0
 800a7d0:	1aa1      	subs	r1, r4, r2
 800a7d2:	e0b6      	b.n	800a942 <__kernel_rem_pio2f+0x39e>
 800a7d4:	2702      	movs	r7, #2
 800a7d6:	e78c      	b.n	800a6f2 <__kernel_rem_pio2f+0x14e>
 800a7d8:	6820      	ldr	r0, [r4, #0]
 800a7da:	b94b      	cbnz	r3, 800a7f0 <__kernel_rem_pio2f+0x24c>
 800a7dc:	b118      	cbz	r0, 800a7e6 <__kernel_rem_pio2f+0x242>
 800a7de:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800a7e2:	6020      	str	r0, [r4, #0]
 800a7e4:	2001      	movs	r0, #1
 800a7e6:	f10e 0e01 	add.w	lr, lr, #1
 800a7ea:	3404      	adds	r4, #4
 800a7ec:	4603      	mov	r3, r0
 800a7ee:	e785      	b.n	800a6fc <__kernel_rem_pio2f+0x158>
 800a7f0:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 800a7f4:	6020      	str	r0, [r4, #0]
 800a7f6:	4618      	mov	r0, r3
 800a7f8:	e7f5      	b.n	800a7e6 <__kernel_rem_pio2f+0x242>
 800a7fa:	1e74      	subs	r4, r6, #1
 800a7fc:	a808      	add	r0, sp, #32
 800a7fe:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800a802:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800a806:	f10d 0c20 	add.w	ip, sp, #32
 800a80a:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 800a80e:	e77e      	b.n	800a70e <__kernel_rem_pio2f+0x16a>
 800a810:	1e74      	subs	r4, r6, #1
 800a812:	a808      	add	r0, sp, #32
 800a814:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800a818:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 800a81c:	e7f3      	b.n	800a806 <__kernel_rem_pio2f+0x262>
 800a81e:	ab08      	add	r3, sp, #32
 800a820:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800a824:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a828:	4318      	orrs	r0, r3
 800a82a:	e7ab      	b.n	800a784 <__kernel_rem_pio2f+0x1e0>
 800a82c:	f10c 0c01 	add.w	ip, ip, #1
 800a830:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 800a834:	2c00      	cmp	r4, #0
 800a836:	d0f9      	beq.n	800a82c <__kernel_rem_pio2f+0x288>
 800a838:	9b05      	ldr	r3, [sp, #20]
 800a83a:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800a83e:	eb0d 0003 	add.w	r0, sp, r3
 800a842:	9b01      	ldr	r3, [sp, #4]
 800a844:	18f4      	adds	r4, r6, r3
 800a846:	ab1c      	add	r3, sp, #112	; 0x70
 800a848:	1c77      	adds	r7, r6, #1
 800a84a:	384c      	subs	r0, #76	; 0x4c
 800a84c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a850:	4466      	add	r6, ip
 800a852:	42be      	cmp	r6, r7
 800a854:	f6ff af0b 	blt.w	800a66e <__kernel_rem_pio2f+0xca>
 800a858:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 800a85c:	f8dd e008 	ldr.w	lr, [sp, #8]
 800a860:	ee07 3a90 	vmov	s15, r3
 800a864:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a868:	f04f 0c00 	mov.w	ip, #0
 800a86c:	ece4 7a01 	vstmia	r4!, {s15}
 800a870:	eddf 7a0f 	vldr	s15, [pc, #60]	; 800a8b0 <__kernel_rem_pio2f+0x30c>
 800a874:	46a1      	mov	r9, r4
 800a876:	458c      	cmp	ip, r1
 800a878:	dd07      	ble.n	800a88a <__kernel_rem_pio2f+0x2e6>
 800a87a:	ece0 7a01 	vstmia	r0!, {s15}
 800a87e:	3701      	adds	r7, #1
 800a880:	e7e7      	b.n	800a852 <__kernel_rem_pio2f+0x2ae>
 800a882:	9804      	ldr	r0, [sp, #16]
 800a884:	f04f 0c01 	mov.w	ip, #1
 800a888:	e7d2      	b.n	800a830 <__kernel_rem_pio2f+0x28c>
 800a88a:	ecfe 6a01 	vldmia	lr!, {s13}
 800a88e:	ed39 7a01 	vldmdb	r9!, {s14}
 800a892:	f10c 0c01 	add.w	ip, ip, #1
 800a896:	eee6 7a87 	vfma.f32	s15, s13, s14
 800a89a:	e7ec      	b.n	800a876 <__kernel_rem_pio2f+0x2d2>
 800a89c:	3c01      	subs	r4, #1
 800a89e:	e775      	b.n	800a78c <__kernel_rem_pio2f+0x1e8>
 800a8a0:	0800b8ac 	.word	0x0800b8ac
 800a8a4:	0800b880 	.word	0x0800b880
 800a8a8:	43800000 	.word	0x43800000
 800a8ac:	3b800000 	.word	0x3b800000
 800a8b0:	00000000 	.word	0x00000000
 800a8b4:	9b03      	ldr	r3, [sp, #12]
 800a8b6:	eeb0 0a48 	vmov.f32	s0, s16
 800a8ba:	1a98      	subs	r0, r3, r2
 800a8bc:	f000 fb22 	bl	800af04 <scalbnf>
 800a8c0:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 800a8a8 <__kernel_rem_pio2f+0x304>
 800a8c4:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800a8c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a8cc:	db19      	blt.n	800a902 <__kernel_rem_pio2f+0x35e>
 800a8ce:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800a8ac <__kernel_rem_pio2f+0x308>
 800a8d2:	ee60 7a27 	vmul.f32	s15, s0, s15
 800a8d6:	aa08      	add	r2, sp, #32
 800a8d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a8dc:	1c74      	adds	r4, r6, #1
 800a8de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a8e2:	3508      	adds	r5, #8
 800a8e4:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800a8e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a8ec:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800a8f0:	ee10 3a10 	vmov	r3, s0
 800a8f4:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800a8f8:	ee17 3a90 	vmov	r3, s15
 800a8fc:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800a900:	e74b      	b.n	800a79a <__kernel_rem_pio2f+0x1f6>
 800a902:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800a906:	aa08      	add	r2, sp, #32
 800a908:	ee10 3a10 	vmov	r3, s0
 800a90c:	4634      	mov	r4, r6
 800a90e:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800a912:	e742      	b.n	800a79a <__kernel_rem_pio2f+0x1f6>
 800a914:	a808      	add	r0, sp, #32
 800a916:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 800a91a:	9001      	str	r0, [sp, #4]
 800a91c:	ee07 0a90 	vmov	s15, r0
 800a920:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a924:	3a01      	subs	r2, #1
 800a926:	ee67 7a80 	vmul.f32	s15, s15, s0
 800a92a:	ee20 0a07 	vmul.f32	s0, s0, s14
 800a92e:	ed61 7a01 	vstmdb	r1!, {s15}
 800a932:	e73e      	b.n	800a7b2 <__kernel_rem_pio2f+0x20e>
 800a934:	ecfc 6a01 	vldmia	ip!, {s13}
 800a938:	ecb6 7a01 	vldmia	r6!, {s14}
 800a93c:	eee6 7a87 	vfma.f32	s15, s13, s14
 800a940:	3001      	adds	r0, #1
 800a942:	4550      	cmp	r0, sl
 800a944:	dc01      	bgt.n	800a94a <__kernel_rem_pio2f+0x3a6>
 800a946:	4288      	cmp	r0, r1
 800a948:	ddf4      	ble.n	800a934 <__kernel_rem_pio2f+0x390>
 800a94a:	a858      	add	r0, sp, #352	; 0x160
 800a94c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a950:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 800a954:	3a01      	subs	r2, #1
 800a956:	e730      	b.n	800a7ba <__kernel_rem_pio2f+0x216>
 800a958:	9a66      	ldr	r2, [sp, #408]	; 0x198
 800a95a:	2a02      	cmp	r2, #2
 800a95c:	dc09      	bgt.n	800a972 <__kernel_rem_pio2f+0x3ce>
 800a95e:	2a00      	cmp	r2, #0
 800a960:	dc2a      	bgt.n	800a9b8 <__kernel_rem_pio2f+0x414>
 800a962:	d043      	beq.n	800a9ec <__kernel_rem_pio2f+0x448>
 800a964:	f009 0007 	and.w	r0, r9, #7
 800a968:	b059      	add	sp, #356	; 0x164
 800a96a:	ecbd 8b04 	vpop	{d8-d9}
 800a96e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a972:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800a974:	2b03      	cmp	r3, #3
 800a976:	d1f5      	bne.n	800a964 <__kernel_rem_pio2f+0x3c0>
 800a978:	ab30      	add	r3, sp, #192	; 0xc0
 800a97a:	442b      	add	r3, r5
 800a97c:	461a      	mov	r2, r3
 800a97e:	4619      	mov	r1, r3
 800a980:	4620      	mov	r0, r4
 800a982:	2800      	cmp	r0, #0
 800a984:	f1a1 0104 	sub.w	r1, r1, #4
 800a988:	dc51      	bgt.n	800aa2e <__kernel_rem_pio2f+0x48a>
 800a98a:	4621      	mov	r1, r4
 800a98c:	2901      	cmp	r1, #1
 800a98e:	f1a2 0204 	sub.w	r2, r2, #4
 800a992:	dc5c      	bgt.n	800aa4e <__kernel_rem_pio2f+0x4aa>
 800a994:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 800a8b0 <__kernel_rem_pio2f+0x30c>
 800a998:	3304      	adds	r3, #4
 800a99a:	2c01      	cmp	r4, #1
 800a99c:	dc67      	bgt.n	800aa6e <__kernel_rem_pio2f+0x4ca>
 800a99e:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 800a9a2:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 800a9a6:	2f00      	cmp	r7, #0
 800a9a8:	d167      	bne.n	800aa7a <__kernel_rem_pio2f+0x4d6>
 800a9aa:	edc8 6a00 	vstr	s13, [r8]
 800a9ae:	ed88 7a01 	vstr	s14, [r8, #4]
 800a9b2:	edc8 7a02 	vstr	s15, [r8, #8]
 800a9b6:	e7d5      	b.n	800a964 <__kernel_rem_pio2f+0x3c0>
 800a9b8:	aa30      	add	r2, sp, #192	; 0xc0
 800a9ba:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 800a8b0 <__kernel_rem_pio2f+0x30c>
 800a9be:	4413      	add	r3, r2
 800a9c0:	4622      	mov	r2, r4
 800a9c2:	2a00      	cmp	r2, #0
 800a9c4:	da24      	bge.n	800aa10 <__kernel_rem_pio2f+0x46c>
 800a9c6:	b34f      	cbz	r7, 800aa1c <__kernel_rem_pio2f+0x478>
 800a9c8:	eef1 7a47 	vneg.f32	s15, s14
 800a9cc:	edc8 7a00 	vstr	s15, [r8]
 800a9d0:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 800a9d4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a9d8:	aa31      	add	r2, sp, #196	; 0xc4
 800a9da:	2301      	movs	r3, #1
 800a9dc:	429c      	cmp	r4, r3
 800a9de:	da20      	bge.n	800aa22 <__kernel_rem_pio2f+0x47e>
 800a9e0:	b10f      	cbz	r7, 800a9e6 <__kernel_rem_pio2f+0x442>
 800a9e2:	eef1 7a67 	vneg.f32	s15, s15
 800a9e6:	edc8 7a01 	vstr	s15, [r8, #4]
 800a9ea:	e7bb      	b.n	800a964 <__kernel_rem_pio2f+0x3c0>
 800a9ec:	aa30      	add	r2, sp, #192	; 0xc0
 800a9ee:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 800a8b0 <__kernel_rem_pio2f+0x30c>
 800a9f2:	4413      	add	r3, r2
 800a9f4:	2c00      	cmp	r4, #0
 800a9f6:	da05      	bge.n	800aa04 <__kernel_rem_pio2f+0x460>
 800a9f8:	b10f      	cbz	r7, 800a9fe <__kernel_rem_pio2f+0x45a>
 800a9fa:	eef1 7a67 	vneg.f32	s15, s15
 800a9fe:	edc8 7a00 	vstr	s15, [r8]
 800aa02:	e7af      	b.n	800a964 <__kernel_rem_pio2f+0x3c0>
 800aa04:	ed33 7a01 	vldmdb	r3!, {s14}
 800aa08:	3c01      	subs	r4, #1
 800aa0a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800aa0e:	e7f1      	b.n	800a9f4 <__kernel_rem_pio2f+0x450>
 800aa10:	ed73 7a01 	vldmdb	r3!, {s15}
 800aa14:	3a01      	subs	r2, #1
 800aa16:	ee37 7a27 	vadd.f32	s14, s14, s15
 800aa1a:	e7d2      	b.n	800a9c2 <__kernel_rem_pio2f+0x41e>
 800aa1c:	eef0 7a47 	vmov.f32	s15, s14
 800aa20:	e7d4      	b.n	800a9cc <__kernel_rem_pio2f+0x428>
 800aa22:	ecb2 7a01 	vldmia	r2!, {s14}
 800aa26:	3301      	adds	r3, #1
 800aa28:	ee77 7a87 	vadd.f32	s15, s15, s14
 800aa2c:	e7d6      	b.n	800a9dc <__kernel_rem_pio2f+0x438>
 800aa2e:	edd1 7a00 	vldr	s15, [r1]
 800aa32:	edd1 6a01 	vldr	s13, [r1, #4]
 800aa36:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800aa3a:	3801      	subs	r0, #1
 800aa3c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800aa40:	ed81 7a00 	vstr	s14, [r1]
 800aa44:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aa48:	edc1 7a01 	vstr	s15, [r1, #4]
 800aa4c:	e799      	b.n	800a982 <__kernel_rem_pio2f+0x3de>
 800aa4e:	edd2 7a00 	vldr	s15, [r2]
 800aa52:	edd2 6a01 	vldr	s13, [r2, #4]
 800aa56:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800aa5a:	3901      	subs	r1, #1
 800aa5c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800aa60:	ed82 7a00 	vstr	s14, [r2]
 800aa64:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aa68:	edc2 7a01 	vstr	s15, [r2, #4]
 800aa6c:	e78e      	b.n	800a98c <__kernel_rem_pio2f+0x3e8>
 800aa6e:	ed33 7a01 	vldmdb	r3!, {s14}
 800aa72:	3c01      	subs	r4, #1
 800aa74:	ee77 7a87 	vadd.f32	s15, s15, s14
 800aa78:	e78f      	b.n	800a99a <__kernel_rem_pio2f+0x3f6>
 800aa7a:	eef1 6a66 	vneg.f32	s13, s13
 800aa7e:	eeb1 7a47 	vneg.f32	s14, s14
 800aa82:	edc8 6a00 	vstr	s13, [r8]
 800aa86:	ed88 7a01 	vstr	s14, [r8, #4]
 800aa8a:	eef1 7a67 	vneg.f32	s15, s15
 800aa8e:	e790      	b.n	800a9b2 <__kernel_rem_pio2f+0x40e>

0800aa90 <__kernel_sinf>:
 800aa90:	ee10 3a10 	vmov	r3, s0
 800aa94:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800aa98:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800aa9c:	da04      	bge.n	800aaa8 <__kernel_sinf+0x18>
 800aa9e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800aaa2:	ee17 3a90 	vmov	r3, s15
 800aaa6:	b35b      	cbz	r3, 800ab00 <__kernel_sinf+0x70>
 800aaa8:	ee20 7a00 	vmul.f32	s14, s0, s0
 800aaac:	eddf 7a15 	vldr	s15, [pc, #84]	; 800ab04 <__kernel_sinf+0x74>
 800aab0:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800ab08 <__kernel_sinf+0x78>
 800aab4:	eea7 6a27 	vfma.f32	s12, s14, s15
 800aab8:	eddf 7a14 	vldr	s15, [pc, #80]	; 800ab0c <__kernel_sinf+0x7c>
 800aabc:	eee6 7a07 	vfma.f32	s15, s12, s14
 800aac0:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800ab10 <__kernel_sinf+0x80>
 800aac4:	eea7 6a87 	vfma.f32	s12, s15, s14
 800aac8:	eddf 7a12 	vldr	s15, [pc, #72]	; 800ab14 <__kernel_sinf+0x84>
 800aacc:	ee60 6a07 	vmul.f32	s13, s0, s14
 800aad0:	eee6 7a07 	vfma.f32	s15, s12, s14
 800aad4:	b930      	cbnz	r0, 800aae4 <__kernel_sinf+0x54>
 800aad6:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800ab18 <__kernel_sinf+0x88>
 800aada:	eea7 6a27 	vfma.f32	s12, s14, s15
 800aade:	eea6 0a26 	vfma.f32	s0, s12, s13
 800aae2:	4770      	bx	lr
 800aae4:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800aae8:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800aaec:	eee0 7a86 	vfma.f32	s15, s1, s12
 800aaf0:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800aaf4:	eddf 7a09 	vldr	s15, [pc, #36]	; 800ab1c <__kernel_sinf+0x8c>
 800aaf8:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800aafc:	ee30 0a60 	vsub.f32	s0, s0, s1
 800ab00:	4770      	bx	lr
 800ab02:	bf00      	nop
 800ab04:	2f2ec9d3 	.word	0x2f2ec9d3
 800ab08:	b2d72f34 	.word	0xb2d72f34
 800ab0c:	3638ef1b 	.word	0x3638ef1b
 800ab10:	b9500d01 	.word	0xb9500d01
 800ab14:	3c088889 	.word	0x3c088889
 800ab18:	be2aaaab 	.word	0xbe2aaaab
 800ab1c:	3e2aaaab 	.word	0x3e2aaaab

0800ab20 <__kernel_tanf>:
 800ab20:	b508      	push	{r3, lr}
 800ab22:	ee10 3a10 	vmov	r3, s0
 800ab26:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800ab2a:	f1b2 5f46 	cmp.w	r2, #830472192	; 0x31800000
 800ab2e:	eef0 7a40 	vmov.f32	s15, s0
 800ab32:	da17      	bge.n	800ab64 <__kernel_tanf+0x44>
 800ab34:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 800ab38:	ee17 1a10 	vmov	r1, s14
 800ab3c:	bb41      	cbnz	r1, 800ab90 <__kernel_tanf+0x70>
 800ab3e:	1c43      	adds	r3, r0, #1
 800ab40:	4313      	orrs	r3, r2
 800ab42:	d108      	bne.n	800ab56 <__kernel_tanf+0x36>
 800ab44:	f7fe fb86 	bl	8009254 <fabsf>
 800ab48:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ab4c:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800ab50:	eeb0 0a67 	vmov.f32	s0, s15
 800ab54:	bd08      	pop	{r3, pc}
 800ab56:	2801      	cmp	r0, #1
 800ab58:	d0fa      	beq.n	800ab50 <__kernel_tanf+0x30>
 800ab5a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800ab5e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800ab62:	e7f5      	b.n	800ab50 <__kernel_tanf+0x30>
 800ab64:	494c      	ldr	r1, [pc, #304]	; (800ac98 <__kernel_tanf+0x178>)
 800ab66:	428a      	cmp	r2, r1
 800ab68:	db12      	blt.n	800ab90 <__kernel_tanf+0x70>
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	bfb8      	it	lt
 800ab6e:	eef1 7a40 	vneglt.f32	s15, s0
 800ab72:	ed9f 0a4a 	vldr	s0, [pc, #296]	; 800ac9c <__kernel_tanf+0x17c>
 800ab76:	ee70 7a67 	vsub.f32	s15, s0, s15
 800ab7a:	ed9f 0a49 	vldr	s0, [pc, #292]	; 800aca0 <__kernel_tanf+0x180>
 800ab7e:	bfb8      	it	lt
 800ab80:	eef1 0a60 	vneglt.f32	s1, s1
 800ab84:	ee70 0a60 	vsub.f32	s1, s0, s1
 800ab88:	ee70 7aa7 	vadd.f32	s15, s1, s15
 800ab8c:	eddf 0a45 	vldr	s1, [pc, #276]	; 800aca4 <__kernel_tanf+0x184>
 800ab90:	eddf 5a45 	vldr	s11, [pc, #276]	; 800aca8 <__kernel_tanf+0x188>
 800ab94:	ed9f 6a45 	vldr	s12, [pc, #276]	; 800acac <__kernel_tanf+0x18c>
 800ab98:	ed9f 5a45 	vldr	s10, [pc, #276]	; 800acb0 <__kernel_tanf+0x190>
 800ab9c:	493e      	ldr	r1, [pc, #248]	; (800ac98 <__kernel_tanf+0x178>)
 800ab9e:	ee67 6aa7 	vmul.f32	s13, s15, s15
 800aba2:	428a      	cmp	r2, r1
 800aba4:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800aba8:	eea7 6a25 	vfma.f32	s12, s14, s11
 800abac:	eddf 5a41 	vldr	s11, [pc, #260]	; 800acb4 <__kernel_tanf+0x194>
 800abb0:	eee6 5a07 	vfma.f32	s11, s12, s14
 800abb4:	ed9f 6a40 	vldr	s12, [pc, #256]	; 800acb8 <__kernel_tanf+0x198>
 800abb8:	eea5 6a87 	vfma.f32	s12, s11, s14
 800abbc:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800acbc <__kernel_tanf+0x19c>
 800abc0:	eee6 5a07 	vfma.f32	s11, s12, s14
 800abc4:	ed9f 6a3e 	vldr	s12, [pc, #248]	; 800acc0 <__kernel_tanf+0x1a0>
 800abc8:	eea5 6a87 	vfma.f32	s12, s11, s14
 800abcc:	eddf 5a3d 	vldr	s11, [pc, #244]	; 800acc4 <__kernel_tanf+0x1a4>
 800abd0:	eee7 5a05 	vfma.f32	s11, s14, s10
 800abd4:	ed9f 5a3c 	vldr	s10, [pc, #240]	; 800acc8 <__kernel_tanf+0x1a8>
 800abd8:	eea5 5a87 	vfma.f32	s10, s11, s14
 800abdc:	eddf 5a3b 	vldr	s11, [pc, #236]	; 800accc <__kernel_tanf+0x1ac>
 800abe0:	eee5 5a07 	vfma.f32	s11, s10, s14
 800abe4:	ed9f 5a3a 	vldr	s10, [pc, #232]	; 800acd0 <__kernel_tanf+0x1b0>
 800abe8:	eea5 5a87 	vfma.f32	s10, s11, s14
 800abec:	eddf 5a39 	vldr	s11, [pc, #228]	; 800acd4 <__kernel_tanf+0x1b4>
 800abf0:	eee5 5a07 	vfma.f32	s11, s10, s14
 800abf4:	eeb0 7a46 	vmov.f32	s14, s12
 800abf8:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800abfc:	ee27 5aa6 	vmul.f32	s10, s15, s13
 800ac00:	eeb0 6a60 	vmov.f32	s12, s1
 800ac04:	eea7 6a05 	vfma.f32	s12, s14, s10
 800ac08:	ed9f 7a33 	vldr	s14, [pc, #204]	; 800acd8 <__kernel_tanf+0x1b8>
 800ac0c:	eee6 0a26 	vfma.f32	s1, s12, s13
 800ac10:	eee5 0a07 	vfma.f32	s1, s10, s14
 800ac14:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800ac18:	db1d      	blt.n	800ac56 <__kernel_tanf+0x136>
 800ac1a:	ee06 0a90 	vmov	s13, r0
 800ac1e:	eeb8 0ae6 	vcvt.f32.s32	s0, s13
 800ac22:	ee27 6a07 	vmul.f32	s12, s14, s14
 800ac26:	ee37 7a00 	vadd.f32	s14, s14, s0
 800ac2a:	179b      	asrs	r3, r3, #30
 800ac2c:	eec6 6a07 	vdiv.f32	s13, s12, s14
 800ac30:	f003 0302 	and.w	r3, r3, #2
 800ac34:	f1c3 0301 	rsb	r3, r3, #1
 800ac38:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800ac3c:	ee76 0ae0 	vsub.f32	s1, s13, s1
 800ac40:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800ac44:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800ac48:	ee07 3a90 	vmov	s15, r3
 800ac4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ac50:	ee67 7a80 	vmul.f32	s15, s15, s0
 800ac54:	e77c      	b.n	800ab50 <__kernel_tanf+0x30>
 800ac56:	2801      	cmp	r0, #1
 800ac58:	d01b      	beq.n	800ac92 <__kernel_tanf+0x172>
 800ac5a:	4b20      	ldr	r3, [pc, #128]	; (800acdc <__kernel_tanf+0x1bc>)
 800ac5c:	ee17 2a10 	vmov	r2, s14
 800ac60:	401a      	ands	r2, r3
 800ac62:	ee06 2a10 	vmov	s12, r2
 800ac66:	ee76 7a67 	vsub.f32	s15, s12, s15
 800ac6a:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800ac6e:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 800ac72:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800ac76:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ac7a:	ee16 2a90 	vmov	r2, s13
 800ac7e:	4013      	ands	r3, r2
 800ac80:	ee07 3a90 	vmov	s15, r3
 800ac84:	eea6 7a27 	vfma.f32	s14, s12, s15
 800ac88:	eea0 7aa7 	vfma.f32	s14, s1, s15
 800ac8c:	eee7 7a26 	vfma.f32	s15, s14, s13
 800ac90:	e75e      	b.n	800ab50 <__kernel_tanf+0x30>
 800ac92:	eef0 7a47 	vmov.f32	s15, s14
 800ac96:	e75b      	b.n	800ab50 <__kernel_tanf+0x30>
 800ac98:	3f2ca140 	.word	0x3f2ca140
 800ac9c:	3f490fda 	.word	0x3f490fda
 800aca0:	33222168 	.word	0x33222168
 800aca4:	00000000 	.word	0x00000000
 800aca8:	b79bae5f 	.word	0xb79bae5f
 800acac:	38a3f445 	.word	0x38a3f445
 800acb0:	37d95384 	.word	0x37d95384
 800acb4:	3a1a26c8 	.word	0x3a1a26c8
 800acb8:	3b6b6916 	.word	0x3b6b6916
 800acbc:	3cb327a4 	.word	0x3cb327a4
 800acc0:	3e088889 	.word	0x3e088889
 800acc4:	3895c07a 	.word	0x3895c07a
 800acc8:	398137b9 	.word	0x398137b9
 800accc:	3abede48 	.word	0x3abede48
 800acd0:	3c11371f 	.word	0x3c11371f
 800acd4:	3d5d0dd1 	.word	0x3d5d0dd1
 800acd8:	3eaaaaab 	.word	0x3eaaaaab
 800acdc:	fffff000 	.word	0xfffff000

0800ace0 <with_errno>:
 800ace0:	b570      	push	{r4, r5, r6, lr}
 800ace2:	4604      	mov	r4, r0
 800ace4:	460d      	mov	r5, r1
 800ace6:	4616      	mov	r6, r2
 800ace8:	f7fb fbc8 	bl	800647c <__errno>
 800acec:	4629      	mov	r1, r5
 800acee:	6006      	str	r6, [r0, #0]
 800acf0:	4620      	mov	r0, r4
 800acf2:	bd70      	pop	{r4, r5, r6, pc}

0800acf4 <xflow>:
 800acf4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800acf6:	4614      	mov	r4, r2
 800acf8:	461d      	mov	r5, r3
 800acfa:	b108      	cbz	r0, 800ad00 <xflow+0xc>
 800acfc:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ad00:	e9cd 2300 	strd	r2, r3, [sp]
 800ad04:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ad08:	4620      	mov	r0, r4
 800ad0a:	4629      	mov	r1, r5
 800ad0c:	f7f5 fc7c 	bl	8000608 <__aeabi_dmul>
 800ad10:	2222      	movs	r2, #34	; 0x22
 800ad12:	b003      	add	sp, #12
 800ad14:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ad18:	f7ff bfe2 	b.w	800ace0 <with_errno>

0800ad1c <__math_uflow>:
 800ad1c:	b508      	push	{r3, lr}
 800ad1e:	2200      	movs	r2, #0
 800ad20:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800ad24:	f7ff ffe6 	bl	800acf4 <xflow>
 800ad28:	ec41 0b10 	vmov	d0, r0, r1
 800ad2c:	bd08      	pop	{r3, pc}

0800ad2e <__math_oflow>:
 800ad2e:	b508      	push	{r3, lr}
 800ad30:	2200      	movs	r2, #0
 800ad32:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800ad36:	f7ff ffdd 	bl	800acf4 <xflow>
 800ad3a:	ec41 0b10 	vmov	d0, r0, r1
 800ad3e:	bd08      	pop	{r3, pc}

0800ad40 <fabs>:
 800ad40:	ec51 0b10 	vmov	r0, r1, d0
 800ad44:	ee10 2a10 	vmov	r2, s0
 800ad48:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ad4c:	ec43 2b10 	vmov	d0, r2, r3
 800ad50:	4770      	bx	lr

0800ad52 <finite>:
 800ad52:	b082      	sub	sp, #8
 800ad54:	ed8d 0b00 	vstr	d0, [sp]
 800ad58:	9801      	ldr	r0, [sp, #4]
 800ad5a:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800ad5e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800ad62:	0fc0      	lsrs	r0, r0, #31
 800ad64:	b002      	add	sp, #8
 800ad66:	4770      	bx	lr

0800ad68 <scalbn>:
 800ad68:	b570      	push	{r4, r5, r6, lr}
 800ad6a:	ec55 4b10 	vmov	r4, r5, d0
 800ad6e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800ad72:	4606      	mov	r6, r0
 800ad74:	462b      	mov	r3, r5
 800ad76:	b99a      	cbnz	r2, 800ada0 <scalbn+0x38>
 800ad78:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800ad7c:	4323      	orrs	r3, r4
 800ad7e:	d036      	beq.n	800adee <scalbn+0x86>
 800ad80:	4b39      	ldr	r3, [pc, #228]	; (800ae68 <scalbn+0x100>)
 800ad82:	4629      	mov	r1, r5
 800ad84:	ee10 0a10 	vmov	r0, s0
 800ad88:	2200      	movs	r2, #0
 800ad8a:	f7f5 fc3d 	bl	8000608 <__aeabi_dmul>
 800ad8e:	4b37      	ldr	r3, [pc, #220]	; (800ae6c <scalbn+0x104>)
 800ad90:	429e      	cmp	r6, r3
 800ad92:	4604      	mov	r4, r0
 800ad94:	460d      	mov	r5, r1
 800ad96:	da10      	bge.n	800adba <scalbn+0x52>
 800ad98:	a32b      	add	r3, pc, #172	; (adr r3, 800ae48 <scalbn+0xe0>)
 800ad9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad9e:	e03a      	b.n	800ae16 <scalbn+0xae>
 800ada0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800ada4:	428a      	cmp	r2, r1
 800ada6:	d10c      	bne.n	800adc2 <scalbn+0x5a>
 800ada8:	ee10 2a10 	vmov	r2, s0
 800adac:	4620      	mov	r0, r4
 800adae:	4629      	mov	r1, r5
 800adb0:	f7f5 fa74 	bl	800029c <__adddf3>
 800adb4:	4604      	mov	r4, r0
 800adb6:	460d      	mov	r5, r1
 800adb8:	e019      	b.n	800adee <scalbn+0x86>
 800adba:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800adbe:	460b      	mov	r3, r1
 800adc0:	3a36      	subs	r2, #54	; 0x36
 800adc2:	4432      	add	r2, r6
 800adc4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800adc8:	428a      	cmp	r2, r1
 800adca:	dd08      	ble.n	800adde <scalbn+0x76>
 800adcc:	2d00      	cmp	r5, #0
 800adce:	a120      	add	r1, pc, #128	; (adr r1, 800ae50 <scalbn+0xe8>)
 800add0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800add4:	da1c      	bge.n	800ae10 <scalbn+0xa8>
 800add6:	a120      	add	r1, pc, #128	; (adr r1, 800ae58 <scalbn+0xf0>)
 800add8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800addc:	e018      	b.n	800ae10 <scalbn+0xa8>
 800adde:	2a00      	cmp	r2, #0
 800ade0:	dd08      	ble.n	800adf4 <scalbn+0x8c>
 800ade2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ade6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800adea:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800adee:	ec45 4b10 	vmov	d0, r4, r5
 800adf2:	bd70      	pop	{r4, r5, r6, pc}
 800adf4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800adf8:	da19      	bge.n	800ae2e <scalbn+0xc6>
 800adfa:	f24c 3350 	movw	r3, #50000	; 0xc350
 800adfe:	429e      	cmp	r6, r3
 800ae00:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800ae04:	dd0a      	ble.n	800ae1c <scalbn+0xb4>
 800ae06:	a112      	add	r1, pc, #72	; (adr r1, 800ae50 <scalbn+0xe8>)
 800ae08:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d1e2      	bne.n	800add6 <scalbn+0x6e>
 800ae10:	a30f      	add	r3, pc, #60	; (adr r3, 800ae50 <scalbn+0xe8>)
 800ae12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae16:	f7f5 fbf7 	bl	8000608 <__aeabi_dmul>
 800ae1a:	e7cb      	b.n	800adb4 <scalbn+0x4c>
 800ae1c:	a10a      	add	r1, pc, #40	; (adr r1, 800ae48 <scalbn+0xe0>)
 800ae1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d0b8      	beq.n	800ad98 <scalbn+0x30>
 800ae26:	a10e      	add	r1, pc, #56	; (adr r1, 800ae60 <scalbn+0xf8>)
 800ae28:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ae2c:	e7b4      	b.n	800ad98 <scalbn+0x30>
 800ae2e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ae32:	3236      	adds	r2, #54	; 0x36
 800ae34:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ae38:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800ae3c:	4620      	mov	r0, r4
 800ae3e:	4b0c      	ldr	r3, [pc, #48]	; (800ae70 <scalbn+0x108>)
 800ae40:	2200      	movs	r2, #0
 800ae42:	e7e8      	b.n	800ae16 <scalbn+0xae>
 800ae44:	f3af 8000 	nop.w
 800ae48:	c2f8f359 	.word	0xc2f8f359
 800ae4c:	01a56e1f 	.word	0x01a56e1f
 800ae50:	8800759c 	.word	0x8800759c
 800ae54:	7e37e43c 	.word	0x7e37e43c
 800ae58:	8800759c 	.word	0x8800759c
 800ae5c:	fe37e43c 	.word	0xfe37e43c
 800ae60:	c2f8f359 	.word	0xc2f8f359
 800ae64:	81a56e1f 	.word	0x81a56e1f
 800ae68:	43500000 	.word	0x43500000
 800ae6c:	ffff3cb0 	.word	0xffff3cb0
 800ae70:	3c900000 	.word	0x3c900000

0800ae74 <floorf>:
 800ae74:	ee10 3a10 	vmov	r3, s0
 800ae78:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800ae7c:	3a7f      	subs	r2, #127	; 0x7f
 800ae7e:	2a16      	cmp	r2, #22
 800ae80:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800ae84:	dc2a      	bgt.n	800aedc <floorf+0x68>
 800ae86:	2a00      	cmp	r2, #0
 800ae88:	da11      	bge.n	800aeae <floorf+0x3a>
 800ae8a:	eddf 7a18 	vldr	s15, [pc, #96]	; 800aeec <floorf+0x78>
 800ae8e:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ae92:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800ae96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae9a:	dd05      	ble.n	800aea8 <floorf+0x34>
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	da23      	bge.n	800aee8 <floorf+0x74>
 800aea0:	4a13      	ldr	r2, [pc, #76]	; (800aef0 <floorf+0x7c>)
 800aea2:	2900      	cmp	r1, #0
 800aea4:	bf18      	it	ne
 800aea6:	4613      	movne	r3, r2
 800aea8:	ee00 3a10 	vmov	s0, r3
 800aeac:	4770      	bx	lr
 800aeae:	4911      	ldr	r1, [pc, #68]	; (800aef4 <floorf+0x80>)
 800aeb0:	4111      	asrs	r1, r2
 800aeb2:	420b      	tst	r3, r1
 800aeb4:	d0fa      	beq.n	800aeac <floorf+0x38>
 800aeb6:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800aeec <floorf+0x78>
 800aeba:	ee30 0a27 	vadd.f32	s0, s0, s15
 800aebe:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800aec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aec6:	ddef      	ble.n	800aea8 <floorf+0x34>
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	bfbe      	ittt	lt
 800aecc:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800aed0:	fa40 f202 	asrlt.w	r2, r0, r2
 800aed4:	189b      	addlt	r3, r3, r2
 800aed6:	ea23 0301 	bic.w	r3, r3, r1
 800aeda:	e7e5      	b.n	800aea8 <floorf+0x34>
 800aedc:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800aee0:	d3e4      	bcc.n	800aeac <floorf+0x38>
 800aee2:	ee30 0a00 	vadd.f32	s0, s0, s0
 800aee6:	4770      	bx	lr
 800aee8:	2300      	movs	r3, #0
 800aeea:	e7dd      	b.n	800aea8 <floorf+0x34>
 800aeec:	7149f2ca 	.word	0x7149f2ca
 800aef0:	bf800000 	.word	0xbf800000
 800aef4:	007fffff 	.word	0x007fffff

0800aef8 <nanf>:
 800aef8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800af00 <nanf+0x8>
 800aefc:	4770      	bx	lr
 800aefe:	bf00      	nop
 800af00:	7fc00000 	.word	0x7fc00000

0800af04 <scalbnf>:
 800af04:	ee10 3a10 	vmov	r3, s0
 800af08:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800af0c:	d025      	beq.n	800af5a <scalbnf+0x56>
 800af0e:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800af12:	d302      	bcc.n	800af1a <scalbnf+0x16>
 800af14:	ee30 0a00 	vadd.f32	s0, s0, s0
 800af18:	4770      	bx	lr
 800af1a:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800af1e:	d122      	bne.n	800af66 <scalbnf+0x62>
 800af20:	4b2a      	ldr	r3, [pc, #168]	; (800afcc <scalbnf+0xc8>)
 800af22:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800afd0 <scalbnf+0xcc>
 800af26:	4298      	cmp	r0, r3
 800af28:	ee20 0a27 	vmul.f32	s0, s0, s15
 800af2c:	db16      	blt.n	800af5c <scalbnf+0x58>
 800af2e:	ee10 3a10 	vmov	r3, s0
 800af32:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800af36:	3a19      	subs	r2, #25
 800af38:	4402      	add	r2, r0
 800af3a:	2afe      	cmp	r2, #254	; 0xfe
 800af3c:	dd15      	ble.n	800af6a <scalbnf+0x66>
 800af3e:	ee10 3a10 	vmov	r3, s0
 800af42:	eddf 7a24 	vldr	s15, [pc, #144]	; 800afd4 <scalbnf+0xd0>
 800af46:	eddf 6a24 	vldr	s13, [pc, #144]	; 800afd8 <scalbnf+0xd4>
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	eeb0 7a67 	vmov.f32	s14, s15
 800af50:	bfb8      	it	lt
 800af52:	eef0 7a66 	vmovlt.f32	s15, s13
 800af56:	ee27 0a27 	vmul.f32	s0, s14, s15
 800af5a:	4770      	bx	lr
 800af5c:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800afdc <scalbnf+0xd8>
 800af60:	ee20 0a27 	vmul.f32	s0, s0, s15
 800af64:	4770      	bx	lr
 800af66:	0dd2      	lsrs	r2, r2, #23
 800af68:	e7e6      	b.n	800af38 <scalbnf+0x34>
 800af6a:	2a00      	cmp	r2, #0
 800af6c:	dd06      	ble.n	800af7c <scalbnf+0x78>
 800af6e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800af72:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800af76:	ee00 3a10 	vmov	s0, r3
 800af7a:	4770      	bx	lr
 800af7c:	f112 0f16 	cmn.w	r2, #22
 800af80:	da1a      	bge.n	800afb8 <scalbnf+0xb4>
 800af82:	f24c 3350 	movw	r3, #50000	; 0xc350
 800af86:	4298      	cmp	r0, r3
 800af88:	ee10 3a10 	vmov	r3, s0
 800af8c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800af90:	dd0a      	ble.n	800afa8 <scalbnf+0xa4>
 800af92:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800afd4 <scalbnf+0xd0>
 800af96:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800afd8 <scalbnf+0xd4>
 800af9a:	eef0 7a40 	vmov.f32	s15, s0
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	bf18      	it	ne
 800afa2:	eeb0 0a47 	vmovne.f32	s0, s14
 800afa6:	e7db      	b.n	800af60 <scalbnf+0x5c>
 800afa8:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800afdc <scalbnf+0xd8>
 800afac:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800afe0 <scalbnf+0xdc>
 800afb0:	eef0 7a40 	vmov.f32	s15, s0
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	e7f3      	b.n	800afa0 <scalbnf+0x9c>
 800afb8:	3219      	adds	r2, #25
 800afba:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800afbe:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800afc2:	eddf 7a08 	vldr	s15, [pc, #32]	; 800afe4 <scalbnf+0xe0>
 800afc6:	ee07 3a10 	vmov	s14, r3
 800afca:	e7c4      	b.n	800af56 <scalbnf+0x52>
 800afcc:	ffff3cb0 	.word	0xffff3cb0
 800afd0:	4c000000 	.word	0x4c000000
 800afd4:	7149f2ca 	.word	0x7149f2ca
 800afd8:	f149f2ca 	.word	0xf149f2ca
 800afdc:	0da24260 	.word	0x0da24260
 800afe0:	8da24260 	.word	0x8da24260
 800afe4:	33000000 	.word	0x33000000

0800afe8 <_init>:
 800afe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afea:	bf00      	nop
 800afec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800afee:	bc08      	pop	{r3}
 800aff0:	469e      	mov	lr, r3
 800aff2:	4770      	bx	lr

0800aff4 <_fini>:
 800aff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aff6:	bf00      	nop
 800aff8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800affa:	bc08      	pop	{r3}
 800affc:	469e      	mov	lr, r3
 800affe:	4770      	bx	lr
