Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2021.1/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b0d970def50e4e29817e9cf4beeafd3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_async_behav xil_defaultlib.tb_fifo_async xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'data_in' [C:/Work/Codes/Realtime/encode_ru_wd/rtl/fifo/FIFO_async.sv:69]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'data_out' [C:/Work/Codes/Realtime/encode_ru_wd/rtl/fifo/FIFO_async.sv:70]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RAM(FIFO_data_size=2)
Compiling module xil_defaultlib.write_full
Compiling module xil_defaultlib.read_empty
Compiling module xil_defaultlib.synchronization
Compiling module xil_defaultlib.FIFO_async
Compiling module xil_defaultlib.tb_fifo_async
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_async_behav
