
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Fri Sep 22 16:55:52 2023
| Design       : ov5640_udp_pc
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                                                                         
********************************************************************************************************************************************************************************************************************************************************
                                                                                                                                                    Clock   Non-clock                                                                                   
 Clock                                                                                       Period       Waveform            Type                  Loads       Loads  Sources                                                                          
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 eth_rxc                                                                                     8.0000       {0.0000 4.0000}     Declared                  0           2  {eth_rxc}                                                                        
   eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred  8.0000       {2.6000 6.6000}     Generated (eth_rxc)       1           0  {u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT1} 
   eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred  8.0000       {4.0000 8.0000}     Generated (eth_rxc)     877           0  {u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0} 
 sys_clk                                                                                     20.0000      {0.0000 10.0000}    Declared                  0           1  {sys_clk}                                                                        
   sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred                                             20.0000      {0.0000 10.0000}    Generated (sys_clk)       6           0  {u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0}                                            
 ov5640_udp_pc|cam_pclk                                                                      1000.0000    {0.0000 500.0000}   Declared                 70           0  {cam_pclk}                                                                       
========================================================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               ov5640_udp_pc|cam_pclk                    
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 ov5640_udp_pc|cam_pclk      1.0000 MHz    203.7075 MHz      1000.0000         4.9090        995.091
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                            50.0000 MHz    561.7978 MHz        20.0000         1.7800         18.220
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                           125.0000 MHz    151.4463 MHz         8.0000         6.6030          1.397
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ov5640_udp_pc|cam_pclk ov5640_udp_pc|cam_pclk     995.091       0.000              0            201
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                    18.220       0.000              0             22
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     1.397       0.000              0           2587
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ov5640_udp_pc|cam_pclk ov5640_udp_pc|cam_pclk       0.345       0.000              0            201
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     0.343       0.000              0             22
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.263       0.000              0           2587
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ov5640_udp_pc|cam_pclk ov5640_udp_pc|cam_pclk     997.182       0.000              0             44
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     4.078       0.000              0             49
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ov5640_udp_pc|cam_pclk ov5640_udp_pc|cam_pclk       1.207       0.000              0             44
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     1.769       0.000              0             49
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ov5640_udp_pc|cam_pclk                            499.102       0.000              0             70
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred       9.580       0.000              0              6
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred
                                                     2.483       0.000              0              1
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.483       0.000              0            877
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ov5640_udp_pc|cam_pclk ov5640_udp_pc|cam_pclk     996.522       0.000              0            201
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                    18.718       0.000              0             22
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     3.303       0.000              0           2587
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ov5640_udp_pc|cam_pclk ov5640_udp_pc|cam_pclk       0.271       0.000              0            201
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     0.268       0.000              0             22
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.252       0.000              0           2587
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ov5640_udp_pc|cam_pclk ov5640_udp_pc|cam_pclk     998.044       0.000              0             44
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     5.282       0.000              0             49
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ov5640_udp_pc|cam_pclk ov5640_udp_pc|cam_pclk       0.924       0.000              0             44
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     1.316       0.000              0             49
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ov5640_udp_pc|cam_pclk                            499.282       0.000              0             70
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred       9.664       0.000              0              6
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred
                                                     2.787       0.000              0              1
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.787       0.000              0            877
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.116  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.883
  Launch Clock Delay      :  6.017
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       2.123       6.017         cam_pclk_g       
 CLMA_102_133/CLK                                                          r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_102_133/Q3                   tco                   0.288       6.305 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.704       7.009         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/wr_addr [3]
 CLMA_102_133/COUT                 td                    0.348       7.357 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.357         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/_N652
                                   td                    0.058       7.415 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.415         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/_N654
 CLMA_102_137/Y3                   td                    0.501       7.916 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.314       8.230         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2 [7]
 CLMA_102_145/Y1                   td                    0.288       8.518 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.555       9.073         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/wwptr [7]
 CLMS_98_141/COUT                  td                    0.507       9.580 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N167.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.580         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N167.co [6]
 CLMS_98_145/Y1                    td                    0.498      10.078 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N167.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.451      10.529         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N167
 CLMS_98_133/A1                                                            r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                  10.529         Logic Levels: 5  
                                                                                   Logic: 2.488ns(55.142%), Route: 2.024ns(44.858%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913    1000.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082    1001.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057    1003.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000    1003.103 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.780    1004.883         cam_pclk_g       
 CLMS_98_133/CLK                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.018    1005.901                          
 clock uncertainty                                      -0.050    1005.851                          

 Setup time                                             -0.231    1005.620                          

 Data required time                                               1005.620                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.620                          
 Data arrival time                                                  10.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.091                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L4
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.117  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.882
  Launch Clock Delay      :  6.017
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       2.123       6.017         cam_pclk_g       
 CLMA_102_133/CLK                                                          r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_102_133/Q3                   tco                   0.288       6.305 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.704       7.009         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/wr_addr [3]
 CLMA_102_133/COUT                 td                    0.348       7.357 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.357         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/_N652
                                   td                    0.058       7.415 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.415         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/_N654
 CLMA_102_137/COUT                 td                    0.058       7.473 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.473         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/_N656
 CLMA_102_141/Y1                   td                    0.498       7.971 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.880       8.851         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2 [9]
 CLMA_110_140/A4                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.851         Logic Levels: 3  
                                                                                   Logic: 1.250ns(44.107%), Route: 1.584ns(55.893%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913    1000.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082    1001.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057    1003.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000    1003.103 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.779    1004.882         cam_pclk_g       
 CLMA_110_140/CLK                                                          r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.018    1005.900                          
 clock uncertainty                                      -0.050    1005.850                          

 Setup time                                             -0.121    1005.729                          

 Data required time                                               1005.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.729                          
 Data arrival time                                                   8.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.878                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L3
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.111  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.888
  Launch Clock Delay      :  6.017
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       2.123       6.017         cam_pclk_g       
 CLMA_102_133/CLK                                                          r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_102_133/Q3                   tco                   0.288       6.305 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.704       7.009         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/wr_addr [3]
 CLMA_102_133/COUT                 td                    0.348       7.357 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.357         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/_N652
                                   td                    0.058       7.415 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.415         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/_N654
 CLMA_102_137/COUT                 td                    0.058       7.473 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.473         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/_N656
                                   td                    0.058       7.531 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.531         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/_N658
 CLMA_102_141/Y2                   td                    0.271       7.802 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.728       8.530         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2 [10]
 CLMA_110_136/A3                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L3

 Data arrival time                                                   8.530         Logic Levels: 3  
                                                                                   Logic: 1.081ns(43.016%), Route: 1.432ns(56.984%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913    1000.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082    1001.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057    1003.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000    1003.103 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.785    1004.888         cam_pclk_g       
 CLMA_110_136/CLK                                                          r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.018    1005.906                          
 clock uncertainty                                      -0.050    1005.856                          

 Setup time                                             -0.397    1005.459                          

 Data required time                                               1005.459                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.459                          
 Data arrival time                                                   8.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.929                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/head_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/head_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.989
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  -1.130

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.756       4.859         cam_pclk_g       
 CLMS_82_141/CLK                                                           r       u_img_data_pkt/head_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_82_141/Q3                    tco                   0.221       5.080 f       u_img_data_pkt/head_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=11)       0.090       5.170         u_img_data_pkt/head_cnt [1]
 CLMS_82_141/D4                                                            f       u_img_data_pkt/head_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.170         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.061%), Route: 0.090ns(28.939%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       2.095       5.989         cam_pclk_g       
 CLMS_82_141/CLK                                                           r       u_img_data_pkt/head_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.130       4.859                          
 clock uncertainty                                       0.000       4.859                          

 Hold time                                              -0.034       4.825                          

 Data required time                                                  4.825                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.825                          
 Data arrival time                                                   5.170                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_data_en_d0/opit_0/CLK
Endpoint    : u_img_data_pkt/wr_fifo_en/opit_0_L5Q_perm/L4
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.000
  Launch Clock Delay      :  4.870
  Clock Pessimism Removal :  -1.130

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.767       4.870         cam_pclk_g       
 CLMS_82_133/CLK                                                           r       u_img_data_pkt/img_data_en_d0/opit_0/CLK

 CLMS_82_133/Q2                    tco                   0.224       5.094 f       u_img_data_pkt/img_data_en_d0/opit_0/Q
                                   net (fanout=9)        0.087       5.181         u_img_data_pkt/img_data_en_d0
 CLMS_82_133/A4                                                            f       u_img_data_pkt/wr_fifo_en/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.181         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.026%), Route: 0.087ns(27.974%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       2.106       6.000         cam_pclk_g       
 CLMS_82_133/CLK                                                           r       u_img_data_pkt/wr_fifo_en/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.130       4.870                          
 clock uncertainty                                       0.000       4.870                          

 Hold time                                              -0.035       4.835                          

 Data required time                                                  4.835                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.835                          
 Data arrival time                                                   5.181                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.346                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/head_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/head_flag/opit_0_L5Q_perm/L4
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.989
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  -1.130

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.756       4.859         cam_pclk_g       
 CLMS_82_141/CLK                                                           r       u_img_data_pkt/head_cnt[3]/opit_0_L5Q_perm/CLK

 CLMS_82_141/Q0                    tco                   0.222       5.081 f       u_img_data_pkt/head_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.090       5.171         u_img_data_pkt/head_cnt [3]
 CLMS_82_141/B4                                                            f       u_img_data_pkt/head_flag/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.171         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.154%), Route: 0.090ns(28.846%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       2.095       5.989         cam_pclk_g       
 CLMS_82_141/CLK                                                           r       u_img_data_pkt/head_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.130       4.859                          
 clock uncertainty                                       0.000       4.859                          

 Hold time                                              -0.035       4.824                          

 Data required time                                                  4.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.824                          
 Data arrival time                                                   5.171                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
====================================================================================================

====================================================================================================

Startpoint  : u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_i2c_dri/dri_clk/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.603
  Launch Clock Delay      :  4.478
  Clock Pessimism Removal :  0.834

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N0              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=6)        2.106       4.478         ntclkbufg_1      
 CLMA_62_124/CLK                                                           r       u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_62_124/Q0                    tco                   0.289       4.767 r       u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.442       5.209         u_i2c_dri/clk_cnt [0]
 CLMA_62_116/Y2                    td                    0.487       5.696 r       u_i2c_dri/N555_5/gateop_perm/Z
                                   net (fanout=1)        0.251       5.947         u_i2c_dri/N555   
 CLMA_62_116/B4                                                            r       u_i2c_dri/dri_clk/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.947         Logic Levels: 1  
                                                                                   Logic: 0.776ns(52.825%), Route: 0.693ns(47.175%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N0              
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=6)        1.756      23.603         ntclkbufg_1      
 CLMA_62_116/CLK                                                           r       u_i2c_dri/dri_clk/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.834      24.437                          
 clock uncertainty                                      -0.150      24.287                          

 Setup time                                             -0.120      24.167                          

 Data required time                                                 24.167                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.167                          
 Data arrival time                                                   5.947                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.220                          
====================================================================================================

====================================================================================================

Startpoint  : u_i2c_dri/clk_cnt[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.614
  Launch Clock Delay      :  4.478
  Clock Pessimism Removal :  0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N0              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=6)        2.106       4.478         ntclkbufg_1      
 CLMA_62_124/CLK                                                           r       u_i2c_dri/clk_cnt[4]/opit_0_L5Q_perm/CLK

 CLMA_62_124/Q1                    tco                   0.291       4.769 r       u_i2c_dri/clk_cnt[4]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.258       5.027         u_i2c_dri/clk_cnt [4]
 CLMA_62_124/C3                                                            r       u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/L3

 Data arrival time                                                   5.027         Logic Levels: 0  
                                                                                   Logic: 0.291ns(53.005%), Route: 0.258ns(46.995%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N0              
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=6)        1.767      23.614         ntclkbufg_1      
 CLMA_62_124/CLK                                                           r       u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.864      24.478                          
 clock uncertainty                                      -0.150      24.328                          

 Setup time                                             -0.398      23.930                          

 Data required time                                                 23.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.930                          
 Data arrival time                                                   5.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.903                          
====================================================================================================

====================================================================================================

Startpoint  : u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.614
  Launch Clock Delay      :  4.478
  Clock Pessimism Removal :  0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N0              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=6)        2.106       4.478         ntclkbufg_1      
 CLMA_62_124/CLK                                                           r       u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_62_124/Q3                    tco                   0.288       4.766 r       u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.255       5.021         u_i2c_dri/clk_cnt [1]
 CLMA_62_124/A3                                                            r       u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/L3

 Data arrival time                                                   5.021         Logic Levels: 0  
                                                                                   Logic: 0.288ns(53.039%), Route: 0.255ns(46.961%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N0              
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=6)        1.767      23.614         ntclkbufg_1      
 CLMA_62_124/CLK                                                           r       u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.864      24.478                          
 clock uncertainty                                      -0.150      24.328                          

 Setup time                                             -0.397      23.931                          

 Data required time                                                 23.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.931                          
 Data arrival time                                                   5.021                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.910                          
====================================================================================================

====================================================================================================

Startpoint  : u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.478
  Launch Clock Delay      :  3.614
  Clock Pessimism Removal :  -0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N0              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=6)        1.767       3.614         ntclkbufg_1      
 CLMA_62_124/CLK                                                           r       u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_62_124/Q3                    tco                   0.221       3.835 f       u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.088       3.923         u_i2c_dri/clk_cnt [1]
 CLMA_62_124/D4                                                            f       u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.923         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N0              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=6)        2.106       4.478         ntclkbufg_1      
 CLMA_62_124/CLK                                                           r       u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.864       3.614                          
 clock uncertainty                                       0.000       3.614                          

 Hold time                                              -0.034       3.580                          

 Data required time                                                  3.580                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.580                          
 Data arrival time                                                   3.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.478
  Launch Clock Delay      :  3.614
  Clock Pessimism Removal :  -0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N0              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=6)        1.767       3.614         ntclkbufg_1      
 CLMA_62_124/CLK                                                           r       u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/CLK

 CLMA_62_124/Q2                    tco                   0.224       3.838 f       u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.087       3.925         u_i2c_dri/clk_cnt [3]
 CLMA_62_124/A4                                                            f       u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.925         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.026%), Route: 0.087ns(27.974%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N0              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=6)        2.106       4.478         ntclkbufg_1      
 CLMA_62_124/CLK                                                           r       u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.864       3.614                          
 clock uncertainty                                       0.000       3.614                          

 Hold time                                              -0.035       3.579                          

 Data required time                                                  3.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.579                          
 Data arrival time                                                   3.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.346                          
====================================================================================================

====================================================================================================

Startpoint  : u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_i2c_dri/clk_cnt[4]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.478
  Launch Clock Delay      :  3.614
  Clock Pessimism Removal :  -0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N0              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=6)        1.767       3.614         ntclkbufg_1      
 CLMA_62_124/CLK                                                           r       u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_62_124/Q3                    tco                   0.221       3.835 f       u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.088       3.923         u_i2c_dri/clk_cnt [1]
 CLMA_62_124/B0                                                            f       u_i2c_dri/clk_cnt[4]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.923         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N0              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=6)        2.106       4.478         ntclkbufg_1      
 CLMA_62_124/CLK                                                           r       u_i2c_dri/clk_cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.864       3.614                          
 clock uncertainty                                       0.000       3.614                          

 Hold time                                              -0.080       3.534                          

 Data required time                                                  3.534                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.534                          
 Data arrival time                                                   3.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.389                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/CLK
Endpoint    : u_eth_top/u_udp/u_udp_tx/check_buffer[19]/opit_0_A2Q21/Cin
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.916
  Launch Clock Delay      :  5.699
  Clock Pessimism Removal :  0.692

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472       5.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126       5.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.336       6.984         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107       7.091 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       7.634         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       7.634 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      2.065       9.699         ntclkbufg_0      
 CLMA_114_180/CLK                                                          r       u_eth_top/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/CLK

 CLMA_114_180/Q2                   tco                   0.290       9.989 r       u_eth_top/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.593      10.582         u_eth_top/u_udp/u_udp_tx/ip_head[2] [2]
                                   td                    0.474      11.056 f       u_eth_top/u_udp/u_udp_tx/N3380_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.056         u_eth_top/u_udp/u_udp_tx/_N874
 CLMA_126_184/COUT                 td                    0.058      11.114 r       u_eth_top/u_udp/u_udp_tx/N3380_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.114         u_eth_top/u_udp/u_udp_tx/_N876
 CLMA_126_192/Y1                   td                    0.498      11.612 r       u_eth_top/u_udp/u_udp_tx/N3380_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.631      12.243         u_eth_top/u_udp/u_udp_tx/N3380 [6]
                                   td                    0.327      12.570 f       u_eth_top/u_udp/u_udp_tx/N3392_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.570         u_eth_top/u_udp/u_udp_tx/_N809
 CLMS_114_185/Y3                   td                    0.501      13.071 r       u_eth_top/u_udp/u_udp_tx/N3392_1_7/gateop_A2/Y1
                                   net (fanout=1)        0.435      13.506         u_eth_top/u_udp/u_udp_tx/N3392 [9]
                                   td                    0.326      13.832 f       u_eth_top/u_udp/u_udp_tx/N3395_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.832         u_eth_top/u_udp/u_udp_tx/_N778
 CLMS_110_193/COUT                 td                    0.058      13.890 r       u_eth_top/u_udp/u_udp_tx/N3395_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.890         u_eth_top/u_udp/u_udp_tx/_N780
                                   td                    0.058      13.948 r       u_eth_top/u_udp/u_udp_tx/N3395_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.948         u_eth_top/u_udp/u_udp_tx/_N782
 CLMS_110_197/COUT                 td                    0.058      14.006 r       u_eth_top/u_udp/u_udp_tx/N3395_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.006         u_eth_top/u_udp/u_udp_tx/_N784
 CLMS_110_201/Y0                   td                    0.269      14.275 r       u_eth_top/u_udp/u_udp_tx/N3395_17/gateop_A2/Y0
                                   net (fanout=1)        0.402      14.677         u_eth_top/u_udp/u_udp_tx/N3395 [16]
 CLMS_110_205/Y0                   td                    0.210      14.887 r       u_eth_top/u_udp/u_udp_tx/N891_3[16]/gateop_perm/Z
                                   net (fanout=2)        0.547      15.434         u_eth_top/u_udp/u_udp_tx/nb1 [16]
                                   td                    0.477      15.911 f       u_eth_top/u_udp/u_udp_tx/check_buffer[17]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      15.911         u_eth_top/u_udp/u_udp_tx/_N709
                                                                           f       u_eth_top/u_udp/u_udp_tx/check_buffer[19]/opit_0_A2Q21/Cin

 Data arrival time                                                  15.911         Logic Levels: 7  
                                                                                   Logic: 3.604ns(58.017%), Route: 2.608ns(41.983%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398      13.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082      13.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.093      14.623         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100      14.723 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.169         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000      15.169 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      1.747      16.916         ntclkbufg_0      
 CLMA_118_200/CLK                                                          r       u_eth_top/u_udp/u_udp_tx/check_buffer[19]/opit_0_A2Q21/CLK
 clock pessimism                                         0.692      17.608                          
 clock uncertainty                                      -0.150      17.458                          

 Setup time                                             -0.150      17.308                          

 Data required time                                                 17.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.308                          
 Data arrival time                                                  15.911                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.397                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/CLK
Endpoint    : u_eth_top/u_udp/u_udp_tx/check_buffer[17]/opit_0_A2Q21/I02
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.916
  Launch Clock Delay      :  5.699
  Clock Pessimism Removal :  0.692

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472       5.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126       5.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.336       6.984         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107       7.091 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       7.634         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       7.634 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      2.065       9.699         ntclkbufg_0      
 CLMA_114_180/CLK                                                          r       u_eth_top/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/CLK

 CLMA_114_180/Q2                   tco                   0.290       9.989 r       u_eth_top/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.593      10.582         u_eth_top/u_udp/u_udp_tx/ip_head[2] [2]
                                   td                    0.474      11.056 f       u_eth_top/u_udp/u_udp_tx/N3380_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.056         u_eth_top/u_udp/u_udp_tx/_N874
 CLMA_126_184/COUT                 td                    0.058      11.114 r       u_eth_top/u_udp/u_udp_tx/N3380_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.114         u_eth_top/u_udp/u_udp_tx/_N876
 CLMA_126_192/Y1                   td                    0.498      11.612 r       u_eth_top/u_udp/u_udp_tx/N3380_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.631      12.243         u_eth_top/u_udp/u_udp_tx/N3380 [6]
                                   td                    0.327      12.570 f       u_eth_top/u_udp/u_udp_tx/N3392_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.570         u_eth_top/u_udp/u_udp_tx/_N809
 CLMS_114_185/Y3                   td                    0.501      13.071 r       u_eth_top/u_udp/u_udp_tx/N3392_1_7/gateop_A2/Y1
                                   net (fanout=1)        0.435      13.506         u_eth_top/u_udp/u_udp_tx/N3392 [9]
                                   td                    0.326      13.832 f       u_eth_top/u_udp/u_udp_tx/N3395_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.832         u_eth_top/u_udp/u_udp_tx/_N778
 CLMS_110_193/COUT                 td                    0.058      13.890 r       u_eth_top/u_udp/u_udp_tx/N3395_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.890         u_eth_top/u_udp/u_udp_tx/_N780
                                   td                    0.058      13.948 r       u_eth_top/u_udp/u_udp_tx/N3395_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.948         u_eth_top/u_udp/u_udp_tx/_N782
 CLMS_110_197/COUT                 td                    0.058      14.006 r       u_eth_top/u_udp/u_udp_tx/N3395_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.006         u_eth_top/u_udp/u_udp_tx/_N784
 CLMS_110_201/Y0                   td                    0.269      14.275 r       u_eth_top/u_udp/u_udp_tx/N3395_17/gateop_A2/Y0
                                   net (fanout=1)        0.402      14.677         u_eth_top/u_udp/u_udp_tx/N3395 [16]
 CLMS_110_205/Y0                   td                    0.210      14.887 r       u_eth_top/u_udp/u_udp_tx/N891_3[16]/gateop_perm/Z
                                   net (fanout=2)        0.547      15.434         u_eth_top/u_udp/u_udp_tx/nb1 [16]
 CLMA_118_200/A2                                                           r       u_eth_top/u_udp/u_udp_tx/check_buffer[17]/opit_0_A2Q21/I02

 Data arrival time                                                  15.434         Logic Levels: 7  
                                                                                   Logic: 3.127ns(54.525%), Route: 2.608ns(45.475%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398      13.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082      13.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.093      14.623         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100      14.723 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.169         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000      15.169 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      1.747      16.916         ntclkbufg_0      
 CLMA_118_200/CLK                                                          r       u_eth_top/u_udp/u_udp_tx/check_buffer[17]/opit_0_A2Q21/CLK
 clock pessimism                                         0.692      17.608                          
 clock uncertainty                                      -0.150      17.458                          

 Setup time                                             -0.388      17.070                          

 Data required time                                                 17.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.070                          
 Data arrival time                                                  15.434                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.636                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/CLK
Endpoint    : u_eth_top/u_udp/u_udp_tx/check_buffer[17]/opit_0_A2Q21/Cin
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.916
  Launch Clock Delay      :  5.699
  Clock Pessimism Removal :  0.692

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472       5.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126       5.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.336       6.984         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107       7.091 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       7.634         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       7.634 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      2.065       9.699         ntclkbufg_0      
 CLMA_114_180/CLK                                                          r       u_eth_top/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/CLK

 CLMA_114_180/Q2                   tco                   0.290       9.989 r       u_eth_top/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.593      10.582         u_eth_top/u_udp/u_udp_tx/ip_head[2] [2]
                                   td                    0.474      11.056 f       u_eth_top/u_udp/u_udp_tx/N3380_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.056         u_eth_top/u_udp/u_udp_tx/_N874
 CLMA_126_184/COUT                 td                    0.058      11.114 r       u_eth_top/u_udp/u_udp_tx/N3380_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.114         u_eth_top/u_udp/u_udp_tx/_N876
 CLMA_126_192/Y1                   td                    0.498      11.612 r       u_eth_top/u_udp/u_udp_tx/N3380_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.631      12.243         u_eth_top/u_udp/u_udp_tx/N3380 [6]
                                   td                    0.327      12.570 f       u_eth_top/u_udp/u_udp_tx/N3392_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.570         u_eth_top/u_udp/u_udp_tx/_N809
 CLMS_114_185/Y3                   td                    0.501      13.071 r       u_eth_top/u_udp/u_udp_tx/N3392_1_7/gateop_A2/Y1
                                   net (fanout=1)        0.435      13.506         u_eth_top/u_udp/u_udp_tx/N3392 [9]
                                   td                    0.326      13.832 f       u_eth_top/u_udp/u_udp_tx/N3395_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.832         u_eth_top/u_udp/u_udp_tx/_N778
 CLMS_110_193/Y3                   td                    0.501      14.333 r       u_eth_top/u_udp/u_udp_tx/N3395_11/gateop_A2/Y1
                                   net (fanout=1)        0.448      14.781         u_eth_top/u_udp/u_udp_tx/N3395 [11]
 CLMA_118_192/COUT                 td                    0.515      15.296 r       u_eth_top/u_udp/u_udp_tx/check_buffer[11]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      15.296         u_eth_top/u_udp/u_udp_tx/_N703
                                   td                    0.058      15.354 r       u_eth_top/u_udp/u_udp_tx/check_buffer[13]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      15.354         u_eth_top/u_udp/u_udp_tx/_N705
 CLMA_118_196/COUT                 td                    0.058      15.412 r       u_eth_top/u_udp/u_udp_tx/check_buffer[15]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      15.412         u_eth_top/u_udp/u_udp_tx/_N707
 CLMA_118_200/CIN                                                          r       u_eth_top/u_udp/u_udp_tx/check_buffer[17]/opit_0_A2Q21/Cin

 Data arrival time                                                  15.412         Logic Levels: 6  
                                                                                   Logic: 3.606ns(63.119%), Route: 2.107ns(36.881%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398      13.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082      13.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.093      14.623         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100      14.723 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.169         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000      15.169 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      1.747      16.916         ntclkbufg_0      
 CLMA_118_200/CLK                                                          r       u_eth_top/u_udp/u_udp_tx/check_buffer[17]/opit_0_A2Q21/CLK
 clock pessimism                                         0.692      17.608                          
 clock uncertainty                                      -0.150      17.458                          

 Setup time                                             -0.170      17.288                          

 Data required time                                                 17.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.288                          
 Data arrival time                                                  15.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.876                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_arp/u_arp_rx/src_mac[13]/opit_0/CLK
Endpoint    : u_eth_top/u_udp/u_udp_tx/eth_head[4][5]/opit_0/D
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.352  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.708
  Launch Clock Delay      :  4.891
  Clock Pessimism Removal :  -0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398       5.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082       5.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.093       6.623         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100       6.723 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       7.169         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       7.169 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      1.722       8.891         ntclkbufg_0      
 CLMS_134_177/CLK                                                          r       u_eth_top/u_arp/u_arp_rx/src_mac[13]/opit_0/CLK

 CLMS_134_177/Q0                   tco                   0.226       9.117 r       u_eth_top/u_arp/u_arp_rx/src_mac[13]/opit_0/Q
                                   net (fanout=3)        0.375       9.492         u_eth_top/des_mac [13]
 CLMA_118_176/M1                                                           r       u_eth_top/u_udp/u_udp_tx/eth_head[4][5]/opit_0/D

 Data arrival time                                                   9.492         Logic Levels: 0  
                                                                                   Logic: 0.226ns(37.604%), Route: 0.375ns(62.396%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472       5.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126       5.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.336       6.984         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107       7.091 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       7.634         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       7.634 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      2.074       9.708         ntclkbufg_0      
 CLMA_118_176/CLK                                                          r       u_eth_top/u_udp/u_udp_tx/eth_head[4][5]/opit_0/CLK
 clock pessimism                                        -0.465       9.243                          
 clock uncertainty                                       0.000       9.243                          

 Hold time                                              -0.014       9.229                          

 Data required time                                                  9.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.229                          
 Data arrival time                                                   9.492                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_arp/u_arp_rx/src_ip_t[23]/opit_0_L5Q_perm/CLK
Endpoint    : u_eth_top/u_arp/u_arp_rx/src_ip[23]/opit_0/D
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.350  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.708
  Launch Clock Delay      :  4.893
  Clock Pessimism Removal :  -0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398       5.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082       5.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.093       6.623         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100       6.723 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       7.169         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       7.169 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      1.724       8.893         ntclkbufg_0      
 CLMA_138_196/CLK                                                          r       u_eth_top/u_arp/u_arp_rx/src_ip_t[23]/opit_0_L5Q_perm/CLK

 CLMA_138_196/Q1                   tco                   0.229       9.122 r       u_eth_top/u_arp/u_arp_rx/src_ip_t[23]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.381       9.503         u_eth_top/u_arp/u_arp_rx/src_ip_t [23]
 CLMA_118_193/M2                                                           r       u_eth_top/u_arp/u_arp_rx/src_ip[23]/opit_0/D

 Data arrival time                                                   9.503         Logic Levels: 0  
                                                                                   Logic: 0.229ns(37.541%), Route: 0.381ns(62.459%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472       5.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126       5.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.336       6.984         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107       7.091 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       7.634         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       7.634 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      2.074       9.708         ntclkbufg_0      
 CLMA_118_193/CLK                                                          r       u_eth_top/u_arp/u_arp_rx/src_ip[23]/opit_0/CLK
 clock pessimism                                        -0.465       9.243                          
 clock uncertainty                                       0.000       9.243                          

 Hold time                                              -0.014       9.229                          

 Data required time                                                  9.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.229                          
 Data arrival time                                                   9.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_arp/u_arp_rx/src_ip_t[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_eth_top/u_arp/u_arp_rx/src_ip[8]/opit_0/D
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.355  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.708
  Launch Clock Delay      :  4.888
  Clock Pessimism Removal :  -0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398       5.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082       5.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.093       6.623         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100       6.723 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       7.169         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       7.169 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      1.719       8.888         ntclkbufg_0      
 CLMS_138_193/CLK                                                          r       u_eth_top/u_arp/u_arp_rx/src_ip_t[8]/opit_0_L5Q_perm/CLK

 CLMS_138_193/Q3                   tco                   0.226       9.114 r       u_eth_top/u_arp/u_arp_rx/src_ip_t[8]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.397       9.511         u_eth_top/u_arp/u_arp_rx/src_ip_t [8]
 CLMA_118_193/M1                                                           r       u_eth_top/u_arp/u_arp_rx/src_ip[8]/opit_0/D

 Data arrival time                                                   9.511         Logic Levels: 0  
                                                                                   Logic: 0.226ns(36.276%), Route: 0.397ns(63.724%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472       5.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126       5.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.336       6.984         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107       7.091 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       7.634         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       7.634 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      2.074       9.708         ntclkbufg_0      
 CLMA_118_193/CLK                                                          r       u_eth_top/u_arp/u_arp_rx/src_ip[8]/opit_0/CLK
 clock pessimism                                        -0.465       9.243                          
 clock uncertainty                                       0.000       9.243                          

 Hold time                                              -0.014       9.229                          

 Data required time                                                  9.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.229                          
 Data arrival time                                                   9.511                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.282                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d2/opit_0/CLK
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/RS
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.892
  Launch Clock Delay      :  5.989
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       2.095       5.989         cam_pclk_g       
 CLMA_82_140/CLK                                                           r       u_img_data_pkt/img_vsync_d2/opit_0/CLK

 CLMA_82_140/Q1                    tco                   0.291       6.280 r       u_img_data_pkt/img_vsync_d2/opit_0/Q
                                   net (fanout=5)        0.620       6.900         u_img_data_pkt/img_vsync_d2
 CLMA_94_140/Y0                    td                    0.341       7.241 f       u_img_data_pkt/N95/gateop_perm/Z
                                   net (fanout=28)       0.820       8.061         u_img_data_pkt/N95
 CLMA_102_129/RS                                                           f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.061         Logic Levels: 1  
                                                                                   Logic: 0.632ns(30.502%), Route: 1.440ns(69.498%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913    1000.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082    1001.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057    1003.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000    1003.103 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.789    1004.892         cam_pclk_g       
 CLMA_102_129/CLK                                                          r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.018    1005.910                          
 clock uncertainty                                      -0.050    1005.860                          

 Recovery time                                          -0.617    1005.243                          

 Data required time                                               1005.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.243                          
 Data arrival time                                                   8.061                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.182                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d2/opit_0/CLK
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/RS
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.870
  Launch Clock Delay      :  5.989
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       2.095       5.989         cam_pclk_g       
 CLMA_82_140/CLK                                                           r       u_img_data_pkt/img_vsync_d2/opit_0/CLK

 CLMA_82_140/Q1                    tco                   0.291       6.280 r       u_img_data_pkt/img_vsync_d2/opit_0/Q
                                   net (fanout=5)        0.620       6.900         u_img_data_pkt/img_vsync_d2
 CLMA_94_140/Y0                    td                    0.341       7.241 f       u_img_data_pkt/N95/gateop_perm/Z
                                   net (fanout=28)       0.820       8.061         u_img_data_pkt/N95
 CLMA_102_129/RSCO                 td                    0.147       8.208 f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.208         ntR114           
 CLMA_102_133/RSCO                 td                    0.147       8.355 f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.355         ntR113           
 CLMA_102_137/RSCO                 td                    0.147       8.502 f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.502         ntR112           
 CLMA_102_141/RSCO                 td                    0.147       8.649 f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=5)        0.000       8.649         ntR111           
 CLMA_102_145/RSCI                                                         f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.649         Logic Levels: 5  
                                                                                   Logic: 1.220ns(45.865%), Route: 1.440ns(54.135%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913    1000.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082    1001.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057    1003.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000    1003.103 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.767    1004.870         cam_pclk_g       
 CLMA_102_145/CLK                                                          r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.018    1005.888                          
 clock uncertainty                                      -0.050    1005.838                          

 Recovery time                                           0.000    1005.838                          

 Data required time                                               1005.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.838                          
 Data arrival time                                                   8.649                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.189                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d2/opit_0/CLK
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.870
  Launch Clock Delay      :  5.989
  Clock Pessimism Removal :  1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       2.095       5.989         cam_pclk_g       
 CLMA_82_140/CLK                                                           r       u_img_data_pkt/img_vsync_d2/opit_0/CLK

 CLMA_82_140/Q1                    tco                   0.291       6.280 r       u_img_data_pkt/img_vsync_d2/opit_0/Q
                                   net (fanout=5)        0.620       6.900         u_img_data_pkt/img_vsync_d2
 CLMA_94_140/Y0                    td                    0.341       7.241 f       u_img_data_pkt/N95/gateop_perm/Z
                                   net (fanout=28)       0.820       8.061         u_img_data_pkt/N95
 CLMA_102_129/RSCO                 td                    0.147       8.208 f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.208         ntR114           
 CLMA_102_133/RSCO                 td                    0.147       8.355 f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.355         ntR113           
 CLMA_102_137/RSCO                 td                    0.147       8.502 f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.502         ntR112           
 CLMA_102_141/RSCO                 td                    0.147       8.649 f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=5)        0.000       8.649         ntR111           
 CLMA_102_145/RSCI                                                         f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS

 Data arrival time                                                   8.649         Logic Levels: 5  
                                                                                   Logic: 1.220ns(45.865%), Route: 1.440ns(54.135%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913    1000.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082    1001.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057    1003.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000    1003.103 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.767    1004.870         cam_pclk_g       
 CLMA_102_145/CLK                                                          r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         1.018    1005.888                          
 clock uncertainty                                      -0.050    1005.838                          

 Recovery time                                           0.000    1005.838                          

 Data required time                                               1005.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.838                          
 Data arrival time                                                   8.649                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.189                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d1/opit_0/CLK
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.122  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.005
  Launch Clock Delay      :  4.865
  Clock Pessimism Removal :  -1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.762       4.865         cam_pclk_g       
 CLMA_90_141/CLK                                                           r       u_img_data_pkt/img_vsync_d1/opit_0/CLK

 CLMA_90_141/Q3                    tco                   0.221       5.086 f       u_img_data_pkt/img_vsync_d1/opit_0/Q
                                   net (fanout=6)        0.217       5.303         u_img_data_pkt/img_vsync_d1
 CLMA_94_140/Y0                    td                    0.356       5.659 f       u_img_data_pkt/N95/gateop_perm/Z
                                   net (fanout=28)       0.315       5.974         u_img_data_pkt/N95
 CLMS_94_137/RS                                                            f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS

 Data arrival time                                                   5.974         Logic Levels: 1  
                                                                                   Logic: 0.577ns(52.029%), Route: 0.532ns(47.971%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       2.111       6.005         cam_pclk_g       
 CLMS_94_137/CLK                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                        -1.018       4.987                          
 clock uncertainty                                       0.000       4.987                          

 Removal time                                           -0.220       4.767                          

 Data required time                                                  4.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.767                          
 Data arrival time                                                   5.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.207                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d1/opit_0/CLK
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.122  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.005
  Launch Clock Delay      :  4.865
  Clock Pessimism Removal :  -1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.762       4.865         cam_pclk_g       
 CLMA_90_141/CLK                                                           r       u_img_data_pkt/img_vsync_d1/opit_0/CLK

 CLMA_90_141/Q3                    tco                   0.221       5.086 f       u_img_data_pkt/img_vsync_d1/opit_0/Q
                                   net (fanout=6)        0.217       5.303         u_img_data_pkt/img_vsync_d1
 CLMA_94_140/Y0                    td                    0.356       5.659 f       u_img_data_pkt/N95/gateop_perm/Z
                                   net (fanout=28)       0.315       5.974         u_img_data_pkt/N95
 CLMS_94_137/RS                                                            f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS

 Data arrival time                                                   5.974         Logic Levels: 1  
                                                                                   Logic: 0.577ns(52.029%), Route: 0.532ns(47.971%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       2.111       6.005         cam_pclk_g       
 CLMS_94_137/CLK                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                        -1.018       4.987                          
 clock uncertainty                                       0.000       4.987                          

 Removal time                                           -0.220       4.767                          

 Data required time                                                  4.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.767                          
 Data arrival time                                                   5.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.207                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d1/opit_0/CLK
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RS
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.122  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.005
  Launch Clock Delay      :  4.865
  Clock Pessimism Removal :  -1.018

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.913       0.964 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.964         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.082       1.046 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.057       3.103         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.103 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.762       4.865         cam_pclk_g       
 CLMA_90_141/CLK                                                           r       u_img_data_pkt/img_vsync_d1/opit_0/CLK

 CLMA_90_141/Q3                    tco                   0.221       5.086 f       u_img_data_pkt/img_vsync_d1/opit_0/Q
                                   net (fanout=6)        0.217       5.303         u_img_data_pkt/img_vsync_d1
 CLMA_94_140/Y0                    td                    0.356       5.659 f       u_img_data_pkt/N95/gateop_perm/Z
                                   net (fanout=28)       0.315       5.974         u_img_data_pkt/N95
 CLMS_94_137/RS                                                            f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RS

 Data arrival time                                                   5.974         Logic Levels: 1  
                                                                                   Logic: 0.577ns(52.029%), Route: 0.532ns(47.971%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    1.254       1.305 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.305         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.126       1.431 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.463       3.894         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       3.894 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       2.111       6.005         cam_pclk_g       
 CLMS_94_137/CLK                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/CLK
 clock pessimism                                        -1.018       4.987                          
 clock uncertainty                                       0.000       4.987                          

 Removal time                                           -0.220       4.767                          

 Data required time                                                  4.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.767                          
 Data arrival time                                                   5.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.207                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RS
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.261  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  5.691
  Clock Pessimism Removal :  0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472       5.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126       5.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.336       6.984         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107       7.091 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       7.634         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       7.634 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      2.057       9.691         ntclkbufg_0      
 CLMA_158_205/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/CLK

 CLMA_158_205/Q1                   tco                   0.289       9.980 f       u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/Q
                                   net (fanout=4)        1.659      11.639         transfer_flag    
 CLMA_94_140/Y0                    td                    0.196      11.835 f       u_img_data_pkt/N95/gateop_perm/Z
                                   net (fanout=28)       0.750      12.585         u_img_data_pkt/N95
 CLMS_110_129/RS                                                           f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RS

 Data arrival time                                                  12.585         Logic Levels: 1  
                                                                                   Logic: 0.485ns(16.759%), Route: 2.409ns(83.241%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398      13.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082      13.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.093      14.623         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100      14.723 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.169         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000      15.169 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      1.796      16.965         ntclkbufg_0      
 CLMS_110_129/CLK                                                          r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/CLK
 clock pessimism                                         0.465      17.430                          
 clock uncertainty                                      -0.150      17.280                          

 Recovery time                                          -0.617      16.663                          

 Data required time                                                 16.663                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.663                          
 Data arrival time                                                  12.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.078                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/RS
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.263  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.963
  Launch Clock Delay      :  5.691
  Clock Pessimism Removal :  0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472       5.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126       5.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.336       6.984         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107       7.091 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       7.634         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       7.634 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      2.057       9.691         ntclkbufg_0      
 CLMA_158_205/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/CLK

 CLMA_158_205/Q1                   tco                   0.289       9.980 f       u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/Q
                                   net (fanout=4)        1.659      11.639         transfer_flag    
 CLMA_94_140/Y0                    td                    0.196      11.835 f       u_img_data_pkt/N95/gateop_perm/Z
                                   net (fanout=28)       0.737      12.572         u_img_data_pkt/N95
 CLMA_114_132/RS                                                           f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/RS

 Data arrival time                                                  12.572         Logic Levels: 1  
                                                                                   Logic: 0.485ns(16.834%), Route: 2.396ns(83.166%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398      13.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082      13.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.093      14.623         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100      14.723 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.169         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000      15.169 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      1.794      16.963         ntclkbufg_0      
 CLMA_114_132/CLK                                                          r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                         0.465      17.428                          
 clock uncertainty                                      -0.150      17.278                          

 Recovery time                                          -0.617      16.661                          

 Data required time                                                 16.661                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.661                          
 Data arrival time                                                  12.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.089                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q1/RS
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.263  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.963
  Launch Clock Delay      :  5.691
  Clock Pessimism Removal :  0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472       5.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126       5.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.336       6.984         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107       7.091 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       7.634         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       7.634 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      2.057       9.691         ntclkbufg_0      
 CLMA_158_205/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/CLK

 CLMA_158_205/Q1                   tco                   0.289       9.980 f       u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/Q
                                   net (fanout=4)        1.659      11.639         transfer_flag    
 CLMA_94_140/Y0                    td                    0.196      11.835 f       u_img_data_pkt/N95/gateop_perm/Z
                                   net (fanout=28)       0.737      12.572         u_img_data_pkt/N95
 CLMA_114_132/RS                                                           f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q1/RS

 Data arrival time                                                  12.572         Logic Levels: 1  
                                                                                   Logic: 0.485ns(16.834%), Route: 2.396ns(83.166%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398      13.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082      13.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.093      14.623         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100      14.723 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.169         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000      15.169 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      1.794      16.963         ntclkbufg_0      
 CLMA_114_132/CLK                                                          r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q1/CLK
 clock pessimism                                         0.465      17.428                          
 clock uncertainty                                      -0.150      17.278                          

 Recovery time                                          -0.617      16.661                          

 Data required time                                                 16.661                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.661                          
 Data arrival time                                                  12.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.089                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.389  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.742
  Launch Clock Delay      :  4.888
  Clock Pessimism Removal :  -0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398       5.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082       5.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.093       6.623         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100       6.723 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       7.169         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       7.169 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      1.719       8.888         ntclkbufg_0      
 CLMA_158_205/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/CLK

 CLMA_158_205/Q1                   tco                   0.229       9.117 r       u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/Q
                                   net (fanout=4)        1.338      10.455         transfer_flag    
 CLMA_94_140/Y0                    td                    0.155      10.610 f       u_img_data_pkt/N95/gateop_perm/Z
                                   net (fanout=28)       0.321      10.931         u_img_data_pkt/N95
 CLMA_98_136/RSCO                  td                    0.115      11.046 f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.046         ntR194           
 CLMA_98_140/RSCI                                                          f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                  11.046         Logic Levels: 2  
                                                                                   Logic: 0.499ns(23.123%), Route: 1.659ns(76.877%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472       5.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126       5.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.336       6.984         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107       7.091 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       7.634         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       7.634 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      2.108       9.742         ntclkbufg_0      
 CLMA_98_140/CLK                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.465       9.277                          
 clock uncertainty                                       0.000       9.277                          

 Removal time                                            0.000       9.277                          

 Data required time                                                  9.277                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.277                          
 Data arrival time                                                  11.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.769                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.395  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.748
  Launch Clock Delay      :  4.888
  Clock Pessimism Removal :  -0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398       5.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082       5.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.093       6.623         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100       6.723 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       7.169         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       7.169 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      1.719       8.888         ntclkbufg_0      
 CLMA_158_205/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/CLK

 CLMA_158_205/Q1                   tco                   0.229       9.117 r       u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/Q
                                   net (fanout=4)        1.338      10.455         transfer_flag    
 CLMA_94_140/Y0                    td                    0.155      10.610 f       u_img_data_pkt/N95/gateop_perm/Z
                                   net (fanout=28)       0.321      10.931         u_img_data_pkt/N95
 CLMA_98_136/RS                                                            f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.931         Logic Levels: 1  
                                                                                   Logic: 0.384ns(18.796%), Route: 1.659ns(81.204%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472       5.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126       5.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.336       6.984         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107       7.091 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       7.634         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       7.634 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      2.114       9.748         ntclkbufg_0      
 CLMA_98_136/CLK                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.465       9.283                          
 clock uncertainty                                       0.000       9.283                          

 Removal time                                           -0.220       9.063                          

 Data required time                                                  9.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.063                          
 Data arrival time                                                  10.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.868                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RS
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.395  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.748
  Launch Clock Delay      :  4.888
  Clock Pessimism Removal :  -0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398       5.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082       5.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.093       6.623         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100       6.723 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       7.169         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       7.169 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      1.719       8.888         ntclkbufg_0      
 CLMA_158_205/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/CLK

 CLMA_158_205/Q1                   tco                   0.229       9.117 r       u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/Q
                                   net (fanout=4)        1.338      10.455         transfer_flag    
 CLMA_94_140/Y0                    td                    0.162      10.617 r       u_img_data_pkt/N95/gateop_perm/Z
                                   net (fanout=28)       0.453      11.070         u_img_data_pkt/N95
 CLMS_98_133/RSCO                  td                    0.105      11.175 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RSOUT
                                   net (fanout=4)        0.000      11.175         ntR193           
 CLMS_98_137/RSCI                                                          r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                  11.175         Logic Levels: 2  
                                                                                   Logic: 0.496ns(21.688%), Route: 1.791ns(78.312%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472       5.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126       5.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.336       6.984         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107       7.091 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       7.634         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       7.634 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      2.114       9.748         ntclkbufg_0      
 CLMS_98_137/CLK                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.465       9.283                          
 clock uncertainty                                       0.000       9.283                          

 Removal time                                            0.000       9.283                          

 Data required time                                                  9.283                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.283                          
 Data arrival time                                                  11.175                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.892                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft1/opit_1_IOL/SYSCLK
Endpoint    : eth_tx_ctl (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 C11                                                     0.000       0.000 f       eth_rxc (port)   
                                   net (fanout=1)        0.050       0.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.513       1.563 f       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.563         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.127       1.690 f       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.368       3.058         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.104       3.162 f       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.552       3.714         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       3.714 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      2.151       5.865         ntclkbufg_0      
 IOL_135_249/CLK_SYS                                                       f       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft1/opit_1_IOL/SYSCLK

 IOL_135_249/DO                    tco                   0.547       6.412 f       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft1/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       6.412         u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft1/ntO
 IOBR_133_252/PAD                  td                    3.104       9.516 f       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft1/opit_0/O
                                   net (fanout=1)        0.052       9.568         eth_tx_ctl       
 F9                                                                        f       eth_tx_ctl (port)

 Data arrival time                                                   9.568         Logic Levels: 1  
                                                                                   Logic: 3.651ns(98.596%), Route: 0.052ns(1.404%)
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft6/opit_1_IOL/SYSCLK
Endpoint    : eth_txc (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 C11                                                     0.000       0.000 f       eth_rxc (port)   
                                   net (fanout=1)        0.050       0.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.513       1.563 f       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.563         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.127       1.690 f       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.368       3.058         nt_eth_rxc       
 PLL_122_179/CLK_OUT1              td                    0.100       3.158 f       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.552       3.710         u_eth_top/u_gmii_to_rgmii/gmii_tx_clk_deg
 USCM_56_114/CLK_USCM              td                    0.000       3.710 f       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.151       5.861         ntclkbufg_2      
 IOL_135_250/CLK_SYS                                                       f       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft6/opit_1_IOL/SYSCLK

 IOL_135_250/DO                    tco                   0.547       6.408 f       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft6/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       6.408         u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft6/ntO
 IOBD_132_252/PAD                  td                    3.104       9.512 f       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft6/opit_0/O
                                   net (fanout=1)        0.056       9.568         eth_txc          
 G9                                                                        f       eth_txc (port)   

 Data arrival time                                                   9.568         Logic Levels: 1  
                                                                                   Logic: 3.651ns(98.489%), Route: 0.056ns(1.511%)
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft5/opit_1_IOL/SYSCLK
Endpoint    : eth_txd[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 C11                                                     0.000       0.000 f       eth_rxc (port)   
                                   net (fanout=1)        0.050       0.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.513       1.563 f       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.563         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.127       1.690 f       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.368       3.058         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.104       3.162 f       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.552       3.714         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       3.714 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      2.144       5.858         ntclkbufg_0      
 IOL_207_250/CLK_SYS                                                       f       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft5/opit_1_IOL/SYSCLK

 IOL_207_250/DO                    tco                   0.547       6.405 f       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft5/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       6.405         u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft5/ntO
 IOBD_204_252/PAD                  td                    3.104       9.509 f       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft5/opit_0/O
                                   net (fanout=1)        0.057       9.566         nt_eth_txd[0]    
 F13                                                                       f       eth_txd[0] (port)

 Data arrival time                                                   9.566         Logic Levels: 1  
                                                                                   Logic: 3.651ns(98.463%), Route: 0.057ns(1.537%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[1] (port)
Endpoint    : u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 A16                                                     0.000       0.000 f       eth_rxd[1] (port)
                                   net (fanout=1)        0.043       0.043         eth_rxd[1]       
 IOBS_225_252/DIN                  td                    1.350       1.393 f       eth_rxd_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       1.393         eth_rxd_ibuf[1]/ntD
 IOL_227_249/DI                                                            f       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/PADI

 Data arrival time                                                   1.393         Logic Levels: 1  
                                                                                   Logic: 1.350ns(96.913%), Route: 0.043ns(3.087%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rx_ctl (port)
Endpoint    : u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr5/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D11                                                     0.000       0.000 f       eth_rx_ctl (port)
                                   net (fanout=1)        0.049       0.049         eth_rx_ctl       
 IOBD_124_252/DIN                  td                    1.350       1.399 f       eth_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.399         eth_rx_ctl_ibuf/ntD
 IOL_127_250/DI                                                            f       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr5/gateigddr_IOL/PADI

 Data arrival time                                                   1.399         Logic Levels: 1  
                                                                                   Logic: 1.350ns(96.497%), Route: 0.049ns(3.503%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[0] (port)
Endpoint    : u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 B16                                                     0.000       0.000 f       eth_rxd[0] (port)
                                   net (fanout=1)        0.056       0.056         eth_rxd[0]       
 IOBD_224_252/DIN                  td                    1.350       1.406 f       eth_rxd_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       1.406         eth_rxd_ibuf[0]/ntD
 IOL_227_250/DI                                                            f       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/PADI

 Data arrival time                                                   1.406         Logic Levels: 1  
                                                                                   Logic: 1.350ns(96.017%), Route: 0.056ns(3.983%)
====================================================================================================

{ov5640_udp_pc|cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           Low Pulse Width   DRM_106_128/CLKA[0]     u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.102     500.000         0.898           High Pulse Width  DRM_106_128/CLKA[0]     u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.380     500.000         0.620           High Pulse Width  CLMS_98_133/CLK         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.580       10.000          0.420           High Pulse Width  CLMA_62_124/CLK         u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/CLK
 9.580       10.000          0.420           Low Pulse Width   CLMA_62_124/CLK         u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/CLK
 9.580       10.000          0.420           High Pulse Width  CLMA_62_124/CLK         u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           High Pulse Width  IOL_135_250/CLK_SYS     u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft6/opit_1_IOL/SYSCLK
 2.483       4.000           1.517           Low Pulse Width   IOL_135_250/CLK_SYS     u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft6/opit_1_IOL/SYSCLK
====================================================================================================

{eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           High Pulse Width  IOL_227_250/CLK_SYS     u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/SYSCLK
 2.483       4.000           1.517           Low Pulse Width   IOL_227_250/CLK_SYS     u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/SYSCLK
 2.483       4.000           1.517           High Pulse Width  IOL_227_249/CLK_SYS     u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/SYSCLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.127
  Launch Clock Delay      :  3.680
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.141       3.680         cam_pclk_g       
 CLMA_102_133/CLK                                                          r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_102_133/Q3                   tco                   0.220       3.900 f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.448       4.348         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/wr_addr [3]
 CLMA_102_133/COUT                 td                    0.268       4.616 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.616         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/_N652
                                   td                    0.044       4.660 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.660         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/_N654
 CLMA_102_137/Y3                   td                    0.387       5.047 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.193       5.240         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2 [7]
 CLMA_102_145/Y1                   td                    0.224       5.464 f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.355       5.819         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/wwptr [7]
 CLMS_98_141/COUT                  td                    0.391       6.210 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N167.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.210         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N167.co [6]
 CLMS_98_145/Y1                    td                    0.366       6.576 f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N167.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.282       6.858         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N167
 CLMS_98_133/A1                                                            f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.858         Logic Levels: 5  
                                                                                   Logic: 1.900ns(59.786%), Route: 1.278ns(40.214%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734    1000.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066    1000.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258    1002.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000    1002.109 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.018    1003.127         cam_pclk_g       
 CLMS_98_133/CLK                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.494    1003.621                          
 clock uncertainty                                      -0.050    1003.571                          

 Setup time                                             -0.191    1003.380                          

 Data required time                                               1003.380                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.380                          
 Data arrival time                                                   6.858                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.522                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L3
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.132
  Launch Clock Delay      :  3.680
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.141       3.680         cam_pclk_g       
 CLMA_102_133/CLK                                                          r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_102_133/Q3                   tco                   0.220       3.900 f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.448       4.348         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/wr_addr [3]
 CLMA_102_133/COUT                 td                    0.268       4.616 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.616         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/_N652
                                   td                    0.044       4.660 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.660         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/_N654
 CLMA_102_137/COUT                 td                    0.044       4.704 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.704         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/_N656
                                   td                    0.044       4.748 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.748         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/_N658
 CLMA_102_141/Y2                   td                    0.202       4.950 f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.471       5.421         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2 [10]
 CLMA_110_136/A3                                                           f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L3

 Data arrival time                                                   5.421         Logic Levels: 3  
                                                                                   Logic: 0.822ns(47.214%), Route: 0.919ns(52.786%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734    1000.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066    1000.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258    1002.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000    1002.109 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.023    1003.132         cam_pclk_g       
 CLMA_110_136/CLK                                                          r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.494    1003.626                          
 clock uncertainty                                      -0.050    1003.576                          

 Setup time                                             -0.308    1003.268                          

 Data required time                                               1003.268                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.268                          
 Data arrival time                                                   5.421                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.847                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L4
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.128
  Launch Clock Delay      :  3.680
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.141       3.680         cam_pclk_g       
 CLMA_102_133/CLK                                                          r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_102_133/Q3                   tco                   0.220       3.900 f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.448       4.348         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/wr_addr [3]
 CLMA_102_133/COUT                 td                    0.268       4.616 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.616         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/_N652
                                   td                    0.044       4.660 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.660         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/_N654
 CLMA_102_137/COUT                 td                    0.044       4.704 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.704         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/_N656
 CLMA_102_141/Y1                   td                    0.366       5.070 f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.569       5.639         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/N2 [9]
 CLMA_110_140/A4                                                           f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.639         Logic Levels: 3  
                                                                                   Logic: 0.942ns(48.086%), Route: 1.017ns(51.914%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734    1000.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066    1000.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258    1002.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000    1002.109 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.019    1003.128         cam_pclk_g       
 CLMA_110_140/CLK                                                          r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.494    1003.622                          
 clock uncertainty                                      -0.050    1003.572                          

 Setup time                                             -0.079    1003.493                          

 Data required time                                               1003.493                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.493                          
 Data arrival time                                                   5.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.854                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/head_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/head_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.655
  Launch Clock Delay      :  3.105
  Clock Pessimism Removal :  -0.550

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       0.996       3.105         cam_pclk_g       
 CLMS_82_141/CLK                                                           r       u_img_data_pkt/head_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_82_141/Q3                    tco                   0.178       3.283 f       u_img_data_pkt/head_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=11)       0.065       3.348         u_img_data_pkt/head_cnt [1]
 CLMS_82_141/D4                                                            f       u_img_data_pkt/head_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.348         Logic Levels: 0  
                                                                                   Logic: 0.178ns(73.251%), Route: 0.065ns(26.749%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.116       3.655         cam_pclk_g       
 CLMS_82_141/CLK                                                           r       u_img_data_pkt/head_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.550       3.105                          
 clock uncertainty                                       0.000       3.105                          

 Hold time                                              -0.028       3.077                          

 Data required time                                                  3.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.077                          
 Data arrival time                                                   3.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_data_en_d0/opit_0/CLK
Endpoint    : u_img_data_pkt/wr_fifo_en/opit_0_L5Q_perm/L4
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.664
  Launch Clock Delay      :  3.114
  Clock Pessimism Removal :  -0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.005       3.114         cam_pclk_g       
 CLMS_82_133/CLK                                                           r       u_img_data_pkt/img_data_en_d0/opit_0/CLK

 CLMS_82_133/Q2                    tco                   0.180       3.294 f       u_img_data_pkt/img_data_en_d0/opit_0/Q
                                   net (fanout=9)        0.063       3.357         u_img_data_pkt/img_data_en_d0
 CLMS_82_133/A4                                                            f       u_img_data_pkt/wr_fifo_en/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.357         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.074%), Route: 0.063ns(25.926%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.125       3.664         cam_pclk_g       
 CLMS_82_133/CLK                                                           r       u_img_data_pkt/wr_fifo_en/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.549       3.115                          
 clock uncertainty                                       0.000       3.115                          

 Hold time                                              -0.029       3.086                          

 Data required time                                                  3.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.086                          
 Data arrival time                                                   3.357                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/head_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/head_flag/opit_0_L5Q_perm/L4
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.655
  Launch Clock Delay      :  3.105
  Clock Pessimism Removal :  -0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       0.996       3.105         cam_pclk_g       
 CLMS_82_141/CLK                                                           r       u_img_data_pkt/head_cnt[3]/opit_0_L5Q_perm/CLK

 CLMS_82_141/Q0                    tco                   0.179       3.284 f       u_img_data_pkt/head_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.065       3.349         u_img_data_pkt/head_cnt [3]
 CLMS_82_141/B4                                                            f       u_img_data_pkt/head_flag/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.349         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.361%), Route: 0.065ns(26.639%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.116       3.655         cam_pclk_g       
 CLMS_82_141/CLK                                                           r       u_img_data_pkt/head_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.549       3.106                          
 clock uncertainty                                       0.000       3.106                          

 Hold time                                              -0.029       3.077                          

 Data required time                                                  3.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.077                          
 Data arrival time                                                   3.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.272                          
====================================================================================================

====================================================================================================

Startpoint  : u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_i2c_dri/dri_clk/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.300
  Launch Clock Delay      :  2.735
  Clock Pessimism Removal :  0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N0              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=6)        1.122       2.735         ntclkbufg_1      
 CLMA_62_124/CLK                                                           r       u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_62_124/Q0                    tco                   0.221       2.956 f       u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.270       3.226         u_i2c_dri/clk_cnt [0]
 CLMA_62_116/Y2                    td                    0.376       3.602 r       u_i2c_dri/N555_5/gateop_perm/Z
                                   net (fanout=1)        0.148       3.750         u_i2c_dri/N555   
 CLMA_62_116/B4                                                            r       u_i2c_dri/dri_clk/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.750         Logic Levels: 1  
                                                                                   Logic: 0.597ns(58.818%), Route: 0.418ns(41.182%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N0              
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=6)        0.993      22.300         ntclkbufg_1      
 CLMA_62_116/CLK                                                           r       u_i2c_dri/dri_clk/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.410      22.710                          
 clock uncertainty                                      -0.150      22.560                          

 Setup time                                             -0.092      22.468                          

 Data required time                                                 22.468                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.468                          
 Data arrival time                                                   3.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.718                          
====================================================================================================

====================================================================================================

Startpoint  : u_i2c_dri/clk_cnt[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.309
  Launch Clock Delay      :  2.735
  Clock Pessimism Removal :  0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N0              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=6)        1.122       2.735         ntclkbufg_1      
 CLMA_62_124/CLK                                                           r       u_i2c_dri/clk_cnt[4]/opit_0_L5Q_perm/CLK

 CLMA_62_124/Q1                    tco                   0.223       2.958 f       u_i2c_dri/clk_cnt[4]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.156       3.114         u_i2c_dri/clk_cnt [4]
 CLMA_62_124/C3                                                            f       u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/L3

 Data arrival time                                                   3.114         Logic Levels: 0  
                                                                                   Logic: 0.223ns(58.839%), Route: 0.156ns(41.161%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N0              
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=6)        1.002      22.309         ntclkbufg_1      
 CLMA_62_124/CLK                                                           r       u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.425      22.734                          
 clock uncertainty                                      -0.150      22.584                          

 Setup time                                             -0.308      22.276                          

 Data required time                                                 22.276                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.276                          
 Data arrival time                                                   3.114                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.162                          
====================================================================================================

====================================================================================================

Startpoint  : u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.309
  Launch Clock Delay      :  2.735
  Clock Pessimism Removal :  0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N0              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=6)        1.122       2.735         ntclkbufg_1      
 CLMA_62_124/CLK                                                           r       u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_62_124/Q3                    tco                   0.220       2.955 f       u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.154       3.109         u_i2c_dri/clk_cnt [1]
 CLMA_62_124/A3                                                            f       u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/L3

 Data arrival time                                                   3.109         Logic Levels: 0  
                                                                                   Logic: 0.220ns(58.824%), Route: 0.154ns(41.176%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N0              
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=6)        1.002      22.309         ntclkbufg_1      
 CLMA_62_124/CLK                                                           r       u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.425      22.734                          
 clock uncertainty                                      -0.150      22.584                          

 Setup time                                             -0.308      22.276                          

 Data required time                                                 22.276                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.276                          
 Data arrival time                                                   3.109                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.167                          
====================================================================================================

====================================================================================================

Startpoint  : u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.735
  Launch Clock Delay      :  2.309
  Clock Pessimism Removal :  -0.426

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N0              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=6)        1.002       2.309         ntclkbufg_1      
 CLMA_62_124/CLK                                                           r       u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_62_124/Q3                    tco                   0.178       2.487 f       u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.062       2.549         u_i2c_dri/clk_cnt [1]
 CLMA_62_124/D4                                                            f       u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.549         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.167%), Route: 0.062ns(25.833%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N0              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=6)        1.122       2.735         ntclkbufg_1      
 CLMA_62_124/CLK                                                           r       u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.426       2.309                          
 clock uncertainty                                       0.000       2.309                          

 Hold time                                              -0.028       2.281                          

 Data required time                                                  2.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.281                          
 Data arrival time                                                   2.549                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.735
  Launch Clock Delay      :  2.309
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N0              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=6)        1.002       2.309         ntclkbufg_1      
 CLMA_62_124/CLK                                                           r       u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/CLK

 CLMA_62_124/Q2                    tco                   0.180       2.489 f       u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.061       2.550         u_i2c_dri/clk_cnt [3]
 CLMA_62_124/A4                                                            f       u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.550         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N0              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=6)        1.122       2.735         ntclkbufg_1      
 CLMA_62_124/CLK                                                           r       u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.425       2.310                          
 clock uncertainty                                       0.000       2.310                          

 Hold time                                              -0.029       2.281                          

 Data required time                                                  2.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.281                          
 Data arrival time                                                   2.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_i2c_dri/clk_cnt[4]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.735
  Launch Clock Delay      :  2.309
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N0              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=6)        1.002       2.309         ntclkbufg_1      
 CLMA_62_124/CLK                                                           r       u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_62_124/Q3                    tco                   0.178       2.487 f       u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.062       2.549         u_i2c_dri/clk_cnt [1]
 CLMA_62_124/B0                                                            f       u_i2c_dri/clk_cnt[4]/opit_0_L5Q_perm/L0

 Data arrival time                                                   2.549         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.167%), Route: 0.062ns(25.833%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N0              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=6)        1.122       2.735         ntclkbufg_1      
 CLMA_62_124/CLK                                                           r       u_i2c_dri/clk_cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.425       2.310                          
 clock uncertainty                                       0.000       2.310                          

 Hold time                                              -0.066       2.244                          

 Data required time                                                  2.244                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.244                          
 Data arrival time                                                   2.549                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.305                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/CLK
Endpoint    : u_eth_top/u_udp/u_udp_tx/check_buffer[19]/opit_0_A2Q21/Cin
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.359
  Launch Clock Delay      :  3.708
  Clock Pessimism Removal :  0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315       5.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096       5.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.797       6.258         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083       6.341 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       6.610         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       6.610 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      1.098       7.708         ntclkbufg_0      
 CLMA_114_180/CLK                                                          r       u_eth_top/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/CLK

 CLMA_114_180/Q2                   tco                   0.223       7.931 f       u_eth_top/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.385       8.316         u_eth_top/u_udp/u_udp_tx/ip_head[2] [2]
                                   td                    0.365       8.681 f       u_eth_top/u_udp/u_udp_tx/N3380_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.681         u_eth_top/u_udp/u_udp_tx/_N874
 CLMA_126_184/COUT                 td                    0.044       8.725 r       u_eth_top/u_udp/u_udp_tx/N3380_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.725         u_eth_top/u_udp/u_udp_tx/_N876
 CLMA_126_192/Y1                   td                    0.383       9.108 r       u_eth_top/u_udp/u_udp_tx/N3380_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.381       9.489         u_eth_top/u_udp/u_udp_tx/N3380 [6]
                                   td                    0.251       9.740 f       u_eth_top/u_udp/u_udp_tx/N3392_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.740         u_eth_top/u_udp/u_udp_tx/_N809
 CLMS_114_185/Y3                   td                    0.387      10.127 r       u_eth_top/u_udp/u_udp_tx/N3392_1_7/gateop_A2/Y1
                                   net (fanout=1)        0.259      10.386         u_eth_top/u_udp/u_udp_tx/N3392 [9]
                                   td                    0.250      10.636 f       u_eth_top/u_udp/u_udp_tx/N3395_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.636         u_eth_top/u_udp/u_udp_tx/_N778
 CLMS_110_193/COUT                 td                    0.044      10.680 r       u_eth_top/u_udp/u_udp_tx/N3395_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.680         u_eth_top/u_udp/u_udp_tx/_N780
                                   td                    0.044      10.724 r       u_eth_top/u_udp/u_udp_tx/N3395_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.724         u_eth_top/u_udp/u_udp_tx/_N782
 CLMS_110_197/COUT                 td                    0.044      10.768 r       u_eth_top/u_udp/u_udp_tx/N3395_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.768         u_eth_top/u_udp/u_udp_tx/_N784
 CLMS_110_201/Y0                   td                    0.206      10.974 f       u_eth_top/u_udp/u_udp_tx/N3395_17/gateop_A2/Y0
                                   net (fanout=1)        0.257      11.231         u_eth_top/u_udp/u_udp_tx/N3395 [16]
 CLMS_110_205/Y0                   td                    0.150      11.381 f       u_eth_top/u_udp/u_udp_tx/N891_3[16]/gateop_perm/Z
                                   net (fanout=2)        0.352      11.733         u_eth_top/u_udp/u_udp_tx/nb1 [16]
                                   td                    0.368      12.101 f       u_eth_top/u_udp/u_udp_tx/check_buffer[17]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      12.101         u_eth_top/u_udp/u_udp_tx/_N709
                                                                           f       u_eth_top/u_udp/u_udp_tx/check_buffer[19]/opit_0_A2Q21/Cin

 Data arrival time                                                  12.101         Logic Levels: 7  
                                                                                   Logic: 2.759ns(62.804%), Route: 1.634ns(37.196%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249      13.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066      13.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.681      14.046         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078      14.124 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.364         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000      14.364 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      0.995      15.359         ntclkbufg_0      
 CLMA_118_200/CLK                                                          r       u_eth_top/u_udp/u_udp_tx/check_buffer[19]/opit_0_A2Q21/CLK
 clock pessimism                                         0.310      15.669                          
 clock uncertainty                                      -0.150      15.519                          

 Setup time                                             -0.115      15.404                          

 Data required time                                                 15.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.404                          
 Data arrival time                                                  12.101                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.303                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/CLK
Endpoint    : u_eth_top/u_udp/u_udp_tx/check_buffer[17]/opit_0_A2Q21/I02
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.359
  Launch Clock Delay      :  3.708
  Clock Pessimism Removal :  0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315       5.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096       5.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.797       6.258         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083       6.341 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       6.610         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       6.610 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      1.098       7.708         ntclkbufg_0      
 CLMA_114_180/CLK                                                          r       u_eth_top/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/CLK

 CLMA_114_180/Q2                   tco                   0.223       7.931 f       u_eth_top/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.385       8.316         u_eth_top/u_udp/u_udp_tx/ip_head[2] [2]
                                   td                    0.365       8.681 f       u_eth_top/u_udp/u_udp_tx/N3380_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.681         u_eth_top/u_udp/u_udp_tx/_N874
 CLMA_126_184/COUT                 td                    0.044       8.725 r       u_eth_top/u_udp/u_udp_tx/N3380_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.725         u_eth_top/u_udp/u_udp_tx/_N876
 CLMA_126_192/Y1                   td                    0.383       9.108 r       u_eth_top/u_udp/u_udp_tx/N3380_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.381       9.489         u_eth_top/u_udp/u_udp_tx/N3380 [6]
                                   td                    0.251       9.740 f       u_eth_top/u_udp/u_udp_tx/N3392_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.740         u_eth_top/u_udp/u_udp_tx/_N809
 CLMS_114_185/Y3                   td                    0.387      10.127 r       u_eth_top/u_udp/u_udp_tx/N3392_1_7/gateop_A2/Y1
                                   net (fanout=1)        0.259      10.386         u_eth_top/u_udp/u_udp_tx/N3392 [9]
                                   td                    0.250      10.636 f       u_eth_top/u_udp/u_udp_tx/N3395_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.636         u_eth_top/u_udp/u_udp_tx/_N778
 CLMS_110_193/COUT                 td                    0.044      10.680 r       u_eth_top/u_udp/u_udp_tx/N3395_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.680         u_eth_top/u_udp/u_udp_tx/_N780
                                   td                    0.044      10.724 r       u_eth_top/u_udp/u_udp_tx/N3395_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.724         u_eth_top/u_udp/u_udp_tx/_N782
 CLMS_110_197/COUT                 td                    0.044      10.768 r       u_eth_top/u_udp/u_udp_tx/N3395_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.768         u_eth_top/u_udp/u_udp_tx/_N784
 CLMS_110_201/Y0                   td                    0.206      10.974 f       u_eth_top/u_udp/u_udp_tx/N3395_17/gateop_A2/Y0
                                   net (fanout=1)        0.257      11.231         u_eth_top/u_udp/u_udp_tx/N3395 [16]
 CLMS_110_205/Y0                   td                    0.150      11.381 f       u_eth_top/u_udp/u_udp_tx/N891_3[16]/gateop_perm/Z
                                   net (fanout=2)        0.352      11.733         u_eth_top/u_udp/u_udp_tx/nb1 [16]
 CLMA_118_200/A2                                                           f       u_eth_top/u_udp/u_udp_tx/check_buffer[17]/opit_0_A2Q21/I02

 Data arrival time                                                  11.733         Logic Levels: 7  
                                                                                   Logic: 2.391ns(59.404%), Route: 1.634ns(40.596%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249      13.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066      13.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.681      14.046         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078      14.124 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.364         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000      14.364 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      0.995      15.359         ntclkbufg_0      
 CLMA_118_200/CLK                                                          r       u_eth_top/u_udp/u_udp_tx/check_buffer[17]/opit_0_A2Q21/CLK
 clock pessimism                                         0.310      15.669                          
 clock uncertainty                                      -0.150      15.519                          

 Setup time                                             -0.305      15.214                          

 Data required time                                                 15.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.214                          
 Data arrival time                                                  11.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.481                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/CLK
Endpoint    : u_eth_top/u_udp/u_udp_tx/check_buffer[17]/opit_0_A2Q21/Cin
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.359
  Launch Clock Delay      :  3.708
  Clock Pessimism Removal :  0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315       5.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096       5.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.797       6.258         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083       6.341 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       6.610         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       6.610 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      1.098       7.708         ntclkbufg_0      
 CLMA_114_180/CLK                                                          r       u_eth_top/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/CLK

 CLMA_114_180/Q2                   tco                   0.223       7.931 f       u_eth_top/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.385       8.316         u_eth_top/u_udp/u_udp_tx/ip_head[2] [2]
                                   td                    0.365       8.681 f       u_eth_top/u_udp/u_udp_tx/N3380_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.681         u_eth_top/u_udp/u_udp_tx/_N874
 CLMA_126_184/COUT                 td                    0.044       8.725 r       u_eth_top/u_udp/u_udp_tx/N3380_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.725         u_eth_top/u_udp/u_udp_tx/_N876
 CLMA_126_192/Y1                   td                    0.383       9.108 r       u_eth_top/u_udp/u_udp_tx/N3380_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.381       9.489         u_eth_top/u_udp/u_udp_tx/N3380 [6]
                                   td                    0.251       9.740 f       u_eth_top/u_udp/u_udp_tx/N3392_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.740         u_eth_top/u_udp/u_udp_tx/_N809
 CLMS_114_185/Y3                   td                    0.387      10.127 r       u_eth_top/u_udp/u_udp_tx/N3392_1_7/gateop_A2/Y1
                                   net (fanout=1)        0.259      10.386         u_eth_top/u_udp/u_udp_tx/N3392 [9]
                                   td                    0.250      10.636 f       u_eth_top/u_udp/u_udp_tx/N3395_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.636         u_eth_top/u_udp/u_udp_tx/_N778
 CLMS_110_193/Y3                   td                    0.387      11.023 r       u_eth_top/u_udp/u_udp_tx/N3395_11/gateop_A2/Y1
                                   net (fanout=1)        0.270      11.293         u_eth_top/u_udp/u_udp_tx/N3395 [11]
 CLMA_118_192/COUT                 td                    0.397      11.690 r       u_eth_top/u_udp/u_udp_tx/check_buffer[11]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      11.690         u_eth_top/u_udp/u_udp_tx/_N703
                                   td                    0.044      11.734 r       u_eth_top/u_udp/u_udp_tx/check_buffer[13]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      11.734         u_eth_top/u_udp/u_udp_tx/_N705
 CLMA_118_196/COUT                 td                    0.044      11.778 r       u_eth_top/u_udp/u_udp_tx/check_buffer[15]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      11.778         u_eth_top/u_udp/u_udp_tx/_N707
 CLMA_118_200/CIN                                                          r       u_eth_top/u_udp/u_udp_tx/check_buffer[17]/opit_0_A2Q21/Cin

 Data arrival time                                                  11.778         Logic Levels: 6  
                                                                                   Logic: 2.775ns(68.182%), Route: 1.295ns(31.818%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249      13.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066      13.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.681      14.046         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078      14.124 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.364         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000      14.364 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      0.995      15.359         ntclkbufg_0      
 CLMA_118_200/CLK                                                          r       u_eth_top/u_udp/u_udp_tx/check_buffer[17]/opit_0_A2Q21/CLK
 clock pessimism                                         0.310      15.669                          
 clock uncertainty                                      -0.150      15.519                          

 Setup time                                             -0.132      15.387                          

 Data required time                                                 15.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.387                          
 Data arrival time                                                  11.778                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.609                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_udp/u_udp_rx/udp_byte_num[10]/opit_0/CLK
Endpoint    : u_eth_top/u_udp/u_udp_rx/data_byte_num[11]/opit_0_A2Q21/I04
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.694
  Launch Clock Delay      :  3.329
  Clock Pessimism Removal :  -0.350

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249       5.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066       5.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.681       6.046         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078       6.124 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       6.364         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       6.364 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      0.965       7.329         ntclkbufg_0      
 CLMA_166_208/CLK                                                          r       u_eth_top/u_udp/u_udp_rx/udp_byte_num[10]/opit_0/CLK

 CLMA_166_208/Q1                   tco                   0.180       7.509 f       u_eth_top/u_udp/u_udp_rx/udp_byte_num[10]/opit_0/Q
                                   net (fanout=2)        0.059       7.568         u_eth_top/u_udp/u_udp_rx/udp_byte_num [10]
 CLMS_166_209/C4                                                           f       u_eth_top/u_udp/u_udp_rx/data_byte_num[11]/opit_0_A2Q21/I04

 Data arrival time                                                   7.568         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315       5.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096       5.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.797       6.258         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083       6.341 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       6.610         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       6.610 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      1.084       7.694         ntclkbufg_0      
 CLMS_166_209/CLK                                                          r       u_eth_top/u_udp/u_udp_rx/data_byte_num[11]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.350       7.344                          
 clock uncertainty                                       0.000       7.344                          

 Hold time                                              -0.028       7.316                          

 Data required time                                                  7.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.316                          
 Data arrival time                                                   7.568                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_udp/u_udp_rx/des_ip[2]/opit_0/CLK
Endpoint    : u_eth_top/u_udp/u_udp_rx/des_ip[10]/opit_0/D
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.334
  Clock Pessimism Removal :  -0.350

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249       5.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066       5.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.681       6.046         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078       6.124 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       6.364         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       6.364 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      0.970       7.334         ntclkbufg_0      
 CLMA_154_204/CLK                                                          r       u_eth_top/u_udp/u_udp_rx/des_ip[2]/opit_0/CLK

 CLMA_154_204/Q3                   tco                   0.178       7.512 f       u_eth_top/u_udp/u_udp_rx/des_ip[2]/opit_0/Q
                                   net (fanout=2)        0.136       7.648         u_eth_top/u_udp/u_udp_rx/des_ip [2]
 CLMS_154_205/CD                                                           f       u_eth_top/u_udp/u_udp_rx/des_ip[10]/opit_0/D

 Data arrival time                                                   7.648         Logic Levels: 0  
                                                                                   Logic: 0.178ns(56.688%), Route: 0.136ns(43.312%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315       5.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096       5.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.797       6.258         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083       6.341 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       6.610         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       6.610 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      1.090       7.700         ntclkbufg_0      
 CLMS_154_205/CLK                                                          r       u_eth_top/u_udp/u_udp_rx/des_ip[10]/opit_0/CLK
 clock pessimism                                        -0.350       7.350                          
 clock uncertainty                                       0.000       7.350                          

 Hold time                                               0.040       7.390                          

 Data required time                                                  7.390                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.390                          
 Data arrival time                                                   7.648                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_udp/u_crc32_d8/crc_data[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_eth_top/u_udp/u_crc32_d8/crc_data[13]/opit_0_L5Q_perm/L4
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.723
  Launch Clock Delay      :  3.357
  Clock Pessimism Removal :  -0.365

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249       5.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066       5.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.681       6.046         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078       6.124 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       6.364         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       6.364 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      0.993       7.357         ntclkbufg_0      
 CLMS_110_165/CLK                                                          r       u_eth_top/u_udp/u_crc32_d8/crc_data[5]/opit_0_L5Q_perm/CLK

 CLMS_110_165/Q0                   tco                   0.179       7.536 f       u_eth_top/u_udp/u_crc32_d8/crc_data[5]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.061       7.597         u_eth_top/u_udp/crc_data [5]
 CLMS_110_165/B4                                                           f       u_eth_top/u_udp/u_crc32_d8/crc_data[13]/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.597         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315       5.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096       5.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.797       6.258         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083       6.341 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       6.610         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       6.610 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      1.113       7.723         ntclkbufg_0      
 CLMS_110_165/CLK                                                          r       u_eth_top/u_udp/u_crc32_d8/crc_data[13]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.365       7.358                          
 clock uncertainty                                       0.000       7.358                          

 Hold time                                              -0.029       7.329                          

 Data required time                                                  7.329                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.329                          
 Data arrival time                                                   7.597                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d2/opit_0/CLK
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/RS
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.135
  Launch Clock Delay      :  3.655
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.116       3.655         cam_pclk_g       
 CLMA_82_140/CLK                                                           r       u_img_data_pkt/img_vsync_d2/opit_0/CLK

 CLMA_82_140/Q1                    tco                   0.223       3.878 f       u_img_data_pkt/img_vsync_d2/opit_0/Q
                                   net (fanout=5)        0.378       4.256         u_img_data_pkt/img_vsync_d2
 CLMA_94_140/Y0                    td                    0.264       4.520 f       u_img_data_pkt/N95/gateop_perm/Z
                                   net (fanout=28)       0.539       5.059         u_img_data_pkt/N95
 CLMA_102_129/RS                                                           f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.059         Logic Levels: 1  
                                                                                   Logic: 0.487ns(34.687%), Route: 0.917ns(65.313%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734    1000.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066    1000.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258    1002.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000    1002.109 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.026    1003.135         cam_pclk_g       
 CLMA_102_129/CLK                                                          r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.494    1003.629                          
 clock uncertainty                                      -0.050    1003.579                          

 Recovery time                                          -0.476    1003.103                          

 Data required time                                               1003.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.103                          
 Data arrival time                                                   5.059                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.044                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d2/opit_0/CLK
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/RS
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.117
  Launch Clock Delay      :  3.655
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.116       3.655         cam_pclk_g       
 CLMA_82_140/CLK                                                           r       u_img_data_pkt/img_vsync_d2/opit_0/CLK

 CLMA_82_140/Q1                    tco                   0.223       3.878 f       u_img_data_pkt/img_vsync_d2/opit_0/Q
                                   net (fanout=5)        0.378       4.256         u_img_data_pkt/img_vsync_d2
 CLMA_94_140/Y0                    td                    0.264       4.520 f       u_img_data_pkt/N95/gateop_perm/Z
                                   net (fanout=28)       0.539       5.059         u_img_data_pkt/N95
 CLMA_102_129/RSCO                 td                    0.113       5.172 f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.172         ntR114           
 CLMA_102_133/RSCO                 td                    0.113       5.285 f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.285         ntR113           
 CLMA_102_137/RSCO                 td                    0.113       5.398 f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.398         ntR112           
 CLMA_102_141/RSCO                 td                    0.113       5.511 f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=5)        0.000       5.511         ntR111           
 CLMA_102_145/RSCI                                                         f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.511         Logic Levels: 5  
                                                                                   Logic: 0.939ns(50.593%), Route: 0.917ns(49.407%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734    1000.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066    1000.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258    1002.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000    1002.109 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.008    1003.117         cam_pclk_g       
 CLMA_102_145/CLK                                                          r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.494    1003.611                          
 clock uncertainty                                      -0.050    1003.561                          

 Recovery time                                           0.000    1003.561                          

 Data required time                                               1003.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.561                          
 Data arrival time                                                   5.511                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.050                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d2/opit_0/CLK
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.117
  Launch Clock Delay      :  3.655
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.116       3.655         cam_pclk_g       
 CLMA_82_140/CLK                                                           r       u_img_data_pkt/img_vsync_d2/opit_0/CLK

 CLMA_82_140/Q1                    tco                   0.223       3.878 f       u_img_data_pkt/img_vsync_d2/opit_0/Q
                                   net (fanout=5)        0.378       4.256         u_img_data_pkt/img_vsync_d2
 CLMA_94_140/Y0                    td                    0.264       4.520 f       u_img_data_pkt/N95/gateop_perm/Z
                                   net (fanout=28)       0.539       5.059         u_img_data_pkt/N95
 CLMA_102_129/RSCO                 td                    0.113       5.172 f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.172         ntR114           
 CLMA_102_133/RSCO                 td                    0.113       5.285 f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.285         ntR113           
 CLMA_102_137/RSCO                 td                    0.113       5.398 f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.398         ntR112           
 CLMA_102_141/RSCO                 td                    0.113       5.511 f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=5)        0.000       5.511         ntR111           
 CLMA_102_145/RSCI                                                         f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS

 Data arrival time                                                   5.511         Logic Levels: 5  
                                                                                   Logic: 0.939ns(50.593%), Route: 0.917ns(49.407%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051    1000.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734    1000.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066    1000.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258    1002.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000    1002.109 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.008    1003.117         cam_pclk_g       
 CLMA_102_145/CLK                                                          r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.494    1003.611                          
 clock uncertainty                                      -0.050    1003.561                          

 Recovery time                                           0.000    1003.561                          

 Data required time                                               1003.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.561                          
 Data arrival time                                                   5.511                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.050                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d1/opit_0/CLK
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.669
  Launch Clock Delay      :  3.112
  Clock Pessimism Removal :  -0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.003       3.112         cam_pclk_g       
 CLMA_90_141/CLK                                                           r       u_img_data_pkt/img_vsync_d1/opit_0/CLK

 CLMA_90_141/Q3                    tco                   0.182       3.294 r       u_img_data_pkt/img_vsync_d1/opit_0/Q
                                   net (fanout=6)        0.141       3.435         u_img_data_pkt/img_vsync_d1
 CLMA_94_140/Y0                    td                    0.273       3.708 r       u_img_data_pkt/N95/gateop_perm/Z
                                   net (fanout=28)       0.204       3.912         u_img_data_pkt/N95
 CLMS_94_137/RS                                                            r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS

 Data arrival time                                                   3.912         Logic Levels: 1  
                                                                                   Logic: 0.455ns(56.875%), Route: 0.345ns(43.125%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.130       3.669         cam_pclk_g       
 CLMS_94_137/CLK                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                        -0.494       3.175                          
 clock uncertainty                                       0.000       3.175                          

 Removal time                                           -0.187       2.988                          

 Data required time                                                  2.988                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.988                          
 Data arrival time                                                   3.912                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.924                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d1/opit_0/CLK
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.669
  Launch Clock Delay      :  3.112
  Clock Pessimism Removal :  -0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.003       3.112         cam_pclk_g       
 CLMA_90_141/CLK                                                           r       u_img_data_pkt/img_vsync_d1/opit_0/CLK

 CLMA_90_141/Q3                    tco                   0.182       3.294 r       u_img_data_pkt/img_vsync_d1/opit_0/Q
                                   net (fanout=6)        0.141       3.435         u_img_data_pkt/img_vsync_d1
 CLMA_94_140/Y0                    td                    0.273       3.708 r       u_img_data_pkt/N95/gateop_perm/Z
                                   net (fanout=28)       0.204       3.912         u_img_data_pkt/N95
 CLMS_94_137/RS                                                            r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS

 Data arrival time                                                   3.912         Logic Levels: 1  
                                                                                   Logic: 0.455ns(56.875%), Route: 0.345ns(43.125%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.130       3.669         cam_pclk_g       
 CLMS_94_137/CLK                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.494       3.175                          
 clock uncertainty                                       0.000       3.175                          

 Removal time                                           -0.187       2.988                          

 Data required time                                                  2.988                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.988                          
 Data arrival time                                                   3.912                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.924                          
====================================================================================================

====================================================================================================

Startpoint  : u_img_data_pkt/img_vsync_d1/opit_0/CLK
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RS
Path Group  : ov5640_udp_pc|cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.669
  Launch Clock Delay      :  3.112
  Clock Pessimism Removal :  -0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.734       0.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.785         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.066       0.851 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.258       2.109         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.109 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.003       3.112         cam_pclk_g       
 CLMA_90_141/CLK                                                           r       u_img_data_pkt/img_vsync_d1/opit_0/CLK

 CLMA_90_141/Q3                    tco                   0.182       3.294 r       u_img_data_pkt/img_vsync_d1/opit_0/Q
                                   net (fanout=6)        0.141       3.435         u_img_data_pkt/img_vsync_d1
 CLMA_94_140/Y0                    td                    0.273       3.708 r       u_img_data_pkt/N95/gateop_perm/Z
                                   net (fanout=28)       0.204       3.912         u_img_data_pkt/N95
 CLMS_94_137/RS                                                            r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RS

 Data arrival time                                                   3.912         Logic Levels: 1  
                                                                                   Logic: 0.455ns(56.875%), Route: 0.345ns(43.125%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_udp_pc|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.051       0.051         cam_pclk         
 IOBS_0_89/DIN                     td                    0.968       1.019 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         cam_pclk_ibuf/ntD
 IOL_7_90/RX_DATA_DD               td                    0.096       1.115 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.424       2.539         nt_cam_pclk      
 USCM_56_115/CLK_USCM              td                    0.000       2.539 r       cam_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.130       3.669         cam_pclk_g       
 CLMS_94_137/CLK                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/CLK
 clock pessimism                                        -0.494       3.175                          
 clock uncertainty                                       0.000       3.175                          

 Removal time                                           -0.187       2.988                          

 Data required time                                                  2.988                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.988                          
 Data arrival time                                                   3.912                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.924                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/RS
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.395
  Launch Clock Delay      :  3.696
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315       5.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096       5.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.797       6.258         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083       6.341 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       6.610         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       6.610 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      1.086       7.696         ntclkbufg_0      
 CLMA_158_205/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/CLK

 CLMA_158_205/Q1                   tco                   0.223       7.919 f       u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/Q
                                   net (fanout=4)        1.157       9.076         transfer_flag    
 CLMA_94_140/Y0                    td                    0.150       9.226 f       u_img_data_pkt/N95/gateop_perm/Z
                                   net (fanout=28)       0.507       9.733         u_img_data_pkt/N95
 CLMA_114_132/RS                                                           f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/RS

 Data arrival time                                                   9.733         Logic Levels: 1  
                                                                                   Logic: 0.373ns(18.311%), Route: 1.664ns(81.689%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249      13.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066      13.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.681      14.046         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078      14.124 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.364         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000      14.364 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      1.031      15.395         ntclkbufg_0      
 CLMA_114_132/CLK                                                          r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                         0.246      15.641                          
 clock uncertainty                                      -0.150      15.491                          

 Recovery time                                          -0.476      15.015                          

 Data required time                                                 15.015                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.015                          
 Data arrival time                                                   9.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.282                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q1/RS
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.395
  Launch Clock Delay      :  3.696
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315       5.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096       5.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.797       6.258         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083       6.341 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       6.610         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       6.610 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      1.086       7.696         ntclkbufg_0      
 CLMA_158_205/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/CLK

 CLMA_158_205/Q1                   tco                   0.223       7.919 f       u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/Q
                                   net (fanout=4)        1.157       9.076         transfer_flag    
 CLMA_94_140/Y0                    td                    0.150       9.226 f       u_img_data_pkt/N95/gateop_perm/Z
                                   net (fanout=28)       0.507       9.733         u_img_data_pkt/N95
 CLMA_114_132/RS                                                           f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q1/RS

 Data arrival time                                                   9.733         Logic Levels: 1  
                                                                                   Logic: 0.373ns(18.311%), Route: 1.664ns(81.689%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249      13.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066      13.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.681      14.046         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078      14.124 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.364         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000      14.364 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      1.031      15.395         ntclkbufg_0      
 CLMA_114_132/CLK                                                          r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q1/CLK
 clock pessimism                                         0.246      15.641                          
 clock uncertainty                                      -0.150      15.491                          

 Recovery time                                          -0.476      15.015                          

 Data required time                                                 15.015                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.015                          
 Data arrival time                                                   9.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.282                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RS
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.396
  Launch Clock Delay      :  3.696
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315       5.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096       5.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.797       6.258         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083       6.341 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       6.610         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       6.610 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      1.086       7.696         ntclkbufg_0      
 CLMA_158_205/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/CLK

 CLMA_158_205/Q1                   tco                   0.223       7.919 f       u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/Q
                                   net (fanout=4)        1.157       9.076         transfer_flag    
 CLMA_94_140/Y0                    td                    0.150       9.226 f       u_img_data_pkt/N95/gateop_perm/Z
                                   net (fanout=28)       0.508       9.734         u_img_data_pkt/N95
 CLMS_110_129/RS                                                           f       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RS

 Data arrival time                                                   9.734         Logic Levels: 1  
                                                                                   Logic: 0.373ns(18.302%), Route: 1.665ns(81.698%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249      13.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066      13.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.681      14.046         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078      14.124 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.364         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000      14.364 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      1.032      15.396         ntclkbufg_0      
 CLMS_110_129/CLK                                                          r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/CLK
 clock pessimism                                         0.246      15.642                          
 clock uncertainty                                      -0.150      15.492                          

 Recovery time                                          -0.476      15.016                          

 Data required time                                                 15.016                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.016                          
 Data arrival time                                                   9.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.282                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.162  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.739
  Launch Clock Delay      :  3.331
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249       5.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066       5.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.681       6.046         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078       6.124 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       6.364         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       6.364 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      0.967       7.331         ntclkbufg_0      
 CLMA_158_205/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/CLK

 CLMA_158_205/Q1                   tco                   0.184       7.515 r       u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.871       8.386         transfer_flag    
 CLMA_94_140/Y0                    td                    0.130       8.516 r       u_img_data_pkt/N95/gateop_perm/Z
                                   net (fanout=28)       0.208       8.724         u_img_data_pkt/N95
 CLMA_98_136/RSCO                  td                    0.085       8.809 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.809         ntR194           
 CLMA_98_140/RSCI                                                          r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.809         Logic Levels: 2  
                                                                                   Logic: 0.399ns(26.996%), Route: 1.079ns(73.004%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315       5.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096       5.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.797       6.258         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083       6.341 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       6.610         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       6.610 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      1.129       7.739         ntclkbufg_0      
 CLMA_98_140/CLK                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.246       7.493                          
 clock uncertainty                                       0.000       7.493                          

 Removal time                                            0.000       7.493                          

 Data required time                                                  7.493                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.493                          
 Data arrival time                                                   8.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RS
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.167  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.744
  Launch Clock Delay      :  3.331
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249       5.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066       5.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.681       6.046         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078       6.124 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       6.364         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       6.364 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      0.967       7.331         ntclkbufg_0      
 CLMA_158_205/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/CLK

 CLMA_158_205/Q1                   tco                   0.184       7.515 r       u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.871       8.386         transfer_flag    
 CLMA_94_140/Y0                    td                    0.130       8.516 r       u_img_data_pkt/N95/gateop_perm/Z
                                   net (fanout=28)       0.280       8.796         u_img_data_pkt/N95
 CLMS_98_133/RSCO                  td                    0.085       8.881 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RSOUT
                                   net (fanout=4)        0.000       8.881         ntR193           
 CLMS_98_137/RSCI                                                          r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.881         Logic Levels: 2  
                                                                                   Logic: 0.399ns(25.742%), Route: 1.151ns(74.258%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315       5.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096       5.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.797       6.258         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083       6.341 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       6.610         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       6.610 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      1.134       7.744         ntclkbufg_0      
 CLMS_98_137/CLK                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.246       7.498                          
 clock uncertainty                                       0.000       7.498                          

 Removal time                                            0.000       7.498                          

 Data required time                                                  7.498                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.498                          
 Data arrival time                                                   8.881                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.167  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.744
  Launch Clock Delay      :  3.331
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249       5.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066       5.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.681       6.046         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078       6.124 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       6.364         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       6.364 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      0.967       7.331         ntclkbufg_0      
 CLMA_158_205/CLK                                                          r       u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/CLK

 CLMA_158_205/Q1                   tco                   0.184       7.515 r       u_start_transfer_ctrl/transfer_flag/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.871       8.386         transfer_flag    
 CLMA_94_140/Y0                    td                    0.130       8.516 r       u_img_data_pkt/N95/gateop_perm/Z
                                   net (fanout=28)       0.280       8.796         u_img_data_pkt/N95
 CLMS_98_133/RSCO                  td                    0.085       8.881 r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RSOUT
                                   net (fanout=4)        0.000       8.881         ntR193           
 CLMS_98_137/RSCI                                                          r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.881         Logic Levels: 2  
                                                                                   Logic: 0.399ns(25.742%), Route: 1.151ns(74.258%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315       5.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096       5.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.797       6.258         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083       6.341 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       6.610         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       6.610 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      1.134       7.744         ntclkbufg_0      
 CLMS_98_137/CLK                                                           r       u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.246       7.498                          
 clock uncertainty                                       0.000       7.498                          

 Removal time                                            0.000       7.498                          

 Data required time                                                  7.498                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.498                          
 Data arrival time                                                   8.881                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.383                          
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : eth_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.284       1.336 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.336         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.097       1.433 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=5)        1.677       3.110         nt_sys_rst_n     
 CLMA_114_172/Y1                   td                    0.244       3.354 f       N0/gateop_perm/Z 
                                   net (fanout=1)        1.112       4.466         rst_n            
 IOL_67_250/DO                     td                    0.106       4.572 f       eth_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       4.572         eth_rst_n_obuf/ntO
 IOBD_64_252/PAD                   td                    2.395       6.967 f       eth_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.040       7.007         eth_rst_n        
 B6                                                                        f       eth_rst_n (port) 

 Data arrival time                                                   7.007         Logic Levels: 5  
                                                                                   Logic: 4.126ns(58.884%), Route: 2.881ns(41.116%)
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft5/opit_1_IOL/SYSCLK
Endpoint    : eth_txd[0] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 C11                                                     0.000       0.000 f       eth_rxc (port)   
                                   net (fanout=1)        0.050       0.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.284       1.334 f       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.334         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.097       1.431 f       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.915       2.346         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.081       2.427 f       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.272       2.699         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       2.699 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      1.155       3.854         ntclkbufg_0      
 IOL_207_250/CLK_SYS                                                       f       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft5/opit_1_IOL/SYSCLK

 IOL_207_250/DO                    tco                   0.422       4.276 f       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft5/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       4.276         u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft5/ntO
 IOBD_204_252/PAD                  td                    2.395       6.671 f       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft5/opit_0/O
                                   net (fanout=1)        0.057       6.728         nt_eth_txd[0]    
 F13                                                                       f       eth_txd[0] (port)

 Data arrival time                                                   6.728         Logic Levels: 1  
                                                                                   Logic: 2.817ns(98.017%), Route: 0.057ns(1.983%)
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft1/opit_1_IOL/SYSCLK
Endpoint    : eth_tx_ctl (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 C11                                                     0.000       0.000 f       eth_rxc (port)   
                                   net (fanout=1)        0.050       0.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.284       1.334 f       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.334         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.097       1.431 f       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.915       2.346         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.081       2.427 f       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.272       2.699         eth_rx_clk       
 USCM_56_112/CLK_USCM              td                    0.000       2.699 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=877)      1.159       3.858         ntclkbufg_0      
 IOL_135_249/CLK_SYS                                                       f       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft1/opit_1_IOL/SYSCLK

 IOL_135_249/DO                    tco                   0.422       4.280 f       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft1/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       4.280         u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft1/ntO
 IOBR_133_252/PAD                  td                    2.395       6.675 f       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft1/opit_0/O
                                   net (fanout=1)        0.052       6.727         eth_tx_ctl       
 F9                                                                        f       eth_tx_ctl (port)

 Data arrival time                                                   6.727         Logic Levels: 1  
                                                                                   Logic: 2.817ns(98.188%), Route: 0.052ns(1.812%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[1] (port)
Endpoint    : u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 A16                                                     0.000       0.000 f       eth_rxd[1] (port)
                                   net (fanout=1)        0.043       0.043         eth_rxd[1]       
 IOBS_225_252/DIN                  td                    1.206       1.249 f       eth_rxd_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       1.249         eth_rxd_ibuf[1]/ntD
 IOL_227_249/DI                                                            f       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/PADI

 Data arrival time                                                   1.249         Logic Levels: 1  
                                                                                   Logic: 1.206ns(96.557%), Route: 0.043ns(3.443%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rx_ctl (port)
Endpoint    : u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr5/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D11                                                     0.000       0.000 f       eth_rx_ctl (port)
                                   net (fanout=1)        0.049       0.049         eth_rx_ctl       
 IOBD_124_252/DIN                  td                    1.206       1.255 f       eth_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.255         eth_rx_ctl_ibuf/ntD
 IOL_127_250/DI                                                            f       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr5/gateigddr_IOL/PADI

 Data arrival time                                                   1.255         Logic Levels: 1  
                                                                                   Logic: 1.206ns(96.096%), Route: 0.049ns(3.904%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[0] (port)
Endpoint    : u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 B16                                                     0.000       0.000 f       eth_rxd[0] (port)
                                   net (fanout=1)        0.056       0.056         eth_rxd[0]       
 IOBD_224_252/DIN                  td                    1.206       1.262 f       eth_rxd_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       1.262         eth_rxd_ibuf[0]/ntD
 IOL_227_250/DI                                                            f       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/PADI

 Data arrival time                                                   1.262         Logic Levels: 1  
                                                                                   Logic: 1.206ns(95.563%), Route: 0.056ns(4.437%)
====================================================================================================

{ov5640_udp_pc|cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.282     500.000         0.718           Low Pulse Width   DRM_106_128/CLKA[0]     u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.282     500.000         0.718           High Pulse Width  DRM_106_128/CLKA[0]     u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.504     500.000         0.496           High Pulse Width  CLMS_98_133/CLK         u_img_data_pkt/async_fifo_2048x8b_inst/U_ipml_fifo_async_fifo_2048x8b/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.664       10.000          0.336           High Pulse Width  CLMA_62_124/CLK         u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/CLK
 9.664       10.000          0.336           Low Pulse Width   CLMA_62_124/CLK         u_i2c_dri/clk_cnt[0]/opit_0_L5Q_perm/CLK
 9.664       10.000          0.336           High Pulse Width  CLMA_62_124/CLK         u_i2c_dri/clk_cnt[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.787       4.000           1.213           High Pulse Width  IOL_135_250/CLK_SYS     u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft6/opit_1_IOL/SYSCLK
 2.787       4.000           1.213           Low Pulse Width   IOL_135_250/CLK_SYS     u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft6/opit_1_IOL/SYSCLK
====================================================================================================

{eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.787       4.000           1.213           High Pulse Width  IOL_227_250/CLK_SYS     u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/SYSCLK
 2.787       4.000           1.213           Low Pulse Width   IOL_227_250/CLK_SYS     u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/SYSCLK
 2.787       4.000           1.213           High Pulse Width  IOL_227_249/CLK_SYS     u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/SYSCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                              
+------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/Admin/Desktop/25G/6_ov5640_udp_pc/prj/place_route/ov5640_udp_pc_pnr.adf       
| Output     | C:/Users/Admin/Desktop/25G/6_ov5640_udp_pc/prj/report_timing/ov5640_udp_pc_rtp.adf     
|            | C:/Users/Admin/Desktop/25G/6_ov5640_udp_pc/prj/report_timing/ov5640_udp_pc.rtr         
|            | C:/Users/Admin/Desktop/25G/6_ov5640_udp_pc/prj/report_timing/rtr.db                    
+------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 848 MB
Total CPU time to report_timing completion : 0h:0m:4s
Process Total CPU time to report_timing completion : 0h:0m:4s
Total real time to report_timing completion : 0h:0m:6s
