
Fir.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000351c  08000000  0c000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  0800351c  0c00351c  0000b51c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       00000088  0800352c  0c00352c  0000b52c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 Stack         00000800  20000000  20000000  00018000  2**0
                  ALLOC
  4 .bss          00000600  20000800  20000800  00018000  2**2
                  ALLOC
  5 .data         00000e3c  20000e00  0c0035c0  00010e00  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .debug_aranges 00000210  00000000  00000000  00011c40  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002041  00000000  00000000  00011e50  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000073c  00000000  00000000  00013e91  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000151a  00000000  00000000  000145cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000674  00000000  00000000  00015ae8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000695d  00000000  00000000  0001615c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00001a8c  00000000  00000000  0001cab9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macinfo 00005ad0  00000000  00000000  0001e545  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000190  00000000  00000000  00024018  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .build_attributes 00000446  00000000  00000000  000241a8  2**0
                  CONTENTS, READONLY
 16 .debug_macro  00001385  00000000  00000000  000245ee  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Xmc4500_interrupt_vector_cortex_m>:
 8000000:	00 08 00 20 01 02 00 08 cf 03 00 08 df 03 00 08     ... ............
 8000010:	ef 03 00 08 ff 03 00 08 0f 04 00 08 00 00 00 00     ................
	...
 800002c:	1f 04 00 08 2f 04 00 08 00 00 00 00 3f 04 00 08     ..../.......?...
 800003c:	4f 04 00 08 5f 04 00 08 6f 04 00 08 7f 04 00 08     O..._...o.......
 800004c:	8f 04 00 08 9f 04 00 08 af 04 00 08 bf 04 00 08     ................
 800005c:	cf 04 00 08 df 04 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 ef 04 00 08 00 00 00 00 ff 04 00 08     ................
 800007c:	0f 05 00 08 1f 05 00 08 2f 05 00 08 3f 05 00 08     ......../...?...
 800008c:	4f 05 00 08 5f 05 00 08 6f 05 00 08 7f 05 00 08     O..._...o.......
 800009c:	8f 05 00 08 9f 05 00 08 af 05 00 08 bf 05 00 08     ................
 80000ac:	cf 05 00 08 df 05 00 08 ef 05 00 08 ff 05 00 08     ................
 80000bc:	0f 06 00 08 1f 06 00 08 2f 06 00 08 3f 06 00 08     ......../...?...
 80000cc:	4f 06 00 08 5f 06 00 08 6f 06 00 08 7f 06 00 08     O..._...o.......
 80000dc:	8f 06 00 08 9f 06 00 08 af 06 00 08 bf 06 00 08     ................
 80000ec:	cf 06 00 08 df 06 00 08 ef 06 00 08 ff 06 00 08     ................
 80000fc:	0f 07 00 08 1f 07 00 08 2d 07 00 08 3b 07 00 08     ........-...;...
 800010c:	49 07 00 08 57 07 00 08 65 07 00 08 73 07 00 08     I...W...e...s...
 800011c:	81 07 00 08 8f 07 00 08 9d 07 00 08 ab 07 00 08     ................
 800012c:	b9 07 00 08 c7 07 00 08 d5 07 00 08 e3 07 00 08     ................
 800013c:	f1 07 00 08 ff 07 00 08 0d 08 00 08 1b 08 00 08     ................
 800014c:	29 08 00 08 37 08 00 08 45 08 00 08 53 08 00 08     )...7...E...S...
 800015c:	61 08 00 08 00 00 00 00 00 00 00 00 00 00 00 00     a...............
 800016c:	00 00 00 00 6f 08 00 08 7d 08 00 08 8b 08 00 08     ....o...}.......
 800017c:	99 08 00 08 a7 08 00 08 b5 08 00 08 c3 08 00 08     ................
 800018c:	d1 08 00 08 df 08 00 08 ed 08 00 08 fb 08 00 08     ................
 800019c:	09 09 00 08 17 09 00 08 25 09 00 08 33 09 00 08     ........%...3...
 80001ac:	41 09 00 08 4f 09 00 08 5d 09 00 08 6b 09 00 08     A...O...]...k...
 80001bc:	79 09 00 08 87 09 00 08 95 09 00 08 a3 09 00 08     y...............
 80001cc:	b1 09 00 08 bf 09 00 08 cd 09 00 08 db 09 00 08     ................
 80001dc:	00 00 00 00 e9 09 00 08 f7 09 00 08 05 0a 00 08     ................
 80001ec:	13 0a 00 08 21 0a 00 08 00 00 00 00 2f 0a 00 08     ....!......./...
 80001fc:	00 00 00 00                                         ....

08000200 <__Xmc4500_reset_cortex_m>:
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000200:	f8df d00c 	ldr.w	sp, [pc, #12]	; 8000210 <__Xmc4500_reset_cortex_m+0x10>

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <__Xmc4500_reset_cortex_m+0x14>)
    BLX     R0
 8000206:	4780      	blx	r0

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000208:	4803      	ldr	r0, [pc, #12]	; (8000218 <__Xmc4500_reset_cortex_m+0x18>)
    BLX     R0
 800020a:	4780      	blx	r0

    B       __Xmc4500_Program_Loader 
 800020c:	f000 b806 	b.w	800021c <__Xmc4500_Program_Loader>
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000210:	20000800 	.word	0x20000800

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000214:	08000bf9 	.word	0x08000bf9

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000218:	080002c5 	.word	0x080002c5

0800021c <__Xmc4500_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 800021c:	481e      	ldr	r0, [pc, #120]	; (8000298 <SKIPCLEAR+0x20>)
   LDR R1, =__Xmc4500_sData
 800021e:	491f      	ldr	r1, [pc, #124]	; (800029c <SKIPCLEAR+0x24>)
   LDR R2, =__Xmc4500_Data_Size
 8000220:	4a1f      	ldr	r2, [pc, #124]	; (80002a0 <SKIPCLEAR+0x28>)

   /* Is there anything to be copied? */
   CMP R2,#0
 8000222:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
 8000224:	f000 8012 	beq.w	800024c <SKIPCOPY>
   
   /* For bytecount less than 4, at least 1 word must be copied */
   CMP R2,#4
 8000228:	2a04      	cmp	r2, #4
   BCS STARTCOPY
 800022a:	f080 8002 	bcs.w	8000232 <STARTCOPY>
   
   /* Byte count < 4 ; so bump it up */
   MOV R2,#4
 800022e:	f04f 0204 	mov.w	r2, #4

08000232 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSR R2,R2,#2 /* Divide by 4 to obtain word count */
 8000232:	ea4f 0292 	mov.w	r2, r2, lsr #2

08000236 <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
 8000236:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
 8000238:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
 800023a:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
 800023c:	f000 8006 	beq.w	800024c <SKIPCOPY>
   ADD R0,#4
 8000240:	f100 0004 	add.w	r0, r0, #4
   ADD R1,#4
 8000244:	f101 0104 	add.w	r1, r1, #4
   B COPYLOOP
 8000248:	f7ff bff5 	b.w	8000236 <COPYLOOP>

0800024c <SKIPCOPY>:
    
SKIPCOPY:
   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 800024c:	4815      	ldr	r0, [pc, #84]	; (80002a4 <SKIPCLEAR+0x2c>)
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 800024e:	4916      	ldr	r1, [pc, #88]	; (80002a8 <SKIPCLEAR+0x30>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
 8000250:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
 8000252:	f000 8011 	beq.w	8000278 <SKIPCLEAR>

   /* At least 1 word must be copied */
   CMP R1,#4
 8000256:	2904      	cmp	r1, #4
   BCS STARTCLEAR
 8000258:	f080 8002 	bcs.w	8000260 <STARTCLEAR>
   
   /* Byte count < 4 ; so bump it up to a word*/
   MOV R1,#4
 800025c:	f04f 0104 	mov.w	r1, #4

08000260 <STARTCLEAR>:

STARTCLEAR:
   LSR R1,R1,#2            /* BSS size in words */
 8000260:	ea4f 0191 	mov.w	r1, r1, lsr #2
   
   MOV R2,#0
 8000264:	f04f 0200 	mov.w	r2, #0

08000268 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
 8000268:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
 800026a:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
 800026c:	f000 8004 	beq.w	8000278 <SKIPCLEAR>
   ADD R0,#4
 8000270:	f100 0004 	add.w	r0, r0, #4
   B CLEARLOOP
 8000274:	f7ff bff8 	b.w	8000268 <CLEARLOOP>

08000278 <SKIPCLEAR>:
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000278:	480c      	ldr	r0, [pc, #48]	; (80002ac <SKIPCLEAR+0x34>)
   LDR R1, =SCB_VTOR
 800027a:	490d      	ldr	r1, [pc, #52]	; (80002b0 <SKIPCLEAR+0x38>)
   STR R0,[R1]
 800027c:	6008      	str	r0, [r1, #0]
   
   /* Update System Clock */
   LDR R0,=SystemCoreClockUpdate
 800027e:	480d      	ldr	r0, [pc, #52]	; (80002b4 <SKIPCLEAR+0x3c>)
   BLX R0
 8000280:	4780      	blx	r0
 
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 8000282:	480d      	ldr	r0, [pc, #52]	; (80002b8 <SKIPCLEAR+0x40>)
   BLX R0
 8000284:	4780      	blx	r0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 8000286:	f8df d034 	ldr.w	sp, [pc, #52]	; 80002bc <SKIPCLEAR+0x44>
   MOV R0,#0
 800028a:	f04f 0000 	mov.w	r0, #0
   MOV R1,#0
 800028e:	f04f 0100 	mov.w	r1, #0
   LDR PC, =main
 8000292:	f8df f02c 	ldr.w	pc, [pc, #44]	; 80002c0 <SKIPCLEAR+0x48>
 8000296:	0000      	.short	0x0000
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 8000298:	0c0035c0 	.word	0x0c0035c0
   LDR R1, =__Xmc4500_sData
 800029c:	20000e00 	.word	0x20000e00
   LDR R2, =__Xmc4500_Data_Size
 80002a0:	00000e3c 	.word	0x00000e3c
   ADD R1,#4
   B COPYLOOP
    
SKIPCOPY:
   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 80002a4:	20000800 	.word	0x20000800
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 80002a8:	00000600 	.word	0x00000600
   B CLEARLOOP
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 80002ac:	08000000 	.word	0x08000000
   LDR R1, =SCB_VTOR
 80002b0:	e000ed08 	.word	0xe000ed08
   STR R0,[R1]
   
   /* Update System Clock */
   LDR R0,=SystemCoreClockUpdate
 80002b4:	08000c95 	.word	0x08000c95
   BLX R0
 
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 80002b8:	08003139 	.word	0x08003139
   BLX R0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 80002bc:	20000800 	.word	0x20000800
   MOV R0,#0
   MOV R1,#0
   LDR PC, =main
 80002c0:	080002c9 	.word	0x080002c9

080002c4 <SystemInit_DAVE3>:
*/
     .section ".XmcStartup"
     .weak SystemInit_DAVE3
     .type SystemInit_DAVE3, %function
SystemInit_DAVE3:
     NOP
 80002c4:	bf00      	nop
     BX LR
 80002c6:	4770      	bx	lr

080002c8 <main>:
/* ----------------------------------------------------------------------
 * FIR LPF Example
 * ------------------------------------------------------------------- */

int32_t main(void)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b08a      	sub	sp, #40	; 0x28
 80002cc:	af02      	add	r7, sp, #8
  arm_fir_instance_f32 S;
  arm_status status;
  float32_t  *inputF32, *outputF32;

  /* Initialize input and output buffer pointers */
  inputF32 = &testInput_f32_1kHz_15kHz[0];
 80002ce:	f640 6300 	movw	r3, #3584	; 0xe00
 80002d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80002d6:	617b      	str	r3, [r7, #20]
  outputF32 = &testOutput[0];
 80002d8:	f640 0300 	movw	r3, #2048	; 0x800
 80002dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80002e0:	613b      	str	r3, [r7, #16]

  /* Call FIR init function to initialize the instance structure. */
  arm_fir_init_f32(&S, NUM_TAPS, (float32_t *)&firCoeffs32[0], &firStateF32[0], blockSize);
 80002e2:	f641 0300 	movw	r3, #6144	; 0x1800
 80002e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80002ea:	681a      	ldr	r2, [r3, #0]
 80002ec:	f107 0304 	add.w	r3, r7, #4
 80002f0:	9200      	str	r2, [sp, #0]
 80002f2:	4618      	mov	r0, r3
 80002f4:	f04f 011d 	mov.w	r1, #29
 80002f8:	f243 522c 	movw	r2, #13612	; 0x352c
 80002fc:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000300:	f640 5300 	movw	r3, #3328	; 0xd00
 8000304:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000308:	f001 fef6 	bl	80020f8 <arm_fir_init_f32>

  /* ----------------------------------------------------------------------
  ** Call the FIR process function for every blockSize samples
  ** ------------------------------------------------------------------- */

  for(i=0; i < numBlocks; i++)
 800030c:	f04f 0300 	mov.w	r3, #0
 8000310:	61fb      	str	r3, [r7, #28]
 8000312:	e024      	b.n	800035e <main+0x96>
  {
    arm_fir_f32(&S, inputF32 + (i * blockSize), outputF32 + (i * blockSize), blockSize);
 8000314:	f641 0300 	movw	r3, #6144	; 0x1800
 8000318:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800031c:	681b      	ldr	r3, [r3, #0]
 800031e:	69fa      	ldr	r2, [r7, #28]
 8000320:	fb02 f303 	mul.w	r3, r2, r3
 8000324:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000328:	697a      	ldr	r2, [r7, #20]
 800032a:	18d1      	adds	r1, r2, r3
 800032c:	f641 0300 	movw	r3, #6144	; 0x1800
 8000330:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	69fa      	ldr	r2, [r7, #28]
 8000338:	fb02 f303 	mul.w	r3, r2, r3
 800033c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000340:	693a      	ldr	r2, [r7, #16]
 8000342:	18d2      	adds	r2, r2, r3
 8000344:	f641 0300 	movw	r3, #6144	; 0x1800
 8000348:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800034c:	681b      	ldr	r3, [r3, #0]
 800034e:	f107 0004 	add.w	r0, r7, #4
 8000352:	f001 fc47 	bl	8001be4 <arm_fir_f32>

  /* ----------------------------------------------------------------------
  ** Call the FIR process function for every blockSize samples
  ** ------------------------------------------------------------------- */

  for(i=0; i < numBlocks; i++)
 8000356:	69fb      	ldr	r3, [r7, #28]
 8000358:	f103 0301 	add.w	r3, r3, #1
 800035c:	61fb      	str	r3, [r7, #28]
 800035e:	f641 0304 	movw	r3, #6148	; 0x1804
 8000362:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000366:	681b      	ldr	r3, [r3, #0]
 8000368:	69fa      	ldr	r2, [r7, #28]
 800036a:	429a      	cmp	r2, r3
 800036c:	d3d2      	bcc.n	8000314 <main+0x4c>
  /* ----------------------------------------------------------------------
  ** Compare the generated output against the reference output computed
  ** in MATLAB.
  ** ------------------------------------------------------------------- */

  snr = arm_snr_f32(&refOutput[0], &testOutput[0], TEST_LENGTH_SAMPLES);
 800036e:	f241 3000 	movw	r0, #4864	; 0x1300
 8000372:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000376:	f640 0100 	movw	r1, #2048	; 0x800
 800037a:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800037e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000382:	f000 ff91 	bl	80012a8 <arm_snr_f32>
 8000386:	4602      	mov	r2, r0
 8000388:	f640 53fc 	movw	r3, #3580	; 0xdfc
 800038c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000390:	601a      	str	r2, [r3, #0]

  if (snr < SNR_THRESHOLD_F32)
 8000392:	f640 53fc 	movw	r3, #3580	; 0xdfc
 8000396:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800039a:	ed93 7a00 	vldr	s14, [r3]
 800039e:	eddf 7a0a 	vldr	s15, [pc, #40]	; 80003c8 <main+0x100>
 80003a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80003a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80003aa:	d503      	bpl.n	80003b4 <main+0xec>
  {
    status = ARM_MATH_TEST_FAILURE;
 80003ac:	f04f 03fa 	mov.w	r3, #250	; 0xfa
 80003b0:	76fb      	strb	r3, [r7, #27]
 80003b2:	e002      	b.n	80003ba <main+0xf2>
  }
  else
  {
    status = ARM_MATH_SUCCESS;
 80003b4:	f04f 0300 	mov.w	r3, #0
 80003b8:	76fb      	strb	r3, [r7, #27]

  /* ----------------------------------------------------------------------
  ** Loop here if the signal does not match the reference output.
  ** ------------------------------------------------------------------- */

  if( status != ARM_MATH_SUCCESS)
 80003ba:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80003be:	2b00      	cmp	r3, #0
 80003c0:	d000      	beq.n	80003c4 <main+0xfc>
  {
    while(1);
 80003c2:	e7fe      	b.n	80003c2 <main+0xfa>
  }

  while(1);                             /* main function does not return */
 80003c4:	e7fe      	b.n	80003c4 <main+0xfc>
 80003c6:	bf00      	nop
 80003c8:	430c0000 	.word	0x430c0000

080003cc <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 80003cc:	e7fe      	b.n	80003cc <NMI_Handler>

080003ce <NMI_Handler_Veneer>:
 80003ce:	f8df 0670 	ldr.w	r0, [pc, #1648]	; 8000a40 <AllowPLLInitByStartup+0x6>
 80003d2:	b500      	push	{lr}
 80003d4:	b081      	sub	sp, #4
 80003d6:	4780      	blx	r0
 80003d8:	b001      	add	sp, #4
 80003da:	bd00      	pop	{pc}

080003dc <HardFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 80003dc:	e7fe      	b.n	80003dc <HardFault_Handler>

080003de <HardFault_Handler_Veneer>:
 80003de:	f8df 0664 	ldr.w	r0, [pc, #1636]	; 8000a44 <AllowPLLInitByStartup+0xa>
 80003e2:	b500      	push	{lr}
 80003e4:	b081      	sub	sp, #4
 80003e6:	4780      	blx	r0
 80003e8:	b001      	add	sp, #4
 80003ea:	bd00      	pop	{pc}

080003ec <MemManage_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 80003ec:	e7fe      	b.n	80003ec <MemManage_Handler>

080003ee <MemManage_Handler_Veneer>:
 80003ee:	f8df 0658 	ldr.w	r0, [pc, #1624]	; 8000a48 <AllowPLLInitByStartup+0xe>
 80003f2:	b500      	push	{lr}
 80003f4:	b081      	sub	sp, #4
 80003f6:	4780      	blx	r0
 80003f8:	b001      	add	sp, #4
 80003fa:	bd00      	pop	{pc}

080003fc <BusFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 80003fc:	e7fe      	b.n	80003fc <BusFault_Handler>

080003fe <BusFault_Handler_Veneer>:
 80003fe:	f8df 064c 	ldr.w	r0, [pc, #1612]	; 8000a4c <AllowPLLInitByStartup+0x12>
 8000402:	b500      	push	{lr}
 8000404:	b081      	sub	sp, #4
 8000406:	4780      	blx	r0
 8000408:	b001      	add	sp, #4
 800040a:	bd00      	pop	{pc}

0800040c <UsageFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 800040c:	e7fe      	b.n	800040c <UsageFault_Handler>

0800040e <UsageFault_Handler_Veneer>:
 800040e:	f8df 0640 	ldr.w	r0, [pc, #1600]	; 8000a50 <AllowPLLInitByStartup+0x16>
 8000412:	b500      	push	{lr}
 8000414:	b081      	sub	sp, #4
 8000416:	4780      	blx	r0
 8000418:	b001      	add	sp, #4
 800041a:	bd00      	pop	{pc}

0800041c <SVC_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 800041c:	e7fe      	b.n	800041c <SVC_Handler>

0800041e <SVC_Handler_Veneer>:
 800041e:	f8df 0634 	ldr.w	r0, [pc, #1588]	; 8000a54 <AllowPLLInitByStartup+0x1a>
 8000422:	b500      	push	{lr}
 8000424:	b081      	sub	sp, #4
 8000426:	4780      	blx	r0
 8000428:	b001      	add	sp, #4
 800042a:	bd00      	pop	{pc}

0800042c <DebugMon_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 800042c:	e7fe      	b.n	800042c <DebugMon_Handler>

0800042e <DebugMon_Handler_Veneer>:
 800042e:	f8df 0628 	ldr.w	r0, [pc, #1576]	; 8000a58 <AllowPLLInitByStartup+0x1e>
 8000432:	b500      	push	{lr}
 8000434:	b081      	sub	sp, #4
 8000436:	4780      	blx	r0
 8000438:	b001      	add	sp, #4
 800043a:	bd00      	pop	{pc}

0800043c <PendSV_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 800043c:	e7fe      	b.n	800043c <PendSV_Handler>

0800043e <PendSV_Handler_Veneer>:
 800043e:	f8df 061c 	ldr.w	r0, [pc, #1564]	; 8000a5c <AllowPLLInitByStartup+0x22>
 8000442:	b500      	push	{lr}
 8000444:	b081      	sub	sp, #4
 8000446:	4780      	blx	r0
 8000448:	b001      	add	sp, #4
 800044a:	bd00      	pop	{pc}

0800044c <SysTick_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 800044c:	e7fe      	b.n	800044c <SysTick_Handler>

0800044e <SysTick_Handler_Veneer>:
 800044e:	f8df 0610 	ldr.w	r0, [pc, #1552]	; 8000a60 <AllowPLLInitByStartup+0x26>
 8000452:	b500      	push	{lr}
 8000454:	b081      	sub	sp, #4
 8000456:	4780      	blx	r0
 8000458:	b001      	add	sp, #4
 800045a:	bd00      	pop	{pc}

0800045c <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 800045c:	e7fe      	b.n	800045c <SCU_0_IRQHandler>

0800045e <SCU_0_IRQHandler_Veneer>:
 800045e:	f8df 0604 	ldr.w	r0, [pc, #1540]	; 8000a64 <AllowPLLInitByStartup+0x2a>
 8000462:	b500      	push	{lr}
 8000464:	b081      	sub	sp, #4
 8000466:	4780      	blx	r0
 8000468:	b001      	add	sp, #4
 800046a:	bd00      	pop	{pc}

0800046c <ERU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 800046c:	e7fe      	b.n	800046c <ERU0_0_IRQHandler>

0800046e <ERU0_0_IRQHandler_Veneer>:
 800046e:	f8df 05f8 	ldr.w	r0, [pc, #1528]	; 8000a68 <AllowPLLInitByStartup+0x2e>
 8000472:	b500      	push	{lr}
 8000474:	b081      	sub	sp, #4
 8000476:	4780      	blx	r0
 8000478:	b001      	add	sp, #4
 800047a:	bd00      	pop	{pc}

0800047c <ERU0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 800047c:	e7fe      	b.n	800047c <ERU0_1_IRQHandler>

0800047e <ERU0_1_IRQHandler_Veneer>:
 800047e:	f8df 05ec 	ldr.w	r0, [pc, #1516]	; 8000a6c <AllowPLLInitByStartup+0x32>
 8000482:	b500      	push	{lr}
 8000484:	b081      	sub	sp, #4
 8000486:	4780      	blx	r0
 8000488:	b001      	add	sp, #4
 800048a:	bd00      	pop	{pc}

0800048c <ERU0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 800048c:	e7fe      	b.n	800048c <ERU0_2_IRQHandler>

0800048e <ERU0_2_IRQHandler_Veneer>:
 800048e:	f8df 05e0 	ldr.w	r0, [pc, #1504]	; 8000a70 <AllowPLLInitByStartup+0x36>
 8000492:	b500      	push	{lr}
 8000494:	b081      	sub	sp, #4
 8000496:	4780      	blx	r0
 8000498:	b001      	add	sp, #4
 800049a:	bd00      	pop	{pc}

0800049c <ERU0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 800049c:	e7fe      	b.n	800049c <ERU0_3_IRQHandler>

0800049e <ERU0_3_IRQHandler_Veneer>:
 800049e:	f8df 05d4 	ldr.w	r0, [pc, #1492]	; 8000a74 <AllowPLLInitByStartup+0x3a>
 80004a2:	b500      	push	{lr}
 80004a4:	b081      	sub	sp, #4
 80004a6:	4780      	blx	r0
 80004a8:	b001      	add	sp, #4
 80004aa:	bd00      	pop	{pc}

080004ac <ERU1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 80004ac:	e7fe      	b.n	80004ac <ERU1_0_IRQHandler>

080004ae <ERU1_0_IRQHandler_Veneer>:
 80004ae:	f8df 05c8 	ldr.w	r0, [pc, #1480]	; 8000a78 <AllowPLLInitByStartup+0x3e>
 80004b2:	b500      	push	{lr}
 80004b4:	b081      	sub	sp, #4
 80004b6:	4780      	blx	r0
 80004b8:	b001      	add	sp, #4
 80004ba:	bd00      	pop	{pc}

080004bc <ERU1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 80004bc:	e7fe      	b.n	80004bc <ERU1_1_IRQHandler>

080004be <ERU1_1_IRQHandler_Veneer>:
 80004be:	f8df 05bc 	ldr.w	r0, [pc, #1468]	; 8000a7c <AllowPLLInitByStartup+0x42>
 80004c2:	b500      	push	{lr}
 80004c4:	b081      	sub	sp, #4
 80004c6:	4780      	blx	r0
 80004c8:	b001      	add	sp, #4
 80004ca:	bd00      	pop	{pc}

080004cc <ERU1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 80004cc:	e7fe      	b.n	80004cc <ERU1_2_IRQHandler>

080004ce <ERU1_2_IRQHandler_Veneer>:
 80004ce:	f8df 05b0 	ldr.w	r0, [pc, #1456]	; 8000a80 <AllowPLLInitByStartup+0x46>
 80004d2:	b500      	push	{lr}
 80004d4:	b081      	sub	sp, #4
 80004d6:	4780      	blx	r0
 80004d8:	b001      	add	sp, #4
 80004da:	bd00      	pop	{pc}

080004dc <ERU1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 80004dc:	e7fe      	b.n	80004dc <ERU1_3_IRQHandler>

080004de <ERU1_3_IRQHandler_Veneer>:
 80004de:	f8df 05a4 	ldr.w	r0, [pc, #1444]	; 8000a84 <AllowPLLInitByStartup+0x4a>
 80004e2:	b500      	push	{lr}
 80004e4:	b081      	sub	sp, #4
 80004e6:	4780      	blx	r0
 80004e8:	b001      	add	sp, #4
 80004ea:	bd00      	pop	{pc}

080004ec <PMU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 80004ec:	e7fe      	b.n	80004ec <PMU0_0_IRQHandler>

080004ee <PMU0_0_IRQHandler_Veneer>:
 80004ee:	f8df 0598 	ldr.w	r0, [pc, #1432]	; 8000a88 <AllowPLLInitByStartup+0x4e>
 80004f2:	b500      	push	{lr}
 80004f4:	b081      	sub	sp, #4
 80004f6:	4780      	blx	r0
 80004f8:	b001      	add	sp, #4
 80004fa:	bd00      	pop	{pc}

080004fc <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 80004fc:	e7fe      	b.n	80004fc <VADC0_C0_0_IRQHandler>

080004fe <VADC0_C0_0_IRQHandler_Veneer>:
 80004fe:	f8df 058c 	ldr.w	r0, [pc, #1420]	; 8000a8c <AllowPLLInitByStartup+0x52>
 8000502:	b500      	push	{lr}
 8000504:	b081      	sub	sp, #4
 8000506:	4780      	blx	r0
 8000508:	b001      	add	sp, #4
 800050a:	bd00      	pop	{pc}

0800050c <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 800050c:	e7fe      	b.n	800050c <VADC0_C0_1_IRQHandler>

0800050e <VADC0_C0_1_IRQHandler_Veneer>:
 800050e:	f8df 0580 	ldr.w	r0, [pc, #1408]	; 8000a90 <AllowPLLInitByStartup+0x56>
 8000512:	b500      	push	{lr}
 8000514:	b081      	sub	sp, #4
 8000516:	4780      	blx	r0
 8000518:	b001      	add	sp, #4
 800051a:	bd00      	pop	{pc}

0800051c <VADC0_C0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 800051c:	e7fe      	b.n	800051c <VADC0_C0_2_IRQHandler>

0800051e <VADC0_C0_2_IRQHandler_Veneer>:
 800051e:	f8df 0574 	ldr.w	r0, [pc, #1396]	; 8000a94 <AllowPLLInitByStartup+0x5a>
 8000522:	b500      	push	{lr}
 8000524:	b081      	sub	sp, #4
 8000526:	4780      	blx	r0
 8000528:	b001      	add	sp, #4
 800052a:	bd00      	pop	{pc}

0800052c <VADC0_C0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 800052c:	e7fe      	b.n	800052c <VADC0_C0_3_IRQHandler>

0800052e <VADC0_C0_3_IRQHandler_Veneer>:
 800052e:	f8df 0568 	ldr.w	r0, [pc, #1384]	; 8000a98 <AllowPLLInitByStartup+0x5e>
 8000532:	b500      	push	{lr}
 8000534:	b081      	sub	sp, #4
 8000536:	4780      	blx	r0
 8000538:	b001      	add	sp, #4
 800053a:	bd00      	pop	{pc}

0800053c <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 800053c:	e7fe      	b.n	800053c <VADC0_G0_0_IRQHandler>

0800053e <VADC0_G0_0_IRQHandler_Veneer>:
 800053e:	f8df 055c 	ldr.w	r0, [pc, #1372]	; 8000a9c <AllowPLLInitByStartup+0x62>
 8000542:	b500      	push	{lr}
 8000544:	b081      	sub	sp, #4
 8000546:	4780      	blx	r0
 8000548:	b001      	add	sp, #4
 800054a:	bd00      	pop	{pc}

0800054c <VADC0_G0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 800054c:	e7fe      	b.n	800054c <VADC0_G0_1_IRQHandler>

0800054e <VADC0_G0_1_IRQHandler_Veneer>:
 800054e:	f8df 0550 	ldr.w	r0, [pc, #1360]	; 8000aa0 <AllowPLLInitByStartup+0x66>
 8000552:	b500      	push	{lr}
 8000554:	b081      	sub	sp, #4
 8000556:	4780      	blx	r0
 8000558:	b001      	add	sp, #4
 800055a:	bd00      	pop	{pc}

0800055c <VADC0_G0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 800055c:	e7fe      	b.n	800055c <VADC0_G0_2_IRQHandler>

0800055e <VADC0_G0_2_IRQHandler_Veneer>:
 800055e:	f8df 0544 	ldr.w	r0, [pc, #1348]	; 8000aa4 <AllowPLLInitByStartup+0x6a>
 8000562:	b500      	push	{lr}
 8000564:	b081      	sub	sp, #4
 8000566:	4780      	blx	r0
 8000568:	b001      	add	sp, #4
 800056a:	bd00      	pop	{pc}

0800056c <VADC0_G0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 800056c:	e7fe      	b.n	800056c <VADC0_G0_3_IRQHandler>

0800056e <VADC0_G0_3_IRQHandler_Veneer>:
 800056e:	f8df 0538 	ldr.w	r0, [pc, #1336]	; 8000aa8 <AllowPLLInitByStartup+0x6e>
 8000572:	b500      	push	{lr}
 8000574:	b081      	sub	sp, #4
 8000576:	4780      	blx	r0
 8000578:	b001      	add	sp, #4
 800057a:	bd00      	pop	{pc}

0800057c <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 800057c:	e7fe      	b.n	800057c <VADC0_G1_0_IRQHandler>

0800057e <VADC0_G1_0_IRQHandler_Veneer>:
 800057e:	f8df 052c 	ldr.w	r0, [pc, #1324]	; 8000aac <AllowPLLInitByStartup+0x72>
 8000582:	b500      	push	{lr}
 8000584:	b081      	sub	sp, #4
 8000586:	4780      	blx	r0
 8000588:	b001      	add	sp, #4
 800058a:	bd00      	pop	{pc}

0800058c <VADC0_G1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 800058c:	e7fe      	b.n	800058c <VADC0_G1_1_IRQHandler>

0800058e <VADC0_G1_1_IRQHandler_Veneer>:
 800058e:	f8df 0520 	ldr.w	r0, [pc, #1312]	; 8000ab0 <AllowPLLInitByStartup+0x76>
 8000592:	b500      	push	{lr}
 8000594:	b081      	sub	sp, #4
 8000596:	4780      	blx	r0
 8000598:	b001      	add	sp, #4
 800059a:	bd00      	pop	{pc}

0800059c <VADC0_G1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 800059c:	e7fe      	b.n	800059c <VADC0_G1_2_IRQHandler>

0800059e <VADC0_G1_2_IRQHandler_Veneer>:
 800059e:	f8df 0514 	ldr.w	r0, [pc, #1300]	; 8000ab4 <AllowPLLInitByStartup+0x7a>
 80005a2:	b500      	push	{lr}
 80005a4:	b081      	sub	sp, #4
 80005a6:	4780      	blx	r0
 80005a8:	b001      	add	sp, #4
 80005aa:	bd00      	pop	{pc}

080005ac <VADC0_G1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 80005ac:	e7fe      	b.n	80005ac <VADC0_G1_3_IRQHandler>

080005ae <VADC0_G1_3_IRQHandler_Veneer>:
 80005ae:	f8df 0508 	ldr.w	r0, [pc, #1288]	; 8000ab8 <AllowPLLInitByStartup+0x7e>
 80005b2:	b500      	push	{lr}
 80005b4:	b081      	sub	sp, #4
 80005b6:	4780      	blx	r0
 80005b8:	b001      	add	sp, #4
 80005ba:	bd00      	pop	{pc}

080005bc <VADC0_G2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 80005bc:	e7fe      	b.n	80005bc <VADC0_G2_0_IRQHandler>

080005be <VADC0_G2_0_IRQHandler_Veneer>:
 80005be:	f8df 04fc 	ldr.w	r0, [pc, #1276]	; 8000abc <AllowPLLInitByStartup+0x82>
 80005c2:	b500      	push	{lr}
 80005c4:	b081      	sub	sp, #4
 80005c6:	4780      	blx	r0
 80005c8:	b001      	add	sp, #4
 80005ca:	bd00      	pop	{pc}

080005cc <VADC0_G2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 80005cc:	e7fe      	b.n	80005cc <VADC0_G2_1_IRQHandler>

080005ce <VADC0_G2_1_IRQHandler_Veneer>:
 80005ce:	f8df 04f0 	ldr.w	r0, [pc, #1264]	; 8000ac0 <AllowPLLInitByStartup+0x86>
 80005d2:	b500      	push	{lr}
 80005d4:	b081      	sub	sp, #4
 80005d6:	4780      	blx	r0
 80005d8:	b001      	add	sp, #4
 80005da:	bd00      	pop	{pc}

080005dc <VADC0_G2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 80005dc:	e7fe      	b.n	80005dc <VADC0_G2_2_IRQHandler>

080005de <VADC0_G2_2_IRQHandler_Veneer>:
 80005de:	f8df 04e4 	ldr.w	r0, [pc, #1252]	; 8000ac4 <AllowPLLInitByStartup+0x8a>
 80005e2:	b500      	push	{lr}
 80005e4:	b081      	sub	sp, #4
 80005e6:	4780      	blx	r0
 80005e8:	b001      	add	sp, #4
 80005ea:	bd00      	pop	{pc}

080005ec <VADC0_G2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 80005ec:	e7fe      	b.n	80005ec <VADC0_G2_3_IRQHandler>

080005ee <VADC0_G2_3_IRQHandler_Veneer>:
 80005ee:	f8df 04d8 	ldr.w	r0, [pc, #1240]	; 8000ac8 <AllowPLLInitByStartup+0x8e>
 80005f2:	b500      	push	{lr}
 80005f4:	b081      	sub	sp, #4
 80005f6:	4780      	blx	r0
 80005f8:	b001      	add	sp, #4
 80005fa:	bd00      	pop	{pc}

080005fc <VADC0_G3_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 80005fc:	e7fe      	b.n	80005fc <VADC0_G3_0_IRQHandler>

080005fe <VADC0_G3_0_IRQHandler_Veneer>:
 80005fe:	f8df 04cc 	ldr.w	r0, [pc, #1228]	; 8000acc <AllowPLLInitByStartup+0x92>
 8000602:	b500      	push	{lr}
 8000604:	b081      	sub	sp, #4
 8000606:	4780      	blx	r0
 8000608:	b001      	add	sp, #4
 800060a:	bd00      	pop	{pc}

0800060c <VADC0_G3_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 800060c:	e7fe      	b.n	800060c <VADC0_G3_1_IRQHandler>

0800060e <VADC0_G3_1_IRQHandler_Veneer>:
 800060e:	f8df 04c0 	ldr.w	r0, [pc, #1216]	; 8000ad0 <AllowPLLInitByStartup+0x96>
 8000612:	b500      	push	{lr}
 8000614:	b081      	sub	sp, #4
 8000616:	4780      	blx	r0
 8000618:	b001      	add	sp, #4
 800061a:	bd00      	pop	{pc}

0800061c <VADC0_G3_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 800061c:	e7fe      	b.n	800061c <VADC0_G3_2_IRQHandler>

0800061e <VADC0_G3_2_IRQHandler_Veneer>:
 800061e:	f8df 04b4 	ldr.w	r0, [pc, #1204]	; 8000ad4 <AllowPLLInitByStartup+0x9a>
 8000622:	b500      	push	{lr}
 8000624:	b081      	sub	sp, #4
 8000626:	4780      	blx	r0
 8000628:	b001      	add	sp, #4
 800062a:	bd00      	pop	{pc}

0800062c <VADC0_G3_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 800062c:	e7fe      	b.n	800062c <VADC0_G3_3_IRQHandler>

0800062e <VADC0_G3_3_IRQHandler_Veneer>:
 800062e:	f8df 04a8 	ldr.w	r0, [pc, #1192]	; 8000ad8 <AllowPLLInitByStartup+0x9e>
 8000632:	b500      	push	{lr}
 8000634:	b081      	sub	sp, #4
 8000636:	4780      	blx	r0
 8000638:	b001      	add	sp, #4
 800063a:	bd00      	pop	{pc}

0800063c <DSD0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 800063c:	e7fe      	b.n	800063c <DSD0_0_IRQHandler>

0800063e <DSD0_0_IRQHandler_Veneer>:
 800063e:	f8df 049c 	ldr.w	r0, [pc, #1180]	; 8000adc <AllowPLLInitByStartup+0xa2>
 8000642:	b500      	push	{lr}
 8000644:	b081      	sub	sp, #4
 8000646:	4780      	blx	r0
 8000648:	b001      	add	sp, #4
 800064a:	bd00      	pop	{pc}

0800064c <DSD0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 800064c:	e7fe      	b.n	800064c <DSD0_1_IRQHandler>

0800064e <DSD0_1_IRQHandler_Veneer>:
 800064e:	f8df 0490 	ldr.w	r0, [pc, #1168]	; 8000ae0 <AllowPLLInitByStartup+0xa6>
 8000652:	b500      	push	{lr}
 8000654:	b081      	sub	sp, #4
 8000656:	4780      	blx	r0
 8000658:	b001      	add	sp, #4
 800065a:	bd00      	pop	{pc}

0800065c <DSD0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 800065c:	e7fe      	b.n	800065c <DSD0_2_IRQHandler>

0800065e <DSD0_2_IRQHandler_Veneer>:
 800065e:	f8df 0484 	ldr.w	r0, [pc, #1156]	; 8000ae4 <AllowPLLInitByStartup+0xaa>
 8000662:	b500      	push	{lr}
 8000664:	b081      	sub	sp, #4
 8000666:	4780      	blx	r0
 8000668:	b001      	add	sp, #4
 800066a:	bd00      	pop	{pc}

0800066c <DSD0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 800066c:	e7fe      	b.n	800066c <DSD0_3_IRQHandler>

0800066e <DSD0_3_IRQHandler_Veneer>:
 800066e:	f8df 0478 	ldr.w	r0, [pc, #1144]	; 8000ae8 <AllowPLLInitByStartup+0xae>
 8000672:	b500      	push	{lr}
 8000674:	b081      	sub	sp, #4
 8000676:	4780      	blx	r0
 8000678:	b001      	add	sp, #4
 800067a:	bd00      	pop	{pc}

0800067c <DSD0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 800067c:	e7fe      	b.n	800067c <DSD0_4_IRQHandler>

0800067e <DSD0_4_IRQHandler_Veneer>:
 800067e:	f8df 046c 	ldr.w	r0, [pc, #1132]	; 8000aec <AllowPLLInitByStartup+0xb2>
 8000682:	b500      	push	{lr}
 8000684:	b081      	sub	sp, #4
 8000686:	4780      	blx	r0
 8000688:	b001      	add	sp, #4
 800068a:	bd00      	pop	{pc}

0800068c <DSD0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 800068c:	e7fe      	b.n	800068c <DSD0_5_IRQHandler>

0800068e <DSD0_5_IRQHandler_Veneer>:
 800068e:	f8df 0460 	ldr.w	r0, [pc, #1120]	; 8000af0 <AllowPLLInitByStartup+0xb6>
 8000692:	b500      	push	{lr}
 8000694:	b081      	sub	sp, #4
 8000696:	4780      	blx	r0
 8000698:	b001      	add	sp, #4
 800069a:	bd00      	pop	{pc}

0800069c <DSD0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 800069c:	e7fe      	b.n	800069c <DSD0_6_IRQHandler>

0800069e <DSD0_6_IRQHandler_Veneer>:
 800069e:	f8df 0454 	ldr.w	r0, [pc, #1108]	; 8000af4 <AllowPLLInitByStartup+0xba>
 80006a2:	b500      	push	{lr}
 80006a4:	b081      	sub	sp, #4
 80006a6:	4780      	blx	r0
 80006a8:	b001      	add	sp, #4
 80006aa:	bd00      	pop	{pc}

080006ac <DSD0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 80006ac:	e7fe      	b.n	80006ac <DSD0_7_IRQHandler>

080006ae <DSD0_7_IRQHandler_Veneer>:
 80006ae:	f8df 0448 	ldr.w	r0, [pc, #1096]	; 8000af8 <AllowPLLInitByStartup+0xbe>
 80006b2:	b500      	push	{lr}
 80006b4:	b081      	sub	sp, #4
 80006b6:	4780      	blx	r0
 80006b8:	b001      	add	sp, #4
 80006ba:	bd00      	pop	{pc}

080006bc <DAC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 80006bc:	e7fe      	b.n	80006bc <DAC0_0_IRQHandler>

080006be <DAC0_0_IRQHandler_Veneer>:
 80006be:	f8df 043c 	ldr.w	r0, [pc, #1084]	; 8000afc <AllowPLLInitByStartup+0xc2>
 80006c2:	b500      	push	{lr}
 80006c4:	b081      	sub	sp, #4
 80006c6:	4780      	blx	r0
 80006c8:	b001      	add	sp, #4
 80006ca:	bd00      	pop	{pc}

080006cc <DAC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 80006cc:	e7fe      	b.n	80006cc <DAC0_1_IRQHandler>

080006ce <DAC0_1_IRQHandler_Veneer>:
 80006ce:	f8df 0430 	ldr.w	r0, [pc, #1072]	; 8000b00 <AllowPLLInitByStartup+0xc6>
 80006d2:	b500      	push	{lr}
 80006d4:	b081      	sub	sp, #4
 80006d6:	4780      	blx	r0
 80006d8:	b001      	add	sp, #4
 80006da:	bd00      	pop	{pc}

080006dc <CCU40_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 80006dc:	e7fe      	b.n	80006dc <CCU40_0_IRQHandler>

080006de <CCU40_0_IRQHandler_Veneer>:
 80006de:	f8df 0424 	ldr.w	r0, [pc, #1060]	; 8000b04 <AllowPLLInitByStartup+0xca>
 80006e2:	b500      	push	{lr}
 80006e4:	b081      	sub	sp, #4
 80006e6:	4780      	blx	r0
 80006e8:	b001      	add	sp, #4
 80006ea:	bd00      	pop	{pc}

080006ec <CCU40_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 80006ec:	e7fe      	b.n	80006ec <CCU40_1_IRQHandler>

080006ee <CCU40_1_IRQHandler_Veneer>:
 80006ee:	f8df 0418 	ldr.w	r0, [pc, #1048]	; 8000b08 <AllowPLLInitByStartup+0xce>
 80006f2:	b500      	push	{lr}
 80006f4:	b081      	sub	sp, #4
 80006f6:	4780      	blx	r0
 80006f8:	b001      	add	sp, #4
 80006fa:	bd00      	pop	{pc}

080006fc <CCU40_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 80006fc:	e7fe      	b.n	80006fc <CCU40_2_IRQHandler>

080006fe <CCU40_2_IRQHandler_Veneer>:
 80006fe:	f8df 040c 	ldr.w	r0, [pc, #1036]	; 8000b0c <AllowPLLInitByStartup+0xd2>
 8000702:	b500      	push	{lr}
 8000704:	b081      	sub	sp, #4
 8000706:	4780      	blx	r0
 8000708:	b001      	add	sp, #4
 800070a:	bd00      	pop	{pc}

0800070c <CCU40_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 800070c:	e7fe      	b.n	800070c <CCU40_3_IRQHandler>

0800070e <CCU40_3_IRQHandler_Veneer>:
 800070e:	f8df 0400 	ldr.w	r0, [pc, #1024]	; 8000b10 <AllowPLLInitByStartup+0xd6>
 8000712:	b500      	push	{lr}
 8000714:	b081      	sub	sp, #4
 8000716:	4780      	blx	r0
 8000718:	b001      	add	sp, #4
 800071a:	bd00      	pop	{pc}

0800071c <CCU41_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 800071c:	e7fe      	b.n	800071c <CCU41_0_IRQHandler>

0800071e <CCU41_0_IRQHandler_Veneer>:
 800071e:	48fd      	ldr	r0, [pc, #1012]	; (8000b14 <AllowPLLInitByStartup+0xda>)
 8000720:	b500      	push	{lr}
 8000722:	b081      	sub	sp, #4
 8000724:	4780      	blx	r0
 8000726:	b001      	add	sp, #4
 8000728:	bd00      	pop	{pc}

0800072a <CCU41_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 800072a:	e7fe      	b.n	800072a <CCU41_1_IRQHandler>

0800072c <CCU41_1_IRQHandler_Veneer>:
 800072c:	48fa      	ldr	r0, [pc, #1000]	; (8000b18 <AllowPLLInitByStartup+0xde>)
 800072e:	b500      	push	{lr}
 8000730:	b081      	sub	sp, #4
 8000732:	4780      	blx	r0
 8000734:	b001      	add	sp, #4
 8000736:	bd00      	pop	{pc}

08000738 <CCU41_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8000738:	e7fe      	b.n	8000738 <CCU41_2_IRQHandler>

0800073a <CCU41_2_IRQHandler_Veneer>:
 800073a:	48f8      	ldr	r0, [pc, #992]	; (8000b1c <AllowPLLInitByStartup+0xe2>)
 800073c:	b500      	push	{lr}
 800073e:	b081      	sub	sp, #4
 8000740:	4780      	blx	r0
 8000742:	b001      	add	sp, #4
 8000744:	bd00      	pop	{pc}

08000746 <CCU41_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8000746:	e7fe      	b.n	8000746 <CCU41_3_IRQHandler>

08000748 <CCU41_3_IRQHandler_Veneer>:
 8000748:	48f5      	ldr	r0, [pc, #980]	; (8000b20 <AllowPLLInitByStartup+0xe6>)
 800074a:	b500      	push	{lr}
 800074c:	b081      	sub	sp, #4
 800074e:	4780      	blx	r0
 8000750:	b001      	add	sp, #4
 8000752:	bd00      	pop	{pc}

08000754 <CCU42_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8000754:	e7fe      	b.n	8000754 <CCU42_0_IRQHandler>

08000756 <CCU42_0_IRQHandler_Veneer>:
 8000756:	48f3      	ldr	r0, [pc, #972]	; (8000b24 <AllowPLLInitByStartup+0xea>)
 8000758:	b500      	push	{lr}
 800075a:	b081      	sub	sp, #4
 800075c:	4780      	blx	r0
 800075e:	b001      	add	sp, #4
 8000760:	bd00      	pop	{pc}

08000762 <CCU42_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 8000762:	e7fe      	b.n	8000762 <CCU42_1_IRQHandler>

08000764 <CCU42_1_IRQHandler_Veneer>:
 8000764:	48f0      	ldr	r0, [pc, #960]	; (8000b28 <AllowPLLInitByStartup+0xee>)
 8000766:	b500      	push	{lr}
 8000768:	b081      	sub	sp, #4
 800076a:	4780      	blx	r0
 800076c:	b001      	add	sp, #4
 800076e:	bd00      	pop	{pc}

08000770 <CCU42_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8000770:	e7fe      	b.n	8000770 <CCU42_2_IRQHandler>

08000772 <CCU42_2_IRQHandler_Veneer>:
 8000772:	48ee      	ldr	r0, [pc, #952]	; (8000b2c <AllowPLLInitByStartup+0xf2>)
 8000774:	b500      	push	{lr}
 8000776:	b081      	sub	sp, #4
 8000778:	4780      	blx	r0
 800077a:	b001      	add	sp, #4
 800077c:	bd00      	pop	{pc}

0800077e <CCU42_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 800077e:	e7fe      	b.n	800077e <CCU42_3_IRQHandler>

08000780 <CCU42_3_IRQHandler_Veneer>:
 8000780:	48eb      	ldr	r0, [pc, #940]	; (8000b30 <AllowPLLInitByStartup+0xf6>)
 8000782:	b500      	push	{lr}
 8000784:	b081      	sub	sp, #4
 8000786:	4780      	blx	r0
 8000788:	b001      	add	sp, #4
 800078a:	bd00      	pop	{pc}

0800078c <CCU43_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 800078c:	e7fe      	b.n	800078c <CCU43_0_IRQHandler>

0800078e <CCU43_0_IRQHandler_Veneer>:
 800078e:	48e9      	ldr	r0, [pc, #932]	; (8000b34 <AllowPLLInitByStartup+0xfa>)
 8000790:	b500      	push	{lr}
 8000792:	b081      	sub	sp, #4
 8000794:	4780      	blx	r0
 8000796:	b001      	add	sp, #4
 8000798:	bd00      	pop	{pc}

0800079a <CCU43_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 800079a:	e7fe      	b.n	800079a <CCU43_1_IRQHandler>

0800079c <CCU43_1_IRQHandler_Veneer>:
 800079c:	48e6      	ldr	r0, [pc, #920]	; (8000b38 <AllowPLLInitByStartup+0xfe>)
 800079e:	b500      	push	{lr}
 80007a0:	b081      	sub	sp, #4
 80007a2:	4780      	blx	r0
 80007a4:	b001      	add	sp, #4
 80007a6:	bd00      	pop	{pc}

080007a8 <CCU43_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 80007a8:	e7fe      	b.n	80007a8 <CCU43_2_IRQHandler>

080007aa <CCU43_2_IRQHandler_Veneer>:
 80007aa:	48e4      	ldr	r0, [pc, #912]	; (8000b3c <AllowPLLInitByStartup+0x102>)
 80007ac:	b500      	push	{lr}
 80007ae:	b081      	sub	sp, #4
 80007b0:	4780      	blx	r0
 80007b2:	b001      	add	sp, #4
 80007b4:	bd00      	pop	{pc}

080007b6 <CCU43_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 80007b6:	e7fe      	b.n	80007b6 <CCU43_3_IRQHandler>

080007b8 <CCU43_3_IRQHandler_Veneer>:
 80007b8:	48e1      	ldr	r0, [pc, #900]	; (8000b40 <AllowPLLInitByStartup+0x106>)
 80007ba:	b500      	push	{lr}
 80007bc:	b081      	sub	sp, #4
 80007be:	4780      	blx	r0
 80007c0:	b001      	add	sp, #4
 80007c2:	bd00      	pop	{pc}

080007c4 <CCU80_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 80007c4:	e7fe      	b.n	80007c4 <CCU80_0_IRQHandler>

080007c6 <CCU80_0_IRQHandler_Veneer>:
 80007c6:	48df      	ldr	r0, [pc, #892]	; (8000b44 <AllowPLLInitByStartup+0x10a>)
 80007c8:	b500      	push	{lr}
 80007ca:	b081      	sub	sp, #4
 80007cc:	4780      	blx	r0
 80007ce:	b001      	add	sp, #4
 80007d0:	bd00      	pop	{pc}

080007d2 <CCU80_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 80007d2:	e7fe      	b.n	80007d2 <CCU80_1_IRQHandler>

080007d4 <CCU80_1_IRQHandler_Veneer>:
 80007d4:	48dc      	ldr	r0, [pc, #880]	; (8000b48 <AllowPLLInitByStartup+0x10e>)
 80007d6:	b500      	push	{lr}
 80007d8:	b081      	sub	sp, #4
 80007da:	4780      	blx	r0
 80007dc:	b001      	add	sp, #4
 80007de:	bd00      	pop	{pc}

080007e0 <CCU80_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 80007e0:	e7fe      	b.n	80007e0 <CCU80_2_IRQHandler>

080007e2 <CCU80_2_IRQHandler_Veneer>:
 80007e2:	48da      	ldr	r0, [pc, #872]	; (8000b4c <AllowPLLInitByStartup+0x112>)
 80007e4:	b500      	push	{lr}
 80007e6:	b081      	sub	sp, #4
 80007e8:	4780      	blx	r0
 80007ea:	b001      	add	sp, #4
 80007ec:	bd00      	pop	{pc}

080007ee <CCU80_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 80007ee:	e7fe      	b.n	80007ee <CCU80_3_IRQHandler>

080007f0 <CCU80_3_IRQHandler_Veneer>:
 80007f0:	48d7      	ldr	r0, [pc, #860]	; (8000b50 <AllowPLLInitByStartup+0x116>)
 80007f2:	b500      	push	{lr}
 80007f4:	b081      	sub	sp, #4
 80007f6:	4780      	blx	r0
 80007f8:	b001      	add	sp, #4
 80007fa:	bd00      	pop	{pc}

080007fc <CCU81_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 80007fc:	e7fe      	b.n	80007fc <CCU81_0_IRQHandler>

080007fe <CCU81_0_IRQHandler_Veneer>:
 80007fe:	48d5      	ldr	r0, [pc, #852]	; (8000b54 <AllowPLLInitByStartup+0x11a>)
 8000800:	b500      	push	{lr}
 8000802:	b081      	sub	sp, #4
 8000804:	4780      	blx	r0
 8000806:	b001      	add	sp, #4
 8000808:	bd00      	pop	{pc}

0800080a <CCU81_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 800080a:	e7fe      	b.n	800080a <CCU81_1_IRQHandler>

0800080c <CCU81_1_IRQHandler_Veneer>:
 800080c:	48d2      	ldr	r0, [pc, #840]	; (8000b58 <AllowPLLInitByStartup+0x11e>)
 800080e:	b500      	push	{lr}
 8000810:	b081      	sub	sp, #4
 8000812:	4780      	blx	r0
 8000814:	b001      	add	sp, #4
 8000816:	bd00      	pop	{pc}

08000818 <CCU81_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8000818:	e7fe      	b.n	8000818 <CCU81_2_IRQHandler>

0800081a <CCU81_2_IRQHandler_Veneer>:
 800081a:	48d0      	ldr	r0, [pc, #832]	; (8000b5c <AllowPLLInitByStartup+0x122>)
 800081c:	b500      	push	{lr}
 800081e:	b081      	sub	sp, #4
 8000820:	4780      	blx	r0
 8000822:	b001      	add	sp, #4
 8000824:	bd00      	pop	{pc}

08000826 <CCU81_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8000826:	e7fe      	b.n	8000826 <CCU81_3_IRQHandler>

08000828 <CCU81_3_IRQHandler_Veneer>:
 8000828:	48cd      	ldr	r0, [pc, #820]	; (8000b60 <AllowPLLInitByStartup+0x126>)
 800082a:	b500      	push	{lr}
 800082c:	b081      	sub	sp, #4
 800082e:	4780      	blx	r0
 8000830:	b001      	add	sp, #4
 8000832:	bd00      	pop	{pc}

08000834 <POSIF0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8000834:	e7fe      	b.n	8000834 <POSIF0_0_IRQHandler>

08000836 <POSIF0_0_IRQHandler_Veneer>:
 8000836:	48cb      	ldr	r0, [pc, #812]	; (8000b64 <AllowPLLInitByStartup+0x12a>)
 8000838:	b500      	push	{lr}
 800083a:	b081      	sub	sp, #4
 800083c:	4780      	blx	r0
 800083e:	b001      	add	sp, #4
 8000840:	bd00      	pop	{pc}

08000842 <POSIF0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 8000842:	e7fe      	b.n	8000842 <POSIF0_1_IRQHandler>

08000844 <POSIF0_1_IRQHandler_Veneer>:
 8000844:	48c8      	ldr	r0, [pc, #800]	; (8000b68 <AllowPLLInitByStartup+0x12e>)
 8000846:	b500      	push	{lr}
 8000848:	b081      	sub	sp, #4
 800084a:	4780      	blx	r0
 800084c:	b001      	add	sp, #4
 800084e:	bd00      	pop	{pc}

08000850 <POSIF1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8000850:	e7fe      	b.n	8000850 <POSIF1_0_IRQHandler>

08000852 <POSIF1_0_IRQHandler_Veneer>:
 8000852:	48c6      	ldr	r0, [pc, #792]	; (8000b6c <AllowPLLInitByStartup+0x132>)
 8000854:	b500      	push	{lr}
 8000856:	b081      	sub	sp, #4
 8000858:	4780      	blx	r0
 800085a:	b001      	add	sp, #4
 800085c:	bd00      	pop	{pc}

0800085e <POSIF1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 800085e:	e7fe      	b.n	800085e <POSIF1_1_IRQHandler>

08000860 <POSIF1_1_IRQHandler_Veneer>:
 8000860:	48c3      	ldr	r0, [pc, #780]	; (8000b70 <AllowPLLInitByStartup+0x136>)
 8000862:	b500      	push	{lr}
 8000864:	b081      	sub	sp, #4
 8000866:	4780      	blx	r0
 8000868:	b001      	add	sp, #4
 800086a:	bd00      	pop	{pc}

0800086c <CAN0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 800086c:	e7fe      	b.n	800086c <CAN0_0_IRQHandler>

0800086e <CAN0_0_IRQHandler_Veneer>:
 800086e:	48c1      	ldr	r0, [pc, #772]	; (8000b74 <AllowPLLInitByStartup+0x13a>)
 8000870:	b500      	push	{lr}
 8000872:	b081      	sub	sp, #4
 8000874:	4780      	blx	r0
 8000876:	b001      	add	sp, #4
 8000878:	bd00      	pop	{pc}

0800087a <CAN0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 800087a:	e7fe      	b.n	800087a <CAN0_1_IRQHandler>

0800087c <CAN0_1_IRQHandler_Veneer>:
 800087c:	48be      	ldr	r0, [pc, #760]	; (8000b78 <AllowPLLInitByStartup+0x13e>)
 800087e:	b500      	push	{lr}
 8000880:	b081      	sub	sp, #4
 8000882:	4780      	blx	r0
 8000884:	b001      	add	sp, #4
 8000886:	bd00      	pop	{pc}

08000888 <CAN0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8000888:	e7fe      	b.n	8000888 <CAN0_2_IRQHandler>

0800088a <CAN0_2_IRQHandler_Veneer>:
 800088a:	48bc      	ldr	r0, [pc, #752]	; (8000b7c <AllowPLLInitByStartup+0x142>)
 800088c:	b500      	push	{lr}
 800088e:	b081      	sub	sp, #4
 8000890:	4780      	blx	r0
 8000892:	b001      	add	sp, #4
 8000894:	bd00      	pop	{pc}

08000896 <CAN0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8000896:	e7fe      	b.n	8000896 <CAN0_3_IRQHandler>

08000898 <CAN0_3_IRQHandler_Veneer>:
 8000898:	48b9      	ldr	r0, [pc, #740]	; (8000b80 <AllowPLLInitByStartup+0x146>)
 800089a:	b500      	push	{lr}
 800089c:	b081      	sub	sp, #4
 800089e:	4780      	blx	r0
 80008a0:	b001      	add	sp, #4
 80008a2:	bd00      	pop	{pc}

080008a4 <CAN0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 80008a4:	e7fe      	b.n	80008a4 <CAN0_4_IRQHandler>

080008a6 <CAN0_4_IRQHandler_Veneer>:
 80008a6:	48b7      	ldr	r0, [pc, #732]	; (8000b84 <AllowPLLInitByStartup+0x14a>)
 80008a8:	b500      	push	{lr}
 80008aa:	b081      	sub	sp, #4
 80008ac:	4780      	blx	r0
 80008ae:	b001      	add	sp, #4
 80008b0:	bd00      	pop	{pc}

080008b2 <CAN0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 80008b2:	e7fe      	b.n	80008b2 <CAN0_5_IRQHandler>

080008b4 <CAN0_5_IRQHandler_Veneer>:
 80008b4:	48b4      	ldr	r0, [pc, #720]	; (8000b88 <AllowPLLInitByStartup+0x14e>)
 80008b6:	b500      	push	{lr}
 80008b8:	b081      	sub	sp, #4
 80008ba:	4780      	blx	r0
 80008bc:	b001      	add	sp, #4
 80008be:	bd00      	pop	{pc}

080008c0 <CAN0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 80008c0:	e7fe      	b.n	80008c0 <CAN0_6_IRQHandler>

080008c2 <CAN0_6_IRQHandler_Veneer>:
 80008c2:	48b2      	ldr	r0, [pc, #712]	; (8000b8c <AllowPLLInitByStartup+0x152>)
 80008c4:	b500      	push	{lr}
 80008c6:	b081      	sub	sp, #4
 80008c8:	4780      	blx	r0
 80008ca:	b001      	add	sp, #4
 80008cc:	bd00      	pop	{pc}

080008ce <CAN0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 80008ce:	e7fe      	b.n	80008ce <CAN0_7_IRQHandler>

080008d0 <CAN0_7_IRQHandler_Veneer>:
 80008d0:	48af      	ldr	r0, [pc, #700]	; (8000b90 <AllowPLLInitByStartup+0x156>)
 80008d2:	b500      	push	{lr}
 80008d4:	b081      	sub	sp, #4
 80008d6:	4780      	blx	r0
 80008d8:	b001      	add	sp, #4
 80008da:	bd00      	pop	{pc}

080008dc <USIC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 80008dc:	e7fe      	b.n	80008dc <USIC0_0_IRQHandler>

080008de <USIC0_0_IRQHandler_Veneer>:
 80008de:	48ad      	ldr	r0, [pc, #692]	; (8000b94 <AllowPLLInitByStartup+0x15a>)
 80008e0:	b500      	push	{lr}
 80008e2:	b081      	sub	sp, #4
 80008e4:	4780      	blx	r0
 80008e6:	b001      	add	sp, #4
 80008e8:	bd00      	pop	{pc}

080008ea <USIC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 80008ea:	e7fe      	b.n	80008ea <USIC0_1_IRQHandler>

080008ec <USIC0_1_IRQHandler_Veneer>:
 80008ec:	48aa      	ldr	r0, [pc, #680]	; (8000b98 <AllowPLLInitByStartup+0x15e>)
 80008ee:	b500      	push	{lr}
 80008f0:	b081      	sub	sp, #4
 80008f2:	4780      	blx	r0
 80008f4:	b001      	add	sp, #4
 80008f6:	bd00      	pop	{pc}

080008f8 <USIC0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 80008f8:	e7fe      	b.n	80008f8 <USIC0_2_IRQHandler>

080008fa <USIC0_2_IRQHandler_Veneer>:
 80008fa:	48a8      	ldr	r0, [pc, #672]	; (8000b9c <AllowPLLInitByStartup+0x162>)
 80008fc:	b500      	push	{lr}
 80008fe:	b081      	sub	sp, #4
 8000900:	4780      	blx	r0
 8000902:	b001      	add	sp, #4
 8000904:	bd00      	pop	{pc}

08000906 <USIC0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8000906:	e7fe      	b.n	8000906 <USIC0_3_IRQHandler>

08000908 <USIC0_3_IRQHandler_Veneer>:
 8000908:	48a5      	ldr	r0, [pc, #660]	; (8000ba0 <AllowPLLInitByStartup+0x166>)
 800090a:	b500      	push	{lr}
 800090c:	b081      	sub	sp, #4
 800090e:	4780      	blx	r0
 8000910:	b001      	add	sp, #4
 8000912:	bd00      	pop	{pc}

08000914 <USIC0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8000914:	e7fe      	b.n	8000914 <USIC0_4_IRQHandler>

08000916 <USIC0_4_IRQHandler_Veneer>:
 8000916:	48a3      	ldr	r0, [pc, #652]	; (8000ba4 <AllowPLLInitByStartup+0x16a>)
 8000918:	b500      	push	{lr}
 800091a:	b081      	sub	sp, #4
 800091c:	4780      	blx	r0
 800091e:	b001      	add	sp, #4
 8000920:	bd00      	pop	{pc}

08000922 <USIC0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 8000922:	e7fe      	b.n	8000922 <USIC0_5_IRQHandler>

08000924 <USIC0_5_IRQHandler_Veneer>:
 8000924:	48a0      	ldr	r0, [pc, #640]	; (8000ba8 <AllowPLLInitByStartup+0x16e>)
 8000926:	b500      	push	{lr}
 8000928:	b081      	sub	sp, #4
 800092a:	4780      	blx	r0
 800092c:	b001      	add	sp, #4
 800092e:	bd00      	pop	{pc}

08000930 <USIC1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8000930:	e7fe      	b.n	8000930 <USIC1_0_IRQHandler>

08000932 <USIC1_0_IRQHandler_Veneer>:
 8000932:	489e      	ldr	r0, [pc, #632]	; (8000bac <AllowPLLInitByStartup+0x172>)
 8000934:	b500      	push	{lr}
 8000936:	b081      	sub	sp, #4
 8000938:	4780      	blx	r0
 800093a:	b001      	add	sp, #4
 800093c:	bd00      	pop	{pc}

0800093e <USIC1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 800093e:	e7fe      	b.n	800093e <USIC1_1_IRQHandler>

08000940 <USIC1_1_IRQHandler_Veneer>:
 8000940:	489b      	ldr	r0, [pc, #620]	; (8000bb0 <AllowPLLInitByStartup+0x176>)
 8000942:	b500      	push	{lr}
 8000944:	b081      	sub	sp, #4
 8000946:	4780      	blx	r0
 8000948:	b001      	add	sp, #4
 800094a:	bd00      	pop	{pc}

0800094c <USIC1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 800094c:	e7fe      	b.n	800094c <USIC1_2_IRQHandler>

0800094e <USIC1_2_IRQHandler_Veneer>:
 800094e:	4899      	ldr	r0, [pc, #612]	; (8000bb4 <AllowPLLInitByStartup+0x17a>)
 8000950:	b500      	push	{lr}
 8000952:	b081      	sub	sp, #4
 8000954:	4780      	blx	r0
 8000956:	b001      	add	sp, #4
 8000958:	bd00      	pop	{pc}

0800095a <USIC1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 800095a:	e7fe      	b.n	800095a <USIC1_3_IRQHandler>

0800095c <USIC1_3_IRQHandler_Veneer>:
 800095c:	4896      	ldr	r0, [pc, #600]	; (8000bb8 <AllowPLLInitByStartup+0x17e>)
 800095e:	b500      	push	{lr}
 8000960:	b081      	sub	sp, #4
 8000962:	4780      	blx	r0
 8000964:	b001      	add	sp, #4
 8000966:	bd00      	pop	{pc}

08000968 <USIC1_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8000968:	e7fe      	b.n	8000968 <USIC1_4_IRQHandler>

0800096a <USIC1_4_IRQHandler_Veneer>:
 800096a:	4894      	ldr	r0, [pc, #592]	; (8000bbc <AllowPLLInitByStartup+0x182>)
 800096c:	b500      	push	{lr}
 800096e:	b081      	sub	sp, #4
 8000970:	4780      	blx	r0
 8000972:	b001      	add	sp, #4
 8000974:	bd00      	pop	{pc}

08000976 <USIC1_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8000976:	e7fe      	b.n	8000976 <USIC1_5_IRQHandler>

08000978 <USIC1_5_IRQHandler_Veneer>:
 8000978:	4891      	ldr	r0, [pc, #580]	; (8000bc0 <AllowPLLInitByStartup+0x186>)
 800097a:	b500      	push	{lr}
 800097c:	b081      	sub	sp, #4
 800097e:	4780      	blx	r0
 8000980:	b001      	add	sp, #4
 8000982:	bd00      	pop	{pc}

08000984 <USIC2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8000984:	e7fe      	b.n	8000984 <USIC2_0_IRQHandler>

08000986 <USIC2_0_IRQHandler_Veneer>:
 8000986:	488f      	ldr	r0, [pc, #572]	; (8000bc4 <AllowPLLInitByStartup+0x18a>)
 8000988:	b500      	push	{lr}
 800098a:	b081      	sub	sp, #4
 800098c:	4780      	blx	r0
 800098e:	b001      	add	sp, #4
 8000990:	bd00      	pop	{pc}

08000992 <USIC2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8000992:	e7fe      	b.n	8000992 <USIC2_1_IRQHandler>

08000994 <USIC2_1_IRQHandler_Veneer>:
 8000994:	488c      	ldr	r0, [pc, #560]	; (8000bc8 <AllowPLLInitByStartup+0x18e>)
 8000996:	b500      	push	{lr}
 8000998:	b081      	sub	sp, #4
 800099a:	4780      	blx	r0
 800099c:	b001      	add	sp, #4
 800099e:	bd00      	pop	{pc}

080009a0 <USIC2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 80009a0:	e7fe      	b.n	80009a0 <USIC2_2_IRQHandler>

080009a2 <USIC2_2_IRQHandler_Veneer>:
 80009a2:	488a      	ldr	r0, [pc, #552]	; (8000bcc <AllowPLLInitByStartup+0x192>)
 80009a4:	b500      	push	{lr}
 80009a6:	b081      	sub	sp, #4
 80009a8:	4780      	blx	r0
 80009aa:	b001      	add	sp, #4
 80009ac:	bd00      	pop	{pc}

080009ae <USIC2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 80009ae:	e7fe      	b.n	80009ae <USIC2_3_IRQHandler>

080009b0 <USIC2_3_IRQHandler_Veneer>:
 80009b0:	4887      	ldr	r0, [pc, #540]	; (8000bd0 <AllowPLLInitByStartup+0x196>)
 80009b2:	b500      	push	{lr}
 80009b4:	b081      	sub	sp, #4
 80009b6:	4780      	blx	r0
 80009b8:	b001      	add	sp, #4
 80009ba:	bd00      	pop	{pc}

080009bc <USIC2_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 80009bc:	e7fe      	b.n	80009bc <USIC2_4_IRQHandler>

080009be <USIC2_4_IRQHandler_Veneer>:
 80009be:	4885      	ldr	r0, [pc, #532]	; (8000bd4 <AllowPLLInitByStartup+0x19a>)
 80009c0:	b500      	push	{lr}
 80009c2:	b081      	sub	sp, #4
 80009c4:	4780      	blx	r0
 80009c6:	b001      	add	sp, #4
 80009c8:	bd00      	pop	{pc}

080009ca <USIC2_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 80009ca:	e7fe      	b.n	80009ca <USIC2_5_IRQHandler>

080009cc <USIC2_5_IRQHandler_Veneer>:
 80009cc:	4882      	ldr	r0, [pc, #520]	; (8000bd8 <AllowPLLInitByStartup+0x19e>)
 80009ce:	b500      	push	{lr}
 80009d0:	b081      	sub	sp, #4
 80009d2:	4780      	blx	r0
 80009d4:	b001      	add	sp, #4
 80009d6:	bd00      	pop	{pc}

080009d8 <LEDTS0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 80009d8:	e7fe      	b.n	80009d8 <LEDTS0_0_IRQHandler>

080009da <LEDTS0_0_IRQHandler_Veneer>:
 80009da:	4880      	ldr	r0, [pc, #512]	; (8000bdc <AllowPLLInitByStartup+0x1a2>)
 80009dc:	b500      	push	{lr}
 80009de:	b081      	sub	sp, #4
 80009e0:	4780      	blx	r0
 80009e2:	b001      	add	sp, #4
 80009e4:	bd00      	pop	{pc}

080009e6 <FCE0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 80009e6:	e7fe      	b.n	80009e6 <FCE0_0_IRQHandler>

080009e8 <FCE0_0_IRQHandler_Veneer>:
 80009e8:	487d      	ldr	r0, [pc, #500]	; (8000be0 <AllowPLLInitByStartup+0x1a6>)
 80009ea:	b500      	push	{lr}
 80009ec:	b081      	sub	sp, #4
 80009ee:	4780      	blx	r0
 80009f0:	b001      	add	sp, #4
 80009f2:	bd00      	pop	{pc}

080009f4 <GPDMA0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 80009f4:	e7fe      	b.n	80009f4 <GPDMA0_0_IRQHandler>

080009f6 <GPDMA0_0_IRQHandler_Veneer>:
 80009f6:	487b      	ldr	r0, [pc, #492]	; (8000be4 <AllowPLLInitByStartup+0x1aa>)
 80009f8:	b500      	push	{lr}
 80009fa:	b081      	sub	sp, #4
 80009fc:	4780      	blx	r0
 80009fe:	b001      	add	sp, #4
 8000a00:	bd00      	pop	{pc}

08000a02 <SDMMC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8000a02:	e7fe      	b.n	8000a02 <SDMMC0_0_IRQHandler>

08000a04 <SDMMC0_0_IRQHandler_Veneer>:
 8000a04:	4878      	ldr	r0, [pc, #480]	; (8000be8 <AllowPLLInitByStartup+0x1ae>)
 8000a06:	b500      	push	{lr}
 8000a08:	b081      	sub	sp, #4
 8000a0a:	4780      	blx	r0
 8000a0c:	b001      	add	sp, #4
 8000a0e:	bd00      	pop	{pc}

08000a10 <USB0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8000a10:	e7fe      	b.n	8000a10 <USB0_0_IRQHandler>

08000a12 <USB0_0_IRQHandler_Veneer>:
 8000a12:	4876      	ldr	r0, [pc, #472]	; (8000bec <AllowPLLInitByStartup+0x1b2>)
 8000a14:	b500      	push	{lr}
 8000a16:	b081      	sub	sp, #4
 8000a18:	4780      	blx	r0
 8000a1a:	b001      	add	sp, #4
 8000a1c:	bd00      	pop	{pc}

08000a1e <ETH0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8000a1e:	e7fe      	b.n	8000a1e <ETH0_0_IRQHandler>

08000a20 <ETH0_0_IRQHandler_Veneer>:
 8000a20:	4873      	ldr	r0, [pc, #460]	; (8000bf0 <AllowPLLInitByStartup+0x1b6>)
 8000a22:	b500      	push	{lr}
 8000a24:	b081      	sub	sp, #4
 8000a26:	4780      	blx	r0
 8000a28:	b001      	add	sp, #4
 8000a2a:	bd00      	pop	{pc}

08000a2c <GPDMA1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8000a2c:	e7fe      	b.n	8000a2c <GPDMA1_0_IRQHandler>

08000a2e <GPDMA1_0_IRQHandler_Veneer>:
 8000a2e:	4871      	ldr	r0, [pc, #452]	; (8000bf4 <AllowPLLInitByStartup+0x1ba>)
 8000a30:	b500      	push	{lr}
 8000a32:	b081      	sub	sp, #4
 8000a34:	4780      	blx	r0
 8000a36:	b001      	add	sp, #4
 8000a38:	bd00      	pop	{pc}

08000a3a <AllowPLLInitByStartup>:
   returns FALSE indicating that the code engine has performed the clock setup
*/   
    .weak   AllowPLLInitByStartup
    .type   AllowPLLInitByStartup, %function
AllowPLLInitByStartup:
    MOV R0,#1
 8000a3a:	f04f 0001 	mov.w	r0, #1
    BX LR
 8000a3e:	4770      	bx	lr
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 8000a40:	080003cd 	.word	0x080003cd
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 8000a44:	080003dd 	.word	0x080003dd
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 8000a48:	080003ed 	.word	0x080003ed
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 8000a4c:	080003fd 	.word	0x080003fd
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 8000a50:	0800040d 	.word	0x0800040d
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8000a54:	0800041d 	.word	0x0800041d
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8000a58:	0800042d 	.word	0x0800042d
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8000a5c:	0800043d 	.word	0x0800043d
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 8000a60:	0800044d 	.word	0x0800044d
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8000a64:	0800045d 	.word	0x0800045d
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8000a68:	0800046d 	.word	0x0800046d
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8000a6c:	0800047d 	.word	0x0800047d
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 8000a70:	0800048d 	.word	0x0800048d
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8000a74:	0800049d 	.word	0x0800049d
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 8000a78:	080004ad 	.word	0x080004ad
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 8000a7c:	080004bd 	.word	0x080004bd
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 8000a80:	080004cd 	.word	0x080004cd
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 8000a84:	080004dd 	.word	0x080004dd
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 8000a88:	080004ed 	.word	0x080004ed
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 8000a8c:	080004fd 	.word	0x080004fd
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 8000a90:	0800050d 	.word	0x0800050d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8000a94:	0800051d 	.word	0x0800051d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8000a98:	0800052d 	.word	0x0800052d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8000a9c:	0800053d 	.word	0x0800053d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 8000aa0:	0800054d 	.word	0x0800054d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 8000aa4:	0800055d 	.word	0x0800055d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8000aa8:	0800056d 	.word	0x0800056d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8000aac:	0800057d 	.word	0x0800057d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8000ab0:	0800058d 	.word	0x0800058d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8000ab4:	0800059d 	.word	0x0800059d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 8000ab8:	080005ad 	.word	0x080005ad
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 8000abc:	080005bd 	.word	0x080005bd
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 8000ac0:	080005cd 	.word	0x080005cd
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 8000ac4:	080005dd 	.word	0x080005dd
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 8000ac8:	080005ed 	.word	0x080005ed
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 8000acc:	080005fd 	.word	0x080005fd
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8000ad0:	0800060d 	.word	0x0800060d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8000ad4:	0800061d 	.word	0x0800061d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8000ad8:	0800062d 	.word	0x0800062d
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 8000adc:	0800063d 	.word	0x0800063d
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8000ae0:	0800064d 	.word	0x0800064d
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 8000ae4:	0800065d 	.word	0x0800065d
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8000ae8:	0800066d 	.word	0x0800066d
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 8000aec:	0800067d 	.word	0x0800067d
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8000af0:	0800068d 	.word	0x0800068d
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8000af4:	0800069d 	.word	0x0800069d
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 8000af8:	080006ad 	.word	0x080006ad
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 8000afc:	080006bd 	.word	0x080006bd
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 8000b00:	080006cd 	.word	0x080006cd
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 8000b04:	080006dd 	.word	0x080006dd
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 8000b08:	080006ed 	.word	0x080006ed
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 8000b0c:	080006fd 	.word	0x080006fd
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8000b10:	0800070d 	.word	0x0800070d
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8000b14:	0800071d 	.word	0x0800071d
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8000b18:	0800072b 	.word	0x0800072b
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8000b1c:	08000739 	.word	0x08000739
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8000b20:	08000747 	.word	0x08000747
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8000b24:	08000755 	.word	0x08000755
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 8000b28:	08000763 	.word	0x08000763
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8000b2c:	08000771 	.word	0x08000771
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8000b30:	0800077f 	.word	0x0800077f
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8000b34:	0800078d 	.word	0x0800078d
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8000b38:	0800079b 	.word	0x0800079b
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8000b3c:	080007a9 	.word	0x080007a9
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 8000b40:	080007b7 	.word	0x080007b7
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 8000b44:	080007c5 	.word	0x080007c5
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 8000b48:	080007d3 	.word	0x080007d3
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 8000b4c:	080007e1 	.word	0x080007e1
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 8000b50:	080007ef 	.word	0x080007ef
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8000b54:	080007fd 	.word	0x080007fd
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8000b58:	0800080b 	.word	0x0800080b
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8000b5c:	08000819 	.word	0x08000819
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8000b60:	08000827 	.word	0x08000827
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8000b64:	08000835 	.word	0x08000835
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 8000b68:	08000843 	.word	0x08000843
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8000b6c:	08000851 	.word	0x08000851
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8000b70:	0800085f 	.word	0x0800085f
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8000b74:	0800086d 	.word	0x0800086d
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8000b78:	0800087b 	.word	0x0800087b
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8000b7c:	08000889 	.word	0x08000889
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8000b80:	08000897 	.word	0x08000897
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 8000b84:	080008a5 	.word	0x080008a5
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 8000b88:	080008b3 	.word	0x080008b3
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 8000b8c:	080008c1 	.word	0x080008c1
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 8000b90:	080008cf 	.word	0x080008cf
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8000b94:	080008dd 	.word	0x080008dd
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 8000b98:	080008eb 	.word	0x080008eb
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 8000b9c:	080008f9 	.word	0x080008f9
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8000ba0:	08000907 	.word	0x08000907
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8000ba4:	08000915 	.word	0x08000915
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 8000ba8:	08000923 	.word	0x08000923
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8000bac:	08000931 	.word	0x08000931
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8000bb0:	0800093f 	.word	0x0800093f
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8000bb4:	0800094d 	.word	0x0800094d
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8000bb8:	0800095b 	.word	0x0800095b
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8000bbc:	08000969 	.word	0x08000969
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8000bc0:	08000977 	.word	0x08000977
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8000bc4:	08000985 	.word	0x08000985
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8000bc8:	08000993 	.word	0x08000993
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8000bcc:	080009a1 	.word	0x080009a1
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8000bd0:	080009af 	.word	0x080009af
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8000bd4:	080009bd 	.word	0x080009bd
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8000bd8:	080009cb 	.word	0x080009cb
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8000bdc:	080009d9 	.word	0x080009d9
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8000be0:	080009e7 	.word	0x080009e7
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8000be4:	080009f5 	.word	0x080009f5
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8000be8:	08000a03 	.word	0x08000a03
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8000bec:	08000a11 	.word	0x08000a11
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8000bf0:	08000a1f 	.word	0x08000a1f
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8000bf4:	08000a2d 	.word	0x08000a2d

08000bf8 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0
int temp;
	
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8000bfe:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000c02:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000c06:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8000c0a:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000c0e:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8000c12:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8000c16:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
               (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

/* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8000c1a:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000c1e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000c22:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8000c26:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000c2a:	6952      	ldr	r2, [r2, #20]
 8000c2c:	f022 0208 	bic.w	r2, r2, #8
 8000c30:	615a      	str	r2, [r3, #20]
	
/* Setup the WDT */
#if WDT_SETUP

WDT->CTR &= ~WDTENB_nVal; 
 8000c32:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000c36:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000c3a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000c3e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000c42:	6852      	ldr	r2, [r2, #4]
 8000c44:	f022 0201 	bic.w	r2, r2, #1
 8000c48:	605a      	str	r2, [r3, #4]

#endif

/* Setup the Flash Wait State */
#if PMU_FLASH
temp = FLASH0->FCON; 
 8000c4a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c4e:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8000c52:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000c56:	f103 0314 	add.w	r3, r3, #20
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	607b      	str	r3, [r7, #4]
temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	f023 030f 	bic.w	r3, r3, #15
 8000c64:	607b      	str	r3, [r7, #4]
temp |= PMU_FLASH_WS+3;
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	f043 0303 	orr.w	r3, r3, #3
 8000c6c:	607b      	str	r3, [r7, #4]
FLASH0->FCON = temp;
 8000c6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c72:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8000c76:	687a      	ldr	r2, [r7, #4]
 8000c78:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000c7c:	f103 0314 	add.w	r3, r3, #20
 8000c80:	601a      	str	r2, [r3, #0]
#endif


/* Setup the System clock */ 
#if SCU_CLOCK_SETUP
SystemClockSetup();
 8000c82:	f000 f8ab 	bl	8000ddc <SystemClockSetup>
#endif

/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
SystemCoreClockUpdate();/*!< System Clock Frequency (Core Clock)*/
 8000c86:	f000 f805 	bl	8000c94 <SystemCoreClockUpdate>
USBClockSetup();
#endif



}
 8000c8a:	f107 0708 	add.w	r7, r7, #8
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop

08000c94 <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000c94:	b480      	push	{r7}
 8000c96:	b085      	sub	sp, #20
 8000c98:	af00      	add	r7, sp, #0


/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
if (SCU_CLK->SYSCLKCR ==  0x00010000)
 8000c9a:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000c9e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ca2:	68db      	ldr	r3, [r3, #12]
 8000ca4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ca8:	f040 8089 	bne.w	8000dbe <SystemCoreClockUpdate+0x12a>
{
	if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk){
 8000cac:	f244 7310 	movw	r3, #18192	; 0x4710
 8000cb0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	f003 0304 	and.w	r3, r3, #4
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	f000 8088 	beq.w	8000dd0 <SystemCoreClockUpdate+0x13c>
		/* check if PLL is locked */
		/* read back divider settings */
		 PDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>24)+1;
 8000cc0:	f244 7310 	movw	r3, #18192	; 0x4710
 8000cc4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000cc8:	689b      	ldr	r3, [r3, #8]
 8000cca:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8000cce:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8000cd2:	f103 0301 	add.w	r3, r3, #1
 8000cd6:	60fb      	str	r3, [r7, #12]
		 NDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>8)+1;
 8000cd8:	f244 7310 	movw	r3, #18192	; 0x4710
 8000cdc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ce0:	689b      	ldr	r3, [r3, #8]
 8000ce2:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8000ce6:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8000cea:	f103 0301 	add.w	r3, r3, #1
 8000cee:	60bb      	str	r3, [r7, #8]
		 K2DIV  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>16)+1;
 8000cf0:	f244 7310 	movw	r3, #18192	; 0x4710
 8000cf4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000cf8:	689b      	ldr	r3, [r3, #8]
 8000cfa:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8000cfe:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000d02:	f103 0301 	add.w	r3, r3, #1
 8000d06:	607b      	str	r3, [r7, #4]

		if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk){
 8000d08:	f244 7310 	movw	r3, #18192	; 0x4710
 8000d0c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d10:	68db      	ldr	r3, [r3, #12]
 8000d12:	f003 0301 	and.w	r3, r3, #1
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d028      	beq.n	8000d6c <SystemCoreClockUpdate+0xd8>
		/* the selected clock is the Backup clock fofi */
		VCO = (CLOCK_BACK_UP/PDIV)*NDIV;
 8000d1a:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 8000d1e:	f2c0 136e 	movt	r3, #366	; 0x16e
 8000d22:	68fa      	ldr	r2, [r7, #12]
 8000d24:	fbb3 f3f2 	udiv	r3, r3, r2
 8000d28:	68ba      	ldr	r2, [r7, #8]
 8000d2a:	fb02 f303 	mul.w	r3, r2, r3
 8000d2e:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8000d30:	683a      	ldr	r2, [r7, #0]
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	fbb2 f2f3 	udiv	r2, r2, r3
 8000d38:	f641 0308 	movw	r3, #6152	; 0x1808
 8000d3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d40:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8000d42:	f641 0308 	movw	r3, #6152	; 0x1808
 8000d46:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d4a:	681a      	ldr	r2, [r3, #0]
 8000d4c:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000d50:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d54:	68db      	ldr	r3, [r3, #12]
 8000d56:	b2db      	uxtb	r3, r3
 8000d58:	f103 0301 	add.w	r3, r3, #1
 8000d5c:	fbb2 f2f3 	udiv	r2, r2, r3
 8000d60:	f641 0308 	movw	r3, #6152	; 0x1808
 8000d64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d68:	601a      	str	r2, [r3, #0]
 8000d6a:	e031      	b.n	8000dd0 <SystemCoreClockUpdate+0x13c>
		
		}
		else
		{
		/* the selected clock is the PLL external oscillator */		
		VCO = (CLOCK_CRYSTAL_FREQUENCY/PDIV)*NDIV;
 8000d6c:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8000d70:	f2c0 03b7 	movt	r3, #183	; 0xb7
 8000d74:	68fa      	ldr	r2, [r7, #12]
 8000d76:	fbb3 f3f2 	udiv	r3, r3, r2
 8000d7a:	68ba      	ldr	r2, [r7, #8]
 8000d7c:	fb02 f303 	mul.w	r3, r2, r3
 8000d80:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8000d82:	683a      	ldr	r2, [r7, #0]
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	fbb2 f2f3 	udiv	r2, r2, r3
 8000d8a:	f641 0308 	movw	r3, #6152	; 0x1808
 8000d8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d92:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8000d94:	f641 0308 	movw	r3, #6152	; 0x1808
 8000d98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d9c:	681a      	ldr	r2, [r3, #0]
 8000d9e:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000da2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000da6:	68db      	ldr	r3, [r3, #12]
 8000da8:	b2db      	uxtb	r3, r3
 8000daa:	f103 0301 	add.w	r3, r3, #1
 8000dae:	fbb2 f2f3 	udiv	r2, r2, r3
 8000db2:	f641 0308 	movw	r3, #6152	; 0x1808
 8000db6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000dba:	601a      	str	r2, [r3, #0]
 8000dbc:	e008      	b.n	8000dd0 <SystemCoreClockUpdate+0x13c>
	
	}
}
else
{
SystemCoreClock = CLOCK_BACK_UP;
 8000dbe:	f641 0308 	movw	r3, #6152	; 0x1808
 8000dc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000dc6:	f44f 5258 	mov.w	r2, #13824	; 0x3600
 8000dca:	f2c0 126e 	movt	r2, #366	; 0x16e
 8000dce:	601a      	str	r2, [r3, #0]
}


}
 8000dd0:	f107 0714 	add.w	r7, r7, #20
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bc80      	pop	{r7}
 8000dd8:	4770      	bx	lr
 8000dda:	bf00      	nop

08000ddc <SystemClockSetup>:
  * @param  None
  * @retval None
  */
#if (SCU_CLOCK_SETUP == 1)
static int SystemClockSetup(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b082      	sub	sp, #8
 8000de0:	af00      	add	r7, sp, #0
int temp;
unsigned int long VCO;
int stepping_K2DIV;	

/* this weak function enables DAVE3 clock App usage */	
if(AllowPLLInitByStartup()){
 8000de2:	f7ff fe2a 	bl	8000a3a <AllowPLLInitByStartup>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	f000 8255 	beq.w	8001298 <SystemClockSetup+0x4bc>
	
/* check if PLL is switched on */
if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0){
 8000dee:	f244 7310 	movw	r3, #18192	; 0x4710
 8000df2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000df6:	685a      	ldr	r2, [r3, #4]
 8000df8:	f04f 0302 	mov.w	r3, #2
 8000dfc:	f2c0 0301 	movt	r3, #1
 8000e00:	4013      	ands	r3, r2
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d00d      	beq.n	8000e22 <SystemClockSetup+0x46>
/* enable PLL first */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8000e06:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e0a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e0e:	f244 7210 	movw	r2, #18192	; 0x4710
 8000e12:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e16:	6852      	ldr	r2, [r2, #4]
 8000e18:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000e1c:	f022 0202 	bic.w	r2, r2, #2
 8000e20:	605a      	str	r2, [r3, #4]
  {
	/********************************************************************************************************************/
	/*   Use external crystal for PLL clock input                                                                            */
	/********************************************************************************************************************/

   if (SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk){
 8000e22:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000e26:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e2a:	685b      	ldr	r3, [r3, #4]
 8000e2c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d072      	beq.n	8000f1a <SystemClockSetup+0x13e>
	   SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_HP_MODE);	 /*enable the OSC_HP*/
 8000e34:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000e38:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e3c:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8000e40:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e44:	6852      	ldr	r2, [r2, #4]
 8000e46:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000e4a:	605a      	str	r2, [r3, #4]
	   /* setup OSC WDG devider */
	   SCU_OSC->OSCHPCTRL |= (SCU_OSCHPWDGDIV<<16);         
 8000e4c:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000e50:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e54:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8000e58:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e5c:	6852      	ldr	r2, [r2, #4]
 8000e5e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000e62:	605a      	str	r2, [r3, #4]
	   /* select external OSC as PLL input */
	   SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8000e64:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e68:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e6c:	f244 7210 	movw	r2, #18192	; 0x4710
 8000e70:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e74:	68d2      	ldr	r2, [r2, #12]
 8000e76:	f022 0201 	bic.w	r2, r2, #1
 8000e7a:	60da      	str	r2, [r3, #12]
	   /* restart OSC Watchdog */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;  
 8000e7c:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e80:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e84:	f244 7210 	movw	r2, #18192	; 0x4710
 8000e88:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e8c:	6852      	ldr	r2, [r2, #4]
 8000e8e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000e92:	605a      	str	r2, [r3, #4]

       /* Timeout for wait loop ~150ms */
	   /********************************/
	   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8000e94:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000e98:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000e9c:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8000ea0:	f2c0 024c 	movt	r2, #76	; 0x4c
 8000ea4:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8000ea6:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000eaa:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000eae:	f04f 0200 	mov.w	r2, #0
 8000eb2:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000eb4:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000eb8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000ebc:	f04f 0205 	mov.w	r2, #5
 8000ec0:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
	   do 
	   {
       ;/* wait for ~150ms  */
	   }while((((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)&&(SysTick->VAL >= 500)); 
 8000ec2:	f244 7310 	movw	r3, #18192	; 0x4710
 8000ec6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000ed0:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000ed4:	d008      	beq.n	8000ee8 <SystemClockSetup+0x10c>
 8000ed6:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000eda:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000ede:	689a      	ldr	r2, [r3, #8]
 8000ee0:	f240 13f3 	movw	r3, #499	; 0x1f3
 8000ee4:	429a      	cmp	r2, r3
 8000ee6:	d8ec      	bhi.n	8000ec2 <SystemClockSetup+0xe6>

	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8000ee8:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000eec:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000ef0:	f24e 0210 	movw	r2, #57360	; 0xe010
 8000ef4:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000ef8:	6812      	ldr	r2, [r2, #0]
 8000efa:	f022 0201 	bic.w	r2, r2, #1
 8000efe:	601a      	str	r2, [r3, #0]
	   if (((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)
 8000f00:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f04:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000f0e:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000f12:	d002      	beq.n	8000f1a <SystemClockSetup+0x13e>
	   return(0);/* Return Error */
 8000f14:	f04f 0300 	mov.w	r3, #0
 8000f18:	e1c0      	b.n	800129c <SystemClockSetup+0x4c0>

	/********************************************************************************************************************/
	/*   Setup and look the main PLL                                                                                    */
	/********************************************************************************************************************/

if (!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)){
 8000f1a:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f1e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	f003 0304 	and.w	r3, r3, #4
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	f040 81b5 	bne.w	8001298 <SystemClockSetup+0x4bc>
	/* Systen is still running from internal clock */
		   /* select FOFI as system clock */
		   if((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) != 0x0)SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk; /*Select FOFI*/
 8000f2e:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000f32:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f36:	68db      	ldr	r3, [r3, #12]
 8000f38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d00b      	beq.n	8000f58 <SystemClockSetup+0x17c>
 8000f40:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000f44:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f48:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8000f4c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000f50:	68d2      	ldr	r2, [r2, #12]
 8000f52:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000f56:	60da      	str	r2, [r3, #12]


			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8000f58:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000f5c:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8000f60:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/24000000)-1;	
 8000f62:	687a      	ldr	r2, [r7, #4]
 8000f64:	f649 7381 	movw	r3, #40833	; 0x9f81
 8000f68:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8000f6c:	fba3 1302 	umull	r1, r3, r3, r2
 8000f70:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8000f74:	f103 33ff 	add.w	r3, r3, #4294967295
 8000f78:	603b      	str	r3, [r7, #0]
			 /* Go to bypass the Main PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000f7a:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f7e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f82:	f244 7210 	movw	r2, #18192	; 0x4710
 8000f86:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000f8a:	6852      	ldr	r2, [r2, #4]
 8000f8c:	f042 0201 	orr.w	r2, r2, #1
 8000f90:	605a      	str	r2, [r3, #4]
		   /* disconnect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 8000f92:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f96:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f9a:	f244 7210 	movw	r2, #18192	; 0x4710
 8000f9e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000fa2:	6852      	ldr	r2, [r2, #4]
 8000fa4:	f042 0210 	orr.w	r2, r2, #16
 8000fa8:	605a      	str	r2, [r3, #4]
		   /* Setup devider settings for main PLL */
		   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8000faa:	f244 7210 	movw	r2, #18192	; 0x4710
 8000fae:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8000fb8:	f644 7301 	movw	r3, #20225	; 0x4f01
 8000fbc:	f2c0 1300 	movt	r3, #256	; 0x100
 8000fc0:	430b      	orrs	r3, r1
 8000fc2:	6093      	str	r3, [r2, #8]
		   /* we may have to set OSCDISCDIS */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000fc4:	f244 7310 	movw	r3, #18192	; 0x4710
 8000fc8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fcc:	f244 7210 	movw	r2, #18192	; 0x4710
 8000fd0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000fd4:	6852      	ldr	r2, [r2, #4]
 8000fd6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000fda:	605a      	str	r2, [r3, #4]
		   /* connect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 8000fdc:	f244 7310 	movw	r3, #18192	; 0x4710
 8000fe0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fe4:	f244 7210 	movw	r2, #18192	; 0x4710
 8000fe8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000fec:	6852      	ldr	r2, [r2, #4]
 8000fee:	f022 0210 	bic.w	r2, r2, #16
 8000ff2:	605a      	str	r2, [r3, #4]
		   /* restart PLL Lock detection */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 8000ff4:	f244 7310 	movw	r3, #18192	; 0x4710
 8000ff8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ffc:	f244 7210 	movw	r2, #18192	; 0x4710
 8001000:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001004:	6852      	ldr	r2, [r2, #4]
 8001006:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800100a:	605a      	str	r2, [r3, #4]
		   /* wait for PLL Lock */
		   /* setup time out loop */
	       /* Timeout for wait loo ~150ms */
		   /********************************/
		   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 800100c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001010:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001014:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8001018:	f2c0 024c 	movt	r2, #76	; 0x4c
 800101c:	605a      	str	r2, [r3, #4]
		   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800101e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001022:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001026:	f04f 0200 	mov.w	r2, #0
 800102a:	609a      	str	r2, [r3, #8]
		   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800102c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001030:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001034:	f04f 0205 	mov.w	r2, #5
 8001038:	601a      	str	r2, [r3, #0]
		                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
		   
		   while ((!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk))&&(SysTick->VAL >= 500));
 800103a:	bf00      	nop
 800103c:	f244 7310 	movw	r3, #18192	; 0x4710
 8001040:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	f003 0304 	and.w	r3, r3, #4
 800104a:	2b00      	cmp	r3, #0
 800104c:	d108      	bne.n	8001060 <SystemClockSetup+0x284>
 800104e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001052:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001056:	689a      	ldr	r2, [r3, #8]
 8001058:	f240 13f3 	movw	r3, #499	; 0x1f3
 800105c:	429a      	cmp	r2, r3
 800105e:	d8ed      	bhi.n	800103c <SystemClockSetup+0x260>
	       SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8001060:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001064:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001068:	f24e 0210 	movw	r2, #57360	; 0xe010
 800106c:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8001070:	6812      	ldr	r2, [r2, #0]
 8001072:	f022 0201 	bic.w	r2, r2, #1
 8001076:	601a      	str	r2, [r3, #0]

		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 8001078:	f244 7310 	movw	r3, #18192	; 0x4710
 800107c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	f003 0304 	and.w	r3, r3, #4
 8001086:	2b00      	cmp	r3, #0
 8001088:	d04e      	beq.n	8001128 <SystemClockSetup+0x34c>
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 800108a:	f244 7310 	movw	r3, #18192	; 0x4710
 800108e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001092:	f244 7210 	movw	r2, #18192	; 0x4710
 8001096:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800109a:	6852      	ldr	r2, [r2, #4]
 800109c:	f022 0201 	bic.w	r2, r2, #1
 80010a0:	605a      	str	r2, [r3, #4]
	
	   /*********************************************************
	   here we need to setup the system clock divider
	   *********************************************************/
	
		SCU_CLK->CPUCLKCR = SCU_CPUCLKCR_DIV;
 80010a2:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80010a6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80010aa:	f04f 0200 	mov.w	r2, #0
 80010ae:	611a      	str	r2, [r3, #16]
		SCU_CLK->PBCLKCR = SCU_PBCLKCR_DIV;	
 80010b0:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80010b4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80010b8:	f04f 0200 	mov.w	r2, #0
 80010bc:	615a      	str	r2, [r3, #20]
		SCU_CLK->CCUCLKCR = SCU_CCUCLKCR_DIV;
 80010be:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80010c2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80010c6:	f04f 0200 	mov.w	r2, #0
 80010ca:	621a      	str	r2, [r3, #32]
	

		 /* Switch system clock to PLL */
	   SCU_CLK->SYSCLKCR |=  0x00010000; 
 80010cc:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80010d0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80010d4:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 80010d8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80010dc:	68d2      	ldr	r2, [r2, #12]
 80010de:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80010e2:	60da      	str	r2, [r3, #12]
				
	   /* we may have to reset OSCDISCDIS */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80010e4:	f244 7310 	movw	r3, #18192	; 0x4710
 80010e8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80010ec:	f244 7210 	movw	r2, #18192	; 0x4710
 80010f0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80010f4:	6852      	ldr	r2, [r2, #4]
 80010f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80010fa:	605a      	str	r2, [r3, #4]
				
																  
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 80010fc:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001100:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001104:	f240 5245 	movw	r2, #1349	; 0x545
 8001108:	605a      	str	r2, [r3, #4]
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800110a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800110e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001112:	f04f 0200 	mov.w	r2, #0
 8001116:	609a      	str	r2, [r3, #8]
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001118:	f24e 0310 	movw	r3, #57360	; 0xe010
 800111c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001120:	f04f 0205 	mov.w	r2, #5
 8001124:	601a      	str	r2, [r3, #0]
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8001126:	e002      	b.n	800112e <SystemClockSetup+0x352>
		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
				}
				else return(0);
 8001128:	f04f 0300 	mov.w	r3, #0
 800112c:	e0b6      	b.n	800129c <SystemClockSetup+0x4c0>
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 800112e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001132:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001136:	689b      	ldr	r3, [r3, #8]
 8001138:	2b63      	cmp	r3, #99	; 0x63
 800113a:	d8f8      	bhi.n	800112e <SystemClockSetup+0x352>
		 SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 800113c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001140:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001144:	f24e 0210 	movw	r2, #57360	; 0xe010
 8001148:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800114c:	6812      	ldr	r2, [r2, #0]
 800114e:	f022 0201 	bic.w	r2, r2, #1
 8001152:	601a      	str	r2, [r3, #0]
	   /*********************************************************
	   here the ramp up of the system clock starts FSys < 60MHz
	   *********************************************************/
		if (CLOCK_FSYS > 60000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8001154:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001158:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 800115c:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/60000000)-1;	
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	ea4f 2213 	mov.w	r2, r3, lsr #8
 8001164:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8001168:	f2c0 131e 	movt	r3, #286	; 0x11e
 800116c:	fba3 1302 	umull	r1, r3, r3, r2
 8001170:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8001174:	f103 33ff 	add.w	r3, r3, #4294967295
 8001178:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 800117a:	f244 7210 	movw	r2, #18192	; 0x4710
 800117e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8001188:	f644 7301 	movw	r3, #20225	; 0x4f01
 800118c:	f2c0 1300 	movt	r3, #256	; 0x100
 8001190:	430b      	orrs	r3, r1
 8001192:	6093      	str	r3, [r2, #8]
		 }

		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((3000+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8001194:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001198:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800119c:	f640 421b 	movw	r2, #3099	; 0xc1b
 80011a0:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80011a2:	f24e 0310 	movw	r3, #57360	; 0xe010
 80011a6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80011aa:	f04f 0200 	mov.w	r2, #0
 80011ae:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011b0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80011b4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80011b8:	f04f 0205 	mov.w	r2, #5
 80011bc:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80011be:	bf00      	nop
 80011c0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80011c4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80011c8:	689b      	ldr	r3, [r3, #8]
 80011ca:	2b63      	cmp	r3, #99	; 0x63
 80011cc:	d8f8      	bhi.n	80011c0 <SystemClockSetup+0x3e4>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80011ce:	f24e 0310 	movw	r3, #57360	; 0xe010
 80011d2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80011d6:	f24e 0210 	movw	r2, #57360	; 0xe010
 80011da:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80011de:	6812      	ldr	r2, [r2, #0]
 80011e0:	f022 0201 	bic.w	r2, r2, #1
 80011e4:	601a      	str	r2, [r3, #0]
   /*********************************************************
	   here the ramp up of the system clock starts FSys < 90MHz
	   *********************************************************/
		if (CLOCK_FSYS > 90000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 80011e6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80011ea:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 80011ee:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);

			 stepping_K2DIV = (VCO/90000000)-1;			
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 80011f6:	f24e 332f 	movw	r3, #58159	; 0xe32f
 80011fa:	f2c0 03be 	movt	r3, #190	; 0xbe
 80011fe:	fba3 1302 	umull	r1, r3, r3, r2
 8001202:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8001206:	f103 33ff 	add.w	r3, r3, #4294967295
 800120a:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 800120c:	f244 7210 	movw	r2, #18192	; 0x4710
 8001210:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	ea4f 4103 	mov.w	r1, r3, lsl #16
 800121a:	f644 7301 	movw	r3, #20225	; 0x4f01
 800121e:	f2c0 1300 	movt	r3, #256	; 0x100
 8001222:	430b      	orrs	r3, r1
 8001224:	6093      	str	r3, [r2, #8]
		 }
	
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((4800+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8001226:	f24e 0310 	movw	r3, #57360	; 0xe010
 800122a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800122e:	f241 3223 	movw	r2, #4899	; 0x1323
 8001232:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8001234:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001238:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800123c:	f04f 0200 	mov.w	r2, #0
 8001240:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001242:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001246:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800124a:	f04f 0205 	mov.w	r2, #5
 800124e:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8001250:	bf00      	nop
 8001252:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001256:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800125a:	689b      	ldr	r3, [r3, #8]
 800125c:	2b63      	cmp	r3, #99	; 0x63
 800125e:	d8f8      	bhi.n	8001252 <SystemClockSetup+0x476>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8001260:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001264:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001268:	f24e 0210 	movw	r2, #57360	; 0xe010
 800126c:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8001270:	6812      	ldr	r2, [r2, #0]
 8001272:	f022 0201 	bic.w	r2, r2, #1
 8001276:	601a      	str	r2, [r3, #0]
	   /********************************/
	
	   /* Setup devider settings for main PLL */
	   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (SCU_PLL_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8001278:	f244 7310 	movw	r3, #18192	; 0x4710
 800127c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001280:	f644 7201 	movw	r2, #20225	; 0x4f01
 8001284:	f2c0 1203 	movt	r2, #259	; 0x103
 8001288:	609a      	str	r2, [r3, #8]
	
	   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
 800128a:	f244 1360 	movw	r3, #16736	; 0x4160
 800128e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001292:	f04f 0205 	mov.w	r2, #5
 8001296:	60da      	str	r2, [r3, #12]
	}
 }/* end this weak function enables DAVE3 clock App usage */	
   return(1);
 8001298:	f04f 0301 	mov.w	r3, #1

}
 800129c:	4618      	mov	r0, r3
 800129e:	f107 0708 	add.w	r7, r7, #8
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop

080012a8 <arm_snr_f32>:
 * The function Caluclates signal to noise ratio for the reference output 
 * and test output 
 */

float arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b08a      	sub	sp, #40	; 0x28
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	60f8      	str	r0, [r7, #12]
 80012b0:	60b9      	str	r1, [r7, #8]
 80012b2:	607a      	str	r2, [r7, #4]
  float EnergySignal = 0.0, EnergyError = 0.0;
 80012b4:	f04f 0300 	mov.w	r3, #0
 80012b8:	627b      	str	r3, [r7, #36]	; 0x24
 80012ba:	f04f 0300 	mov.w	r3, #0
 80012be:	613b      	str	r3, [r7, #16]
  uint32_t i;
  float SNR;
  int temp;
  int *test;

  for (i = 0; i < buffSize; i++)
 80012c0:	f04f 0300 	mov.w	r3, #0
 80012c4:	623b      	str	r3, [r7, #32]
 80012c6:	e067      	b.n	8001398 <arm_snr_f32+0xf0>
    {
 	  /* Checking for a NAN value in pRef array */
	  test =   (int *)(&pRef[i]);
 80012c8:	6a3b      	ldr	r3, [r7, #32]
 80012ca:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80012ce:	68fa      	ldr	r2, [r7, #12]
 80012d0:	18d3      	adds	r3, r2, r3
 80012d2:	61fb      	str	r3, [r7, #28]
      temp =  *test;
 80012d4:	69fb      	ldr	r3, [r7, #28]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	61bb      	str	r3, [r7, #24]

	  if(temp == 0x7FC00000)
 80012da:	69ba      	ldr	r2, [r7, #24]
 80012dc:	f04f 0300 	mov.w	r3, #0
 80012e0:	f6c7 73c0 	movt	r3, #32704	; 0x7fc0
 80012e4:	429a      	cmp	r2, r3
 80012e6:	d102      	bne.n	80012ee <arm_snr_f32+0x46>
	  {
	  		return(0);
 80012e8:	f04f 0300 	mov.w	r3, #0
 80012ec:	e08d      	b.n	800140a <arm_snr_f32+0x162>
	  }

	  /* Checking for a NAN value in pTest array */
	  test =   (int *)(&pTest[i]);
 80012ee:	6a3b      	ldr	r3, [r7, #32]
 80012f0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80012f4:	68ba      	ldr	r2, [r7, #8]
 80012f6:	18d3      	adds	r3, r2, r3
 80012f8:	61fb      	str	r3, [r7, #28]
      temp =  *test;
 80012fa:	69fb      	ldr	r3, [r7, #28]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	61bb      	str	r3, [r7, #24]

	  if(temp == 0x7FC00000)
 8001300:	69ba      	ldr	r2, [r7, #24]
 8001302:	f04f 0300 	mov.w	r3, #0
 8001306:	f6c7 73c0 	movt	r3, #32704	; 0x7fc0
 800130a:	429a      	cmp	r2, r3
 800130c:	d102      	bne.n	8001314 <arm_snr_f32+0x6c>
	  {
	  		return(0);
 800130e:	f04f 0300 	mov.w	r3, #0
 8001312:	e07a      	b.n	800140a <arm_snr_f32+0x162>
	  }
      EnergySignal += pRef[i] * pRef[i];
 8001314:	6a3b      	ldr	r3, [r7, #32]
 8001316:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800131a:	68fa      	ldr	r2, [r7, #12]
 800131c:	18d3      	adds	r3, r2, r3
 800131e:	ed93 7a00 	vldr	s14, [r3]
 8001322:	6a3b      	ldr	r3, [r7, #32]
 8001324:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001328:	68fa      	ldr	r2, [r7, #12]
 800132a:	18d3      	adds	r3, r2, r3
 800132c:	edd3 7a00 	vldr	s15, [r3]
 8001330:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001334:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001338:	ee77 7a27 	vadd.f32	s15, s14, s15
 800133c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
      EnergyError += (pRef[i] - pTest[i]) * (pRef[i] - pTest[i]); 
 8001340:	6a3b      	ldr	r3, [r7, #32]
 8001342:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001346:	68fa      	ldr	r2, [r7, #12]
 8001348:	18d3      	adds	r3, r2, r3
 800134a:	ed93 7a00 	vldr	s14, [r3]
 800134e:	6a3b      	ldr	r3, [r7, #32]
 8001350:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001354:	68ba      	ldr	r2, [r7, #8]
 8001356:	18d3      	adds	r3, r2, r3
 8001358:	edd3 7a00 	vldr	s15, [r3]
 800135c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001360:	6a3b      	ldr	r3, [r7, #32]
 8001362:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001366:	68fa      	ldr	r2, [r7, #12]
 8001368:	18d3      	adds	r3, r2, r3
 800136a:	edd3 6a00 	vldr	s13, [r3]
 800136e:	6a3b      	ldr	r3, [r7, #32]
 8001370:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001374:	68ba      	ldr	r2, [r7, #8]
 8001376:	18d3      	adds	r3, r2, r3
 8001378:	edd3 7a00 	vldr	s15, [r3]
 800137c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001380:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001384:	edd7 7a04 	vldr	s15, [r7, #16]
 8001388:	ee77 7a27 	vadd.f32	s15, s14, s15
 800138c:	edc7 7a04 	vstr	s15, [r7, #16]
  uint32_t i;
  float SNR;
  int temp;
  int *test;

  for (i = 0; i < buffSize; i++)
 8001390:	6a3b      	ldr	r3, [r7, #32]
 8001392:	f103 0301 	add.w	r3, r3, #1
 8001396:	623b      	str	r3, [r7, #32]
 8001398:	6a3a      	ldr	r2, [r7, #32]
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	429a      	cmp	r2, r3
 800139e:	d393      	bcc.n	80012c8 <arm_snr_f32+0x20>
      EnergySignal += pRef[i] * pRef[i];
      EnergyError += (pRef[i] - pTest[i]) * (pRef[i] - pTest[i]); 
    }

	/* Checking for a NAN value in EnergyError */
	test =   (int *)(&EnergyError);
 80013a0:	f107 0310 	add.w	r3, r7, #16
 80013a4:	61fb      	str	r3, [r7, #28]
    temp =  *test;
 80013a6:	69fb      	ldr	r3, [r7, #28]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	61bb      	str	r3, [r7, #24]

    if(temp == 0x7FC00000)
 80013ac:	69ba      	ldr	r2, [r7, #24]
 80013ae:	f04f 0300 	mov.w	r3, #0
 80013b2:	f6c7 73c0 	movt	r3, #32704	; 0x7fc0
 80013b6:	429a      	cmp	r2, r3
 80013b8:	d102      	bne.n	80013c0 <arm_snr_f32+0x118>
    {
  		return(0);
 80013ba:	f04f 0300 	mov.w	r3, #0
 80013be:	e024      	b.n	800140a <arm_snr_f32+0x162>
    }
	

  SNR = 10 * log10 (EnergySignal / EnergyError);
 80013c0:	edd7 7a04 	vldr	s15, [r7, #16]
 80013c4:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80013c8:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80013cc:	ee17 0a90 	vmov	r0, s15
 80013d0:	f001 fb46 	bl	8002a60 <__aeabi_f2d>
 80013d4:	4602      	mov	r2, r0
 80013d6:	460b      	mov	r3, r1
 80013d8:	4610      	mov	r0, r2
 80013da:	4619      	mov	r1, r3
 80013dc:	f000 fe9e 	bl	800211c <log10>
 80013e0:	4602      	mov	r2, r0
 80013e2:	460b      	mov	r3, r1
 80013e4:	4610      	mov	r0, r2
 80013e6:	4619      	mov	r1, r3
 80013e8:	f04f 0200 	mov.w	r2, #0
 80013ec:	f04f 0300 	mov.w	r3, #0
 80013f0:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80013f4:	f001 fb88 	bl	8002b08 <__aeabi_dmul>
 80013f8:	4602      	mov	r2, r0
 80013fa:	460b      	mov	r3, r1
 80013fc:	4610      	mov	r0, r2
 80013fe:	4619      	mov	r1, r3
 8001400:	f001 fe44 	bl	800308c <__aeabi_d2f>
 8001404:	4603      	mov	r3, r0
 8001406:	617b      	str	r3, [r7, #20]

  return (SNR);
 8001408:	697b      	ldr	r3, [r7, #20]

}
 800140a:	4618      	mov	r0, r3
 800140c:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}

08001414 <arm_provide_guard_bits_q15>:
 * to avoid overflow 
 */

void arm_provide_guard_bits_q15 (q15_t * input_buf, uint32_t blockSize,
                            uint32_t guard_bits)
{
 8001414:	b480      	push	{r7}
 8001416:	b087      	sub	sp, #28
 8001418:	af00      	add	r7, sp, #0
 800141a:	60f8      	str	r0, [r7, #12]
 800141c:	60b9      	str	r1, [r7, #8]
 800141e:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < blockSize; i++)
 8001420:	f04f 0300 	mov.w	r3, #0
 8001424:	617b      	str	r3, [r7, #20]
 8001426:	e014      	b.n	8001452 <arm_provide_guard_bits_q15+0x3e>
    {
      input_buf[i] = input_buf[i] >> guard_bits;
 8001428:	697b      	ldr	r3, [r7, #20]
 800142a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800142e:	68fa      	ldr	r2, [r7, #12]
 8001430:	18d3      	adds	r3, r2, r3
 8001432:	697a      	ldr	r2, [r7, #20]
 8001434:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8001438:	68f9      	ldr	r1, [r7, #12]
 800143a:	188a      	adds	r2, r1, r2
 800143c:	8812      	ldrh	r2, [r2, #0]
 800143e:	b211      	sxth	r1, r2
 8001440:	687a      	ldr	r2, [r7, #4]
 8001442:	fa41 f202 	asr.w	r2, r1, r2
 8001446:	b292      	uxth	r2, r2
 8001448:	801a      	strh	r2, [r3, #0]
void arm_provide_guard_bits_q15 (q15_t * input_buf, uint32_t blockSize,
                            uint32_t guard_bits)
{
  uint32_t i;

  for (i = 0; i < blockSize; i++)
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	f103 0301 	add.w	r3, r3, #1
 8001450:	617b      	str	r3, [r7, #20]
 8001452:	697a      	ldr	r2, [r7, #20]
 8001454:	68bb      	ldr	r3, [r7, #8]
 8001456:	429a      	cmp	r2, r3
 8001458:	d3e6      	bcc.n	8001428 <arm_provide_guard_bits_q15+0x14>
    {
      input_buf[i] = input_buf[i] >> guard_bits;
    }
}
 800145a:	f107 071c 	add.w	r7, r7, #28
 800145e:	46bd      	mov	sp, r7
 8001460:	bc80      	pop	{r7}
 8001462:	4770      	bx	lr

08001464 <arm_float_to_q12_20>:
 * @return none
 * The function converts floating point values to fixed point(q12.20) values 
 */

void arm_float_to_q12_20(float *pIn, q31_t * pOut, uint32_t numSamples)
{
 8001464:	b590      	push	{r4, r7, lr}
 8001466:	b087      	sub	sp, #28
 8001468:	af00      	add	r7, sp, #0
 800146a:	60f8      	str	r0, [r7, #12]
 800146c:	60b9      	str	r1, [r7, #8]
 800146e:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001470:	f04f 0300 	mov.w	r3, #0
 8001474:	617b      	str	r3, [r7, #20]
 8001476:	e060      	b.n	800153a <arm_float_to_q12_20+0xd6>
    {
	  /* 1048576.0f corresponds to pow(2, 20) */
      pOut[i] = (q31_t) (pIn[i] * 1048576.0f);
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800147e:	68ba      	ldr	r2, [r7, #8]
 8001480:	18d3      	adds	r3, r2, r3
 8001482:	697a      	ldr	r2, [r7, #20]
 8001484:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8001488:	68f9      	ldr	r1, [r7, #12]
 800148a:	188a      	adds	r2, r1, r2
 800148c:	ed92 7a00 	vldr	s14, [r2]
 8001490:	eddf 7a2e 	vldr	s15, [pc, #184]	; 800154c <arm_float_to_q12_20+0xe8>
 8001494:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001498:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800149c:	edc3 7a00 	vstr	s15, [r3]

      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80014a6:	68ba      	ldr	r2, [r7, #8]
 80014a8:	18d4      	adds	r4, r2, r3
 80014aa:	697b      	ldr	r3, [r7, #20]
 80014ac:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80014b0:	68ba      	ldr	r2, [r7, #8]
 80014b2:	18d3      	adds	r3, r2, r3
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4618      	mov	r0, r3
 80014b8:	f001 fac0 	bl	8002a3c <__aeabi_i2d>
 80014bc:	697b      	ldr	r3, [r7, #20]
 80014be:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80014c2:	68fa      	ldr	r2, [r7, #12]
 80014c4:	18d3      	adds	r3, r2, r3
 80014c6:	edd3 7a00 	vldr	s15, [r3]
 80014ca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014d2:	dd06      	ble.n	80014e2 <arm_float_to_q12_20+0x7e>
 80014d4:	f04f 0200 	mov.w	r2, #0
 80014d8:	f04f 0300 	mov.w	r3, #0
 80014dc:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 80014e0:	e005      	b.n	80014ee <arm_float_to_q12_20+0x8a>
 80014e2:	f04f 0200 	mov.w	r2, #0
 80014e6:	f04f 0300 	mov.w	r3, #0
 80014ea:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
 80014ee:	f001 f959 	bl	80027a4 <__adddf3>
 80014f2:	4602      	mov	r2, r0
 80014f4:	460b      	mov	r3, r1
 80014f6:	4610      	mov	r0, r2
 80014f8:	4619      	mov	r1, r3
 80014fa:	f001 fd9f 	bl	800303c <__aeabi_d2iz>
 80014fe:	4603      	mov	r3, r0
 8001500:	6023      	str	r3, [r4, #0]

      if (pIn[i] == (float) 1.0)
 8001502:	697b      	ldr	r3, [r7, #20]
 8001504:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001508:	68fa      	ldr	r2, [r7, #12]
 800150a:	18d3      	adds	r3, r2, r3
 800150c:	ed93 7a00 	vldr	s14, [r3]
 8001510:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8001514:	eeb4 7a67 	vcmp.f32	s14, s15
 8001518:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800151c:	d109      	bne.n	8001532 <arm_float_to_q12_20+0xce>
        {
          pOut[i] = 0x000FFFFF;
 800151e:	697b      	ldr	r3, [r7, #20]
 8001520:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001524:	68ba      	ldr	r2, [r7, #8]
 8001526:	18d2      	adds	r2, r2, r3
 8001528:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800152c:	f2c0 030f 	movt	r3, #15
 8001530:	6013      	str	r3, [r2, #0]

void arm_float_to_q12_20(float *pIn, q31_t * pOut, uint32_t numSamples)
{
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001532:	697b      	ldr	r3, [r7, #20]
 8001534:	f103 0301 	add.w	r3, r3, #1
 8001538:	617b      	str	r3, [r7, #20]
 800153a:	697a      	ldr	r2, [r7, #20]
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	429a      	cmp	r2, r3
 8001540:	d39a      	bcc.n	8001478 <arm_float_to_q12_20+0x14>
      if (pIn[i] == (float) 1.0)
        {
          pOut[i] = 0x000FFFFF;
        }
    }
}
 8001542:	f107 071c 	add.w	r7, r7, #28
 8001546:	46bd      	mov	sp, r7
 8001548:	bd90      	pop	{r4, r7, pc}
 800154a:	bf00      	nop
 800154c:	49800000 	.word	0x49800000

08001550 <arm_compare_fixed_q15>:
 * @param  uint32_t 	number of samples in the buffer
 * @return none 
 */

uint32_t arm_compare_fixed_q15(q15_t *pIn, q15_t * pOut, uint32_t numSamples)
{
 8001550:	b480      	push	{r7}
 8001552:	b089      	sub	sp, #36	; 0x24
 8001554:	af00      	add	r7, sp, #0
 8001556:	60f8      	str	r0, [r7, #12]
 8001558:	60b9      	str	r1, [r7, #8]
 800155a:	607a      	str	r2, [r7, #4]
  uint32_t i; 
  int32_t diff, diffCrnt = 0;
 800155c:	f04f 0300 	mov.w	r3, #0
 8001560:	617b      	str	r3, [r7, #20]
  uint32_t maxDiff = 0;
 8001562:	f04f 0300 	mov.w	r3, #0
 8001566:	61bb      	str	r3, [r7, #24]

  for (i = 0; i < numSamples; i++)
 8001568:	f04f 0300 	mov.w	r3, #0
 800156c:	61fb      	str	r3, [r7, #28]
 800156e:	e01e      	b.n	80015ae <arm_compare_fixed_q15+0x5e>
  {
  	diff = pIn[i] - pOut[i];
 8001570:	69fb      	ldr	r3, [r7, #28]
 8001572:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001576:	68fa      	ldr	r2, [r7, #12]
 8001578:	18d3      	adds	r3, r2, r3
 800157a:	881b      	ldrh	r3, [r3, #0]
 800157c:	b21a      	sxth	r2, r3
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001584:	68b9      	ldr	r1, [r7, #8]
 8001586:	18cb      	adds	r3, r1, r3
 8001588:	881b      	ldrh	r3, [r3, #0]
 800158a:	b21b      	sxth	r3, r3
 800158c:	1ad3      	subs	r3, r2, r3
 800158e:	613b      	str	r3, [r7, #16]
  	diffCrnt = (diff > 0) ? diff : -diff;
 8001590:	693b      	ldr	r3, [r7, #16]
 8001592:	2b00      	cmp	r3, #0
 8001594:	bfb8      	it	lt
 8001596:	425b      	neglt	r3, r3
 8001598:	617b      	str	r3, [r7, #20]

	if(diffCrnt > maxDiff)
 800159a:	697a      	ldr	r2, [r7, #20]
 800159c:	69bb      	ldr	r3, [r7, #24]
 800159e:	429a      	cmp	r2, r3
 80015a0:	d901      	bls.n	80015a6 <arm_compare_fixed_q15+0x56>
	{
		maxDiff = diffCrnt;
 80015a2:	697b      	ldr	r3, [r7, #20]
 80015a4:	61bb      	str	r3, [r7, #24]
{
  uint32_t i; 
  int32_t diff, diffCrnt = 0;
  uint32_t maxDiff = 0;

  for (i = 0; i < numSamples; i++)
 80015a6:	69fb      	ldr	r3, [r7, #28]
 80015a8:	f103 0301 	add.w	r3, r3, #1
 80015ac:	61fb      	str	r3, [r7, #28]
 80015ae:	69fa      	ldr	r2, [r7, #28]
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	429a      	cmp	r2, r3
 80015b4:	d3dc      	bcc.n	8001570 <arm_compare_fixed_q15+0x20>
	{
		maxDiff = diffCrnt;
	}	
  }

  return(maxDiff);
 80015b6:	69bb      	ldr	r3, [r7, #24]
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80015be:	46bd      	mov	sp, r7
 80015c0:	bc80      	pop	{r7}
 80015c2:	4770      	bx	lr

080015c4 <arm_compare_fixed_q31>:
 * @param  uint32_t 	number of samples in the buffer
 * @return none 
 */

uint32_t arm_compare_fixed_q31(q31_t *pIn, q31_t * pOut, uint32_t numSamples)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b089      	sub	sp, #36	; 0x24
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	60f8      	str	r0, [r7, #12]
 80015cc:	60b9      	str	r1, [r7, #8]
 80015ce:	607a      	str	r2, [r7, #4]
  uint32_t i; 
  int32_t diff, diffCrnt = 0;
 80015d0:	f04f 0300 	mov.w	r3, #0
 80015d4:	617b      	str	r3, [r7, #20]
  uint32_t maxDiff = 0;
 80015d6:	f04f 0300 	mov.w	r3, #0
 80015da:	61bb      	str	r3, [r7, #24]

  for (i = 0; i < numSamples; i++)
 80015dc:	f04f 0300 	mov.w	r3, #0
 80015e0:	61fb      	str	r3, [r7, #28]
 80015e2:	e01c      	b.n	800161e <arm_compare_fixed_q31+0x5a>
  {
  	diff = pIn[i] - pOut[i];
 80015e4:	69fb      	ldr	r3, [r7, #28]
 80015e6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80015ea:	68fa      	ldr	r2, [r7, #12]
 80015ec:	18d3      	adds	r3, r2, r3
 80015ee:	681a      	ldr	r2, [r3, #0]
 80015f0:	69fb      	ldr	r3, [r7, #28]
 80015f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80015f6:	68b9      	ldr	r1, [r7, #8]
 80015f8:	18cb      	adds	r3, r1, r3
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	1ad3      	subs	r3, r2, r3
 80015fe:	613b      	str	r3, [r7, #16]
  	diffCrnt = (diff > 0) ? diff : -diff;
 8001600:	693b      	ldr	r3, [r7, #16]
 8001602:	2b00      	cmp	r3, #0
 8001604:	bfb8      	it	lt
 8001606:	425b      	neglt	r3, r3
 8001608:	617b      	str	r3, [r7, #20]

	if(diffCrnt > maxDiff)
 800160a:	697a      	ldr	r2, [r7, #20]
 800160c:	69bb      	ldr	r3, [r7, #24]
 800160e:	429a      	cmp	r2, r3
 8001610:	d901      	bls.n	8001616 <arm_compare_fixed_q31+0x52>
	{
		maxDiff = diffCrnt;
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	61bb      	str	r3, [r7, #24]
{
  uint32_t i; 
  int32_t diff, diffCrnt = 0;
  uint32_t maxDiff = 0;

  for (i = 0; i < numSamples; i++)
 8001616:	69fb      	ldr	r3, [r7, #28]
 8001618:	f103 0301 	add.w	r3, r3, #1
 800161c:	61fb      	str	r3, [r7, #28]
 800161e:	69fa      	ldr	r2, [r7, #28]
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	429a      	cmp	r2, r3
 8001624:	d3de      	bcc.n	80015e4 <arm_compare_fixed_q31+0x20>
	{
		maxDiff = diffCrnt;
	}
  }

  return(maxDiff);
 8001626:	69bb      	ldr	r3, [r7, #24]
}
 8001628:	4618      	mov	r0, r3
 800162a:	f107 0724 	add.w	r7, r7, #36	; 0x24
 800162e:	46bd      	mov	sp, r7
 8001630:	bc80      	pop	{r7}
 8001632:	4770      	bx	lr

08001634 <arm_provide_guard_bits_q31>:
 */

void arm_provide_guard_bits_q31 (q31_t * input_buf, 
								 uint32_t blockSize,
                                 uint32_t guard_bits)
{
 8001634:	b480      	push	{r7}
 8001636:	b087      	sub	sp, #28
 8001638:	af00      	add	r7, sp, #0
 800163a:	60f8      	str	r0, [r7, #12]
 800163c:	60b9      	str	r1, [r7, #8]
 800163e:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < blockSize; i++)
 8001640:	f04f 0300 	mov.w	r3, #0
 8001644:	617b      	str	r3, [r7, #20]
 8001646:	e012      	b.n	800166e <arm_provide_guard_bits_q31+0x3a>
    {
      input_buf[i] = input_buf[i] >> guard_bits;
 8001648:	697b      	ldr	r3, [r7, #20]
 800164a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800164e:	68fa      	ldr	r2, [r7, #12]
 8001650:	18d3      	adds	r3, r2, r3
 8001652:	697a      	ldr	r2, [r7, #20]
 8001654:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8001658:	68f9      	ldr	r1, [r7, #12]
 800165a:	188a      	adds	r2, r1, r2
 800165c:	6811      	ldr	r1, [r2, #0]
 800165e:	687a      	ldr	r2, [r7, #4]
 8001660:	fa41 f202 	asr.w	r2, r1, r2
 8001664:	601a      	str	r2, [r3, #0]
								 uint32_t blockSize,
                                 uint32_t guard_bits)
{
  uint32_t i;

  for (i = 0; i < blockSize; i++)
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	f103 0301 	add.w	r3, r3, #1
 800166c:	617b      	str	r3, [r7, #20]
 800166e:	697a      	ldr	r2, [r7, #20]
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	429a      	cmp	r2, r3
 8001674:	d3e8      	bcc.n	8001648 <arm_provide_guard_bits_q31+0x14>
    {
      input_buf[i] = input_buf[i] >> guard_bits;
    }
}
 8001676:	f107 071c 	add.w	r7, r7, #28
 800167a:	46bd      	mov	sp, r7
 800167c:	bc80      	pop	{r7}
 800167e:	4770      	bx	lr

08001680 <arm_provide_guard_bits_q7>:
 */

void arm_provide_guard_bits_q7 (q7_t * input_buf, 
								uint32_t blockSize,
                                uint32_t guard_bits)
{
 8001680:	b480      	push	{r7}
 8001682:	b087      	sub	sp, #28
 8001684:	af00      	add	r7, sp, #0
 8001686:	60f8      	str	r0, [r7, #12]
 8001688:	60b9      	str	r1, [r7, #8]
 800168a:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < blockSize; i++)
 800168c:	f04f 0300 	mov.w	r3, #0
 8001690:	617b      	str	r3, [r7, #20]
 8001692:	e010      	b.n	80016b6 <arm_provide_guard_bits_q7+0x36>
    {
      input_buf[i] = input_buf[i] >> guard_bits;
 8001694:	68fa      	ldr	r2, [r7, #12]
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	18d3      	adds	r3, r2, r3
 800169a:	68f9      	ldr	r1, [r7, #12]
 800169c:	697a      	ldr	r2, [r7, #20]
 800169e:	188a      	adds	r2, r1, r2
 80016a0:	7812      	ldrb	r2, [r2, #0]
 80016a2:	b251      	sxtb	r1, r2
 80016a4:	687a      	ldr	r2, [r7, #4]
 80016a6:	fa41 f202 	asr.w	r2, r1, r2
 80016aa:	b2d2      	uxtb	r2, r2
 80016ac:	701a      	strb	r2, [r3, #0]
								uint32_t blockSize,
                                uint32_t guard_bits)
{
  uint32_t i;

  for (i = 0; i < blockSize; i++)
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	f103 0301 	add.w	r3, r3, #1
 80016b4:	617b      	str	r3, [r7, #20]
 80016b6:	697a      	ldr	r2, [r7, #20]
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	429a      	cmp	r2, r3
 80016bc:	d3ea      	bcc.n	8001694 <arm_provide_guard_bits_q7+0x14>
    {
      input_buf[i] = input_buf[i] >> guard_bits;
    }
}
 80016be:	f107 071c 	add.w	r7, r7, #28
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bc80      	pop	{r7}
 80016c6:	4770      	bx	lr

080016c8 <arm_calc_guard_bits>:
 * The function Caluclates the number of guard bits  
 * depending on the numtaps 
 */

uint32_t arm_calc_guard_bits (uint32_t num_adds)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b085      	sub	sp, #20
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  uint32_t i = 1, j = 0;
 80016d0:	f04f 0301 	mov.w	r3, #1
 80016d4:	60fb      	str	r3, [r7, #12]
 80016d6:	f04f 0300 	mov.w	r3, #0
 80016da:	60bb      	str	r3, [r7, #8]

  if (num_adds == 1)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2b01      	cmp	r3, #1
 80016e0:	d10a      	bne.n	80016f8 <arm_calc_guard_bits+0x30>
    {
      return (0);
 80016e2:	f04f 0300 	mov.w	r3, #0
 80016e6:	e00c      	b.n	8001702 <arm_calc_guard_bits+0x3a>
    }

  while (i < num_adds)
    {
      i = i * 2;
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80016ee:	60fb      	str	r3, [r7, #12]
      j++;
 80016f0:	68bb      	ldr	r3, [r7, #8]
 80016f2:	f103 0301 	add.w	r3, r3, #1
 80016f6:	60bb      	str	r3, [r7, #8]
  if (num_adds == 1)
    {
      return (0);
    }

  while (i < num_adds)
 80016f8:	68fa      	ldr	r2, [r7, #12]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	429a      	cmp	r2, r3
 80016fe:	d3f3      	bcc.n	80016e8 <arm_calc_guard_bits+0x20>
    {
      i = i * 2;
      j++;
    }

  return (j);
 8001700:	68bb      	ldr	r3, [r7, #8]
}
 8001702:	4618      	mov	r0, r3
 8001704:	f107 0714 	add.w	r7, r7, #20
 8001708:	46bd      	mov	sp, r7
 800170a:	bc80      	pop	{r7}
 800170c:	4770      	bx	lr
 800170e:	bf00      	nop

08001710 <arm_apply_guard_bits>:
 */

void arm_apply_guard_bits (float32_t * pIn, 
						   uint32_t numSamples, 
						   uint32_t guard_bits)
{
 8001710:	b590      	push	{r4, r7, lr}
 8001712:	ed2d 8b02 	vpush	{d8}
 8001716:	b087      	sub	sp, #28
 8001718:	af00      	add	r7, sp, #0
 800171a:	60f8      	str	r0, [r7, #12]
 800171c:	60b9      	str	r1, [r7, #8]
 800171e:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001720:	f04f 0300 	mov.w	r3, #0
 8001724:	617b      	str	r3, [r7, #20]
 8001726:	e01b      	b.n	8001760 <arm_apply_guard_bits+0x50>
    {
      pIn[i] = pIn[i] * arm_calc_2pow(guard_bits);
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800172e:	68fa      	ldr	r2, [r7, #12]
 8001730:	18d4      	adds	r4, r2, r3
 8001732:	697b      	ldr	r3, [r7, #20]
 8001734:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001738:	68fa      	ldr	r2, [r7, #12]
 800173a:	18d3      	adds	r3, r2, r3
 800173c:	ed93 8a00 	vldr	s16, [r3]
 8001740:	6878      	ldr	r0, [r7, #4]
 8001742:	f000 f817 	bl	8001774 <arm_calc_2pow>
 8001746:	4603      	mov	r3, r0
 8001748:	ee07 3a10 	vmov	s14, r3
 800174c:	eef8 7a47 	vcvt.f32.u32	s15, s14
 8001750:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001754:	edc4 7a00 	vstr	s15, [r4]
						   uint32_t numSamples, 
						   uint32_t guard_bits)
{
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	f103 0301 	add.w	r3, r3, #1
 800175e:	617b      	str	r3, [r7, #20]
 8001760:	697a      	ldr	r2, [r7, #20]
 8001762:	68bb      	ldr	r3, [r7, #8]
 8001764:	429a      	cmp	r2, r3
 8001766:	d3df      	bcc.n	8001728 <arm_apply_guard_bits+0x18>
    {
      pIn[i] = pIn[i] * arm_calc_2pow(guard_bits);
    }
}
 8001768:	f107 071c 	add.w	r7, r7, #28
 800176c:	46bd      	mov	sp, r7
 800176e:	ecbd 8b02 	vpop	{d8}
 8001772:	bd90      	pop	{r4, r7, pc}

08001774 <arm_calc_2pow>:
 * @brief  Calculates pow(2, numShifts)
 * @param  uint32_t 	number of shifts
 * @return pow(2, numShifts)
 */
uint32_t arm_calc_2pow(uint32_t numShifts)
{
 8001774:	b480      	push	{r7}
 8001776:	b085      	sub	sp, #20
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]

  uint32_t i, val = 1;
 800177c:	f04f 0301 	mov.w	r3, #1
 8001780:	60bb      	str	r3, [r7, #8]

  for (i = 0; i < numShifts; i++)
 8001782:	f04f 0300 	mov.w	r3, #0
 8001786:	60fb      	str	r3, [r7, #12]
 8001788:	e007      	b.n	800179a <arm_calc_2pow+0x26>
    {
      val = val * 2;
 800178a:	68bb      	ldr	r3, [r7, #8]
 800178c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001790:	60bb      	str	r3, [r7, #8]
uint32_t arm_calc_2pow(uint32_t numShifts)
{

  uint32_t i, val = 1;

  for (i = 0; i < numShifts; i++)
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	f103 0301 	add.w	r3, r3, #1
 8001798:	60fb      	str	r3, [r7, #12]
 800179a:	68fa      	ldr	r2, [r7, #12]
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	429a      	cmp	r2, r3
 80017a0:	d3f3      	bcc.n	800178a <arm_calc_2pow+0x16>
    {
      val = val * 2;
    }	

  return(val);
 80017a2:	68bb      	ldr	r3, [r7, #8]
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	f107 0714 	add.w	r7, r7, #20
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bc80      	pop	{r7}
 80017ae:	4770      	bx	lr

080017b0 <arm_float_to_q14>:
 * The function converts floating point values to fixed point values 
 */

void arm_float_to_q14 (float *pIn, q15_t * pOut, 
                       uint32_t numSamples)
{
 80017b0:	b590      	push	{r4, r7, lr}
 80017b2:	b087      	sub	sp, #28
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	60f8      	str	r0, [r7, #12]
 80017b8:	60b9      	str	r1, [r7, #8]
 80017ba:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 80017bc:	f04f 0300 	mov.w	r3, #0
 80017c0:	617b      	str	r3, [r7, #20]
 80017c2:	e062      	b.n	800188a <arm_float_to_q14+0xda>
    {
	  /* 16384.0f corresponds to pow(2, 14) */
      pOut[i] = (q15_t) (pIn[i] * 16384.0f);
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80017ca:	68ba      	ldr	r2, [r7, #8]
 80017cc:	18d3      	adds	r3, r2, r3
 80017ce:	697a      	ldr	r2, [r7, #20]
 80017d0:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80017d4:	68f9      	ldr	r1, [r7, #12]
 80017d6:	188a      	adds	r2, r1, r2
 80017d8:	ed92 7a00 	vldr	s14, [r2]
 80017dc:	eddf 7a2f 	vldr	s15, [pc, #188]	; 800189c <arm_float_to_q14+0xec>
 80017e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017e8:	ee17 2a90 	vmov	r2, s15
 80017ec:	b292      	uxth	r2, r2
 80017ee:	801a      	strh	r2, [r3, #0]

      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
 80017f0:	697b      	ldr	r3, [r7, #20]
 80017f2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80017f6:	68ba      	ldr	r2, [r7, #8]
 80017f8:	18d4      	adds	r4, r2, r3
 80017fa:	697b      	ldr	r3, [r7, #20]
 80017fc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001800:	68ba      	ldr	r2, [r7, #8]
 8001802:	18d3      	adds	r3, r2, r3
 8001804:	881b      	ldrh	r3, [r3, #0]
 8001806:	b21b      	sxth	r3, r3
 8001808:	4618      	mov	r0, r3
 800180a:	f001 f917 	bl	8002a3c <__aeabi_i2d>
 800180e:	697b      	ldr	r3, [r7, #20]
 8001810:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001814:	68fa      	ldr	r2, [r7, #12]
 8001816:	18d3      	adds	r3, r2, r3
 8001818:	edd3 7a00 	vldr	s15, [r3]
 800181c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001820:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001824:	dd06      	ble.n	8001834 <arm_float_to_q14+0x84>
 8001826:	f04f 0200 	mov.w	r2, #0
 800182a:	f04f 0300 	mov.w	r3, #0
 800182e:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8001832:	e005      	b.n	8001840 <arm_float_to_q14+0x90>
 8001834:	f04f 0200 	mov.w	r2, #0
 8001838:	f04f 0300 	mov.w	r3, #0
 800183c:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
 8001840:	f000 ffb0 	bl	80027a4 <__adddf3>
 8001844:	4602      	mov	r2, r0
 8001846:	460b      	mov	r3, r1
 8001848:	4610      	mov	r0, r2
 800184a:	4619      	mov	r1, r3
 800184c:	f001 fbf6 	bl	800303c <__aeabi_d2iz>
 8001850:	4603      	mov	r3, r0
 8001852:	b29b      	uxth	r3, r3
 8001854:	8023      	strh	r3, [r4, #0]

      if (pIn[i] == (float) 2.0)
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800185c:	68fa      	ldr	r2, [r7, #12]
 800185e:	18d3      	adds	r3, r2, r3
 8001860:	ed93 7a00 	vldr	s14, [r3]
 8001864:	eef0 7a00 	vmov.f32	s15, #0
 8001868:	eeb4 7a67 	vcmp.f32	s14, s15
 800186c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001870:	d107      	bne.n	8001882 <arm_float_to_q14+0xd2>
        {
          pOut[i] = 0x7FFF;
 8001872:	697b      	ldr	r3, [r7, #20]
 8001874:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001878:	68ba      	ldr	r2, [r7, #8]
 800187a:	18d3      	adds	r3, r2, r3
 800187c:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8001880:	801a      	strh	r2, [r3, #0]
void arm_float_to_q14 (float *pIn, q15_t * pOut, 
                       uint32_t numSamples)
{
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001882:	697b      	ldr	r3, [r7, #20]
 8001884:	f103 0301 	add.w	r3, r3, #1
 8001888:	617b      	str	r3, [r7, #20]
 800188a:	697a      	ldr	r2, [r7, #20]
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	429a      	cmp	r2, r3
 8001890:	d398      	bcc.n	80017c4 <arm_float_to_q14+0x14>
          pOut[i] = 0x7FFF;
        }

    }

}
 8001892:	f107 071c 	add.w	r7, r7, #28
 8001896:	46bd      	mov	sp, r7
 8001898:	bd90      	pop	{r4, r7, pc}
 800189a:	bf00      	nop
 800189c:	46800000 	.word	0x46800000

080018a0 <arm_float_to_q30>:
 * The function converts floating point values to fixed point values 
 */

void arm_float_to_q30 (float *pIn, q31_t * pOut, 
					   uint32_t numSamples)
{
 80018a0:	b590      	push	{r4, r7, lr}
 80018a2:	b087      	sub	sp, #28
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	60f8      	str	r0, [r7, #12]
 80018a8:	60b9      	str	r1, [r7, #8]
 80018aa:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 80018ac:	f04f 0300 	mov.w	r3, #0
 80018b0:	617b      	str	r3, [r7, #20]
 80018b2:	e05e      	b.n	8001972 <arm_float_to_q30+0xd2>
    {
	  /* 1073741824.0f corresponds to pow(2, 30) */
      pOut[i] = (q31_t) (pIn[i] * 1073741824.0f);
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80018ba:	68ba      	ldr	r2, [r7, #8]
 80018bc:	18d3      	adds	r3, r2, r3
 80018be:	697a      	ldr	r2, [r7, #20]
 80018c0:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80018c4:	68f9      	ldr	r1, [r7, #12]
 80018c6:	188a      	adds	r2, r1, r2
 80018c8:	ed92 7a00 	vldr	s14, [r2]
 80018cc:	eddf 7a2d 	vldr	s15, [pc, #180]	; 8001984 <arm_float_to_q30+0xe4>
 80018d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018d4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018d8:	edc3 7a00 	vstr	s15, [r3]

      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80018e2:	68ba      	ldr	r2, [r7, #8]
 80018e4:	18d4      	adds	r4, r2, r3
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80018ec:	68ba      	ldr	r2, [r7, #8]
 80018ee:	18d3      	adds	r3, r2, r3
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4618      	mov	r0, r3
 80018f4:	f001 f8a2 	bl	8002a3c <__aeabi_i2d>
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80018fe:	68fa      	ldr	r2, [r7, #12]
 8001900:	18d3      	adds	r3, r2, r3
 8001902:	edd3 7a00 	vldr	s15, [r3]
 8001906:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800190a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800190e:	dd06      	ble.n	800191e <arm_float_to_q30+0x7e>
 8001910:	f04f 0200 	mov.w	r2, #0
 8001914:	f04f 0300 	mov.w	r3, #0
 8001918:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 800191c:	e005      	b.n	800192a <arm_float_to_q30+0x8a>
 800191e:	f04f 0200 	mov.w	r2, #0
 8001922:	f04f 0300 	mov.w	r3, #0
 8001926:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
 800192a:	f000 ff3b 	bl	80027a4 <__adddf3>
 800192e:	4602      	mov	r2, r0
 8001930:	460b      	mov	r3, r1
 8001932:	4610      	mov	r0, r2
 8001934:	4619      	mov	r1, r3
 8001936:	f001 fb81 	bl	800303c <__aeabi_d2iz>
 800193a:	4603      	mov	r3, r0
 800193c:	6023      	str	r3, [r4, #0]

      if (pIn[i] == (float) 2.0)
 800193e:	697b      	ldr	r3, [r7, #20]
 8001940:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001944:	68fa      	ldr	r2, [r7, #12]
 8001946:	18d3      	adds	r3, r2, r3
 8001948:	ed93 7a00 	vldr	s14, [r3]
 800194c:	eef0 7a00 	vmov.f32	s15, #0
 8001950:	eeb4 7a67 	vcmp.f32	s14, s15
 8001954:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001958:	d107      	bne.n	800196a <arm_float_to_q30+0xca>
        {
          pOut[i] = 0x7FFFFFFF;
 800195a:	697b      	ldr	r3, [r7, #20]
 800195c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001960:	68ba      	ldr	r2, [r7, #8]
 8001962:	18d3      	adds	r3, r2, r3
 8001964:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8001968:	601a      	str	r2, [r3, #0]
void arm_float_to_q30 (float *pIn, q31_t * pOut, 
					   uint32_t numSamples)
{
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	f103 0301 	add.w	r3, r3, #1
 8001970:	617b      	str	r3, [r7, #20]
 8001972:	697a      	ldr	r2, [r7, #20]
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	429a      	cmp	r2, r3
 8001978:	d39c      	bcc.n	80018b4 <arm_float_to_q30+0x14>
      if (pIn[i] == (float) 2.0)
        {
          pOut[i] = 0x7FFFFFFF;
        }
    }
}
 800197a:	f107 071c 	add.w	r7, r7, #28
 800197e:	46bd      	mov	sp, r7
 8001980:	bd90      	pop	{r4, r7, pc}
 8001982:	bf00      	nop
 8001984:	4e800000 	.word	0x4e800000

08001988 <arm_float_to_q29>:
 * The function converts floating point values to fixed point values 
 */

void arm_float_to_q29 (float *pIn, q31_t * pOut, 
					   uint32_t numSamples)
{
 8001988:	b590      	push	{r4, r7, lr}
 800198a:	b087      	sub	sp, #28
 800198c:	af00      	add	r7, sp, #0
 800198e:	60f8      	str	r0, [r7, #12]
 8001990:	60b9      	str	r1, [r7, #8]
 8001992:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001994:	f04f 0300 	mov.w	r3, #0
 8001998:	617b      	str	r3, [r7, #20]
 800199a:	e05e      	b.n	8001a5a <arm_float_to_q29+0xd2>
    {
	  /* 1073741824.0f corresponds to pow(2, 30) */
      pOut[i] = (q31_t) (pIn[i] * 536870912.0f);
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80019a2:	68ba      	ldr	r2, [r7, #8]
 80019a4:	18d3      	adds	r3, r2, r3
 80019a6:	697a      	ldr	r2, [r7, #20]
 80019a8:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80019ac:	68f9      	ldr	r1, [r7, #12]
 80019ae:	188a      	adds	r2, r1, r2
 80019b0:	ed92 7a00 	vldr	s14, [r2]
 80019b4:	eddf 7a2d 	vldr	s15, [pc, #180]	; 8001a6c <arm_float_to_q29+0xe4>
 80019b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019c0:	edc3 7a00 	vstr	s15, [r3]

      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80019ca:	68ba      	ldr	r2, [r7, #8]
 80019cc:	18d4      	adds	r4, r2, r3
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80019d4:	68ba      	ldr	r2, [r7, #8]
 80019d6:	18d3      	adds	r3, r2, r3
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4618      	mov	r0, r3
 80019dc:	f001 f82e 	bl	8002a3c <__aeabi_i2d>
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80019e6:	68fa      	ldr	r2, [r7, #12]
 80019e8:	18d3      	adds	r3, r2, r3
 80019ea:	edd3 7a00 	vldr	s15, [r3]
 80019ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019f6:	dd06      	ble.n	8001a06 <arm_float_to_q29+0x7e>
 80019f8:	f04f 0200 	mov.w	r2, #0
 80019fc:	f04f 0300 	mov.w	r3, #0
 8001a00:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8001a04:	e005      	b.n	8001a12 <arm_float_to_q29+0x8a>
 8001a06:	f04f 0200 	mov.w	r2, #0
 8001a0a:	f04f 0300 	mov.w	r3, #0
 8001a0e:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
 8001a12:	f000 fec7 	bl	80027a4 <__adddf3>
 8001a16:	4602      	mov	r2, r0
 8001a18:	460b      	mov	r3, r1
 8001a1a:	4610      	mov	r0, r2
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	f001 fb0d 	bl	800303c <__aeabi_d2iz>
 8001a22:	4603      	mov	r3, r0
 8001a24:	6023      	str	r3, [r4, #0]

      if (pIn[i] == (float) 4.0)
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001a2c:	68fa      	ldr	r2, [r7, #12]
 8001a2e:	18d3      	adds	r3, r2, r3
 8001a30:	ed93 7a00 	vldr	s14, [r3]
 8001a34:	eef1 7a00 	vmov.f32	s15, #16
 8001a38:	eeb4 7a67 	vcmp.f32	s14, s15
 8001a3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a40:	d107      	bne.n	8001a52 <arm_float_to_q29+0xca>
        {
          pOut[i] = 0x7FFFFFFF;
 8001a42:	697b      	ldr	r3, [r7, #20]
 8001a44:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001a48:	68ba      	ldr	r2, [r7, #8]
 8001a4a:	18d3      	adds	r3, r2, r3
 8001a4c:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8001a50:	601a      	str	r2, [r3, #0]
void arm_float_to_q29 (float *pIn, q31_t * pOut, 
					   uint32_t numSamples)
{
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	f103 0301 	add.w	r3, r3, #1
 8001a58:	617b      	str	r3, [r7, #20]
 8001a5a:	697a      	ldr	r2, [r7, #20]
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	429a      	cmp	r2, r3
 8001a60:	d39c      	bcc.n	800199c <arm_float_to_q29+0x14>
      if (pIn[i] == (float) 4.0)
        {
          pOut[i] = 0x7FFFFFFF;
        }
    }
}
 8001a62:	f107 071c 	add.w	r7, r7, #28
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd90      	pop	{r4, r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	4e000000 	.word	0x4e000000

08001a70 <arm_float_to_q28>:
 * The function converts floating point values to fixed point values 
 */

void arm_float_to_q28 (float *pIn, q31_t * pOut, 
                       uint32_t numSamples)
{
 8001a70:	b590      	push	{r4, r7, lr}
 8001a72:	b087      	sub	sp, #28
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	60f8      	str	r0, [r7, #12]
 8001a78:	60b9      	str	r1, [r7, #8]
 8001a7a:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001a7c:	f04f 0300 	mov.w	r3, #0
 8001a80:	617b      	str	r3, [r7, #20]
 8001a82:	e05e      	b.n	8001b42 <arm_float_to_q28+0xd2>
    {
	/* 268435456.0f corresponds to pow(2, 28) */
      pOut[i] = (q31_t) (pIn[i] * 268435456.0f);
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001a8a:	68ba      	ldr	r2, [r7, #8]
 8001a8c:	18d3      	adds	r3, r2, r3
 8001a8e:	697a      	ldr	r2, [r7, #20]
 8001a90:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8001a94:	68f9      	ldr	r1, [r7, #12]
 8001a96:	188a      	adds	r2, r1, r2
 8001a98:	ed92 7a00 	vldr	s14, [r2]
 8001a9c:	eddf 7a2d 	vldr	s15, [pc, #180]	; 8001b54 <arm_float_to_q28+0xe4>
 8001aa0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001aa4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001aa8:	edc3 7a00 	vstr	s15, [r3]

      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
 8001aac:	697b      	ldr	r3, [r7, #20]
 8001aae:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001ab2:	68ba      	ldr	r2, [r7, #8]
 8001ab4:	18d4      	adds	r4, r2, r3
 8001ab6:	697b      	ldr	r3, [r7, #20]
 8001ab8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001abc:	68ba      	ldr	r2, [r7, #8]
 8001abe:	18d3      	adds	r3, r2, r3
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f000 ffba 	bl	8002a3c <__aeabi_i2d>
 8001ac8:	697b      	ldr	r3, [r7, #20]
 8001aca:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001ace:	68fa      	ldr	r2, [r7, #12]
 8001ad0:	18d3      	adds	r3, r2, r3
 8001ad2:	edd3 7a00 	vldr	s15, [r3]
 8001ad6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ada:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ade:	dd06      	ble.n	8001aee <arm_float_to_q28+0x7e>
 8001ae0:	f04f 0200 	mov.w	r2, #0
 8001ae4:	f04f 0300 	mov.w	r3, #0
 8001ae8:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8001aec:	e005      	b.n	8001afa <arm_float_to_q28+0x8a>
 8001aee:	f04f 0200 	mov.w	r2, #0
 8001af2:	f04f 0300 	mov.w	r3, #0
 8001af6:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
 8001afa:	f000 fe53 	bl	80027a4 <__adddf3>
 8001afe:	4602      	mov	r2, r0
 8001b00:	460b      	mov	r3, r1
 8001b02:	4610      	mov	r0, r2
 8001b04:	4619      	mov	r1, r3
 8001b06:	f001 fa99 	bl	800303c <__aeabi_d2iz>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	6023      	str	r3, [r4, #0]

      if (pIn[i] == (float) 8.0)
 8001b0e:	697b      	ldr	r3, [r7, #20]
 8001b10:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b14:	68fa      	ldr	r2, [r7, #12]
 8001b16:	18d3      	adds	r3, r2, r3
 8001b18:	ed93 7a00 	vldr	s14, [r3]
 8001b1c:	eef2 7a00 	vmov.f32	s15, #32
 8001b20:	eeb4 7a67 	vcmp.f32	s14, s15
 8001b24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b28:	d107      	bne.n	8001b3a <arm_float_to_q28+0xca>
        {
          pOut[i] = 0x7FFFFFFF;
 8001b2a:	697b      	ldr	r3, [r7, #20]
 8001b2c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b30:	68ba      	ldr	r2, [r7, #8]
 8001b32:	18d3      	adds	r3, r2, r3
 8001b34:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8001b38:	601a      	str	r2, [r3, #0]
void arm_float_to_q28 (float *pIn, q31_t * pOut, 
                       uint32_t numSamples)
{
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	f103 0301 	add.w	r3, r3, #1
 8001b40:	617b      	str	r3, [r7, #20]
 8001b42:	697a      	ldr	r2, [r7, #20]
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	429a      	cmp	r2, r3
 8001b48:	d39c      	bcc.n	8001a84 <arm_float_to_q28+0x14>
      if (pIn[i] == (float) 8.0)
        {
          pOut[i] = 0x7FFFFFFF;
        }
    }
}
 8001b4a:	f107 071c 	add.w	r7, r7, #28
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd90      	pop	{r4, r7, pc}
 8001b52:	bf00      	nop
 8001b54:	4d800000 	.word	0x4d800000

08001b58 <arm_clip_f32>:
 * @return none
 * The function converts floating point values to fixed point values 
 */

void arm_clip_f32 (float *pIn, uint32_t numSamples)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b085      	sub	sp, #20
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
 8001b60:	6039      	str	r1, [r7, #0]
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001b62:	f04f 0300 	mov.w	r3, #0
 8001b66:	60fb      	str	r3, [r7, #12]
 8001b68:	e032      	b.n	8001bd0 <arm_clip_f32+0x78>
    {
      if(pIn[i] > 1.0f)
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b70:	687a      	ldr	r2, [r7, #4]
 8001b72:	18d3      	adds	r3, r2, r3
 8001b74:	ed93 7a00 	vldr	s14, [r3]
 8001b78:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8001b7c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b84:	dd08      	ble.n	8001b98 <arm_clip_f32+0x40>
	  {
	    pIn[i] = 1.0;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b8c:	687a      	ldr	r2, [r7, #4]
 8001b8e:	18d3      	adds	r3, r2, r3
 8001b90:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001b94:	601a      	str	r2, [r3, #0]
 8001b96:	e017      	b.n	8001bc8 <arm_clip_f32+0x70>
	  }
	  else if( pIn[i] < -1.0f)
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b9e:	687a      	ldr	r2, [r7, #4]
 8001ba0:	18d3      	adds	r3, r2, r3
 8001ba2:	ed93 7a00 	vldr	s14, [r3]
 8001ba6:	eeff 7a00 	vmov.f32	s15, #240	; 0xf0
 8001baa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bb2:	d509      	bpl.n	8001bc8 <arm_clip_f32+0x70>
	  {
	    pIn[i] = -1.0;
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001bba:	687a      	ldr	r2, [r7, #4]
 8001bbc:	18d3      	adds	r3, r2, r3
 8001bbe:	f04f 0200 	mov.w	r2, #0
 8001bc2:	f6cb 7280 	movt	r2, #49024	; 0xbf80
 8001bc6:	601a      	str	r2, [r3, #0]

void arm_clip_f32 (float *pIn, uint32_t numSamples)
{
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	f103 0301 	add.w	r3, r3, #1
 8001bce:	60fb      	str	r3, [r7, #12]
 8001bd0:	68fa      	ldr	r2, [r7, #12]
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d3c8      	bcc.n	8001b6a <arm_clip_f32+0x12>
	  {
	    pIn[i] = -1.0;
	  }
	       
    }
}
 8001bd8:	f107 0714 	add.w	r7, r7, #20
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bc80      	pop	{r7}
 8001be0:	4770      	bx	lr
 8001be2:	bf00      	nop

08001be4 <arm_fir_f32>:
void arm_fir_f32(
const arm_fir_instance_f32 * S,
float32_t * pSrc,
float32_t * pDst,
uint32_t blockSize)
{
 8001be4:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001be8:	ed2d 8b06 	vpush	{d8-d10}
 8001bec:	b08a      	sub	sp, #40	; 0x28
   float32_t *pState = S->pState;                 /* State pointer */
 8001bee:	6845      	ldr	r5, [r0, #4]
void arm_fir_f32(
const arm_fir_instance_f32 * S,
float32_t * pSrc,
float32_t * pDst,
uint32_t blockSize)
{
 8001bf0:	9306      	str	r3, [sp, #24]
   float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
   float32_t *pStateCurnt;                        /* Points to the current sample of the state */
   float32_t *px, *pb;                            /* Temporary pointers for state and coefficient buffers */
   float32_t acc0, acc1, acc2, acc3, acc4, acc5, acc6, acc7;     /* Accumulators */
   float32_t x0, x1, x2, x3, x4, x5, x6, x7, c0;  /* Temporary variables to hold state and coefficient values */
   uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
 8001bf2:	8803      	ldrh	r3, [r0, #0]
void arm_fir_f32(
const arm_fir_instance_f32 * S,
float32_t * pSrc,
float32_t * pDst,
uint32_t blockSize)
{
 8001bf4:	9105      	str	r1, [sp, #20]
   float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
   float32_t *pStateCurnt;                        /* Points to the current sample of the state */
   float32_t *px, *pb;                            /* Temporary pointers for state and coefficient buffers */
   float32_t acc0, acc1, acc2, acc3, acc4, acc5, acc6, acc7;     /* Accumulators */
   float32_t x0, x1, x2, x3, x4, x5, x6, x7, c0;  /* Temporary variables to hold state and coefficient values */
   uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
 8001bf6:	9304      	str	r3, [sp, #16]
   uint32_t i, tapCnt, blkCnt;                    /* Loop counters */
   float32_t p0,p1,p2,p3,p4,p5,p6,p7;             /* Temporary product values */

   /* S->pState points to state array which contains previous frame (numTaps - 1) samples */
   /* pStateCurnt points to the location where the new input data should be written */
   pStateCurnt = &(S->pState[(numTaps - 1u)]);
 8001bf8:	f8dd 9010 	ldr.w	r9, [sp, #16]
    */
   blkCnt = blockSize >> 3;

   /* First part of the processing with loop unrolling.  Compute 8 outputs at a time.  
   ** a second loop below computes the remaining 1 to 7 samples. */
   while(blkCnt > 0u)
 8001bfc:	9906      	ldr	r1, [sp, #24]
float32_t * pSrc,
float32_t * pDst,
uint32_t blockSize)
{
   float32_t *pState = S->pState;                 /* State pointer */
   float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
 8001bfe:	f8d0 a008 	ldr.w	sl, [r0, #8]
const arm_fir_instance_f32 * S,
float32_t * pSrc,
float32_t * pDst,
uint32_t blockSize)
{
   float32_t *pState = S->pState;                 /* State pointer */
 8001c02:	9502      	str	r5, [sp, #8]
   uint32_t i, tapCnt, blkCnt;                    /* Loop counters */
   float32_t p0,p1,p2,p3,p4,p5,p6,p7;             /* Temporary product values */

   /* S->pState points to state array which contains previous frame (numTaps - 1) samples */
   /* pStateCurnt points to the location where the new input data should be written */
   pStateCurnt = &(S->pState[(numTaps - 1u)]);
 8001c04:	f109 38ff 	add.w	r8, r9, #4294967295
    */
   blkCnt = blockSize >> 3;

   /* First part of the processing with loop unrolling.  Compute 8 outputs at a time.  
   ** a second loop below computes the remaining 1 to 7 samples. */
   while(blkCnt > 0u)
 8001c08:	08c8      	lsrs	r0, r1, #3
   uint32_t i, tapCnt, blkCnt;                    /* Loop counters */
   float32_t p0,p1,p2,p3,p4,p5,p6,p7;             /* Temporary product values */

   /* S->pState points to state array which contains previous frame (numTaps - 1) samples */
   /* pStateCurnt points to the location where the new input data should be written */
   pStateCurnt = &(S->pState[(numTaps - 1u)]);
 8001c0a:	f8cd 800c 	str.w	r8, [sp, #12]
 8001c0e:	eb05 0b88 	add.w	fp, r5, r8, lsl #2
    */
   blkCnt = blockSize >> 3;

   /* First part of the processing with loop unrolling.  Compute 8 outputs at a time.  
   ** a second loop below computes the remaining 1 to 7 samples. */
   while(blkCnt > 0u)
 8001c12:	9007      	str	r0, [sp, #28]
 8001c14:	f000 826b 	beq.w	80020ee <arm_fir_f32+0x50a>
 8001c18:	9c04      	ldr	r4, [sp, #16]
 8001c1a:	f8dd c010 	ldr.w	ip, [sp, #16]

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 8001c1e:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8001c22:	f8cd b020 	str.w	fp, [sp, #32]
 8001c26:	08e4      	lsrs	r4, r4, #3
 8001c28:	0163      	lsls	r3, r4, #5
 8001c2a:	eb0a 0703 	add.w	r7, sl, r3
 8001c2e:	9700      	str	r7, [sp, #0]
 8001c30:	331c      	adds	r3, #28
 8001c32:	9f05      	ldr	r7, [sp, #20]
 8001c34:	9301      	str	r3, [sp, #4]
 8001c36:	462e      	mov	r6, r5
   uint32_t i, tapCnt, blkCnt;                    /* Loop counters */
   float32_t p0,p1,p2,p3,p4,p5,p6,p7;             /* Temporary product values */

   /* S->pState points to state array which contains previous frame (numTaps - 1) samples */
   /* pStateCurnt points to the location where the new input data should be written */
   pStateCurnt = &(S->pState[(numTaps - 1u)]);
 8001c38:	46d8      	mov	r8, fp
 8001c3a:	f00c 0507 	and.w	r5, ip, #7

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 8001c3e:	9209      	str	r2, [sp, #36]	; 0x24
 8001c40:	4694      	mov	ip, r2
   /* First part of the processing with loop unrolling.  Compute 8 outputs at a time.  
   ** a second loop below computes the remaining 1 to 7 samples. */
   while(blkCnt > 0u)
   {
      /* Copy four new input samples into the state buffer */
      *pStateCurnt++ = *pSrc++;
 8001c42:	683a      	ldr	r2, [r7, #0]
 8001c44:	f8c8 2000 	str.w	r2, [r8]
      *pStateCurnt++ = *pSrc++;
 8001c48:	6879      	ldr	r1, [r7, #4]
 8001c4a:	f8c8 1004 	str.w	r1, [r8, #4]
      *pStateCurnt++ = *pSrc++;
 8001c4e:	68b8      	ldr	r0, [r7, #8]
 8001c50:	f8c8 0008 	str.w	r0, [r8, #8]
      *pStateCurnt++ = *pSrc++;
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	f8c8 300c 	str.w	r3, [r8, #12]
      pb = (pCoeffs);		
   
      /* This is separated from the others to avoid 
       * a call to __aeabi_memmove which would be slower
       */
      *pStateCurnt++ = *pSrc++;
 8001c5a:	693a      	ldr	r2, [r7, #16]
 8001c5c:	f8c8 2010 	str.w	r2, [r8, #16]
      *pStateCurnt++ = *pSrc++;
 8001c60:	6979      	ldr	r1, [r7, #20]
 8001c62:	f8c8 1014 	str.w	r1, [r8, #20]
      *pStateCurnt++ = *pSrc++;
 8001c66:	69b8      	ldr	r0, [r7, #24]
 8001c68:	f8c8 0018 	str.w	r0, [r8, #24]
      *pStateCurnt++ = *pSrc++;
 8001c6c:	69fb      	ldr	r3, [r7, #28]
      /* Loop unrolling.  Process 8 taps at a time. */
      tapCnt = numTaps >> 3u;
      
      /* Loop over the number of taps.  Unroll by a factor of 8.  
       ** Repeat until we've computed numTaps-8 coefficients. */
      while(tapCnt > 0u)
 8001c6e:	eddf 7ae3 	vldr	s15, [pc, #908]	; 8001ffc <arm_fir_f32+0x418>
       * a call to __aeabi_memmove which would be slower
       */
      *pStateCurnt++ = *pSrc++;
      *pStateCurnt++ = *pSrc++;
      *pStateCurnt++ = *pSrc++;
      *pStateCurnt++ = *pSrc++;
 8001c72:	f8c8 301c 	str.w	r3, [r8, #28]

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 8001c76:	3720      	adds	r7, #32
 8001c78:	f108 0820 	add.w	r8, r8, #32
      *pStateCurnt++ = *pSrc++;
      *pStateCurnt++ = *pSrc++;
      *pStateCurnt++ = *pSrc++;

      /* Read the first seven samples from the state buffer:  x[n-numTaps], x[n-numTaps-1], x[n-numTaps-2] */
      x0 = *px++;
 8001c7c:	ed96 1a00 	vldr	s2, [r6]
      x1 = *px++;
 8001c80:	edd6 1a01 	vldr	s3, [r6, #4]
      x2 = *px++;
 8001c84:	ed96 2a02 	vldr	s4, [r6, #8]
      x3 = *px++;
 8001c88:	edd6 2a03 	vldr	s5, [r6, #12]
      x4 = *px++;
 8001c8c:	ed96 3a04 	vldr	s6, [r6, #16]
      x5 = *px++;
 8001c90:	edd6 3a05 	vldr	s7, [r6, #20]
      x6 = *px++;
 8001c94:	ed96 4a06 	vldr	s8, [r6, #24]

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 8001c98:	f106 031c 	add.w	r3, r6, #28
      /* Loop unrolling.  Process 8 taps at a time. */
      tapCnt = numTaps >> 3u;
      
      /* Loop over the number of taps.  Unroll by a factor of 8.  
       ** Repeat until we've computed numTaps-8 coefficients. */
      while(tapCnt > 0u)
 8001c9c:	eef0 4a67 	vmov.f32	s9, s15
 8001ca0:	eeb0 5a67 	vmov.f32	s10, s15
 8001ca4:	eef0 5a67 	vmov.f32	s11, s15
 8001ca8:	eeb0 6a67 	vmov.f32	s12, s15
 8001cac:	eef0 6a67 	vmov.f32	s13, s15
 8001cb0:	eeb0 7a67 	vmov.f32	s14, s15
 8001cb4:	eeb0 8a67 	vmov.f32	s16, s15
 8001cb8:	2c00      	cmp	r4, #0
 8001cba:	f000 8216 	beq.w	80020ea <arm_fir_f32+0x506>
 8001cbe:	4621      	mov	r1, r4
 8001cc0:	4650      	mov	r0, sl
      {
         /* Read the b[numTaps-1] coefficient */
         c0 = *(pb++);
 8001cc2:	ed90 9a00 	vldr	s18, [r0]

         /* Read x[n-numTaps-3] sample */
         x7 = *(px++);
 8001cc6:	ed93 0a00 	vldr	s0, [r3]

         /* Read x[n-numTaps-4] sample */
         x0 = *(px++);
         
         acc0 += p0;
         acc1 += p1;
 8001cca:	ee01 7a89 	vmla.f32	s14, s3, s18
         acc2 += p2;
 8001cce:	ee42 6a09 	vmla.f32	s13, s4, s18
         acc3 += p3;
 8001cd2:	ee02 6a89 	vmla.f32	s12, s5, s18
         acc4 += p4;
 8001cd6:	ee43 5a09 	vmla.f32	s11, s6, s18
         acc5 += p5;
 8001cda:	ee03 5a89 	vmla.f32	s10, s7, s18
         acc6 += p6;
 8001cde:	ee44 4a09 	vmla.f32	s9, s8, s18
         acc7 += p7;
 8001ce2:	ee40 7a09 	vmla.f32	s15, s0, s18

         /* acc3 +=  b[numTaps-1] * x[n-numTaps-7] */
         p7 = x7 * c0;
         
         /* Read the b[numTaps-2] coefficient */
         c0 = *(pb++);
 8001ce6:	edd0 8a01 	vldr	s17, [r0, #4]

         /* Read x[n-numTaps-3] sample */
         x7 = *(px++);

         /* acc0 +=  b[numTaps-1] * x[n-numTaps] */
         p0 = x0 * c0;
 8001cea:	ee61 0a09 	vmul.f32	s1, s2, s18
         
         /* Read the b[numTaps-2] coefficient */
         c0 = *(pb++);

         /* Read x[n-numTaps-4] sample */
         x0 = *(px++);
 8001cee:	ed93 1a01 	vldr	s2, [r3, #4]

         /* Read x[n-numTaps-5] sample */
         x1 = *(px++);
         
         acc0 += p0;
         acc1 += p1;
 8001cf2:	ee02 7a28 	vmla.f32	s14, s4, s17
         acc2 += p2;
 8001cf6:	ee42 6aa8 	vmla.f32	s13, s5, s17
         acc3 += p3;
 8001cfa:	ee03 6a28 	vmla.f32	s12, s6, s17
         acc4 += p4;
 8001cfe:	ee43 5aa8 	vmla.f32	s11, s7, s17
         acc5 += p5;
 8001d02:	ee04 5a28 	vmla.f32	s10, s8, s17
         acc6 += p6;
 8001d06:	ee40 4a28 	vmla.f32	s9, s0, s17
         acc7 += p7;
 8001d0a:	ee41 7a28 	vmla.f32	s15, s2, s17
         p5 = x6 * c0;   
         p6 = x7 * c0;   
         p7 = x0 * c0;   
         
         /* Read the b[numTaps-3] coefficient */
         c0 = *(pb++);
 8001d0e:	ed90 9a02 	vldr	s18, [r0, #8]
         acc6 += p6;
         acc7 += p7;


         /* Perform the multiply-accumulate */
         p0 = x1 * c0;
 8001d12:	ee61 aaa8 	vmul.f32	s21, s3, s17
         
         /* Read the b[numTaps-3] coefficient */
         c0 = *(pb++);

         /* Read x[n-numTaps-5] sample */
         x1 = *(px++);
 8001d16:	edd3 1a02 	vldr	s3, [r3, #8]

         /* Read x[n-numTaps-6] sample */
         x2 = *(px++);
         
         acc0 += p0;
         acc1 += p1;
 8001d1a:	ee02 7a89 	vmla.f32	s14, s5, s18
         acc2 += p2;
 8001d1e:	ee43 6a09 	vmla.f32	s13, s6, s18
         acc3 += p3;
 8001d22:	ee03 6a89 	vmla.f32	s12, s7, s18
         acc4 += p4;
 8001d26:	ee44 5a09 	vmla.f32	s11, s8, s18
         acc5 += p5;
 8001d2a:	ee00 5a09 	vmla.f32	s10, s0, s18
         acc6 += p6;
 8001d2e:	ee41 4a09 	vmla.f32	s9, s2, s18
         acc7 += p7;
 8001d32:	ee41 7a89 	vmla.f32	s15, s3, s18
         p5 = x7 * c0;   
         p6 = x0 * c0;   
         p7 = x1 * c0;   

         /* Read the b[numTaps-4] coefficient */
         c0 = *(pb++);
 8001d36:	ed90 aa03 	vldr	s20, [r0, #12]
         acc5 += p5;
         acc6 += p6;
         acc7 += p7;

         /* Perform the multiply-accumulates */      
         p0 = x2 * c0;
 8001d3a:	ee62 9a09 	vmul.f32	s19, s4, s18

         /* Read the b[numTaps-4] coefficient */
         c0 = *(pb++);

         /* Read x[n-numTaps-6] sample */
         x2 = *(px++);
 8001d3e:	ed93 2a03 	vldr	s4, [r3, #12]
         c0 = *(pb++);

         /* Read x[n-numTaps-4] sample */
         x0 = *(px++);
         
         acc0 += p0;
 8001d42:	ee38 8a20 	vadd.f32	s16, s16, s1

         /* Read x[n-numTaps-6] sample */
         x3 = *(px++);
         
         acc0 += p0;
         acc1 += p1;
 8001d46:	ee03 7a0a 	vmla.f32	s14, s6, s20
         acc2 += p2;
 8001d4a:	ee43 6a8a 	vmla.f32	s13, s7, s20
         acc3 += p3;
 8001d4e:	ee04 6a0a 	vmla.f32	s12, s8, s20
         acc4 += p4;
 8001d52:	ee40 5a0a 	vmla.f32	s11, s0, s20
         acc5 += p5;
 8001d56:	ee01 5a0a 	vmla.f32	s10, s2, s20
         acc6 += p6;
 8001d5a:	ee41 4a8a 	vmla.f32	s9, s3, s20
         acc7 += p7;
 8001d5e:	ee42 7a0a 	vmla.f32	s15, s4, s20
         p5 = x0 * c0;   
         p6 = x1 * c0;   
         p7 = x2 * c0;   

         /* Read the b[numTaps-4] coefficient */
         c0 = *(pb++);
 8001d62:	edd0 0a04 	vldr	s1, [r0, #16]
         acc5 += p5;
         acc6 += p6;
         acc7 += p7;

         /* Perform the multiply-accumulates */      
         p0 = x3 * c0;
 8001d66:	ee22 aa8a 	vmul.f32	s20, s5, s20
         c0 = *(pb++);

         /* Read x[n-numTaps-5] sample */
         x1 = *(px++);
         
         acc0 += p0;
 8001d6a:	ee78 8a2a 	vadd.f32	s17, s16, s21

         /* Read the b[numTaps-4] coefficient */
         c0 = *(pb++);

         /* Read x[n-numTaps-6] sample */
         x3 = *(px++);
 8001d6e:	edd3 2a04 	vldr	s5, [r3, #16]

         /* Read x[n-numTaps-6] sample */
         x4 = *(px++);
         
         acc0 += p0;
         acc1 += p1;
 8001d72:	ee03 7aa0 	vmla.f32	s14, s7, s1
         acc2 += p2;
 8001d76:	ee44 6a20 	vmla.f32	s13, s8, s1
         c0 = *(pb++);

         /* Read x[n-numTaps-6] sample */
         x2 = *(px++);
         
         acc0 += p0;
 8001d7a:	ee78 8aa9 	vadd.f32	s17, s17, s19
         x4 = *(px++);
         
         acc0 += p0;
         acc1 += p1;
         acc2 += p2;
         acc3 += p3;
 8001d7e:	ee00 6a20 	vmla.f32	s12, s0, s1
         acc4 += p4;
 8001d82:	ee41 5a20 	vmla.f32	s11, s2, s1
         acc5 += p5;
 8001d86:	ee01 5aa0 	vmla.f32	s10, s3, s1
         acc6 += p6;
 8001d8a:	ee42 4a20 	vmla.f32	s9, s4, s1
         acc7 += p7;
 8001d8e:	ee42 7aa0 	vmla.f32	s15, s5, s1
         p5 = x1 * c0;   
         p6 = x2 * c0;   
         p7 = x3 * c0;   

         /* Read the b[numTaps-4] coefficient */
         c0 = *(pb++);
 8001d92:	ed90 8a05 	vldr	s16, [r0, #20]
         acc5 += p5;
         acc6 += p6;
         acc7 += p7;

         /* Perform the multiply-accumulates */      
         p0 = x4 * c0;
 8001d96:	ee63 9a20 	vmul.f32	s19, s6, s1

         /* Read the b[numTaps-4] coefficient */
         c0 = *(pb++);

         /* Read x[n-numTaps-6] sample */
         x4 = *(px++);
 8001d9a:	ed93 3a05 	vldr	s6, [r3, #20]
         c0 = *(pb++);

         /* Read x[n-numTaps-6] sample */
         x3 = *(px++);
         
         acc0 += p0;
 8001d9e:	ee78 8a8a 	vadd.f32	s17, s17, s20

         /* Read x[n-numTaps-6] sample */
         x5 = *(px++);
         
         acc0 += p0;
         acc1 += p1;
 8001da2:	ee04 7a08 	vmla.f32	s14, s8, s16
         acc2 += p2;
 8001da6:	ee40 6a08 	vmla.f32	s13, s0, s16
         acc3 += p3;
 8001daa:	ee01 6a08 	vmla.f32	s12, s2, s16
         acc4 += p4;
 8001dae:	ee41 5a88 	vmla.f32	s11, s3, s16
         acc5 += p5;
 8001db2:	ee02 5a08 	vmla.f32	s10, s4, s16
         acc6 += p6;
 8001db6:	ee42 4a88 	vmla.f32	s9, s5, s16
         acc7 += p7;
 8001dba:	ee43 7a08 	vmla.f32	s15, s6, s16
         p5 = x2 * c0;   
         p6 = x3 * c0;   
         p7 = x4 * c0;   

         /* Read the b[numTaps-4] coefficient */
         c0 = *(pb++);
 8001dbe:	edd0 0a06 	vldr	s1, [r0, #24]
         acc5 += p5;
         acc6 += p6;
         acc7 += p7;

         /* Perform the multiply-accumulates */      
         p0 = x5 * c0;
 8001dc2:	ee23 8a88 	vmul.f32	s16, s7, s16
         c0 = *(pb++);

         /* Read x[n-numTaps-6] sample */
         x4 = *(px++);
         
         acc0 += p0;
 8001dc6:	ee78 8aa9 	vadd.f32	s17, s17, s19

         /* Read the b[numTaps-4] coefficient */
         c0 = *(pb++);

         /* Read x[n-numTaps-6] sample */
         x5 = *(px++);
 8001dca:	edd3 3a06 	vldr	s7, [r3, #24]
         acc5 += p5;
         acc6 += p6;
         acc7 += p7;

         /* Perform the multiply-accumulates */      
         p0 = x6 * c0;
 8001dce:	ee64 9a20 	vmul.f32	s19, s8, s1

         /* Read x[n-numTaps-6] sample */
         x6 = *(px++);
         
         acc0 += p0;
         acc1 += p1;
 8001dd2:	ee00 7a20 	vmla.f32	s14, s0, s1
         acc2 += p2;
 8001dd6:	ee41 6a20 	vmla.f32	s13, s2, s1
         acc3 += p3;
 8001dda:	ee01 6aa0 	vmla.f32	s12, s3, s1
         acc4 += p4;
 8001dde:	ee42 5a20 	vmla.f32	s11, s4, s1
         acc5 += p5;
 8001de2:	ee02 5aa0 	vmla.f32	s10, s5, s1
         acc6 += p6;
 8001de6:	ee43 4a20 	vmla.f32	s9, s6, s1
         acc7 += p7;
 8001dea:	ee43 7aa0 	vmla.f32	s15, s7, s1
         c0 = *(pb++);

         /* Read x[n-numTaps-6] sample */
         x5 = *(px++);
         
         acc0 += p0;
 8001dee:	ee38 8a88 	vadd.f32	s16, s17, s16
         p5 = x3 * c0;   
         p6 = x4 * c0;   
         p7 = x5 * c0;   

         /* Read the b[numTaps-4] coefficient */
         c0 = *(pb++);
 8001df2:	edd0 0a07 	vldr	s1, [r0, #28]

         /* Read x[n-numTaps-6] sample */
         x6 = *(px++);
 8001df6:	ed93 4a07 	vldr	s8, [r3, #28]
         
         acc0 += p0;
 8001dfa:	ee38 8a29 	vadd.f32	s16, s16, s19

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 8001dfe:	3020      	adds	r0, #32
 8001e00:	3320      	adds	r3, #32
      /* Loop unrolling.  Process 8 taps at a time. */
      tapCnt = numTaps >> 3u;
      
      /* Loop over the number of taps.  Unroll by a factor of 8.  
       ** Repeat until we've computed numTaps-8 coefficients. */
      while(tapCnt > 0u)
 8001e02:	3901      	subs	r1, #1
         p6 = x5 * c0;   
         p7 = x6 * c0;   

         tapCnt--;
         
         acc0 += p0;
 8001e04:	ee00 8a20 	vmla.f32	s16, s0, s1
         acc1 += p1;
 8001e08:	ee01 7a20 	vmla.f32	s14, s2, s1
         acc2 += p2;
 8001e0c:	ee41 6aa0 	vmla.f32	s13, s3, s1
         acc3 += p3;
 8001e10:	ee02 6a20 	vmla.f32	s12, s4, s1
         acc4 += p4;
 8001e14:	ee42 5aa0 	vmla.f32	s11, s5, s1
         acc5 += p5;
 8001e18:	ee03 5a20 	vmla.f32	s10, s6, s1
         acc6 += p6;
 8001e1c:	ee43 4aa0 	vmla.f32	s9, s7, s1
         acc7 += p7;
 8001e20:	ee44 7a20 	vmla.f32	s15, s8, s1
      /* Loop unrolling.  Process 8 taps at a time. */
      tapCnt = numTaps >> 3u;
      
      /* Loop over the number of taps.  Unroll by a factor of 8.  
       ** Repeat until we've computed numTaps-8 coefficients. */
      while(tapCnt > 0u)
 8001e24:	f47f af4d 	bne.w	8001cc2 <arm_fir_f32+0xde>

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 8001e28:	9b01      	ldr	r3, [sp, #4]
         p5 = x3 * c0;   
         p6 = x4 * c0;   
         p7 = x5 * c0;   

         /* Read the b[numTaps-4] coefficient */
         c0 = *(pb++);
 8001e2a:	9a00      	ldr	r2, [sp, #0]

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 8001e2c:	18f3      	adds	r3, r6, r3
      }

      /* If the filter length is not a multiple of 8, compute the remaining filter taps */
      tapCnt = numTaps % 0x8u;

      while(tapCnt > 0u)
 8001e2e:	2d00      	cmp	r5, #0
 8001e30:	d07b      	beq.n	8001f2a <arm_fir_f32+0x346>
      {
         /* Read coefficients */
         c0 = *(pb++);
 8001e32:	ecb2 0a01 	vldmia	r2!, {s0}
 8001e36:	1e68      	subs	r0, r5, #1

         /* Fetch 1 state variable */
         x7 = *(px++);
 8001e38:	ecf3 0a01 	vldmia	r3!, {s1}
      }

      /* If the filter length is not a multiple of 8, compute the remaining filter taps */
      tapCnt = numTaps % 0x8u;

      while(tapCnt > 0u)
 8001e3c:	4601      	mov	r1, r0
         x3 = x4;
         x4 = x5;
         x5 = x6;
         x6 = x7;
         
         acc0 += p0;
 8001e3e:	ee01 8a00 	vmla.f32	s16, s2, s0
 8001e42:	f000 0001 	and.w	r0, r0, #1
         acc1 += p1;
 8001e46:	ee01 7a80 	vmla.f32	s14, s3, s0
         acc2 += p2;
 8001e4a:	ee42 6a00 	vmla.f32	s13, s4, s0
         acc3 += p3;
 8001e4e:	ee02 6a80 	vmla.f32	s12, s5, s0
         acc4 += p4;
 8001e52:	ee43 5a00 	vmla.f32	s11, s6, s0
         acc5 += p5;
 8001e56:	ee03 5a80 	vmla.f32	s10, s7, s0
         acc6 += p6;
 8001e5a:	ee44 4a00 	vmla.f32	s9, s8, s0
         acc7 += p7;
 8001e5e:	ee40 7a80 	vmla.f32	s15, s1, s0
      }

      /* If the filter length is not a multiple of 8, compute the remaining filter taps */
      tapCnt = numTaps % 0x8u;

      while(tapCnt > 0u)
 8001e62:	2900      	cmp	r1, #0
 8001e64:	d061      	beq.n	8001f2a <arm_fir_f32+0x346>
 8001e66:	b318      	cbz	r0, 8001eb0 <arm_fir_f32+0x2cc>
      {
         /* Read coefficients */
         c0 = *(pb++);
 8001e68:	ecb2 1a01 	vldmia	r2!, {s2}

         /* Fetch 1 state variable */
         x7 = *(px++);
 8001e6c:	ecb3 0a01 	vldmia	r3!, {s0}
      }

      /* If the filter length is not a multiple of 8, compute the remaining filter taps */
      tapCnt = numTaps % 0x8u;

      while(tapCnt > 0u)
 8001e70:	3901      	subs	r1, #1
         x3 = x4;
         x4 = x5;
         x5 = x6;
         x6 = x7;
         
         acc0 += p0;
 8001e72:	ee01 8a81 	vmla.f32	s16, s3, s2
         acc1 += p1;
 8001e76:	ee02 7a01 	vmla.f32	s14, s4, s2
         acc2 += p2;
 8001e7a:	ee42 6a81 	vmla.f32	s13, s5, s2
         acc3 += p3;
 8001e7e:	ee03 6a01 	vmla.f32	s12, s6, s2
         acc4 += p4;
 8001e82:	ee43 5a81 	vmla.f32	s11, s7, s2
         acc5 += p5;
 8001e86:	ee04 5a01 	vmla.f32	s10, s8, s2
         acc6 += p6;
 8001e8a:	ee40 4a81 	vmla.f32	s9, s1, s2
 8001e8e:	eef0 1a42 	vmov.f32	s3, s4
         acc7 += p7;
 8001e92:	ee40 7a01 	vmla.f32	s15, s0, s2
 8001e96:	eeb0 2a62 	vmov.f32	s4, s5
 8001e9a:	eef0 2a43 	vmov.f32	s5, s6
 8001e9e:	eeb0 3a63 	vmov.f32	s6, s7
 8001ea2:	eef0 3a44 	vmov.f32	s7, s8
 8001ea6:	eeb0 4a60 	vmov.f32	s8, s1
         x1 = x2;
         x2 = x3;
         x3 = x4;
         x4 = x5;
         x5 = x6;
         x6 = x7;
 8001eaa:	eef0 0a40 	vmov.f32	s1, s0
      }

      /* If the filter length is not a multiple of 8, compute the remaining filter taps */
      tapCnt = numTaps % 0x8u;

      while(tapCnt > 0u)
 8001eae:	d03c      	beq.n	8001f2a <arm_fir_f32+0x346>
      {
         /* Read coefficients */
         c0 = *(pb++);
 8001eb0:	4693      	mov	fp, r2

         /* Fetch 1 state variable */
         x7 = *(px++);
 8001eb2:	4618      	mov	r0, r3
      tapCnt = numTaps % 0x8u;

      while(tapCnt > 0u)
      {
         /* Read coefficients */
         c0 = *(pb++);
 8001eb4:	ecfb 8a01 	vldmia	fp!, {s17}

         /* Fetch 1 state variable */
         x7 = *(px++);
 8001eb8:	ecb0 0a01 	vldmia	r0!, {s0}
         x3 = x4;
         x4 = x5;
         x5 = x6;
         x6 = x7;
         
         acc0 += p0;
 8001ebc:	ee01 8aa8 	vmla.f32	s16, s3, s17
         acc1 += p1;
 8001ec0:	ee02 7a28 	vmla.f32	s14, s4, s17
         acc2 += p2;
 8001ec4:	ee42 6aa8 	vmla.f32	s13, s5, s17
         acc3 += p3;
 8001ec8:	ee03 6a28 	vmla.f32	s12, s6, s17
         acc4 += p4;
 8001ecc:	ee43 5aa8 	vmla.f32	s11, s7, s17
         acc5 += p5;
 8001ed0:	ee04 5a28 	vmla.f32	s10, s8, s17
         acc6 += p6;
 8001ed4:	ee40 4aa8 	vmla.f32	s9, s1, s17
         acc7 += p7;
 8001ed8:	ee40 7a28 	vmla.f32	s15, s0, s17
      tapCnt = numTaps % 0x8u;

      while(tapCnt > 0u)
      {
         /* Read coefficients */
         c0 = *(pb++);
 8001edc:	ed92 1a01 	vldr	s2, [r2, #4]

         /* Fetch 1 state variable */
         x7 = *(px++);
 8001ee0:	edd3 8a01 	vldr	s17, [r3, #4]
 8001ee4:	1d03      	adds	r3, r0, #4
      }

      /* If the filter length is not a multiple of 8, compute the remaining filter taps */
      tapCnt = numTaps % 0x8u;

      while(tapCnt > 0u)
 8001ee6:	3902      	subs	r1, #2
         x3 = x4;
         x4 = x5;
         x5 = x6;
         x6 = x7;
         
         acc0 += p0;
 8001ee8:	ee02 8a01 	vmla.f32	s16, s4, s2
         acc1 += p1;
 8001eec:	ee02 7a81 	vmla.f32	s14, s5, s2
         acc2 += p2;
 8001ef0:	ee43 6a01 	vmla.f32	s13, s6, s2
         acc3 += p3;
 8001ef4:	ee03 6a81 	vmla.f32	s12, s7, s2
         acc4 += p4;
 8001ef8:	ee44 5a01 	vmla.f32	s11, s8, s2
         acc5 += p5;
 8001efc:	ee00 5a81 	vmla.f32	s10, s1, s2
 8001f00:	eef0 1a62 	vmov.f32	s3, s5
 8001f04:	eeb0 2a43 	vmov.f32	s4, s6
 8001f08:	eef0 2a63 	vmov.f32	s5, s7
 8001f0c:	eeb0 3a44 	vmov.f32	s6, s8
 8001f10:	eef0 3a60 	vmov.f32	s7, s1
      tapCnt = numTaps % 0x8u;

      while(tapCnt > 0u)
      {
         /* Read coefficients */
         c0 = *(pb++);
 8001f14:	f10b 0204 	add.w	r2, fp, #4
         acc1 += p1;
         acc2 += p2;
         acc3 += p3;
         acc4 += p4;
         acc5 += p5;
         acc6 += p6;
 8001f18:	ee40 4a01 	vmla.f32	s9, s0, s2
         acc7 += p7;
 8001f1c:	ee48 7a81 	vmla.f32	s15, s17, s2
 8001f20:	eeb0 4a40 	vmov.f32	s8, s0
         x1 = x2;
         x2 = x3;
         x3 = x4;
         x4 = x5;
         x5 = x6;
         x6 = x7;
 8001f24:	eef0 0a68 	vmov.f32	s1, s17
      }

      /* If the filter length is not a multiple of 8, compute the remaining filter taps */
      tapCnt = numTaps % 0x8u;

      while(tapCnt > 0u)
 8001f28:	d1c2      	bne.n	8001eb0 <arm_fir_f32+0x2cc>
         /* Decrement the loop counter */
         tapCnt--;
      }

      /* Advance the state pointer by 8 to process the next group of 8 samples */
      pState = pState + 8;
 8001f2a:	3620      	adds	r6, #32
    */
   blkCnt = blockSize >> 3;

   /* First part of the processing with loop unrolling.  Compute 8 outputs at a time.  
   ** a second loop below computes the remaining 1 to 7 samples. */
   while(blkCnt > 0u)
 8001f2c:	f1b9 0901 	subs.w	r9, r9, #1

      /* Advance the state pointer by 8 to process the next group of 8 samples */
      pState = pState + 8;

      /* The results in the 8 accumulators, store in the destination buffer. */
      *pDst++ = acc0;
 8001f30:	ed8c 8a00 	vstr	s16, [ip]
      *pDst++ = acc1;
 8001f34:	ed8c 7a01 	vstr	s14, [ip, #4]
      *pDst++ = acc2;
 8001f38:	edcc 6a02 	vstr	s13, [ip, #8]
      *pDst++ = acc3;
 8001f3c:	ed8c 6a03 	vstr	s12, [ip, #12]
      *pDst++ = acc4;
 8001f40:	edcc 5a04 	vstr	s11, [ip, #16]
      *pDst++ = acc5;
 8001f44:	ed8c 5a05 	vstr	s10, [ip, #20]
      *pDst++ = acc6;
 8001f48:	edcc 4a06 	vstr	s9, [ip, #24]
      *pDst++ = acc7;
 8001f4c:	edcc 7a07 	vstr	s15, [ip, #28]

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 8001f50:	f10c 0c20 	add.w	ip, ip, #32
    */
   blkCnt = blockSize >> 3;

   /* First part of the processing with loop unrolling.  Compute 8 outputs at a time.  
   ** a second loop below computes the remaining 1 to 7 samples. */
   while(blkCnt > 0u)
 8001f54:	f47f ae75 	bne.w	8001c42 <arm_fir_f32+0x5e>

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 8001f58:	f8dd b01c 	ldr.w	fp, [sp, #28]
 8001f5c:	9905      	ldr	r1, [sp, #20]
 8001f5e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001f62:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001f64:	9802      	ldr	r0, [sp, #8]
 8001f66:	ea4f 134b 	mov.w	r3, fp, lsl #5
 8001f6a:	18cd      	adds	r5, r1, r3
 8001f6c:	eb08 0b03 	add.w	fp, r8, r3
 8001f70:	9505      	str	r5, [sp, #20]
 8001f72:	eb00 0c03 	add.w	ip, r0, r3
 8001f76:	18d2      	adds	r2, r2, r3

   /* If the blockSize is not a multiple of 8, compute any remaining output samples here.  
   ** No loop unrolling is used. */
   blkCnt = blockSize % 0x8u;

   while(blkCnt > 0u)
 8001f78:	9b06      	ldr	r3, [sp, #24]
 8001f7a:	f013 0807 	ands.w	r8, r3, #7
 8001f7e:	d046      	beq.n	800200e <arm_fir_f32+0x42a>

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 8001f80:	9e05      	ldr	r6, [sp, #20]
 8001f82:	9c04      	ldr	r4, [sp, #16]
   {
      /* Copy one sample at a time into state buffer */
      *pStateCurnt++ = *pSrc++;

      /* Set the accumulator to zero */
      acc0 = 0.0f;
 8001f84:	ed9f 4a1d 	vldr	s8, [pc, #116]	; 8001ffc <arm_fir_f32+0x418>

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 8001f88:	1f37      	subs	r7, r6, #4
 8001f8a:	f1ac 0504 	sub.w	r5, ip, #4
 8001f8e:	4646      	mov	r6, r8
   blkCnt = blockSize % 0x8u;

   while(blkCnt > 0u)
   {
      /* Copy one sample at a time into state buffer */
      *pStateCurnt++ = *pSrc++;
 8001f90:	f857 1f04 	ldr.w	r1, [r7, #4]!
 8001f94:	f84b 1b04 	str.w	r1, [fp], #4
      i = numTaps;

      /* Perform the multiply-accumulates */
      do
      {
         acc0 += *px++ * *pb++;
 8001f98:	4653      	mov	r3, sl
 8001f9a:	edd5 1a01 	vldr	s3, [r5, #4]
 8001f9e:	ecb3 2a01 	vldmia	r3!, {s4}
 8001fa2:	eef0 2a44 	vmov.f32	s5, s8
 8001fa6:	ee41 2a82 	vmla.f32	s5, s3, s4
 8001faa:	1e60      	subs	r0, r4, #1
         i--;

      } while(i > 0u);
 8001fac:	4601      	mov	r1, r0
 8001fae:	f000 0901 	and.w	r9, r0, #1
      i = numTaps;

      /* Perform the multiply-accumulates */
      do
      {
         acc0 += *px++ * *pb++;
 8001fb2:	eef0 0a62 	vmov.f32	s1, s5
 8001fb6:	1d28      	adds	r0, r5, #4
         i--;

      } while(i > 0u);
 8001fb8:	b311      	cbz	r1, 8002000 <arm_fir_f32+0x41c>
 8001fba:	f1b9 0f00 	cmp.w	r9, #0
 8001fbe:	d009      	beq.n	8001fd4 <arm_fir_f32+0x3f0>
      i = numTaps;

      /* Perform the multiply-accumulates */
      do
      {
         acc0 += *px++ * *pb++;
 8001fc0:	3004      	adds	r0, #4
 8001fc2:	ed90 3a00 	vldr	s6, [r0]
 8001fc6:	edda 3a01 	vldr	s7, [sl, #4]
 8001fca:	3304      	adds	r3, #4
         i--;

      } while(i > 0u);
 8001fcc:	3901      	subs	r1, #1
      i = numTaps;

      /* Perform the multiply-accumulates */
      do
      {
         acc0 += *px++ * *pb++;
 8001fce:	ee43 0a23 	vmla.f32	s1, s6, s7
         i--;

      } while(i > 0u);
 8001fd2:	d015      	beq.n	8002000 <arm_fir_f32+0x41c>
      i = numTaps;

      /* Perform the multiply-accumulates */
      do
      {
         acc0 += *px++ * *pb++;
 8001fd4:	4699      	mov	r9, r3
 8001fd6:	edd0 4a01 	vldr	s9, [r0, #4]
 8001fda:	ecb9 5a01 	vldmia	r9!, {s10}
 8001fde:	ee44 0a85 	vmla.f32	s1, s9, s10
 8001fe2:	edd3 5a01 	vldr	s11, [r3, #4]
 8001fe6:	ed90 6a02 	vldr	s12, [r0, #8]
 8001fea:	3008      	adds	r0, #8
         i--;

      } while(i > 0u);
 8001fec:	3902      	subs	r1, #2
      i = numTaps;

      /* Perform the multiply-accumulates */
      do
      {
         acc0 += *px++ * *pb++;
 8001fee:	ee46 0a25 	vmla.f32	s1, s12, s11
 8001ff2:	f109 0304 	add.w	r3, r9, #4
         i--;

      } while(i > 0u);
 8001ff6:	d1ed      	bne.n	8001fd4 <arm_fir_f32+0x3f0>
 8001ff8:	e002      	b.n	8002000 <arm_fir_f32+0x41c>
 8001ffa:	bf00      	nop
 8001ffc:	00000000 	.word	0x00000000
 8002000:	3504      	adds	r5, #4

   /* If the blockSize is not a multiple of 8, compute any remaining output samples here.  
   ** No loop unrolling is used. */
   blkCnt = blockSize % 0x8u;

   while(blkCnt > 0u)
 8002002:	3e01      	subs	r6, #1
         i--;

      } while(i > 0u);

      /* The result is store in the destination buffer. */
      *pDst++ = acc0;
 8002004:	ece2 0a01 	vstmia	r2!, {s1}

   /* If the blockSize is not a multiple of 8, compute any remaining output samples here.  
   ** No loop unrolling is used. */
   blkCnt = blockSize % 0x8u;

   while(blkCnt > 0u)
 8002008:	d1c2      	bne.n	8001f90 <arm_fir_f32+0x3ac>
 800200a:	eb0c 0c88 	add.w	ip, ip, r8, lsl #2
   pStateCurnt = S->pState;

   tapCnt = (numTaps - 1u) >> 2u;

   /* copy data */
   while(tapCnt > 0u)
 800200e:	9a03      	ldr	r2, [sp, #12]
 8002010:	0895      	lsrs	r5, r2, #2
 8002012:	d06e      	beq.n	80020f2 <arm_fir_f32+0x50e>
   {
      *pStateCurnt++ = *pState++;
 8002014:	f8dc 0000 	ldr.w	r0, [ip]
 8002018:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800201c:	f8c9 0000 	str.w	r0, [r9]
      *pStateCurnt++ = *pState++;
 8002020:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8002024:	f8c9 1004 	str.w	r1, [r9, #4]
      *pStateCurnt++ = *pState++;
 8002028:	f8dc 2008 	ldr.w	r2, [ip, #8]
 800202c:	f8c9 2008 	str.w	r2, [r9, #8]
 8002030:	1e6b      	subs	r3, r5, #1
      *pStateCurnt++ = *pState++;
 8002032:	f8dc 200c 	ldr.w	r2, [ip, #12]
   pStateCurnt = S->pState;

   tapCnt = (numTaps - 1u) >> 2u;

   /* copy data */
   while(tapCnt > 0u)
 8002036:	4618      	mov	r0, r3
 8002038:	f003 0101 	and.w	r1, r3, #1

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 800203c:	464b      	mov	r3, r9
   while(tapCnt > 0u)
   {
      *pStateCurnt++ = *pState++;
      *pStateCurnt++ = *pState++;
      *pStateCurnt++ = *pState++;
      *pStateCurnt++ = *pState++;
 800203e:	f8c9 200c 	str.w	r2, [r9, #12]

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 8002042:	3310      	adds	r3, #16
 8002044:	f10c 0210 	add.w	r2, ip, #16
   pStateCurnt = S->pState;

   tapCnt = (numTaps - 1u) >> 2u;

   /* copy data */
   while(tapCnt > 0u)
 8002048:	b318      	cbz	r0, 8002092 <arm_fir_f32+0x4ae>
 800204a:	b159      	cbz	r1, 8002064 <arm_fir_f32+0x480>
   {
      *pStateCurnt++ = *pState++;
 800204c:	6811      	ldr	r1, [r2, #0]
 800204e:	6019      	str	r1, [r3, #0]
      *pStateCurnt++ = *pState++;
 8002050:	6851      	ldr	r1, [r2, #4]
 8002052:	6059      	str	r1, [r3, #4]
      *pStateCurnt++ = *pState++;
 8002054:	6891      	ldr	r1, [r2, #8]
 8002056:	6099      	str	r1, [r3, #8]
      *pStateCurnt++ = *pState++;
 8002058:	68d1      	ldr	r1, [r2, #12]

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 800205a:	3210      	adds	r2, #16
   while(tapCnt > 0u)
   {
      *pStateCurnt++ = *pState++;
      *pStateCurnt++ = *pState++;
      *pStateCurnt++ = *pState++;
      *pStateCurnt++ = *pState++;
 800205c:	60d9      	str	r1, [r3, #12]

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 800205e:	3310      	adds	r3, #16
   pStateCurnt = S->pState;

   tapCnt = (numTaps - 1u) >> 2u;

   /* copy data */
   while(tapCnt > 0u)
 8002060:	3801      	subs	r0, #1
 8002062:	d016      	beq.n	8002092 <arm_fir_f32+0x4ae>
   {
      *pStateCurnt++ = *pState++;
 8002064:	6814      	ldr	r4, [r2, #0]
 8002066:	601c      	str	r4, [r3, #0]
      *pStateCurnt++ = *pState++;
 8002068:	6851      	ldr	r1, [r2, #4]
 800206a:	6059      	str	r1, [r3, #4]
      *pStateCurnt++ = *pState++;
 800206c:	6894      	ldr	r4, [r2, #8]
 800206e:	609c      	str	r4, [r3, #8]
      *pStateCurnt++ = *pState++;
 8002070:	68d1      	ldr	r1, [r2, #12]
 8002072:	60d9      	str	r1, [r3, #12]
   tapCnt = (numTaps - 1u) >> 2u;

   /* copy data */
   while(tapCnt > 0u)
   {
      *pStateCurnt++ = *pState++;
 8002074:	6914      	ldr	r4, [r2, #16]
 8002076:	611c      	str	r4, [r3, #16]
      *pStateCurnt++ = *pState++;
 8002078:	6954      	ldr	r4, [r2, #20]
 800207a:	615c      	str	r4, [r3, #20]

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 800207c:	f103 0110 	add.w	r1, r3, #16
   /* copy data */
   while(tapCnt > 0u)
   {
      *pStateCurnt++ = *pState++;
      *pStateCurnt++ = *pState++;
      *pStateCurnt++ = *pState++;
 8002080:	6993      	ldr	r3, [r2, #24]
 8002082:	608b      	str	r3, [r1, #8]
      *pStateCurnt++ = *pState++;
 8002084:	69d4      	ldr	r4, [r2, #28]

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 8002086:	3220      	adds	r2, #32
   pStateCurnt = S->pState;

   tapCnt = (numTaps - 1u) >> 2u;

   /* copy data */
   while(tapCnt > 0u)
 8002088:	3802      	subs	r0, #2

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 800208a:	f101 0310 	add.w	r3, r1, #16
   while(tapCnt > 0u)
   {
      *pStateCurnt++ = *pState++;
      *pStateCurnt++ = *pState++;
      *pStateCurnt++ = *pState++;
      *pStateCurnt++ = *pState++;
 800208e:	60cc      	str	r4, [r1, #12]
   pStateCurnt = S->pState;

   tapCnt = (numTaps - 1u) >> 2u;

   /* copy data */
   while(tapCnt > 0u)
 8002090:	d1e8      	bne.n	8002064 <arm_fir_f32+0x480>
 8002092:	9a02      	ldr	r2, [sp, #8]

#ifndef ARM_MATH_CM0_FAMILY

/* Run the below code for Cortex-M4 and Cortex-M3 */

void arm_fir_f32(
 8002094:	012d      	lsls	r5, r5, #4
 8002096:	1953      	adds	r3, r2, r5
 8002098:	44ac      	add	ip, r5

   /* Calculate remaining number of copies */
   tapCnt = (numTaps - 1u) % 0x4u;

   /* Copy the remaining q31_t data */
   while(tapCnt > 0u)
 800209a:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800209e:	f019 0003 	ands.w	r0, r9, #3
 80020a2:	d01c      	beq.n	80020de <arm_fir_f32+0x4fa>
 80020a4:	1e41      	subs	r1, r0, #1
   {
      *pStateCurnt++ = *pState++;
 80020a6:	f8dc 0000 	ldr.w	r0, [ip]

   /* Calculate remaining number of copies */
   tapCnt = (numTaps - 1u) % 0x4u;

   /* Copy the remaining q31_t data */
   while(tapCnt > 0u)
 80020aa:	460a      	mov	r2, r1
   {
      *pStateCurnt++ = *pState++;
 80020ac:	f843 0b04 	str.w	r0, [r3], #4
 80020b0:	f001 0101 	and.w	r1, r1, #1

   /* Calculate remaining number of copies */
   tapCnt = (numTaps - 1u) % 0x4u;

   /* Copy the remaining q31_t data */
   while(tapCnt > 0u)
 80020b4:	b19a      	cbz	r2, 80020de <arm_fir_f32+0x4fa>
 80020b6:	b129      	cbz	r1, 80020c4 <arm_fir_f32+0x4e0>
   {
      *pStateCurnt++ = *pState++;
 80020b8:	f85c 0f04 	ldr.w	r0, [ip, #4]!

   /* Calculate remaining number of copies */
   tapCnt = (numTaps - 1u) % 0x4u;

   /* Copy the remaining q31_t data */
   while(tapCnt > 0u)
 80020bc:	3a01      	subs	r2, #1
   {
      *pStateCurnt++ = *pState++;
 80020be:	f843 0b04 	str.w	r0, [r3], #4

   /* Calculate remaining number of copies */
   tapCnt = (numTaps - 1u) % 0x4u;

   /* Copy the remaining q31_t data */
   while(tapCnt > 0u)
 80020c2:	d00c      	beq.n	80020de <arm_fir_f32+0x4fa>
   {
      *pStateCurnt++ = *pState++;
 80020c4:	f8dc 0004 	ldr.w	r0, [ip, #4]
 80020c8:	4619      	mov	r1, r3
 80020ca:	f841 0b04 	str.w	r0, [r1], #4
 80020ce:	f8dc 0008 	ldr.w	r0, [ip, #8]
 80020d2:	6058      	str	r0, [r3, #4]
 80020d4:	1d0b      	adds	r3, r1, #4

   /* Calculate remaining number of copies */
   tapCnt = (numTaps - 1u) % 0x4u;

   /* Copy the remaining q31_t data */
   while(tapCnt > 0u)
 80020d6:	3a02      	subs	r2, #2
 80020d8:	f10c 0c08 	add.w	ip, ip, #8
 80020dc:	d1f2      	bne.n	80020c4 <arm_fir_f32+0x4e0>
      *pStateCurnt++ = *pState++;

      /* Decrement the loop counter */
      tapCnt--;
   }
}
 80020de:	b00a      	add	sp, #40	; 0x28
 80020e0:	ecbd 8b06 	vpop	{d8-d10}
 80020e4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80020e8:	4770      	bx	lr

      /* Initialize state pointer */
      px = pState;

      /* Initialize coeff pointer */
      pb = (pCoeffs);		
 80020ea:	4652      	mov	r2, sl
 80020ec:	e69f      	b.n	8001e2e <arm_fir_f32+0x24a>
 80020ee:	46ac      	mov	ip, r5
 80020f0:	e742      	b.n	8001f78 <arm_fir_f32+0x394>
   /* Processing is complete.  
   ** Now copy the last numTaps - 1 samples to the start of the state buffer.  
   ** This prepares the state buffer for the next function call. */

   /* Points to the start of the state buffer */
   pStateCurnt = S->pState;
 80020f2:	9b02      	ldr	r3, [sp, #8]
 80020f4:	e7d1      	b.n	800209a <arm_fir_f32+0x4b6>
 80020f6:	bf00      	nop

080020f8 <arm_fir_init_f32>:
  arm_fir_instance_f32 * S,
  uint16_t numTaps,
  float32_t * pCoeffs,
  float32_t * pState,
  uint32_t blockSize)
{
 80020f8:	b570      	push	{r4, r5, r6, lr}

  /* Assign coefficient pointer */
  S->pCoeffs = pCoeffs;

  /* Clear state buffer and the size of state buffer is (blockSize + numTaps - 1) */
  memset(pState, 0, (numTaps + (blockSize - 1u)) * sizeof(float32_t));
 80020fa:	f101 4580 	add.w	r5, r1, #1073741824	; 0x40000000
  arm_fir_instance_f32 * S,
  uint16_t numTaps,
  float32_t * pCoeffs,
  float32_t * pState,
  uint32_t blockSize)
{
 80020fe:	461e      	mov	r6, r3

  /* Assign coefficient pointer */
  S->pCoeffs = pCoeffs;

  /* Clear state buffer and the size of state buffer is (blockSize + numTaps - 1) */
  memset(pState, 0, (numTaps + (blockSize - 1u)) * sizeof(float32_t));
 8002100:	9b04      	ldr	r3, [sp, #16]
  arm_fir_instance_f32 * S,
  uint16_t numTaps,
  float32_t * pCoeffs,
  float32_t * pState,
  uint32_t blockSize)
{
 8002102:	4604      	mov	r4, r0

  /* Assign coefficient pointer */
  S->pCoeffs = pCoeffs;

  /* Clear state buffer and the size of state buffer is (blockSize + numTaps - 1) */
  memset(pState, 0, (numTaps + (blockSize - 1u)) * sizeof(float32_t));
 8002104:	1e68      	subs	r0, r5, #1
 8002106:	18c5      	adds	r5, r0, r3
{
  /* Assign filter taps */
  S->numTaps = numTaps;

  /* Assign coefficient pointer */
  S->pCoeffs = pCoeffs;
 8002108:	60a2      	str	r2, [r4, #8]
  float32_t * pCoeffs,
  float32_t * pState,
  uint32_t blockSize)
{
  /* Assign filter taps */
  S->numTaps = numTaps;
 800210a:	8021      	strh	r1, [r4, #0]

  /* Assign coefficient pointer */
  S->pCoeffs = pCoeffs;

  /* Clear state buffer and the size of state buffer is (blockSize + numTaps - 1) */
  memset(pState, 0, (numTaps + (blockSize - 1u)) * sizeof(float32_t));
 800210c:	4630      	mov	r0, r6
 800210e:	2100      	movs	r1, #0
 8002110:	00aa      	lsls	r2, r5, #2
 8002112:	f001 f85b 	bl	80031cc <memset>

  /* Assign state pointer */
  S->pState = pState;
 8002116:	6066      	str	r6, [r4, #4]
 8002118:	bd70      	pop	{r4, r5, r6, pc}
 800211a:	bf00      	nop

0800211c <log10>:
 800211c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002120:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 80021fc <log10+0xe0>
 8002124:	b08a      	sub	sp, #40	; 0x28
 8002126:	4604      	mov	r4, r0
 8002128:	460d      	mov	r5, r1
 800212a:	f000 f869 	bl	8002200 <__ieee754_log10>
 800212e:	f998 3000 	ldrsb.w	r3, [r8]
 8002132:	3301      	adds	r3, #1
 8002134:	4606      	mov	r6, r0
 8002136:	460f      	mov	r7, r1
 8002138:	d00b      	beq.n	8002152 <log10+0x36>
 800213a:	4620      	mov	r0, r4
 800213c:	4629      	mov	r1, r5
 800213e:	f000 f8f3 	bl	8002328 <__fpclassifyd>
 8002142:	b130      	cbz	r0, 8002152 <log10+0x36>
 8002144:	4620      	mov	r0, r4
 8002146:	4629      	mov	r1, r5
 8002148:	2200      	movs	r2, #0
 800214a:	2300      	movs	r3, #0
 800214c:	f000 ff58 	bl	8003000 <__aeabi_dcmple>
 8002150:	b920      	cbnz	r0, 800215c <log10+0x40>
 8002152:	4630      	mov	r0, r6
 8002154:	4639      	mov	r1, r7
 8002156:	b00a      	add	sp, #40	; 0x28
 8002158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800215c:	4825      	ldr	r0, [pc, #148]	; (80021f4 <log10+0xd8>)
 800215e:	f898 6000 	ldrb.w	r6, [r8]
 8002162:	9001      	str	r0, [sp, #4]
 8002164:	2100      	movs	r1, #0
 8002166:	9108      	str	r1, [sp, #32]
 8002168:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800216c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8002170:	bb4e      	cbnz	r6, 80021c6 <log10+0xaa>
 8002172:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002176:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800217a:	f2cc 73ef 	movt	r3, #51183	; 0xc7ef
 800217e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002182:	4620      	mov	r0, r4
 8002184:	4629      	mov	r1, r5
 8002186:	2200      	movs	r2, #0
 8002188:	2300      	movs	r3, #0
 800218a:	f000 ff25 	bl	8002fd8 <__aeabi_dcmpeq>
 800218e:	b160      	cbz	r0, 80021aa <log10+0x8e>
 8002190:	2302      	movs	r3, #2
 8002192:	429e      	cmp	r6, r3
 8002194:	9300      	str	r3, [sp, #0]
 8002196:	d022      	beq.n	80021de <log10+0xc2>
 8002198:	4668      	mov	r0, sp
 800219a:	f000 f8f9 	bl	8002390 <matherr>
 800219e:	b1f0      	cbz	r0, 80021de <log10+0xc2>
 80021a0:	9808      	ldr	r0, [sp, #32]
 80021a2:	bb08      	cbnz	r0, 80021e8 <log10+0xcc>
 80021a4:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 80021a8:	e7d3      	b.n	8002152 <log10+0x36>
 80021aa:	2201      	movs	r2, #1
 80021ac:	2e02      	cmp	r6, #2
 80021ae:	9200      	str	r2, [sp, #0]
 80021b0:	d010      	beq.n	80021d4 <log10+0xb8>
 80021b2:	4668      	mov	r0, sp
 80021b4:	f000 f8ec 	bl	8002390 <matherr>
 80021b8:	b160      	cbz	r0, 80021d4 <log10+0xb8>
 80021ba:	480f      	ldr	r0, [pc, #60]	; (80021f8 <log10+0xdc>)
 80021bc:	f000 f8ea 	bl	8002394 <nan>
 80021c0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80021c4:	e7ec      	b.n	80021a0 <log10+0x84>
 80021c6:	2300      	movs	r3, #0
 80021c8:	2200      	movs	r2, #0
 80021ca:	f6cf 73f0 	movt	r3, #65520	; 0xfff0
 80021ce:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80021d2:	e7d6      	b.n	8002182 <log10+0x66>
 80021d4:	f000 ffaa 	bl	800312c <__errno>
 80021d8:	2721      	movs	r7, #33	; 0x21
 80021da:	6007      	str	r7, [r0, #0]
 80021dc:	e7ed      	b.n	80021ba <log10+0x9e>
 80021de:	f000 ffa5 	bl	800312c <__errno>
 80021e2:	2622      	movs	r6, #34	; 0x22
 80021e4:	6006      	str	r6, [r0, #0]
 80021e6:	e7db      	b.n	80021a0 <log10+0x84>
 80021e8:	f000 ffa0 	bl	800312c <__errno>
 80021ec:	9908      	ldr	r1, [sp, #32]
 80021ee:	6001      	str	r1, [r0, #0]
 80021f0:	e7d8      	b.n	80021a4 <log10+0x88>
 80021f2:	bf00      	nop
 80021f4:	080035a0 	.word	0x080035a0
 80021f8:	080035a8 	.word	0x080035a8
 80021fc:	2000180c 	.word	0x2000180c

08002200 <__ieee754_log10>:
 8002200:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8002204:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002208:	460a      	mov	r2, r1
 800220a:	4606      	mov	r6, r0
 800220c:	460f      	mov	r7, r1
 800220e:	4604      	mov	r4, r0
 8002210:	460d      	mov	r5, r1
 8002212:	da1e      	bge.n	8002252 <__ieee754_log10+0x52>
 8002214:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8002218:	4302      	orrs	r2, r0
 800221a:	d063      	beq.n	80022e4 <__ieee754_log10+0xe4>
 800221c:	2900      	cmp	r1, #0
 800221e:	db6b      	blt.n	80022f8 <__ieee754_log10+0xf8>
 8002220:	2300      	movs	r3, #0
 8002222:	2200      	movs	r2, #0
 8002224:	f2c4 3350 	movt	r3, #17232	; 0x4350
 8002228:	f000 fc6e 	bl	8002b08 <__aeabi_dmul>
 800222c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002230:	460a      	mov	r2, r1
 8002232:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
 8002236:	429a      	cmp	r2, r3
 8002238:	460f      	mov	r7, r1
 800223a:	4606      	mov	r6, r0
 800223c:	f06f 0135 	mvn.w	r1, #53	; 0x35
 8002240:	dd0e      	ble.n	8002260 <__ieee754_log10+0x60>
 8002242:	4630      	mov	r0, r6
 8002244:	4639      	mov	r1, r7
 8002246:	4632      	mov	r2, r6
 8002248:	463b      	mov	r3, r7
 800224a:	f000 faab 	bl	80027a4 <__adddf3>
 800224e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002252:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002256:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
 800225a:	2100      	movs	r1, #0
 800225c:	429a      	cmp	r2, r3
 800225e:	dcf0      	bgt.n	8002242 <__ieee754_log10+0x42>
 8002260:	1513      	asrs	r3, r2, #20
 8002262:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8002266:	1858      	adds	r0, r3, r1
 8002268:	ea4f 78d0 	mov.w	r8, r0, lsr #31
 800226c:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8002270:	4440      	add	r0, r8
 8002272:	f422 0970 	bic.w	r9, r2, #15728640	; 0xf00000
 8002276:	f5c8 787f 	rsb	r8, r8, #1020	; 0x3fc
 800227a:	f000 fbdf 	bl	8002a3c <__aeabi_i2d>
 800227e:	f108 0803 	add.w	r8, r8, #3
 8002282:	ea49 5708 	orr.w	r7, r9, r8, lsl #20
 8002286:	4604      	mov	r4, r0
 8002288:	460d      	mov	r5, r1
 800228a:	4630      	mov	r0, r6
 800228c:	4639      	mov	r1, r7
 800228e:	f000 f887 	bl	80023a0 <__ieee754_log>
 8002292:	a31f      	add	r3, pc, #124	; (adr r3, 8002310 <__ieee754_log10+0x110>)
 8002294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002298:	4680      	mov	r8, r0
 800229a:	4689      	mov	r9, r1
 800229c:	4620      	mov	r0, r4
 800229e:	4629      	mov	r1, r5
 80022a0:	f000 fc32 	bl	8002b08 <__aeabi_dmul>
 80022a4:	a31c      	add	r3, pc, #112	; (adr r3, 8002318 <__ieee754_log10+0x118>)
 80022a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022aa:	4606      	mov	r6, r0
 80022ac:	460f      	mov	r7, r1
 80022ae:	4620      	mov	r0, r4
 80022b0:	4629      	mov	r1, r5
 80022b2:	f000 fc29 	bl	8002b08 <__aeabi_dmul>
 80022b6:	a31a      	add	r3, pc, #104	; (adr r3, 8002320 <__ieee754_log10+0x120>)
 80022b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022bc:	4604      	mov	r4, r0
 80022be:	460d      	mov	r5, r1
 80022c0:	4640      	mov	r0, r8
 80022c2:	4649      	mov	r1, r9
 80022c4:	f000 fc20 	bl	8002b08 <__aeabi_dmul>
 80022c8:	4602      	mov	r2, r0
 80022ca:	460b      	mov	r3, r1
 80022cc:	4620      	mov	r0, r4
 80022ce:	4629      	mov	r1, r5
 80022d0:	f000 fa68 	bl	80027a4 <__adddf3>
 80022d4:	4602      	mov	r2, r0
 80022d6:	460b      	mov	r3, r1
 80022d8:	4630      	mov	r0, r6
 80022da:	4639      	mov	r1, r7
 80022dc:	f000 fa62 	bl	80027a4 <__adddf3>
 80022e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80022e4:	2100      	movs	r1, #0
 80022e6:	2000      	movs	r0, #0
 80022e8:	2200      	movs	r2, #0
 80022ea:	2300      	movs	r3, #0
 80022ec:	f2cc 3150 	movt	r1, #50000	; 0xc350
 80022f0:	f000 fd34 	bl	8002d5c <__aeabi_ddiv>
 80022f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80022f8:	4602      	mov	r2, r0
 80022fa:	460b      	mov	r3, r1
 80022fc:	f000 fa50 	bl	80027a0 <__aeabi_dsub>
 8002300:	2200      	movs	r2, #0
 8002302:	2300      	movs	r3, #0
 8002304:	f000 fd2a 	bl	8002d5c <__aeabi_ddiv>
 8002308:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800230c:	f3af 8000 	nop.w
 8002310:	509f6000 	.word	0x509f6000
 8002314:	3fd34413 	.word	0x3fd34413
 8002318:	11f12b36 	.word	0x11f12b36
 800231c:	3d59fef3 	.word	0x3d59fef3
 8002320:	1526e50e 	.word	0x1526e50e
 8002324:	3fdbcb7b 	.word	0x3fdbcb7b

08002328 <__fpclassifyd>:
 8002328:	460b      	mov	r3, r1
 800232a:	b161      	cbz	r1, 8002346 <__fpclassifyd+0x1e>
 800232c:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8002330:	d009      	beq.n	8002346 <__fpclassifyd+0x1e>
 8002332:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002336:	f5a3 1180 	sub.w	r1, r3, #1048576	; 0x100000
 800233a:	f6c7 72df 	movt	r2, #32735	; 0x7fdf
 800233e:	4291      	cmp	r1, r2
 8002340:	d805      	bhi.n	800234e <__fpclassifyd+0x26>
 8002342:	2004      	movs	r0, #4
 8002344:	4770      	bx	lr
 8002346:	2800      	cmp	r0, #0
 8002348:	d1f3      	bne.n	8002332 <__fpclassifyd+0xa>
 800234a:	2002      	movs	r0, #2
 800234c:	4770      	bx	lr
 800234e:	f103 41ff 	add.w	r1, r3, #2139095040	; 0x7f800000
 8002352:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
 8002356:	4291      	cmp	r1, r2
 8002358:	d9f3      	bls.n	8002342 <__fpclassifyd+0x1a>
 800235a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800235e:	f2c0 020f 	movt	r2, #15
 8002362:	4293      	cmp	r3, r2
 8002364:	d801      	bhi.n	800236a <__fpclassifyd+0x42>
 8002366:	2003      	movs	r0, #3
 8002368:	4770      	bx	lr
 800236a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800236e:	4291      	cmp	r1, r2
 8002370:	d9f9      	bls.n	8002366 <__fpclassifyd+0x3e>
 8002372:	2200      	movs	r2, #0
 8002374:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 8002378:	4293      	cmp	r3, r2
 800237a:	d004      	beq.n	8002386 <__fpclassifyd+0x5e>
 800237c:	f513 1f80 	cmn.w	r3, #1048576	; 0x100000
 8002380:	d001      	beq.n	8002386 <__fpclassifyd+0x5e>
 8002382:	2000      	movs	r0, #0
 8002384:	4770      	bx	lr
 8002386:	f1d0 0001 	rsbs	r0, r0, #1
 800238a:	bf38      	it	cc
 800238c:	2000      	movcc	r0, #0
 800238e:	4770      	bx	lr

08002390 <matherr>:
 8002390:	2000      	movs	r0, #0
 8002392:	4770      	bx	lr

08002394 <nan>:
 8002394:	2100      	movs	r1, #0
 8002396:	2000      	movs	r0, #0
 8002398:	f6c7 71f8 	movt	r1, #32760	; 0x7ff8
 800239c:	4770      	bx	lr
 800239e:	bf00      	nop

080023a0 <__ieee754_log>:
 80023a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80023a4:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80023a8:	b087      	sub	sp, #28
 80023aa:	4602      	mov	r2, r0
 80023ac:	460b      	mov	r3, r1
 80023ae:	4604      	mov	r4, r0
 80023b0:	460d      	mov	r5, r1
 80023b2:	460e      	mov	r6, r1
 80023b4:	da64      	bge.n	8002480 <__ieee754_log+0xe0>
 80023b6:	f021 4500 	bic.w	r5, r1, #2147483648	; 0x80000000
 80023ba:	4305      	orrs	r5, r0
 80023bc:	f000 8100 	beq.w	80025c0 <__ieee754_log+0x220>
 80023c0:	2900      	cmp	r1, #0
 80023c2:	f2c0 817f 	blt.w	80026c4 <__ieee754_log+0x324>
 80023c6:	2300      	movs	r3, #0
 80023c8:	2200      	movs	r2, #0
 80023ca:	f2c4 3350 	movt	r3, #17232	; 0x4350
 80023ce:	f000 fb9b 	bl	8002b08 <__aeabi_dmul>
 80023d2:	4602      	mov	r2, r0
 80023d4:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80023d8:	460d      	mov	r5, r1
 80023da:	f6c7 70ef 	movt	r0, #32751	; 0x7fef
 80023de:	4285      	cmp	r5, r0
 80023e0:	460b      	mov	r3, r1
 80023e2:	f06f 0735 	mvn.w	r7, #53	; 0x35
 80023e6:	dc52      	bgt.n	800248e <__ieee754_log+0xee>
 80023e8:	f025 467f 	bic.w	r6, r5, #4278190080	; 0xff000000
 80023ec:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
 80023f0:	f506 2415 	add.w	r4, r6, #610304	; 0x95000
 80023f4:	f604 7364 	addw	r3, r4, #3940	; 0xf64
 80023f8:	f403 1480 	and.w	r4, r3, #1048576	; 0x100000
 80023fc:	f084 517f 	eor.w	r1, r4, #1069547520	; 0x3fc00000
 8002400:	f481 1040 	eor.w	r0, r1, #3145728	; 0x300000
 8002404:	ea40 0306 	orr.w	r3, r0, r6
 8002408:	4619      	mov	r1, r3
 800240a:	2300      	movs	r3, #0
 800240c:	4610      	mov	r0, r2
 800240e:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8002412:	2200      	movs	r2, #0
 8002414:	f000 f9c4 	bl	80027a0 <__aeabi_dsub>
 8002418:	ea4f 5825 	mov.w	r8, r5, asr #20
 800241c:	1cb2      	adds	r2, r6, #2
 800241e:	f2a8 3aff 	subw	sl, r8, #1023	; 0x3ff
 8002422:	f422 0370 	bic.w	r3, r2, #15728640	; 0xf00000
 8002426:	eb0a 0b07 	add.w	fp, sl, r7
 800242a:	2200      	movs	r2, #0
 800242c:	2b02      	cmp	r3, #2
 800242e:	eb0b 5814 	add.w	r8, fp, r4, lsr #20
 8002432:	4682      	mov	sl, r0
 8002434:	468b      	mov	fp, r1
 8002436:	dc31      	bgt.n	800249c <__ieee754_log+0xfc>
 8002438:	2300      	movs	r3, #0
 800243a:	f000 fdcd 	bl	8002fd8 <__aeabi_dcmpeq>
 800243e:	2800      	cmp	r0, #0
 8002440:	f000 80c7 	beq.w	80025d2 <__ieee754_log+0x232>
 8002444:	f1b8 0f00 	cmp.w	r8, #0
 8002448:	f000 8143 	beq.w	80026d2 <__ieee754_log+0x332>
 800244c:	4640      	mov	r0, r8
 800244e:	f000 faf5 	bl	8002a3c <__aeabi_i2d>
 8002452:	a3a1      	add	r3, pc, #644	; (adr r3, 80026d8 <__ieee754_log+0x338>)
 8002454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002458:	4606      	mov	r6, r0
 800245a:	460f      	mov	r7, r1
 800245c:	f000 fb54 	bl	8002b08 <__aeabi_dmul>
 8002460:	a39f      	add	r3, pc, #636	; (adr r3, 80026e0 <__ieee754_log+0x340>)
 8002462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002466:	4604      	mov	r4, r0
 8002468:	460d      	mov	r5, r1
 800246a:	4630      	mov	r0, r6
 800246c:	4639      	mov	r1, r7
 800246e:	f000 fb4b 	bl	8002b08 <__aeabi_dmul>
 8002472:	4602      	mov	r2, r0
 8002474:	460b      	mov	r3, r1
 8002476:	4620      	mov	r0, r4
 8002478:	4629      	mov	r1, r5
 800247a:	f000 f993 	bl	80027a4 <__adddf3>
 800247e:	e00a      	b.n	8002496 <__ieee754_log+0xf6>
 8002480:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002484:	f6c7 70ef 	movt	r0, #32751	; 0x7fef
 8002488:	2700      	movs	r7, #0
 800248a:	4285      	cmp	r5, r0
 800248c:	ddac      	ble.n	80023e8 <__ieee754_log+0x48>
 800248e:	4610      	mov	r0, r2
 8002490:	4619      	mov	r1, r3
 8002492:	f000 f987 	bl	80027a4 <__adddf3>
 8002496:	b007      	add	sp, #28
 8002498:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800249c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80024a0:	f000 f980 	bl	80027a4 <__adddf3>
 80024a4:	4602      	mov	r2, r0
 80024a6:	460b      	mov	r3, r1
 80024a8:	4650      	mov	r0, sl
 80024aa:	4659      	mov	r1, fp
 80024ac:	f000 fc56 	bl	8002d5c <__aeabi_ddiv>
 80024b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80024b4:	4640      	mov	r0, r8
 80024b6:	f000 fac1 	bl	8002a3c <__aeabi_i2d>
 80024ba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80024be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80024c2:	4602      	mov	r2, r0
 80024c4:	460b      	mov	r3, r1
 80024c6:	f000 fb1f 	bl	8002b08 <__aeabi_dmul>
 80024ca:	4602      	mov	r2, r0
 80024cc:	460b      	mov	r3, r1
 80024ce:	e9cd 0100 	strd	r0, r1, [sp]
 80024d2:	f000 fb19 	bl	8002b08 <__aeabi_dmul>
 80024d6:	a384      	add	r3, pc, #528	; (adr r3, 80026e8 <__ieee754_log+0x348>)
 80024d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024dc:	4604      	mov	r4, r0
 80024de:	460d      	mov	r5, r1
 80024e0:	f000 fb12 	bl	8002b08 <__aeabi_dmul>
 80024e4:	a382      	add	r3, pc, #520	; (adr r3, 80026f0 <__ieee754_log+0x350>)
 80024e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024ea:	f000 f95b 	bl	80027a4 <__adddf3>
 80024ee:	4622      	mov	r2, r4
 80024f0:	462b      	mov	r3, r5
 80024f2:	f000 fb09 	bl	8002b08 <__aeabi_dmul>
 80024f6:	a380      	add	r3, pc, #512	; (adr r3, 80026f8 <__ieee754_log+0x358>)
 80024f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024fc:	f000 f952 	bl	80027a4 <__adddf3>
 8002500:	4622      	mov	r2, r4
 8002502:	462b      	mov	r3, r5
 8002504:	f000 fb00 	bl	8002b08 <__aeabi_dmul>
 8002508:	a37d      	add	r3, pc, #500	; (adr r3, 8002700 <__ieee754_log+0x360>)
 800250a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800250e:	f000 f949 	bl	80027a4 <__adddf3>
 8002512:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002516:	f000 faf7 	bl	8002b08 <__aeabi_dmul>
 800251a:	a37b      	add	r3, pc, #492	; (adr r3, 8002708 <__ieee754_log+0x368>)
 800251c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002520:	e9cd 0100 	strd	r0, r1, [sp]
 8002524:	4620      	mov	r0, r4
 8002526:	4629      	mov	r1, r5
 8002528:	f000 faee 	bl	8002b08 <__aeabi_dmul>
 800252c:	a378      	add	r3, pc, #480	; (adr r3, 8002710 <__ieee754_log+0x370>)
 800252e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002532:	f000 f937 	bl	80027a4 <__adddf3>
 8002536:	4622      	mov	r2, r4
 8002538:	462b      	mov	r3, r5
 800253a:	f000 fae5 	bl	8002b08 <__aeabi_dmul>
 800253e:	a376      	add	r3, pc, #472	; (adr r3, 8002718 <__ieee754_log+0x378>)
 8002540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002544:	f000 f92e 	bl	80027a4 <__adddf3>
 8002548:	4622      	mov	r2, r4
 800254a:	462b      	mov	r3, r5
 800254c:	f000 fadc 	bl	8002b08 <__aeabi_dmul>
 8002550:	f5a6 27c2 	sub.w	r7, r6, #397312	; 0x61000
 8002554:	4602      	mov	r2, r0
 8002556:	460b      	mov	r3, r1
 8002558:	f5c6 26d7 	rsb	r6, r6, #440320	; 0x6b800
 800255c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002560:	f000 f920 	bl	80027a4 <__adddf3>
 8002564:	3651      	adds	r6, #81	; 0x51
 8002566:	f2a7 477a 	subw	r7, r7, #1146	; 0x47a
 800256a:	4337      	orrs	r7, r6
 800256c:	2f00      	cmp	r7, #0
 800256e:	4604      	mov	r4, r0
 8002570:	460d      	mov	r5, r1
 8002572:	dd58      	ble.n	8002626 <__ieee754_log+0x286>
 8002574:	2300      	movs	r3, #0
 8002576:	2200      	movs	r2, #0
 8002578:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 800257c:	4650      	mov	r0, sl
 800257e:	4659      	mov	r1, fp
 8002580:	f000 fac2 	bl	8002b08 <__aeabi_dmul>
 8002584:	4652      	mov	r2, sl
 8002586:	465b      	mov	r3, fp
 8002588:	f000 fabe 	bl	8002b08 <__aeabi_dmul>
 800258c:	4606      	mov	r6, r0
 800258e:	460f      	mov	r7, r1
 8002590:	f1b8 0f00 	cmp.w	r8, #0
 8002594:	d163      	bne.n	800265e <__ieee754_log+0x2be>
 8002596:	4622      	mov	r2, r4
 8002598:	462b      	mov	r3, r5
 800259a:	f000 f903 	bl	80027a4 <__adddf3>
 800259e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80025a2:	f000 fab1 	bl	8002b08 <__aeabi_dmul>
 80025a6:	4602      	mov	r2, r0
 80025a8:	460b      	mov	r3, r1
 80025aa:	4630      	mov	r0, r6
 80025ac:	4639      	mov	r1, r7
 80025ae:	f000 f8f7 	bl	80027a0 <__aeabi_dsub>
 80025b2:	4602      	mov	r2, r0
 80025b4:	460b      	mov	r3, r1
 80025b6:	4650      	mov	r0, sl
 80025b8:	4659      	mov	r1, fp
 80025ba:	f000 f8f1 	bl	80027a0 <__aeabi_dsub>
 80025be:	e76a      	b.n	8002496 <__ieee754_log+0xf6>
 80025c0:	2100      	movs	r1, #0
 80025c2:	2000      	movs	r0, #0
 80025c4:	2200      	movs	r2, #0
 80025c6:	2300      	movs	r3, #0
 80025c8:	f2cc 3150 	movt	r1, #50000	; 0xc350
 80025cc:	f000 fbc6 	bl	8002d5c <__aeabi_ddiv>
 80025d0:	e761      	b.n	8002496 <__ieee754_log+0xf6>
 80025d2:	4652      	mov	r2, sl
 80025d4:	465b      	mov	r3, fp
 80025d6:	4650      	mov	r0, sl
 80025d8:	4659      	mov	r1, fp
 80025da:	f000 fa95 	bl	8002b08 <__aeabi_dmul>
 80025de:	a350      	add	r3, pc, #320	; (adr r3, 8002720 <__ieee754_log+0x380>)
 80025e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025e4:	4604      	mov	r4, r0
 80025e6:	460d      	mov	r5, r1
 80025e8:	4650      	mov	r0, sl
 80025ea:	4659      	mov	r1, fp
 80025ec:	f000 fa8c 	bl	8002b08 <__aeabi_dmul>
 80025f0:	460b      	mov	r3, r1
 80025f2:	2100      	movs	r1, #0
 80025f4:	4602      	mov	r2, r0
 80025f6:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 80025fa:	2000      	movs	r0, #0
 80025fc:	f000 f8d0 	bl	80027a0 <__aeabi_dsub>
 8002600:	4602      	mov	r2, r0
 8002602:	460b      	mov	r3, r1
 8002604:	4620      	mov	r0, r4
 8002606:	4629      	mov	r1, r5
 8002608:	f000 fa7e 	bl	8002b08 <__aeabi_dmul>
 800260c:	4604      	mov	r4, r0
 800260e:	460d      	mov	r5, r1
 8002610:	f1b8 0f00 	cmp.w	r8, #0
 8002614:	f040 8088 	bne.w	8002728 <__ieee754_log+0x388>
 8002618:	4650      	mov	r0, sl
 800261a:	4659      	mov	r1, fp
 800261c:	4622      	mov	r2, r4
 800261e:	462b      	mov	r3, r5
 8002620:	f000 f8be 	bl	80027a0 <__aeabi_dsub>
 8002624:	e737      	b.n	8002496 <__ieee754_log+0xf6>
 8002626:	f1b8 0f00 	cmp.w	r8, #0
 800262a:	f000 80a1 	beq.w	8002770 <__ieee754_log+0x3d0>
 800262e:	a32a      	add	r3, pc, #168	; (adr r3, 80026d8 <__ieee754_log+0x338>)
 8002630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002634:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002638:	f000 fa66 	bl	8002b08 <__aeabi_dmul>
 800263c:	4622      	mov	r2, r4
 800263e:	462b      	mov	r3, r5
 8002640:	4606      	mov	r6, r0
 8002642:	460f      	mov	r7, r1
 8002644:	4650      	mov	r0, sl
 8002646:	4659      	mov	r1, fp
 8002648:	f000 f8aa 	bl	80027a0 <__aeabi_dsub>
 800264c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002650:	f000 fa5a 	bl	8002b08 <__aeabi_dmul>
 8002654:	4604      	mov	r4, r0
 8002656:	460d      	mov	r5, r1
 8002658:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800265c:	e072      	b.n	8002744 <__ieee754_log+0x3a4>
 800265e:	a31e      	add	r3, pc, #120	; (adr r3, 80026d8 <__ieee754_log+0x338>)
 8002660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002664:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002668:	f000 fa4e 	bl	8002b08 <__aeabi_dmul>
 800266c:	4622      	mov	r2, r4
 800266e:	4680      	mov	r8, r0
 8002670:	4689      	mov	r9, r1
 8002672:	462b      	mov	r3, r5
 8002674:	4630      	mov	r0, r6
 8002676:	4639      	mov	r1, r7
 8002678:	f000 f894 	bl	80027a4 <__adddf3>
 800267c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002680:	f000 fa42 	bl	8002b08 <__aeabi_dmul>
 8002684:	a316      	add	r3, pc, #88	; (adr r3, 80026e0 <__ieee754_log+0x340>)
 8002686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800268a:	4604      	mov	r4, r0
 800268c:	460d      	mov	r5, r1
 800268e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002692:	f000 fa39 	bl	8002b08 <__aeabi_dmul>
 8002696:	4602      	mov	r2, r0
 8002698:	460b      	mov	r3, r1
 800269a:	4620      	mov	r0, r4
 800269c:	4629      	mov	r1, r5
 800269e:	f000 f881 	bl	80027a4 <__adddf3>
 80026a2:	4602      	mov	r2, r0
 80026a4:	460b      	mov	r3, r1
 80026a6:	4630      	mov	r0, r6
 80026a8:	4639      	mov	r1, r7
 80026aa:	f000 f879 	bl	80027a0 <__aeabi_dsub>
 80026ae:	4652      	mov	r2, sl
 80026b0:	465b      	mov	r3, fp
 80026b2:	f000 f875 	bl	80027a0 <__aeabi_dsub>
 80026b6:	4602      	mov	r2, r0
 80026b8:	460b      	mov	r3, r1
 80026ba:	4640      	mov	r0, r8
 80026bc:	4649      	mov	r1, r9
 80026be:	f000 f86f 	bl	80027a0 <__aeabi_dsub>
 80026c2:	e6e8      	b.n	8002496 <__ieee754_log+0xf6>
 80026c4:	f000 f86c 	bl	80027a0 <__aeabi_dsub>
 80026c8:	2200      	movs	r2, #0
 80026ca:	2300      	movs	r3, #0
 80026cc:	f000 fb46 	bl	8002d5c <__aeabi_ddiv>
 80026d0:	e6e1      	b.n	8002496 <__ieee754_log+0xf6>
 80026d2:	2000      	movs	r0, #0
 80026d4:	2100      	movs	r1, #0
 80026d6:	e6de      	b.n	8002496 <__ieee754_log+0xf6>
 80026d8:	fee00000 	.word	0xfee00000
 80026dc:	3fe62e42 	.word	0x3fe62e42
 80026e0:	35793c76 	.word	0x35793c76
 80026e4:	3dea39ef 	.word	0x3dea39ef
 80026e8:	df3e5244 	.word	0xdf3e5244
 80026ec:	3fc2f112 	.word	0x3fc2f112
 80026f0:	96cb03de 	.word	0x96cb03de
 80026f4:	3fc74664 	.word	0x3fc74664
 80026f8:	94229359 	.word	0x94229359
 80026fc:	3fd24924 	.word	0x3fd24924
 8002700:	55555593 	.word	0x55555593
 8002704:	3fe55555 	.word	0x3fe55555
 8002708:	d078c69f 	.word	0xd078c69f
 800270c:	3fc39a09 	.word	0x3fc39a09
 8002710:	1d8e78af 	.word	0x1d8e78af
 8002714:	3fcc71c5 	.word	0x3fcc71c5
 8002718:	9997fa04 	.word	0x9997fa04
 800271c:	3fd99999 	.word	0x3fd99999
 8002720:	55555555 	.word	0x55555555
 8002724:	3fd55555 	.word	0x3fd55555
 8002728:	4640      	mov	r0, r8
 800272a:	f000 f987 	bl	8002a3c <__aeabi_i2d>
 800272e:	a316      	add	r3, pc, #88	; (adr r3, 8002788 <__ieee754_log+0x3e8>)
 8002730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002734:	4680      	mov	r8, r0
 8002736:	4689      	mov	r9, r1
 8002738:	f000 f9e6 	bl	8002b08 <__aeabi_dmul>
 800273c:	4606      	mov	r6, r0
 800273e:	460f      	mov	r7, r1
 8002740:	4640      	mov	r0, r8
 8002742:	4649      	mov	r1, r9
 8002744:	a312      	add	r3, pc, #72	; (adr r3, 8002790 <__ieee754_log+0x3f0>)
 8002746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800274a:	f000 f9dd 	bl	8002b08 <__aeabi_dmul>
 800274e:	4602      	mov	r2, r0
 8002750:	460b      	mov	r3, r1
 8002752:	4620      	mov	r0, r4
 8002754:	4629      	mov	r1, r5
 8002756:	f000 f823 	bl	80027a0 <__aeabi_dsub>
 800275a:	4652      	mov	r2, sl
 800275c:	465b      	mov	r3, fp
 800275e:	f000 f81f 	bl	80027a0 <__aeabi_dsub>
 8002762:	4602      	mov	r2, r0
 8002764:	460b      	mov	r3, r1
 8002766:	4630      	mov	r0, r6
 8002768:	4639      	mov	r1, r7
 800276a:	f000 f819 	bl	80027a0 <__aeabi_dsub>
 800276e:	e692      	b.n	8002496 <__ieee754_log+0xf6>
 8002770:	4622      	mov	r2, r4
 8002772:	462b      	mov	r3, r5
 8002774:	4650      	mov	r0, sl
 8002776:	4659      	mov	r1, fp
 8002778:	f000 f812 	bl	80027a0 <__aeabi_dsub>
 800277c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002780:	f000 f9c2 	bl	8002b08 <__aeabi_dmul>
 8002784:	e715      	b.n	80025b2 <__ieee754_log+0x212>
 8002786:	bf00      	nop
 8002788:	fee00000 	.word	0xfee00000
 800278c:	3fe62e42 	.word	0x3fe62e42
 8002790:	35793c76 	.word	0x35793c76
 8002794:	3dea39ef 	.word	0x3dea39ef

08002798 <__aeabi_drsub>:
 8002798:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800279c:	e002      	b.n	80027a4 <__adddf3>
 800279e:	bf00      	nop

080027a0 <__aeabi_dsub>:
 80027a0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080027a4 <__adddf3>:
 80027a4:	b530      	push	{r4, r5, lr}
 80027a6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80027aa:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80027ae:	ea94 0f05 	teq	r4, r5
 80027b2:	bf08      	it	eq
 80027b4:	ea90 0f02 	teqeq	r0, r2
 80027b8:	bf1f      	itttt	ne
 80027ba:	ea54 0c00 	orrsne.w	ip, r4, r0
 80027be:	ea55 0c02 	orrsne.w	ip, r5, r2
 80027c2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80027c6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80027ca:	f000 80e2 	beq.w	8002992 <__adddf3+0x1ee>
 80027ce:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80027d2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80027d6:	bfb8      	it	lt
 80027d8:	426d      	neglt	r5, r5
 80027da:	dd0c      	ble.n	80027f6 <__adddf3+0x52>
 80027dc:	442c      	add	r4, r5
 80027de:	ea80 0202 	eor.w	r2, r0, r2
 80027e2:	ea81 0303 	eor.w	r3, r1, r3
 80027e6:	ea82 0000 	eor.w	r0, r2, r0
 80027ea:	ea83 0101 	eor.w	r1, r3, r1
 80027ee:	ea80 0202 	eor.w	r2, r0, r2
 80027f2:	ea81 0303 	eor.w	r3, r1, r3
 80027f6:	2d36      	cmp	r5, #54	; 0x36
 80027f8:	bf88      	it	hi
 80027fa:	bd30      	pophi	{r4, r5, pc}
 80027fc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8002800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8002804:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8002808:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800280c:	d002      	beq.n	8002814 <__adddf3+0x70>
 800280e:	4240      	negs	r0, r0
 8002810:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8002814:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8002818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800281c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8002820:	d002      	beq.n	8002828 <__adddf3+0x84>
 8002822:	4252      	negs	r2, r2
 8002824:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8002828:	ea94 0f05 	teq	r4, r5
 800282c:	f000 80a7 	beq.w	800297e <__adddf3+0x1da>
 8002830:	f1a4 0401 	sub.w	r4, r4, #1
 8002834:	f1d5 0e20 	rsbs	lr, r5, #32
 8002838:	db0d      	blt.n	8002856 <__adddf3+0xb2>
 800283a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800283e:	fa22 f205 	lsr.w	r2, r2, r5
 8002842:	1880      	adds	r0, r0, r2
 8002844:	f141 0100 	adc.w	r1, r1, #0
 8002848:	fa03 f20e 	lsl.w	r2, r3, lr
 800284c:	1880      	adds	r0, r0, r2
 800284e:	fa43 f305 	asr.w	r3, r3, r5
 8002852:	4159      	adcs	r1, r3
 8002854:	e00e      	b.n	8002874 <__adddf3+0xd0>
 8002856:	f1a5 0520 	sub.w	r5, r5, #32
 800285a:	f10e 0e20 	add.w	lr, lr, #32
 800285e:	2a01      	cmp	r2, #1
 8002860:	fa03 fc0e 	lsl.w	ip, r3, lr
 8002864:	bf28      	it	cs
 8002866:	f04c 0c02 	orrcs.w	ip, ip, #2
 800286a:	fa43 f305 	asr.w	r3, r3, r5
 800286e:	18c0      	adds	r0, r0, r3
 8002870:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8002874:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8002878:	d507      	bpl.n	800288a <__adddf3+0xe6>
 800287a:	f04f 0e00 	mov.w	lr, #0
 800287e:	f1dc 0c00 	rsbs	ip, ip, #0
 8002882:	eb7e 0000 	sbcs.w	r0, lr, r0
 8002886:	eb6e 0101 	sbc.w	r1, lr, r1
 800288a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800288e:	d31b      	bcc.n	80028c8 <__adddf3+0x124>
 8002890:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8002894:	d30c      	bcc.n	80028b0 <__adddf3+0x10c>
 8002896:	0849      	lsrs	r1, r1, #1
 8002898:	ea5f 0030 	movs.w	r0, r0, rrx
 800289c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80028a0:	f104 0401 	add.w	r4, r4, #1
 80028a4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80028a8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80028ac:	f080 809a 	bcs.w	80029e4 <__adddf3+0x240>
 80028b0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80028b4:	bf08      	it	eq
 80028b6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80028ba:	f150 0000 	adcs.w	r0, r0, #0
 80028be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80028c2:	ea41 0105 	orr.w	r1, r1, r5
 80028c6:	bd30      	pop	{r4, r5, pc}
 80028c8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80028cc:	4140      	adcs	r0, r0
 80028ce:	eb41 0101 	adc.w	r1, r1, r1
 80028d2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80028d6:	f1a4 0401 	sub.w	r4, r4, #1
 80028da:	d1e9      	bne.n	80028b0 <__adddf3+0x10c>
 80028dc:	f091 0f00 	teq	r1, #0
 80028e0:	bf04      	itt	eq
 80028e2:	4601      	moveq	r1, r0
 80028e4:	2000      	moveq	r0, #0
 80028e6:	fab1 f381 	clz	r3, r1
 80028ea:	bf08      	it	eq
 80028ec:	3320      	addeq	r3, #32
 80028ee:	f1a3 030b 	sub.w	r3, r3, #11
 80028f2:	f1b3 0220 	subs.w	r2, r3, #32
 80028f6:	da0c      	bge.n	8002912 <__adddf3+0x16e>
 80028f8:	320c      	adds	r2, #12
 80028fa:	dd08      	ble.n	800290e <__adddf3+0x16a>
 80028fc:	f102 0c14 	add.w	ip, r2, #20
 8002900:	f1c2 020c 	rsb	r2, r2, #12
 8002904:	fa01 f00c 	lsl.w	r0, r1, ip
 8002908:	fa21 f102 	lsr.w	r1, r1, r2
 800290c:	e00c      	b.n	8002928 <__adddf3+0x184>
 800290e:	f102 0214 	add.w	r2, r2, #20
 8002912:	bfd8      	it	le
 8002914:	f1c2 0c20 	rsble	ip, r2, #32
 8002918:	fa01 f102 	lsl.w	r1, r1, r2
 800291c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8002920:	bfdc      	itt	le
 8002922:	ea41 010c 	orrle.w	r1, r1, ip
 8002926:	4090      	lslle	r0, r2
 8002928:	1ae4      	subs	r4, r4, r3
 800292a:	bfa2      	ittt	ge
 800292c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8002930:	4329      	orrge	r1, r5
 8002932:	bd30      	popge	{r4, r5, pc}
 8002934:	ea6f 0404 	mvn.w	r4, r4
 8002938:	3c1f      	subs	r4, #31
 800293a:	da1c      	bge.n	8002976 <__adddf3+0x1d2>
 800293c:	340c      	adds	r4, #12
 800293e:	dc0e      	bgt.n	800295e <__adddf3+0x1ba>
 8002940:	f104 0414 	add.w	r4, r4, #20
 8002944:	f1c4 0220 	rsb	r2, r4, #32
 8002948:	fa20 f004 	lsr.w	r0, r0, r4
 800294c:	fa01 f302 	lsl.w	r3, r1, r2
 8002950:	ea40 0003 	orr.w	r0, r0, r3
 8002954:	fa21 f304 	lsr.w	r3, r1, r4
 8002958:	ea45 0103 	orr.w	r1, r5, r3
 800295c:	bd30      	pop	{r4, r5, pc}
 800295e:	f1c4 040c 	rsb	r4, r4, #12
 8002962:	f1c4 0220 	rsb	r2, r4, #32
 8002966:	fa20 f002 	lsr.w	r0, r0, r2
 800296a:	fa01 f304 	lsl.w	r3, r1, r4
 800296e:	ea40 0003 	orr.w	r0, r0, r3
 8002972:	4629      	mov	r1, r5
 8002974:	bd30      	pop	{r4, r5, pc}
 8002976:	fa21 f004 	lsr.w	r0, r1, r4
 800297a:	4629      	mov	r1, r5
 800297c:	bd30      	pop	{r4, r5, pc}
 800297e:	f094 0f00 	teq	r4, #0
 8002982:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8002986:	bf06      	itte	eq
 8002988:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800298c:	3401      	addeq	r4, #1
 800298e:	3d01      	subne	r5, #1
 8002990:	e74e      	b.n	8002830 <__adddf3+0x8c>
 8002992:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8002996:	bf18      	it	ne
 8002998:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800299c:	d029      	beq.n	80029f2 <__adddf3+0x24e>
 800299e:	ea94 0f05 	teq	r4, r5
 80029a2:	bf08      	it	eq
 80029a4:	ea90 0f02 	teqeq	r0, r2
 80029a8:	d005      	beq.n	80029b6 <__adddf3+0x212>
 80029aa:	ea54 0c00 	orrs.w	ip, r4, r0
 80029ae:	bf04      	itt	eq
 80029b0:	4619      	moveq	r1, r3
 80029b2:	4610      	moveq	r0, r2
 80029b4:	bd30      	pop	{r4, r5, pc}
 80029b6:	ea91 0f03 	teq	r1, r3
 80029ba:	bf1e      	ittt	ne
 80029bc:	2100      	movne	r1, #0
 80029be:	2000      	movne	r0, #0
 80029c0:	bd30      	popne	{r4, r5, pc}
 80029c2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80029c6:	d105      	bne.n	80029d4 <__adddf3+0x230>
 80029c8:	0040      	lsls	r0, r0, #1
 80029ca:	4149      	adcs	r1, r1
 80029cc:	bf28      	it	cs
 80029ce:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80029d2:	bd30      	pop	{r4, r5, pc}
 80029d4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80029d8:	bf3c      	itt	cc
 80029da:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80029de:	bd30      	popcc	{r4, r5, pc}
 80029e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80029e4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80029e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80029ec:	f04f 0000 	mov.w	r0, #0
 80029f0:	bd30      	pop	{r4, r5, pc}
 80029f2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80029f6:	bf1a      	itte	ne
 80029f8:	4619      	movne	r1, r3
 80029fa:	4610      	movne	r0, r2
 80029fc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8002a00:	bf1c      	itt	ne
 8002a02:	460b      	movne	r3, r1
 8002a04:	4602      	movne	r2, r0
 8002a06:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8002a0a:	bf06      	itte	eq
 8002a0c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8002a10:	ea91 0f03 	teqeq	r1, r3
 8002a14:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8002a18:	bd30      	pop	{r4, r5, pc}
 8002a1a:	bf00      	nop

08002a1c <__aeabi_ui2d>:
 8002a1c:	f090 0f00 	teq	r0, #0
 8002a20:	bf04      	itt	eq
 8002a22:	2100      	moveq	r1, #0
 8002a24:	4770      	bxeq	lr
 8002a26:	b530      	push	{r4, r5, lr}
 8002a28:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8002a2c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8002a30:	f04f 0500 	mov.w	r5, #0
 8002a34:	f04f 0100 	mov.w	r1, #0
 8002a38:	e750      	b.n	80028dc <__adddf3+0x138>
 8002a3a:	bf00      	nop

08002a3c <__aeabi_i2d>:
 8002a3c:	f090 0f00 	teq	r0, #0
 8002a40:	bf04      	itt	eq
 8002a42:	2100      	moveq	r1, #0
 8002a44:	4770      	bxeq	lr
 8002a46:	b530      	push	{r4, r5, lr}
 8002a48:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8002a4c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8002a50:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8002a54:	bf48      	it	mi
 8002a56:	4240      	negmi	r0, r0
 8002a58:	f04f 0100 	mov.w	r1, #0
 8002a5c:	e73e      	b.n	80028dc <__adddf3+0x138>
 8002a5e:	bf00      	nop

08002a60 <__aeabi_f2d>:
 8002a60:	0042      	lsls	r2, r0, #1
 8002a62:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8002a66:	ea4f 0131 	mov.w	r1, r1, rrx
 8002a6a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8002a6e:	bf1f      	itttt	ne
 8002a70:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8002a74:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8002a78:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8002a7c:	4770      	bxne	lr
 8002a7e:	f092 0f00 	teq	r2, #0
 8002a82:	bf14      	ite	ne
 8002a84:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8002a88:	4770      	bxeq	lr
 8002a8a:	b530      	push	{r4, r5, lr}
 8002a8c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8002a90:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8002a94:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8002a98:	e720      	b.n	80028dc <__adddf3+0x138>
 8002a9a:	bf00      	nop

08002a9c <__aeabi_ul2d>:
 8002a9c:	ea50 0201 	orrs.w	r2, r0, r1
 8002aa0:	bf08      	it	eq
 8002aa2:	4770      	bxeq	lr
 8002aa4:	b530      	push	{r4, r5, lr}
 8002aa6:	f04f 0500 	mov.w	r5, #0
 8002aaa:	e00a      	b.n	8002ac2 <__aeabi_l2d+0x16>

08002aac <__aeabi_l2d>:
 8002aac:	ea50 0201 	orrs.w	r2, r0, r1
 8002ab0:	bf08      	it	eq
 8002ab2:	4770      	bxeq	lr
 8002ab4:	b530      	push	{r4, r5, lr}
 8002ab6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8002aba:	d502      	bpl.n	8002ac2 <__aeabi_l2d+0x16>
 8002abc:	4240      	negs	r0, r0
 8002abe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8002ac2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8002ac6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8002aca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8002ace:	f43f aedc 	beq.w	800288a <__adddf3+0xe6>
 8002ad2:	f04f 0203 	mov.w	r2, #3
 8002ad6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8002ada:	bf18      	it	ne
 8002adc:	3203      	addne	r2, #3
 8002ade:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8002ae2:	bf18      	it	ne
 8002ae4:	3203      	addne	r2, #3
 8002ae6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8002aea:	f1c2 0320 	rsb	r3, r2, #32
 8002aee:	fa00 fc03 	lsl.w	ip, r0, r3
 8002af2:	fa20 f002 	lsr.w	r0, r0, r2
 8002af6:	fa01 fe03 	lsl.w	lr, r1, r3
 8002afa:	ea40 000e 	orr.w	r0, r0, lr
 8002afe:	fa21 f102 	lsr.w	r1, r1, r2
 8002b02:	4414      	add	r4, r2
 8002b04:	e6c1      	b.n	800288a <__adddf3+0xe6>
 8002b06:	bf00      	nop

08002b08 <__aeabi_dmul>:
 8002b08:	b570      	push	{r4, r5, r6, lr}
 8002b0a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8002b0e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8002b12:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8002b16:	bf1d      	ittte	ne
 8002b18:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8002b1c:	ea94 0f0c 	teqne	r4, ip
 8002b20:	ea95 0f0c 	teqne	r5, ip
 8002b24:	f000 f8de 	bleq	8002ce4 <__aeabi_dmul+0x1dc>
 8002b28:	442c      	add	r4, r5
 8002b2a:	ea81 0603 	eor.w	r6, r1, r3
 8002b2e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8002b32:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8002b36:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8002b3a:	bf18      	it	ne
 8002b3c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8002b40:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8002b44:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002b48:	d038      	beq.n	8002bbc <__aeabi_dmul+0xb4>
 8002b4a:	fba0 ce02 	umull	ip, lr, r0, r2
 8002b4e:	f04f 0500 	mov.w	r5, #0
 8002b52:	fbe1 e502 	umlal	lr, r5, r1, r2
 8002b56:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8002b5a:	fbe0 e503 	umlal	lr, r5, r0, r3
 8002b5e:	f04f 0600 	mov.w	r6, #0
 8002b62:	fbe1 5603 	umlal	r5, r6, r1, r3
 8002b66:	f09c 0f00 	teq	ip, #0
 8002b6a:	bf18      	it	ne
 8002b6c:	f04e 0e01 	orrne.w	lr, lr, #1
 8002b70:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8002b74:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8002b78:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8002b7c:	d204      	bcs.n	8002b88 <__aeabi_dmul+0x80>
 8002b7e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8002b82:	416d      	adcs	r5, r5
 8002b84:	eb46 0606 	adc.w	r6, r6, r6
 8002b88:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8002b8c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8002b90:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8002b94:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8002b98:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8002b9c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8002ba0:	bf88      	it	hi
 8002ba2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8002ba6:	d81e      	bhi.n	8002be6 <__aeabi_dmul+0xde>
 8002ba8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8002bac:	bf08      	it	eq
 8002bae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8002bb2:	f150 0000 	adcs.w	r0, r0, #0
 8002bb6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8002bba:	bd70      	pop	{r4, r5, r6, pc}
 8002bbc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8002bc0:	ea46 0101 	orr.w	r1, r6, r1
 8002bc4:	ea40 0002 	orr.w	r0, r0, r2
 8002bc8:	ea81 0103 	eor.w	r1, r1, r3
 8002bcc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8002bd0:	bfc2      	ittt	gt
 8002bd2:	ebd4 050c 	rsbsgt	r5, r4, ip
 8002bd6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8002bda:	bd70      	popgt	{r4, r5, r6, pc}
 8002bdc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8002be0:	f04f 0e00 	mov.w	lr, #0
 8002be4:	3c01      	subs	r4, #1
 8002be6:	f300 80ab 	bgt.w	8002d40 <__aeabi_dmul+0x238>
 8002bea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8002bee:	bfde      	ittt	le
 8002bf0:	2000      	movle	r0, #0
 8002bf2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8002bf6:	bd70      	pople	{r4, r5, r6, pc}
 8002bf8:	f1c4 0400 	rsb	r4, r4, #0
 8002bfc:	3c20      	subs	r4, #32
 8002bfe:	da35      	bge.n	8002c6c <__aeabi_dmul+0x164>
 8002c00:	340c      	adds	r4, #12
 8002c02:	dc1b      	bgt.n	8002c3c <__aeabi_dmul+0x134>
 8002c04:	f104 0414 	add.w	r4, r4, #20
 8002c08:	f1c4 0520 	rsb	r5, r4, #32
 8002c0c:	fa00 f305 	lsl.w	r3, r0, r5
 8002c10:	fa20 f004 	lsr.w	r0, r0, r4
 8002c14:	fa01 f205 	lsl.w	r2, r1, r5
 8002c18:	ea40 0002 	orr.w	r0, r0, r2
 8002c1c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8002c20:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8002c24:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8002c28:	fa21 f604 	lsr.w	r6, r1, r4
 8002c2c:	eb42 0106 	adc.w	r1, r2, r6
 8002c30:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8002c34:	bf08      	it	eq
 8002c36:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8002c3a:	bd70      	pop	{r4, r5, r6, pc}
 8002c3c:	f1c4 040c 	rsb	r4, r4, #12
 8002c40:	f1c4 0520 	rsb	r5, r4, #32
 8002c44:	fa00 f304 	lsl.w	r3, r0, r4
 8002c48:	fa20 f005 	lsr.w	r0, r0, r5
 8002c4c:	fa01 f204 	lsl.w	r2, r1, r4
 8002c50:	ea40 0002 	orr.w	r0, r0, r2
 8002c54:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8002c58:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8002c5c:	f141 0100 	adc.w	r1, r1, #0
 8002c60:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8002c64:	bf08      	it	eq
 8002c66:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8002c6a:	bd70      	pop	{r4, r5, r6, pc}
 8002c6c:	f1c4 0520 	rsb	r5, r4, #32
 8002c70:	fa00 f205 	lsl.w	r2, r0, r5
 8002c74:	ea4e 0e02 	orr.w	lr, lr, r2
 8002c78:	fa20 f304 	lsr.w	r3, r0, r4
 8002c7c:	fa01 f205 	lsl.w	r2, r1, r5
 8002c80:	ea43 0302 	orr.w	r3, r3, r2
 8002c84:	fa21 f004 	lsr.w	r0, r1, r4
 8002c88:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8002c8c:	fa21 f204 	lsr.w	r2, r1, r4
 8002c90:	ea20 0002 	bic.w	r0, r0, r2
 8002c94:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8002c98:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8002c9c:	bf08      	it	eq
 8002c9e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8002ca2:	bd70      	pop	{r4, r5, r6, pc}
 8002ca4:	f094 0f00 	teq	r4, #0
 8002ca8:	d10f      	bne.n	8002cca <__aeabi_dmul+0x1c2>
 8002caa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8002cae:	0040      	lsls	r0, r0, #1
 8002cb0:	eb41 0101 	adc.w	r1, r1, r1
 8002cb4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8002cb8:	bf08      	it	eq
 8002cba:	3c01      	subeq	r4, #1
 8002cbc:	d0f7      	beq.n	8002cae <__aeabi_dmul+0x1a6>
 8002cbe:	ea41 0106 	orr.w	r1, r1, r6
 8002cc2:	f095 0f00 	teq	r5, #0
 8002cc6:	bf18      	it	ne
 8002cc8:	4770      	bxne	lr
 8002cca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8002cce:	0052      	lsls	r2, r2, #1
 8002cd0:	eb43 0303 	adc.w	r3, r3, r3
 8002cd4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8002cd8:	bf08      	it	eq
 8002cda:	3d01      	subeq	r5, #1
 8002cdc:	d0f7      	beq.n	8002cce <__aeabi_dmul+0x1c6>
 8002cde:	ea43 0306 	orr.w	r3, r3, r6
 8002ce2:	4770      	bx	lr
 8002ce4:	ea94 0f0c 	teq	r4, ip
 8002ce8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8002cec:	bf18      	it	ne
 8002cee:	ea95 0f0c 	teqne	r5, ip
 8002cf2:	d00c      	beq.n	8002d0e <__aeabi_dmul+0x206>
 8002cf4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8002cf8:	bf18      	it	ne
 8002cfa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8002cfe:	d1d1      	bne.n	8002ca4 <__aeabi_dmul+0x19c>
 8002d00:	ea81 0103 	eor.w	r1, r1, r3
 8002d04:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8002d08:	f04f 0000 	mov.w	r0, #0
 8002d0c:	bd70      	pop	{r4, r5, r6, pc}
 8002d0e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8002d12:	bf06      	itte	eq
 8002d14:	4610      	moveq	r0, r2
 8002d16:	4619      	moveq	r1, r3
 8002d18:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8002d1c:	d019      	beq.n	8002d52 <__aeabi_dmul+0x24a>
 8002d1e:	ea94 0f0c 	teq	r4, ip
 8002d22:	d102      	bne.n	8002d2a <__aeabi_dmul+0x222>
 8002d24:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8002d28:	d113      	bne.n	8002d52 <__aeabi_dmul+0x24a>
 8002d2a:	ea95 0f0c 	teq	r5, ip
 8002d2e:	d105      	bne.n	8002d3c <__aeabi_dmul+0x234>
 8002d30:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8002d34:	bf1c      	itt	ne
 8002d36:	4610      	movne	r0, r2
 8002d38:	4619      	movne	r1, r3
 8002d3a:	d10a      	bne.n	8002d52 <__aeabi_dmul+0x24a>
 8002d3c:	ea81 0103 	eor.w	r1, r1, r3
 8002d40:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8002d44:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8002d48:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8002d4c:	f04f 0000 	mov.w	r0, #0
 8002d50:	bd70      	pop	{r4, r5, r6, pc}
 8002d52:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8002d56:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8002d5a:	bd70      	pop	{r4, r5, r6, pc}

08002d5c <__aeabi_ddiv>:
 8002d5c:	b570      	push	{r4, r5, r6, lr}
 8002d5e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8002d62:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8002d66:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8002d6a:	bf1d      	ittte	ne
 8002d6c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8002d70:	ea94 0f0c 	teqne	r4, ip
 8002d74:	ea95 0f0c 	teqne	r5, ip
 8002d78:	f000 f8a7 	bleq	8002eca <__aeabi_ddiv+0x16e>
 8002d7c:	eba4 0405 	sub.w	r4, r4, r5
 8002d80:	ea81 0e03 	eor.w	lr, r1, r3
 8002d84:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8002d88:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8002d8c:	f000 8088 	beq.w	8002ea0 <__aeabi_ddiv+0x144>
 8002d90:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8002d94:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8002d98:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8002d9c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8002da0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8002da4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8002da8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8002dac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8002db0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8002db4:	429d      	cmp	r5, r3
 8002db6:	bf08      	it	eq
 8002db8:	4296      	cmpeq	r6, r2
 8002dba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8002dbe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8002dc2:	d202      	bcs.n	8002dca <__aeabi_ddiv+0x6e>
 8002dc4:	085b      	lsrs	r3, r3, #1
 8002dc6:	ea4f 0232 	mov.w	r2, r2, rrx
 8002dca:	1ab6      	subs	r6, r6, r2
 8002dcc:	eb65 0503 	sbc.w	r5, r5, r3
 8002dd0:	085b      	lsrs	r3, r3, #1
 8002dd2:	ea4f 0232 	mov.w	r2, r2, rrx
 8002dd6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8002dda:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8002dde:	ebb6 0e02 	subs.w	lr, r6, r2
 8002de2:	eb75 0e03 	sbcs.w	lr, r5, r3
 8002de6:	bf22      	ittt	cs
 8002de8:	1ab6      	subcs	r6, r6, r2
 8002dea:	4675      	movcs	r5, lr
 8002dec:	ea40 000c 	orrcs.w	r0, r0, ip
 8002df0:	085b      	lsrs	r3, r3, #1
 8002df2:	ea4f 0232 	mov.w	r2, r2, rrx
 8002df6:	ebb6 0e02 	subs.w	lr, r6, r2
 8002dfa:	eb75 0e03 	sbcs.w	lr, r5, r3
 8002dfe:	bf22      	ittt	cs
 8002e00:	1ab6      	subcs	r6, r6, r2
 8002e02:	4675      	movcs	r5, lr
 8002e04:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8002e08:	085b      	lsrs	r3, r3, #1
 8002e0a:	ea4f 0232 	mov.w	r2, r2, rrx
 8002e0e:	ebb6 0e02 	subs.w	lr, r6, r2
 8002e12:	eb75 0e03 	sbcs.w	lr, r5, r3
 8002e16:	bf22      	ittt	cs
 8002e18:	1ab6      	subcs	r6, r6, r2
 8002e1a:	4675      	movcs	r5, lr
 8002e1c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8002e20:	085b      	lsrs	r3, r3, #1
 8002e22:	ea4f 0232 	mov.w	r2, r2, rrx
 8002e26:	ebb6 0e02 	subs.w	lr, r6, r2
 8002e2a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8002e2e:	bf22      	ittt	cs
 8002e30:	1ab6      	subcs	r6, r6, r2
 8002e32:	4675      	movcs	r5, lr
 8002e34:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8002e38:	ea55 0e06 	orrs.w	lr, r5, r6
 8002e3c:	d018      	beq.n	8002e70 <__aeabi_ddiv+0x114>
 8002e3e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8002e42:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8002e46:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8002e4a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8002e4e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8002e52:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8002e56:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8002e5a:	d1c0      	bne.n	8002dde <__aeabi_ddiv+0x82>
 8002e5c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8002e60:	d10b      	bne.n	8002e7a <__aeabi_ddiv+0x11e>
 8002e62:	ea41 0100 	orr.w	r1, r1, r0
 8002e66:	f04f 0000 	mov.w	r0, #0
 8002e6a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8002e6e:	e7b6      	b.n	8002dde <__aeabi_ddiv+0x82>
 8002e70:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8002e74:	bf04      	itt	eq
 8002e76:	4301      	orreq	r1, r0
 8002e78:	2000      	moveq	r0, #0
 8002e7a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8002e7e:	bf88      	it	hi
 8002e80:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8002e84:	f63f aeaf 	bhi.w	8002be6 <__aeabi_dmul+0xde>
 8002e88:	ebb5 0c03 	subs.w	ip, r5, r3
 8002e8c:	bf04      	itt	eq
 8002e8e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8002e92:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8002e96:	f150 0000 	adcs.w	r0, r0, #0
 8002e9a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8002e9e:	bd70      	pop	{r4, r5, r6, pc}
 8002ea0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8002ea4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8002ea8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8002eac:	bfc2      	ittt	gt
 8002eae:	ebd4 050c 	rsbsgt	r5, r4, ip
 8002eb2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8002eb6:	bd70      	popgt	{r4, r5, r6, pc}
 8002eb8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8002ebc:	f04f 0e00 	mov.w	lr, #0
 8002ec0:	3c01      	subs	r4, #1
 8002ec2:	e690      	b.n	8002be6 <__aeabi_dmul+0xde>
 8002ec4:	ea45 0e06 	orr.w	lr, r5, r6
 8002ec8:	e68d      	b.n	8002be6 <__aeabi_dmul+0xde>
 8002eca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8002ece:	ea94 0f0c 	teq	r4, ip
 8002ed2:	bf08      	it	eq
 8002ed4:	ea95 0f0c 	teqeq	r5, ip
 8002ed8:	f43f af3b 	beq.w	8002d52 <__aeabi_dmul+0x24a>
 8002edc:	ea94 0f0c 	teq	r4, ip
 8002ee0:	d10a      	bne.n	8002ef8 <__aeabi_ddiv+0x19c>
 8002ee2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8002ee6:	f47f af34 	bne.w	8002d52 <__aeabi_dmul+0x24a>
 8002eea:	ea95 0f0c 	teq	r5, ip
 8002eee:	f47f af25 	bne.w	8002d3c <__aeabi_dmul+0x234>
 8002ef2:	4610      	mov	r0, r2
 8002ef4:	4619      	mov	r1, r3
 8002ef6:	e72c      	b.n	8002d52 <__aeabi_dmul+0x24a>
 8002ef8:	ea95 0f0c 	teq	r5, ip
 8002efc:	d106      	bne.n	8002f0c <__aeabi_ddiv+0x1b0>
 8002efe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8002f02:	f43f aefd 	beq.w	8002d00 <__aeabi_dmul+0x1f8>
 8002f06:	4610      	mov	r0, r2
 8002f08:	4619      	mov	r1, r3
 8002f0a:	e722      	b.n	8002d52 <__aeabi_dmul+0x24a>
 8002f0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8002f10:	bf18      	it	ne
 8002f12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8002f16:	f47f aec5 	bne.w	8002ca4 <__aeabi_dmul+0x19c>
 8002f1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8002f1e:	f47f af0d 	bne.w	8002d3c <__aeabi_dmul+0x234>
 8002f22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8002f26:	f47f aeeb 	bne.w	8002d00 <__aeabi_dmul+0x1f8>
 8002f2a:	e712      	b.n	8002d52 <__aeabi_dmul+0x24a>

08002f2c <__gedf2>:
 8002f2c:	f04f 3cff 	mov.w	ip, #4294967295
 8002f30:	e006      	b.n	8002f40 <__cmpdf2+0x4>
 8002f32:	bf00      	nop

08002f34 <__ledf2>:
 8002f34:	f04f 0c01 	mov.w	ip, #1
 8002f38:	e002      	b.n	8002f40 <__cmpdf2+0x4>
 8002f3a:	bf00      	nop

08002f3c <__cmpdf2>:
 8002f3c:	f04f 0c01 	mov.w	ip, #1
 8002f40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8002f44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8002f48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8002f4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8002f50:	bf18      	it	ne
 8002f52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8002f56:	d01b      	beq.n	8002f90 <__cmpdf2+0x54>
 8002f58:	b001      	add	sp, #4
 8002f5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8002f5e:	bf0c      	ite	eq
 8002f60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8002f64:	ea91 0f03 	teqne	r1, r3
 8002f68:	bf02      	ittt	eq
 8002f6a:	ea90 0f02 	teqeq	r0, r2
 8002f6e:	2000      	moveq	r0, #0
 8002f70:	4770      	bxeq	lr
 8002f72:	f110 0f00 	cmn.w	r0, #0
 8002f76:	ea91 0f03 	teq	r1, r3
 8002f7a:	bf58      	it	pl
 8002f7c:	4299      	cmppl	r1, r3
 8002f7e:	bf08      	it	eq
 8002f80:	4290      	cmpeq	r0, r2
 8002f82:	bf2c      	ite	cs
 8002f84:	17d8      	asrcs	r0, r3, #31
 8002f86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8002f8a:	f040 0001 	orr.w	r0, r0, #1
 8002f8e:	4770      	bx	lr
 8002f90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8002f94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8002f98:	d102      	bne.n	8002fa0 <__cmpdf2+0x64>
 8002f9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8002f9e:	d107      	bne.n	8002fb0 <__cmpdf2+0x74>
 8002fa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8002fa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8002fa8:	d1d6      	bne.n	8002f58 <__cmpdf2+0x1c>
 8002faa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8002fae:	d0d3      	beq.n	8002f58 <__cmpdf2+0x1c>
 8002fb0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8002fb4:	4770      	bx	lr
 8002fb6:	bf00      	nop

08002fb8 <__aeabi_cdrcmple>:
 8002fb8:	4684      	mov	ip, r0
 8002fba:	4610      	mov	r0, r2
 8002fbc:	4662      	mov	r2, ip
 8002fbe:	468c      	mov	ip, r1
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	4663      	mov	r3, ip
 8002fc4:	e000      	b.n	8002fc8 <__aeabi_cdcmpeq>
 8002fc6:	bf00      	nop

08002fc8 <__aeabi_cdcmpeq>:
 8002fc8:	b501      	push	{r0, lr}
 8002fca:	f7ff ffb7 	bl	8002f3c <__cmpdf2>
 8002fce:	2800      	cmp	r0, #0
 8002fd0:	bf48      	it	mi
 8002fd2:	f110 0f00 	cmnmi.w	r0, #0
 8002fd6:	bd01      	pop	{r0, pc}

08002fd8 <__aeabi_dcmpeq>:
 8002fd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8002fdc:	f7ff fff4 	bl	8002fc8 <__aeabi_cdcmpeq>
 8002fe0:	bf0c      	ite	eq
 8002fe2:	2001      	moveq	r0, #1
 8002fe4:	2000      	movne	r0, #0
 8002fe6:	f85d fb08 	ldr.w	pc, [sp], #8
 8002fea:	bf00      	nop

08002fec <__aeabi_dcmplt>:
 8002fec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8002ff0:	f7ff ffea 	bl	8002fc8 <__aeabi_cdcmpeq>
 8002ff4:	bf34      	ite	cc
 8002ff6:	2001      	movcc	r0, #1
 8002ff8:	2000      	movcs	r0, #0
 8002ffa:	f85d fb08 	ldr.w	pc, [sp], #8
 8002ffe:	bf00      	nop

08003000 <__aeabi_dcmple>:
 8003000:	f84d ed08 	str.w	lr, [sp, #-8]!
 8003004:	f7ff ffe0 	bl	8002fc8 <__aeabi_cdcmpeq>
 8003008:	bf94      	ite	ls
 800300a:	2001      	movls	r0, #1
 800300c:	2000      	movhi	r0, #0
 800300e:	f85d fb08 	ldr.w	pc, [sp], #8
 8003012:	bf00      	nop

08003014 <__aeabi_dcmpge>:
 8003014:	f84d ed08 	str.w	lr, [sp, #-8]!
 8003018:	f7ff ffce 	bl	8002fb8 <__aeabi_cdrcmple>
 800301c:	bf94      	ite	ls
 800301e:	2001      	movls	r0, #1
 8003020:	2000      	movhi	r0, #0
 8003022:	f85d fb08 	ldr.w	pc, [sp], #8
 8003026:	bf00      	nop

08003028 <__aeabi_dcmpgt>:
 8003028:	f84d ed08 	str.w	lr, [sp, #-8]!
 800302c:	f7ff ffc4 	bl	8002fb8 <__aeabi_cdrcmple>
 8003030:	bf34      	ite	cc
 8003032:	2001      	movcc	r0, #1
 8003034:	2000      	movcs	r0, #0
 8003036:	f85d fb08 	ldr.w	pc, [sp], #8
 800303a:	bf00      	nop

0800303c <__aeabi_d2iz>:
 800303c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8003040:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8003044:	d215      	bcs.n	8003072 <__aeabi_d2iz+0x36>
 8003046:	d511      	bpl.n	800306c <__aeabi_d2iz+0x30>
 8003048:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800304c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8003050:	d912      	bls.n	8003078 <__aeabi_d2iz+0x3c>
 8003052:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8003056:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800305a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800305e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8003062:	fa23 f002 	lsr.w	r0, r3, r2
 8003066:	bf18      	it	ne
 8003068:	4240      	negne	r0, r0
 800306a:	4770      	bx	lr
 800306c:	f04f 0000 	mov.w	r0, #0
 8003070:	4770      	bx	lr
 8003072:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8003076:	d105      	bne.n	8003084 <__aeabi_d2iz+0x48>
 8003078:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800307c:	bf08      	it	eq
 800307e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8003082:	4770      	bx	lr
 8003084:	f04f 0000 	mov.w	r0, #0
 8003088:	4770      	bx	lr
 800308a:	bf00      	nop

0800308c <__aeabi_d2f>:
 800308c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8003090:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8003094:	bf24      	itt	cs
 8003096:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800309a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800309e:	d90d      	bls.n	80030bc <__aeabi_d2f+0x30>
 80030a0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80030a4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80030a8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80030ac:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80030b0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80030b4:	bf08      	it	eq
 80030b6:	f020 0001 	biceq.w	r0, r0, #1
 80030ba:	4770      	bx	lr
 80030bc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80030c0:	d121      	bne.n	8003106 <__aeabi_d2f+0x7a>
 80030c2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80030c6:	bfbc      	itt	lt
 80030c8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80030cc:	4770      	bxlt	lr
 80030ce:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80030d2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80030d6:	f1c2 0218 	rsb	r2, r2, #24
 80030da:	f1c2 0c20 	rsb	ip, r2, #32
 80030de:	fa10 f30c 	lsls.w	r3, r0, ip
 80030e2:	fa20 f002 	lsr.w	r0, r0, r2
 80030e6:	bf18      	it	ne
 80030e8:	f040 0001 	orrne.w	r0, r0, #1
 80030ec:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80030f0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80030f4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80030f8:	ea40 000c 	orr.w	r0, r0, ip
 80030fc:	fa23 f302 	lsr.w	r3, r3, r2
 8003100:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003104:	e7cc      	b.n	80030a0 <__aeabi_d2f+0x14>
 8003106:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800310a:	d107      	bne.n	800311c <__aeabi_d2f+0x90>
 800310c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8003110:	bf1e      	ittt	ne
 8003112:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8003116:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800311a:	4770      	bxne	lr
 800311c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8003120:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8003124:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8003128:	4770      	bx	lr
 800312a:	bf00      	nop

0800312c <__errno>:
 800312c:	f641 4338 	movw	r3, #7224	; 0x1c38
 8003130:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003134:	6818      	ldr	r0, [r3, #0]
 8003136:	4770      	bx	lr

08003138 <__libc_init_array>:
 8003138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800313a:	4f20      	ldr	r7, [pc, #128]	; (80031bc <__libc_init_array+0x84>)
 800313c:	4c20      	ldr	r4, [pc, #128]	; (80031c0 <__libc_init_array+0x88>)
 800313e:	1b38      	subs	r0, r7, r4
 8003140:	1087      	asrs	r7, r0, #2
 8003142:	d017      	beq.n	8003174 <__libc_init_array+0x3c>
 8003144:	1e7a      	subs	r2, r7, #1
 8003146:	6823      	ldr	r3, [r4, #0]
 8003148:	2501      	movs	r5, #1
 800314a:	f002 0601 	and.w	r6, r2, #1
 800314e:	4798      	blx	r3
 8003150:	42af      	cmp	r7, r5
 8003152:	d00f      	beq.n	8003174 <__libc_init_array+0x3c>
 8003154:	b12e      	cbz	r6, 8003162 <__libc_init_array+0x2a>
 8003156:	f854 1f04 	ldr.w	r1, [r4, #4]!
 800315a:	2502      	movs	r5, #2
 800315c:	4788      	blx	r1
 800315e:	42af      	cmp	r7, r5
 8003160:	d008      	beq.n	8003174 <__libc_init_array+0x3c>
 8003162:	6860      	ldr	r0, [r4, #4]
 8003164:	4780      	blx	r0
 8003166:	3502      	adds	r5, #2
 8003168:	68a2      	ldr	r2, [r4, #8]
 800316a:	1d26      	adds	r6, r4, #4
 800316c:	4790      	blx	r2
 800316e:	3408      	adds	r4, #8
 8003170:	42af      	cmp	r7, r5
 8003172:	d1f6      	bne.n	8003162 <__libc_init_array+0x2a>
 8003174:	4f13      	ldr	r7, [pc, #76]	; (80031c4 <__libc_init_array+0x8c>)
 8003176:	4c14      	ldr	r4, [pc, #80]	; (80031c8 <__libc_init_array+0x90>)
 8003178:	f000 f9be 	bl	80034f8 <_init>
 800317c:	1b3b      	subs	r3, r7, r4
 800317e:	109f      	asrs	r7, r3, #2
 8003180:	d018      	beq.n	80031b4 <__libc_init_array+0x7c>
 8003182:	1e7d      	subs	r5, r7, #1
 8003184:	6821      	ldr	r1, [r4, #0]
 8003186:	f005 0601 	and.w	r6, r5, #1
 800318a:	2501      	movs	r5, #1
 800318c:	4788      	blx	r1
 800318e:	42af      	cmp	r7, r5
 8003190:	d011      	beq.n	80031b6 <__libc_init_array+0x7e>
 8003192:	b12e      	cbz	r6, 80031a0 <__libc_init_array+0x68>
 8003194:	f854 0f04 	ldr.w	r0, [r4, #4]!
 8003198:	2502      	movs	r5, #2
 800319a:	4780      	blx	r0
 800319c:	42af      	cmp	r7, r5
 800319e:	d00b      	beq.n	80031b8 <__libc_init_array+0x80>
 80031a0:	6862      	ldr	r2, [r4, #4]
 80031a2:	4790      	blx	r2
 80031a4:	3502      	adds	r5, #2
 80031a6:	68a3      	ldr	r3, [r4, #8]
 80031a8:	1d26      	adds	r6, r4, #4
 80031aa:	4798      	blx	r3
 80031ac:	3408      	adds	r4, #8
 80031ae:	42af      	cmp	r7, r5
 80031b0:	d1f6      	bne.n	80031a0 <__libc_init_array+0x68>
 80031b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80031b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80031b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80031b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80031ba:	bf00      	nop
 80031bc:	0800351c 	.word	0x0800351c
 80031c0:	0800351c 	.word	0x0800351c
 80031c4:	0800351c 	.word	0x0800351c
 80031c8:	0800351c 	.word	0x0800351c

080031cc <memset>:
 80031cc:	b4f0      	push	{r4, r5, r6, r7}
 80031ce:	0784      	lsls	r4, r0, #30
 80031d0:	4603      	mov	r3, r0
 80031d2:	f000 808e 	beq.w	80032f2 <memset+0x126>
 80031d6:	1e54      	subs	r4, r2, #1
 80031d8:	2a00      	cmp	r2, #0
 80031da:	f000 8088 	beq.w	80032ee <memset+0x122>
 80031de:	07e5      	lsls	r5, r4, #31
 80031e0:	b2ce      	uxtb	r6, r1
 80031e2:	d411      	bmi.n	8003208 <memset+0x3c>
 80031e4:	461a      	mov	r2, r3
 80031e6:	1e67      	subs	r7, r4, #1
 80031e8:	f802 6b01 	strb.w	r6, [r2], #1
 80031ec:	4613      	mov	r3, r2
 80031ee:	4615      	mov	r5, r2
 80031f0:	0792      	lsls	r2, r2, #30
 80031f2:	d00f      	beq.n	8003214 <memset+0x48>
 80031f4:	2c00      	cmp	r4, #0
 80031f6:	d07a      	beq.n	80032ee <memset+0x122>
 80031f8:	f803 6b01 	strb.w	r6, [r3], #1
 80031fc:	079a      	lsls	r2, r3, #30
 80031fe:	463c      	mov	r4, r7
 8003200:	461d      	mov	r5, r3
 8003202:	d007      	beq.n	8003214 <memset+0x48>
 8003204:	3c01      	subs	r4, #1
 8003206:	e7ed      	b.n	80031e4 <memset+0x18>
 8003208:	4603      	mov	r3, r0
 800320a:	f803 6b01 	strb.w	r6, [r3], #1
 800320e:	079a      	lsls	r2, r3, #30
 8003210:	461d      	mov	r5, r3
 8003212:	d1f7      	bne.n	8003204 <memset+0x38>
 8003214:	2c03      	cmp	r4, #3
 8003216:	d952      	bls.n	80032be <memset+0xf2>
 8003218:	b2ce      	uxtb	r6, r1
 800321a:	ea46 2706 	orr.w	r7, r6, r6, lsl #8
 800321e:	2c0f      	cmp	r4, #15
 8003220:	ea47 4307 	orr.w	r3, r7, r7, lsl #16
 8003224:	d92d      	bls.n	8003282 <memset+0xb6>
 8003226:	f1a4 0210 	sub.w	r2, r4, #16
 800322a:	4617      	mov	r7, r2
 800322c:	2f0f      	cmp	r7, #15
 800322e:	f3c2 1600 	ubfx	r6, r2, #4, #1
 8003232:	602b      	str	r3, [r5, #0]
 8003234:	606b      	str	r3, [r5, #4]
 8003236:	60ab      	str	r3, [r5, #8]
 8003238:	60eb      	str	r3, [r5, #12]
 800323a:	f105 0210 	add.w	r2, r5, #16
 800323e:	d916      	bls.n	800326e <memset+0xa2>
 8003240:	b13e      	cbz	r6, 8003252 <memset+0x86>
 8003242:	3f10      	subs	r7, #16
 8003244:	6013      	str	r3, [r2, #0]
 8003246:	6053      	str	r3, [r2, #4]
 8003248:	6093      	str	r3, [r2, #8]
 800324a:	60d3      	str	r3, [r2, #12]
 800324c:	3210      	adds	r2, #16
 800324e:	2f0f      	cmp	r7, #15
 8003250:	d90d      	bls.n	800326e <memset+0xa2>
 8003252:	3f20      	subs	r7, #32
 8003254:	f102 0610 	add.w	r6, r2, #16
 8003258:	6013      	str	r3, [r2, #0]
 800325a:	6053      	str	r3, [r2, #4]
 800325c:	6093      	str	r3, [r2, #8]
 800325e:	60d3      	str	r3, [r2, #12]
 8003260:	6113      	str	r3, [r2, #16]
 8003262:	6153      	str	r3, [r2, #20]
 8003264:	6193      	str	r3, [r2, #24]
 8003266:	61d3      	str	r3, [r2, #28]
 8003268:	3220      	adds	r2, #32
 800326a:	2f0f      	cmp	r7, #15
 800326c:	d8f1      	bhi.n	8003252 <memset+0x86>
 800326e:	f1a4 0210 	sub.w	r2, r4, #16
 8003272:	f022 020f 	bic.w	r2, r2, #15
 8003276:	f004 040f 	and.w	r4, r4, #15
 800327a:	3210      	adds	r2, #16
 800327c:	2c03      	cmp	r4, #3
 800327e:	4415      	add	r5, r2
 8003280:	d91d      	bls.n	80032be <memset+0xf2>
 8003282:	1f27      	subs	r7, r4, #4
 8003284:	463e      	mov	r6, r7
 8003286:	462a      	mov	r2, r5
 8003288:	2e03      	cmp	r6, #3
 800328a:	f842 3b04 	str.w	r3, [r2], #4
 800328e:	f3c7 0780 	ubfx	r7, r7, #2, #1
 8003292:	d90d      	bls.n	80032b0 <memset+0xe4>
 8003294:	b127      	cbz	r7, 80032a0 <memset+0xd4>
 8003296:	3e04      	subs	r6, #4
 8003298:	2e03      	cmp	r6, #3
 800329a:	f842 3b04 	str.w	r3, [r2], #4
 800329e:	d907      	bls.n	80032b0 <memset+0xe4>
 80032a0:	4617      	mov	r7, r2
 80032a2:	3e08      	subs	r6, #8
 80032a4:	f847 3b04 	str.w	r3, [r7], #4
 80032a8:	6053      	str	r3, [r2, #4]
 80032aa:	1d3a      	adds	r2, r7, #4
 80032ac:	2e03      	cmp	r6, #3
 80032ae:	d8f7      	bhi.n	80032a0 <memset+0xd4>
 80032b0:	1f23      	subs	r3, r4, #4
 80032b2:	f023 0203 	bic.w	r2, r3, #3
 80032b6:	1d13      	adds	r3, r2, #4
 80032b8:	f004 0403 	and.w	r4, r4, #3
 80032bc:	18ed      	adds	r5, r5, r3
 80032be:	b1b4      	cbz	r4, 80032ee <memset+0x122>
 80032c0:	462b      	mov	r3, r5
 80032c2:	b2c9      	uxtb	r1, r1
 80032c4:	f803 1b01 	strb.w	r1, [r3], #1
 80032c8:	192c      	adds	r4, r5, r4
 80032ca:	43ed      	mvns	r5, r5
 80032cc:	1962      	adds	r2, r4, r5
 80032ce:	42a3      	cmp	r3, r4
 80032d0:	f002 0501 	and.w	r5, r2, #1
 80032d4:	d00b      	beq.n	80032ee <memset+0x122>
 80032d6:	b11d      	cbz	r5, 80032e0 <memset+0x114>
 80032d8:	f803 1b01 	strb.w	r1, [r3], #1
 80032dc:	42a3      	cmp	r3, r4
 80032de:	d006      	beq.n	80032ee <memset+0x122>
 80032e0:	461a      	mov	r2, r3
 80032e2:	f802 1b01 	strb.w	r1, [r2], #1
 80032e6:	7059      	strb	r1, [r3, #1]
 80032e8:	1c53      	adds	r3, r2, #1
 80032ea:	42a3      	cmp	r3, r4
 80032ec:	d1f8      	bne.n	80032e0 <memset+0x114>
 80032ee:	bcf0      	pop	{r4, r5, r6, r7}
 80032f0:	4770      	bx	lr
 80032f2:	4605      	mov	r5, r0
 80032f4:	4614      	mov	r4, r2
 80032f6:	e78d      	b.n	8003214 <memset+0x48>

080032f8 <_open>:
 80032f8:	b480      	push	{r7}
 80032fa:	b085      	sub	sp, #20
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	60f8      	str	r0, [r7, #12]
 8003300:	60b9      	str	r1, [r7, #8]
 8003302:	607a      	str	r2, [r7, #4]
 8003304:	f04f 33ff 	mov.w	r3, #4294967295
 8003308:	4618      	mov	r0, r3
 800330a:	f107 0714 	add.w	r7, r7, #20
 800330e:	46bd      	mov	sp, r7
 8003310:	bc80      	pop	{r7}
 8003312:	4770      	bx	lr

08003314 <_lseek>:
 8003314:	b480      	push	{r7}
 8003316:	b085      	sub	sp, #20
 8003318:	af00      	add	r7, sp, #0
 800331a:	60f8      	str	r0, [r7, #12]
 800331c:	60b9      	str	r1, [r7, #8]
 800331e:	607a      	str	r2, [r7, #4]
 8003320:	f04f 33ff 	mov.w	r3, #4294967295
 8003324:	4618      	mov	r0, r3
 8003326:	f107 0714 	add.w	r7, r7, #20
 800332a:	46bd      	mov	sp, r7
 800332c:	bc80      	pop	{r7}
 800332e:	4770      	bx	lr

08003330 <_read>:
 8003330:	b480      	push	{r7}
 8003332:	b085      	sub	sp, #20
 8003334:	af00      	add	r7, sp, #0
 8003336:	60f8      	str	r0, [r7, #12]
 8003338:	60b9      	str	r1, [r7, #8]
 800333a:	607a      	str	r2, [r7, #4]
 800333c:	f04f 0300 	mov.w	r3, #0
 8003340:	4618      	mov	r0, r3
 8003342:	f107 0714 	add.w	r7, r7, #20
 8003346:	46bd      	mov	sp, r7
 8003348:	bc80      	pop	{r7}
 800334a:	4770      	bx	lr

0800334c <_write>:
 800334c:	b480      	push	{r7}
 800334e:	b085      	sub	sp, #20
 8003350:	af00      	add	r7, sp, #0
 8003352:	60f8      	str	r0, [r7, #12]
 8003354:	60b9      	str	r1, [r7, #8]
 8003356:	607a      	str	r2, [r7, #4]
 8003358:	f04f 33ff 	mov.w	r3, #4294967295
 800335c:	4618      	mov	r0, r3
 800335e:	f107 0714 	add.w	r7, r7, #20
 8003362:	46bd      	mov	sp, r7
 8003364:	bc80      	pop	{r7}
 8003366:	4770      	bx	lr

08003368 <_close>:
 8003368:	b480      	push	{r7}
 800336a:	af00      	add	r7, sp, #0
 800336c:	f04f 33ff 	mov.w	r3, #4294967295
 8003370:	4618      	mov	r0, r3
 8003372:	46bd      	mov	sp, r7
 8003374:	bc80      	pop	{r7}
 8003376:	4770      	bx	lr

08003378 <_fstat>:
 8003378:	b480      	push	{r7}
 800337a:	b083      	sub	sp, #12
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
 8003380:	6039      	str	r1, [r7, #0]
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d002      	beq.n	800338e <_fstat+0x16>
 8003388:	f04f 33ff 	mov.w	r3, #4294967295
 800338c:	e001      	b.n	8003392 <_fstat+0x1a>
 800338e:	f06f 0301 	mvn.w	r3, #1
 8003392:	4618      	mov	r0, r3
 8003394:	f107 070c 	add.w	r7, r7, #12
 8003398:	46bd      	mov	sp, r7
 800339a:	bc80      	pop	{r7}
 800339c:	4770      	bx	lr
 800339e:	bf00      	nop

080033a0 <_link>:
 80033a0:	b480      	push	{r7}
 80033a2:	b083      	sub	sp, #12
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
 80033a8:	6039      	str	r1, [r7, #0]
 80033aa:	687a      	ldr	r2, [r7, #4]
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	429a      	cmp	r2, r3
 80033b0:	d102      	bne.n	80033b8 <_link+0x18>
 80033b2:	f04f 33ff 	mov.w	r3, #4294967295
 80033b6:	e001      	b.n	80033bc <_link+0x1c>
 80033b8:	f06f 0301 	mvn.w	r3, #1
 80033bc:	4618      	mov	r0, r3
 80033be:	f107 070c 	add.w	r7, r7, #12
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bc80      	pop	{r7}
 80033c6:	4770      	bx	lr

080033c8 <_unlink>:
 80033c8:	b480      	push	{r7}
 80033ca:	b083      	sub	sp, #12
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
 80033d0:	f04f 33ff 	mov.w	r3, #4294967295
 80033d4:	4618      	mov	r0, r3
 80033d6:	f107 070c 	add.w	r7, r7, #12
 80033da:	46bd      	mov	sp, r7
 80033dc:	bc80      	pop	{r7}
 80033de:	4770      	bx	lr

080033e0 <_sbrk>:
 80033e0:	b480      	push	{r7}
 80033e2:	b087      	sub	sp, #28
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
 80033e8:	f24e 33c0 	movw	r3, #58304	; 0xe3c0
 80033ec:	f2c0 0300 	movt	r3, #0
 80033f0:	617b      	str	r3, [r7, #20]
 80033f2:	f640 53f4 	movw	r3, #3572	; 0xdf4
 80033f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d114      	bne.n	800342a <_sbrk+0x4a>
 8003400:	f640 53f4 	movw	r3, #3572	; 0xdf4
 8003404:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003408:	f641 4240 	movw	r2, #7232	; 0x1c40
 800340c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003410:	601a      	str	r2, [r3, #0]
 8003412:	f640 53f4 	movw	r3, #3572	; 0xdf4
 8003416:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	18d2      	adds	r2, r2, r3
 8003420:	f640 53f8 	movw	r3, #3576	; 0xdf8
 8003424:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003428:	601a      	str	r2, [r3, #0]
 800342a:	f640 53f4 	movw	r3, #3572	; 0xdf4
 800342e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	613b      	str	r3, [r7, #16]
 8003436:	f640 53f4 	movw	r3, #3572	; 0xdf4
 800343a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	461a      	mov	r2, r3
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	18d3      	adds	r3, r2, r3
 8003446:	f103 0307 	add.w	r3, r3, #7
 800344a:	f023 0307 	bic.w	r3, r3, #7
 800344e:	60fb      	str	r3, [r7, #12]
 8003450:	f640 53f8 	movw	r3, #3576	; 0xdf8
 8003454:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	68fa      	ldr	r2, [r7, #12]
 800345c:	429a      	cmp	r2, r3
 800345e:	d302      	bcc.n	8003466 <_sbrk+0x86>
 8003460:	f04f 0300 	mov.w	r3, #0
 8003464:	e006      	b.n	8003474 <_sbrk+0x94>
 8003466:	f640 53f4 	movw	r3, #3572	; 0xdf4
 800346a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800346e:	68fa      	ldr	r2, [r7, #12]
 8003470:	601a      	str	r2, [r3, #0]
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	4618      	mov	r0, r3
 8003476:	f107 071c 	add.w	r7, r7, #28
 800347a:	46bd      	mov	sp, r7
 800347c:	bc80      	pop	{r7}
 800347e:	4770      	bx	lr

08003480 <_times>:
 8003480:	b480      	push	{r7}
 8003482:	b083      	sub	sp, #12
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
 8003488:	f04f 33ff 	mov.w	r3, #4294967295
 800348c:	4618      	mov	r0, r3
 800348e:	f107 070c 	add.w	r7, r7, #12
 8003492:	46bd      	mov	sp, r7
 8003494:	bc80      	pop	{r7}
 8003496:	4770      	bx	lr

08003498 <_wait>:
 8003498:	b480      	push	{r7}
 800349a:	b083      	sub	sp, #12
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
 80034a0:	f04f 33ff 	mov.w	r3, #4294967295
 80034a4:	4618      	mov	r0, r3
 80034a6:	f107 070c 	add.w	r7, r7, #12
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bc80      	pop	{r7}
 80034ae:	4770      	bx	lr

080034b0 <_kill>:
 80034b0:	b480      	push	{r7}
 80034b2:	b083      	sub	sp, #12
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
 80034b8:	6039      	str	r1, [r7, #0]
 80034ba:	f04f 33ff 	mov.w	r3, #4294967295
 80034be:	4618      	mov	r0, r3
 80034c0:	f107 070c 	add.w	r7, r7, #12
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bc80      	pop	{r7}
 80034c8:	4770      	bx	lr
 80034ca:	bf00      	nop

080034cc <_fork>:
 80034cc:	b480      	push	{r7}
 80034ce:	af00      	add	r7, sp, #0
 80034d0:	f04f 33ff 	mov.w	r3, #4294967295
 80034d4:	4618      	mov	r0, r3
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bc80      	pop	{r7}
 80034da:	4770      	bx	lr

080034dc <_getpid>:
 80034dc:	b480      	push	{r7}
 80034de:	af00      	add	r7, sp, #0
 80034e0:	f04f 33ff 	mov.w	r3, #4294967295
 80034e4:	4618      	mov	r0, r3
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bc80      	pop	{r7}
 80034ea:	4770      	bx	lr

080034ec <_exit>:
 80034ec:	b480      	push	{r7}
 80034ee:	b083      	sub	sp, #12
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
 80034f4:	e7fe      	b.n	80034f4 <_exit+0x8>
 80034f6:	bf00      	nop

080034f8 <_init>:
 80034f8:	b480      	push	{r7}
 80034fa:	af00      	add	r7, sp, #0
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bc80      	pop	{r7}
 8003500:	4770      	bx	lr
 8003502:	bf00      	nop

08003504 <_isatty>:
 8003504:	b480      	push	{r7}
 8003506:	b083      	sub	sp, #12
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
 800350c:	f04f 33ff 	mov.w	r3, #4294967295
 8003510:	4618      	mov	r0, r3
 8003512:	f107 070c 	add.w	r7, r7, #12
 8003516:	46bd      	mov	sp, r7
 8003518:	bc80      	pop	{r7}
 800351a:	4770      	bx	lr
