target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

%struct.TraceEvent = type { i32, ptr, i8, ptr }

@.str = private unnamed_addr constant [20 x i8] c"vfio_intx_interrupt\00", align 1
@_TRACE_VFIO_INTX_INTERRUPT_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_INTX_INTERRUPT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str, i8 1, ptr @_TRACE_VFIO_INTX_INTERRUPT_DSTATE }, align 8
@.str.1 = private unnamed_addr constant [14 x i8] c"vfio_intx_eoi\00", align 1
@_TRACE_VFIO_INTX_EOI_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_INTX_EOI_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.1, i8 1, ptr @_TRACE_VFIO_INTX_EOI_DSTATE }, align 8
@.str.2 = private unnamed_addr constant [21 x i8] c"vfio_intx_enable_kvm\00", align 1
@_TRACE_VFIO_INTX_ENABLE_KVM_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_INTX_ENABLE_KVM_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.2, i8 1, ptr @_TRACE_VFIO_INTX_ENABLE_KVM_DSTATE }, align 8
@.str.3 = private unnamed_addr constant [22 x i8] c"vfio_intx_disable_kvm\00", align 1
@_TRACE_VFIO_INTX_DISABLE_KVM_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_INTX_DISABLE_KVM_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.3, i8 1, ptr @_TRACE_VFIO_INTX_DISABLE_KVM_DSTATE }, align 8
@.str.4 = private unnamed_addr constant [17 x i8] c"vfio_intx_update\00", align 1
@_TRACE_VFIO_INTX_UPDATE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_INTX_UPDATE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.4, i8 1, ptr @_TRACE_VFIO_INTX_UPDATE_DSTATE }, align 8
@.str.5 = private unnamed_addr constant [17 x i8] c"vfio_intx_enable\00", align 1
@_TRACE_VFIO_INTX_ENABLE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_INTX_ENABLE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.5, i8 1, ptr @_TRACE_VFIO_INTX_ENABLE_DSTATE }, align 8
@.str.6 = private unnamed_addr constant [18 x i8] c"vfio_intx_disable\00", align 1
@_TRACE_VFIO_INTX_DISABLE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_INTX_DISABLE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.6, i8 1, ptr @_TRACE_VFIO_INTX_DISABLE_DSTATE }, align 8
@.str.7 = private unnamed_addr constant [19 x i8] c"vfio_msi_interrupt\00", align 1
@_TRACE_VFIO_MSI_INTERRUPT_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_MSI_INTERRUPT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.7, i8 1, ptr @_TRACE_VFIO_MSI_INTERRUPT_DSTATE }, align 8
@.str.8 = private unnamed_addr constant [24 x i8] c"vfio_msix_vector_do_use\00", align 1
@_TRACE_VFIO_MSIX_VECTOR_DO_USE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_MSIX_VECTOR_DO_USE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.8, i8 1, ptr @_TRACE_VFIO_MSIX_VECTOR_DO_USE_DSTATE }, align 8
@.str.9 = private unnamed_addr constant [25 x i8] c"vfio_msix_vector_release\00", align 1
@_TRACE_VFIO_MSIX_VECTOR_RELEASE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_MSIX_VECTOR_RELEASE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.9, i8 1, ptr @_TRACE_VFIO_MSIX_VECTOR_RELEASE_DSTATE }, align 8
@.str.10 = private unnamed_addr constant [17 x i8] c"vfio_msix_enable\00", align 1
@_TRACE_VFIO_MSIX_ENABLE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_MSIX_ENABLE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.10, i8 1, ptr @_TRACE_VFIO_MSIX_ENABLE_DSTATE }, align 8
@.str.11 = private unnamed_addr constant [22 x i8] c"vfio_msix_pba_disable\00", align 1
@_TRACE_VFIO_MSIX_PBA_DISABLE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_MSIX_PBA_DISABLE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.11, i8 1, ptr @_TRACE_VFIO_MSIX_PBA_DISABLE_DSTATE }, align 8
@.str.12 = private unnamed_addr constant [21 x i8] c"vfio_msix_pba_enable\00", align 1
@_TRACE_VFIO_MSIX_PBA_ENABLE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_MSIX_PBA_ENABLE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.12, i8 1, ptr @_TRACE_VFIO_MSIX_PBA_ENABLE_DSTATE }, align 8
@.str.13 = private unnamed_addr constant [18 x i8] c"vfio_msix_disable\00", align 1
@_TRACE_VFIO_MSIX_DISABLE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_MSIX_DISABLE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.13, i8 1, ptr @_TRACE_VFIO_MSIX_DISABLE_DSTATE }, align 8
@.str.14 = private unnamed_addr constant [16 x i8] c"vfio_msix_fixup\00", align 1
@_TRACE_VFIO_MSIX_FIXUP_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_MSIX_FIXUP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.14, i8 1, ptr @_TRACE_VFIO_MSIX_FIXUP_DSTATE }, align 8
@.str.15 = private unnamed_addr constant [15 x i8] c"vfio_msix_relo\00", align 1
@_TRACE_VFIO_MSIX_RELO_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_MSIX_RELO_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.15, i8 1, ptr @_TRACE_VFIO_MSIX_RELO_DSTATE }, align 8
@.str.16 = private unnamed_addr constant [16 x i8] c"vfio_msi_enable\00", align 1
@_TRACE_VFIO_MSI_ENABLE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_MSI_ENABLE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.16, i8 1, ptr @_TRACE_VFIO_MSI_ENABLE_DSTATE }, align 8
@.str.17 = private unnamed_addr constant [17 x i8] c"vfio_msi_disable\00", align 1
@_TRACE_VFIO_MSI_DISABLE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_MSI_DISABLE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.17, i8 1, ptr @_TRACE_VFIO_MSI_DISABLE_DSTATE }, align 8
@.str.18 = private unnamed_addr constant [18 x i8] c"vfio_pci_load_rom\00", align 1
@_TRACE_VFIO_PCI_LOAD_ROM_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_PCI_LOAD_ROM_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.18, i8 1, ptr @_TRACE_VFIO_PCI_LOAD_ROM_DSTATE }, align 8
@.str.19 = private unnamed_addr constant [14 x i8] c"vfio_rom_read\00", align 1
@_TRACE_VFIO_ROM_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_ROM_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.19, i8 1, ptr @_TRACE_VFIO_ROM_READ_DSTATE }, align 8
@.str.20 = private unnamed_addr constant [18 x i8] c"vfio_pci_size_rom\00", align 1
@_TRACE_VFIO_PCI_SIZE_ROM_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_PCI_SIZE_ROM_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.20, i8 1, ptr @_TRACE_VFIO_PCI_SIZE_ROM_DSTATE }, align 8
@.str.21 = private unnamed_addr constant [15 x i8] c"vfio_vga_write\00", align 1
@_TRACE_VFIO_VGA_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_VGA_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.21, i8 1, ptr @_TRACE_VFIO_VGA_WRITE_DSTATE }, align 8
@.str.22 = private unnamed_addr constant [14 x i8] c"vfio_vga_read\00", align 1
@_TRACE_VFIO_VGA_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_VGA_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.22, i8 1, ptr @_TRACE_VFIO_VGA_READ_DSTATE }, align 8
@.str.23 = private unnamed_addr constant [21 x i8] c"vfio_pci_read_config\00", align 1
@_TRACE_VFIO_PCI_READ_CONFIG_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_PCI_READ_CONFIG_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.23, i8 1, ptr @_TRACE_VFIO_PCI_READ_CONFIG_DSTATE }, align 8
@.str.24 = private unnamed_addr constant [22 x i8] c"vfio_pci_write_config\00", align 1
@_TRACE_VFIO_PCI_WRITE_CONFIG_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_PCI_WRITE_CONFIG_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.24, i8 1, ptr @_TRACE_VFIO_PCI_WRITE_CONFIG_DSTATE }, align 8
@.str.25 = private unnamed_addr constant [15 x i8] c"vfio_msi_setup\00", align 1
@_TRACE_VFIO_MSI_SETUP_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_MSI_SETUP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.25, i8 1, ptr @_TRACE_VFIO_MSI_SETUP_DSTATE }, align 8
@.str.26 = private unnamed_addr constant [22 x i8] c"vfio_msix_early_setup\00", align 1
@_TRACE_VFIO_MSIX_EARLY_SETUP_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_MSIX_EARLY_SETUP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.26, i8 1, ptr @_TRACE_VFIO_MSIX_EARLY_SETUP_DSTATE }, align 8
@.str.27 = private unnamed_addr constant [20 x i8] c"vfio_check_pcie_flr\00", align 1
@_TRACE_VFIO_CHECK_PCIE_FLR_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_CHECK_PCIE_FLR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.27, i8 1, ptr @_TRACE_VFIO_CHECK_PCIE_FLR_DSTATE }, align 8
@.str.28 = private unnamed_addr constant [20 x i8] c"vfio_check_pm_reset\00", align 1
@_TRACE_VFIO_CHECK_PM_RESET_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_CHECK_PM_RESET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.28, i8 1, ptr @_TRACE_VFIO_CHECK_PM_RESET_DSTATE }, align 8
@.str.29 = private unnamed_addr constant [18 x i8] c"vfio_check_af_flr\00", align 1
@_TRACE_VFIO_CHECK_AF_FLR_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_CHECK_AF_FLR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.29, i8 1, ptr @_TRACE_VFIO_CHECK_AF_FLR_DSTATE }, align 8
@.str.30 = private unnamed_addr constant [19 x i8] c"vfio_pci_hot_reset\00", align 1
@_TRACE_VFIO_PCI_HOT_RESET_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_PCI_HOT_RESET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.30, i8 1, ptr @_TRACE_VFIO_PCI_HOT_RESET_DSTATE }, align 8
@.str.31 = private unnamed_addr constant [35 x i8] c"vfio_pci_hot_reset_has_dep_devices\00", align 1
@_TRACE_VFIO_PCI_HOT_RESET_HAS_DEP_DEVICES_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_PCI_HOT_RESET_HAS_DEP_DEVICES_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.31, i8 1, ptr @_TRACE_VFIO_PCI_HOT_RESET_HAS_DEP_DEVICES_DSTATE }, align 8
@.str.32 = private unnamed_addr constant [31 x i8] c"vfio_pci_hot_reset_dep_devices\00", align 1
@_TRACE_VFIO_PCI_HOT_RESET_DEP_DEVICES_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_PCI_HOT_RESET_DEP_DEVICES_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.32, i8 1, ptr @_TRACE_VFIO_PCI_HOT_RESET_DEP_DEVICES_DSTATE }, align 8
@.str.33 = private unnamed_addr constant [26 x i8] c"vfio_pci_hot_reset_result\00", align 1
@_TRACE_VFIO_PCI_HOT_RESET_RESULT_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_PCI_HOT_RESET_RESULT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.33, i8 1, ptr @_TRACE_VFIO_PCI_HOT_RESET_RESULT_DSTATE }, align 8
@.str.34 = private unnamed_addr constant [28 x i8] c"vfio_populate_device_config\00", align 1
@_TRACE_VFIO_POPULATE_DEVICE_CONFIG_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_POPULATE_DEVICE_CONFIG_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.34, i8 1, ptr @_TRACE_VFIO_POPULATE_DEVICE_CONFIG_DSTATE }, align 8
@.str.35 = private unnamed_addr constant [42 x i8] c"vfio_populate_device_get_irq_info_failure\00", align 1
@_TRACE_VFIO_POPULATE_DEVICE_GET_IRQ_INFO_FAILURE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_POPULATE_DEVICE_GET_IRQ_INFO_FAILURE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.35, i8 1, ptr @_TRACE_VFIO_POPULATE_DEVICE_GET_IRQ_INFO_FAILURE_DSTATE }, align 8
@.str.36 = private unnamed_addr constant [19 x i8] c"vfio_attach_device\00", align 1
@_TRACE_VFIO_ATTACH_DEVICE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_ATTACH_DEVICE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.36, i8 1, ptr @_TRACE_VFIO_ATTACH_DEVICE_DSTATE }, align 8
@.str.37 = private unnamed_addr constant [19 x i8] c"vfio_detach_device\00", align 1
@_TRACE_VFIO_DETACH_DEVICE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_DETACH_DEVICE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.37, i8 1, ptr @_TRACE_VFIO_DETACH_DEVICE_DSTATE }, align 8
@.str.38 = private unnamed_addr constant [10 x i8] c"vfio_mdev\00", align 1
@_TRACE_VFIO_MDEV_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_MDEV_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.38, i8 1, ptr @_TRACE_VFIO_MDEV_DSTATE }, align 8
@.str.39 = private unnamed_addr constant [25 x i8] c"vfio_add_ext_cap_dropped\00", align 1
@_TRACE_VFIO_ADD_EXT_CAP_DROPPED_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_ADD_EXT_CAP_DROPPED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.39, i8 1, ptr @_TRACE_VFIO_ADD_EXT_CAP_DROPPED_DSTATE }, align 8
@.str.40 = private unnamed_addr constant [15 x i8] c"vfio_pci_reset\00", align 1
@_TRACE_VFIO_PCI_RESET_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_PCI_RESET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.40, i8 1, ptr @_TRACE_VFIO_PCI_RESET_DSTATE }, align 8
@.str.41 = private unnamed_addr constant [19 x i8] c"vfio_pci_reset_flr\00", align 1
@_TRACE_VFIO_PCI_RESET_FLR_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_PCI_RESET_FLR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.41, i8 1, ptr @_TRACE_VFIO_PCI_RESET_FLR_DSTATE }, align 8
@.str.42 = private unnamed_addr constant [18 x i8] c"vfio_pci_reset_pm\00", align 1
@_TRACE_VFIO_PCI_RESET_PM_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_PCI_RESET_PM_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.42, i8 1, ptr @_TRACE_VFIO_PCI_RESET_PM_DSTATE }, align 8
@.str.43 = private unnamed_addr constant [28 x i8] c"vfio_pci_emulated_vendor_id\00", align 1
@_TRACE_VFIO_PCI_EMULATED_VENDOR_ID_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_PCI_EMULATED_VENDOR_ID_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.43, i8 1, ptr @_TRACE_VFIO_PCI_EMULATED_VENDOR_ID_DSTATE }, align 8
@.str.44 = private unnamed_addr constant [28 x i8] c"vfio_pci_emulated_device_id\00", align 1
@_TRACE_VFIO_PCI_EMULATED_DEVICE_ID_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_PCI_EMULATED_DEVICE_ID_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.44, i8 1, ptr @_TRACE_VFIO_PCI_EMULATED_DEVICE_ID_DSTATE }, align 8
@.str.45 = private unnamed_addr constant [32 x i8] c"vfio_pci_emulated_sub_vendor_id\00", align 1
@_TRACE_VFIO_PCI_EMULATED_SUB_VENDOR_ID_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_PCI_EMULATED_SUB_VENDOR_ID_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.45, i8 1, ptr @_TRACE_VFIO_PCI_EMULATED_SUB_VENDOR_ID_DSTATE }, align 8
@.str.46 = private unnamed_addr constant [32 x i8] c"vfio_pci_emulated_sub_device_id\00", align 1
@_TRACE_VFIO_PCI_EMULATED_SUB_DEVICE_ID_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_PCI_EMULATED_SUB_DEVICE_ID_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.46, i8 1, ptr @_TRACE_VFIO_PCI_EMULATED_SUB_DEVICE_ID_DSTATE }, align 8
@.str.47 = private unnamed_addr constant [27 x i8] c"vfio_quirk_rom_in_denylist\00", align 1
@_TRACE_VFIO_QUIRK_ROM_IN_DENYLIST_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_QUIRK_ROM_IN_DENYLIST_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.47, i8 1, ptr @_TRACE_VFIO_QUIRK_ROM_IN_DENYLIST_DSTATE }, align 8
@.str.48 = private unnamed_addr constant [40 x i8] c"vfio_quirk_generic_window_address_write\00", align 1
@_TRACE_VFIO_QUIRK_GENERIC_WINDOW_ADDRESS_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_QUIRK_GENERIC_WINDOW_ADDRESS_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.48, i8 1, ptr @_TRACE_VFIO_QUIRK_GENERIC_WINDOW_ADDRESS_WRITE_DSTATE }, align 8
@.str.49 = private unnamed_addr constant [36 x i8] c"vfio_quirk_generic_window_data_read\00", align 1
@_TRACE_VFIO_QUIRK_GENERIC_WINDOW_DATA_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_QUIRK_GENERIC_WINDOW_DATA_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.49, i8 1, ptr @_TRACE_VFIO_QUIRK_GENERIC_WINDOW_DATA_READ_DSTATE }, align 8
@.str.50 = private unnamed_addr constant [37 x i8] c"vfio_quirk_generic_window_data_write\00", align 1
@_TRACE_VFIO_QUIRK_GENERIC_WINDOW_DATA_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_QUIRK_GENERIC_WINDOW_DATA_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.50, i8 1, ptr @_TRACE_VFIO_QUIRK_GENERIC_WINDOW_DATA_WRITE_DSTATE }, align 8
@.str.51 = private unnamed_addr constant [31 x i8] c"vfio_quirk_generic_mirror_read\00", align 1
@_TRACE_VFIO_QUIRK_GENERIC_MIRROR_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_QUIRK_GENERIC_MIRROR_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.51, i8 1, ptr @_TRACE_VFIO_QUIRK_GENERIC_MIRROR_READ_DSTATE }, align 8
@.str.52 = private unnamed_addr constant [32 x i8] c"vfio_quirk_generic_mirror_write\00", align 1
@_TRACE_VFIO_QUIRK_GENERIC_MIRROR_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_QUIRK_GENERIC_MIRROR_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.52, i8 1, ptr @_TRACE_VFIO_QUIRK_GENERIC_MIRROR_WRITE_DSTATE }, align 8
@.str.53 = private unnamed_addr constant [24 x i8] c"vfio_quirk_ati_3c3_read\00", align 1
@_TRACE_VFIO_QUIRK_ATI_3C3_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_QUIRK_ATI_3C3_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.53, i8 1, ptr @_TRACE_VFIO_QUIRK_ATI_3C3_READ_DSTATE }, align 8
@.str.54 = private unnamed_addr constant [25 x i8] c"vfio_quirk_ati_3c3_probe\00", align 1
@_TRACE_VFIO_QUIRK_ATI_3C3_PROBE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_QUIRK_ATI_3C3_PROBE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.54, i8 1, ptr @_TRACE_VFIO_QUIRK_ATI_3C3_PROBE_DSTATE }, align 8
@.str.55 = private unnamed_addr constant [26 x i8] c"vfio_quirk_ati_bar4_probe\00", align 1
@_TRACE_VFIO_QUIRK_ATI_BAR4_PROBE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_QUIRK_ATI_BAR4_PROBE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.55, i8 1, ptr @_TRACE_VFIO_QUIRK_ATI_BAR4_PROBE_DSTATE }, align 8
@.str.56 = private unnamed_addr constant [26 x i8] c"vfio_quirk_ati_bar2_probe\00", align 1
@_TRACE_VFIO_QUIRK_ATI_BAR2_PROBE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_QUIRK_ATI_BAR2_PROBE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.56, i8 1, ptr @_TRACE_VFIO_QUIRK_ATI_BAR2_PROBE_DSTATE }, align 8
@.str.57 = private unnamed_addr constant [28 x i8] c"vfio_quirk_nvidia_3d0_state\00", align 1
@_TRACE_VFIO_QUIRK_NVIDIA_3D0_STATE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_QUIRK_NVIDIA_3D0_STATE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.57, i8 1, ptr @_TRACE_VFIO_QUIRK_NVIDIA_3D0_STATE_DSTATE }, align 8
@.str.58 = private unnamed_addr constant [27 x i8] c"vfio_quirk_nvidia_3d0_read\00", align 1
@_TRACE_VFIO_QUIRK_NVIDIA_3D0_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_QUIRK_NVIDIA_3D0_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.58, i8 1, ptr @_TRACE_VFIO_QUIRK_NVIDIA_3D0_READ_DSTATE }, align 8
@.str.59 = private unnamed_addr constant [28 x i8] c"vfio_quirk_nvidia_3d0_write\00", align 1
@_TRACE_VFIO_QUIRK_NVIDIA_3D0_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_QUIRK_NVIDIA_3D0_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.59, i8 1, ptr @_TRACE_VFIO_QUIRK_NVIDIA_3D0_WRITE_DSTATE }, align 8
@.str.60 = private unnamed_addr constant [28 x i8] c"vfio_quirk_nvidia_3d0_probe\00", align 1
@_TRACE_VFIO_QUIRK_NVIDIA_3D0_PROBE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_QUIRK_NVIDIA_3D0_PROBE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.60, i8 1, ptr @_TRACE_VFIO_QUIRK_NVIDIA_3D0_PROBE_DSTATE }, align 8
@.str.61 = private unnamed_addr constant [29 x i8] c"vfio_quirk_nvidia_bar5_state\00", align 1
@_TRACE_VFIO_QUIRK_NVIDIA_BAR5_STATE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_QUIRK_NVIDIA_BAR5_STATE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.61, i8 1, ptr @_TRACE_VFIO_QUIRK_NVIDIA_BAR5_STATE_DSTATE }, align 8
@.str.62 = private unnamed_addr constant [29 x i8] c"vfio_quirk_nvidia_bar5_probe\00", align 1
@_TRACE_VFIO_QUIRK_NVIDIA_BAR5_PROBE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_QUIRK_NVIDIA_BAR5_PROBE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.62, i8 1, ptr @_TRACE_VFIO_QUIRK_NVIDIA_BAR5_PROBE_DSTATE }, align 8
@.str.63 = private unnamed_addr constant [31 x i8] c"vfio_quirk_nvidia_bar0_msi_ack\00", align 1
@_TRACE_VFIO_QUIRK_NVIDIA_BAR0_MSI_ACK_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_QUIRK_NVIDIA_BAR0_MSI_ACK_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.63, i8 1, ptr @_TRACE_VFIO_QUIRK_NVIDIA_BAR0_MSI_ACK_DSTATE }, align 8
@.str.64 = private unnamed_addr constant [29 x i8] c"vfio_quirk_nvidia_bar0_probe\00", align 1
@_TRACE_VFIO_QUIRK_NVIDIA_BAR0_PROBE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_QUIRK_NVIDIA_BAR0_PROBE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.64, i8 1, ptr @_TRACE_VFIO_QUIRK_NVIDIA_BAR0_PROBE_DSTATE }, align 8
@.str.65 = private unnamed_addr constant [30 x i8] c"vfio_quirk_rtl8168_fake_latch\00", align 1
@_TRACE_VFIO_QUIRK_RTL8168_FAKE_LATCH_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_QUIRK_RTL8168_FAKE_LATCH_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.65, i8 1, ptr @_TRACE_VFIO_QUIRK_RTL8168_FAKE_LATCH_DSTATE }, align 8
@.str.66 = private unnamed_addr constant [30 x i8] c"vfio_quirk_rtl8168_msix_write\00", align 1
@_TRACE_VFIO_QUIRK_RTL8168_MSIX_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_QUIRK_RTL8168_MSIX_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.66, i8 1, ptr @_TRACE_VFIO_QUIRK_RTL8168_MSIX_WRITE_DSTATE }, align 8
@.str.67 = private unnamed_addr constant [29 x i8] c"vfio_quirk_rtl8168_msix_read\00", align 1
@_TRACE_VFIO_QUIRK_RTL8168_MSIX_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_QUIRK_RTL8168_MSIX_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.67, i8 1, ptr @_TRACE_VFIO_QUIRK_RTL8168_MSIX_READ_DSTATE }, align 8
@.str.68 = private unnamed_addr constant [25 x i8] c"vfio_quirk_rtl8168_probe\00", align 1
@_TRACE_VFIO_QUIRK_RTL8168_PROBE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_QUIRK_RTL8168_PROBE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.68, i8 1, ptr @_TRACE_VFIO_QUIRK_RTL8168_PROBE_DSTATE }, align 8
@.str.69 = private unnamed_addr constant [37 x i8] c"vfio_quirk_ati_bonaire_reset_skipped\00", align 1
@_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_SKIPPED_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_SKIPPED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.69, i8 1, ptr @_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_SKIPPED_DSTATE }, align 8
@.str.70 = private unnamed_addr constant [36 x i8] c"vfio_quirk_ati_bonaire_reset_no_smc\00", align 1
@_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_NO_SMC_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_NO_SMC_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.70, i8 1, ptr @_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_NO_SMC_DSTATE }, align 8
@.str.71 = private unnamed_addr constant [37 x i8] c"vfio_quirk_ati_bonaire_reset_timeout\00", align 1
@_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_TIMEOUT_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_TIMEOUT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.71, i8 1, ptr @_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_TIMEOUT_DSTATE }, align 8
@.str.72 = private unnamed_addr constant [34 x i8] c"vfio_quirk_ati_bonaire_reset_done\00", align 1
@_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_DONE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_DONE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.72, i8 1, ptr @_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_DONE_DSTATE }, align 8
@.str.73 = private unnamed_addr constant [29 x i8] c"vfio_quirk_ati_bonaire_reset\00", align 1
@_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.73, i8 1, ptr @_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_DSTATE }, align 8
@.str.74 = private unnamed_addr constant [20 x i8] c"vfio_ioeventfd_exit\00", align 1
@_TRACE_VFIO_IOEVENTFD_EXIT_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_IOEVENTFD_EXIT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.74, i8 1, ptr @_TRACE_VFIO_IOEVENTFD_EXIT_DSTATE }, align 8
@.str.75 = private unnamed_addr constant [23 x i8] c"vfio_ioeventfd_handler\00", align 1
@_TRACE_VFIO_IOEVENTFD_HANDLER_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_IOEVENTFD_HANDLER_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.75, i8 1, ptr @_TRACE_VFIO_IOEVENTFD_HANDLER_DSTATE }, align 8
@.str.76 = private unnamed_addr constant [20 x i8] c"vfio_ioeventfd_init\00", align 1
@_TRACE_VFIO_IOEVENTFD_INIT_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_IOEVENTFD_INIT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.76, i8 1, ptr @_TRACE_VFIO_IOEVENTFD_INIT_DSTATE }, align 8
@.str.77 = private unnamed_addr constant [30 x i8] c"vfio_pci_igd_opregion_enabled\00", align 1
@_TRACE_VFIO_PCI_IGD_OPREGION_ENABLED_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_PCI_IGD_OPREGION_ENABLED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.77, i8 1, ptr @_TRACE_VFIO_PCI_IGD_OPREGION_ENABLED_DSTATE }, align 8
@.str.78 = private unnamed_addr constant [24 x i8] c"vfio_pci_igd_bar4_write\00", align 1
@_TRACE_VFIO_PCI_IGD_BAR4_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_PCI_IGD_BAR4_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.78, i8 1, ptr @_TRACE_VFIO_PCI_IGD_BAR4_WRITE_DSTATE }, align 8
@.str.79 = private unnamed_addr constant [26 x i8] c"vfio_pci_igd_bdsm_enabled\00", align 1
@_TRACE_VFIO_PCI_IGD_BDSM_ENABLED_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_PCI_IGD_BDSM_ENABLED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.79, i8 1, ptr @_TRACE_VFIO_PCI_IGD_BDSM_ENABLED_DSTATE }, align 8
@.str.80 = private unnamed_addr constant [33 x i8] c"vfio_pci_igd_host_bridge_enabled\00", align 1
@_TRACE_VFIO_PCI_IGD_HOST_BRIDGE_ENABLED_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_PCI_IGD_HOST_BRIDGE_ENABLED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.80, i8 1, ptr @_TRACE_VFIO_PCI_IGD_HOST_BRIDGE_ENABLED_DSTATE }, align 8
@.str.81 = private unnamed_addr constant [32 x i8] c"vfio_pci_igd_lpc_bridge_enabled\00", align 1
@_TRACE_VFIO_PCI_IGD_LPC_BRIDGE_ENABLED_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_PCI_IGD_LPC_BRIDGE_ENABLED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.81, i8 1, ptr @_TRACE_VFIO_PCI_IGD_LPC_BRIDGE_ENABLED_DSTATE }, align 8
@.str.82 = private unnamed_addr constant [18 x i8] c"vfio_region_write\00", align 1
@_TRACE_VFIO_REGION_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_REGION_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.82, i8 1, ptr @_TRACE_VFIO_REGION_WRITE_DSTATE }, align 8
@.str.83 = private unnamed_addr constant [17 x i8] c"vfio_region_read\00", align 1
@_TRACE_VFIO_REGION_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_REGION_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.83, i8 1, ptr @_TRACE_VFIO_REGION_READ_DSTATE }, align 8
@.str.84 = private unnamed_addr constant [22 x i8] c"vfio_iommu_map_notify\00", align 1
@_TRACE_VFIO_IOMMU_MAP_NOTIFY_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_IOMMU_MAP_NOTIFY_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.84, i8 1, ptr @_TRACE_VFIO_IOMMU_MAP_NOTIFY_DSTATE }, align 8
@.str.85 = private unnamed_addr constant [26 x i8] c"vfio_listener_region_skip\00", align 1
@_TRACE_VFIO_LISTENER_REGION_SKIP_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_LISTENER_REGION_SKIP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.85, i8 1, ptr @_TRACE_VFIO_LISTENER_REGION_SKIP_DSTATE }, align 8
@.str.86 = private unnamed_addr constant [24 x i8] c"vfio_spapr_group_attach\00", align 1
@_TRACE_VFIO_SPAPR_GROUP_ATTACH_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_SPAPR_GROUP_ATTACH_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.86, i8 1, ptr @_TRACE_VFIO_SPAPR_GROUP_ATTACH_DSTATE }, align 8
@.str.87 = private unnamed_addr constant [31 x i8] c"vfio_listener_region_add_iommu\00", align 1
@_TRACE_VFIO_LISTENER_REGION_ADD_IOMMU_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_LISTENER_REGION_ADD_IOMMU_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.87, i8 1, ptr @_TRACE_VFIO_LISTENER_REGION_ADD_IOMMU_DSTATE }, align 8
@.str.88 = private unnamed_addr constant [29 x i8] c"vfio_listener_region_add_ram\00", align 1
@_TRACE_VFIO_LISTENER_REGION_ADD_RAM_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_LISTENER_REGION_ADD_RAM_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.88, i8 1, ptr @_TRACE_VFIO_LISTENER_REGION_ADD_RAM_DSTATE }, align 8
@.str.89 = private unnamed_addr constant [29 x i8] c"vfio_known_safe_misalignment\00", align 1
@_TRACE_VFIO_KNOWN_SAFE_MISALIGNMENT_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_KNOWN_SAFE_MISALIGNMENT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.89, i8 1, ptr @_TRACE_VFIO_KNOWN_SAFE_MISALIGNMENT_DSTATE }, align 8
@.str.90 = private unnamed_addr constant [36 x i8] c"vfio_listener_region_add_no_dma_map\00", align 1
@_TRACE_VFIO_LISTENER_REGION_ADD_NO_DMA_MAP_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_LISTENER_REGION_ADD_NO_DMA_MAP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.90, i8 1, ptr @_TRACE_VFIO_LISTENER_REGION_ADD_NO_DMA_MAP_DSTATE }, align 8
@.str.91 = private unnamed_addr constant [25 x i8] c"vfio_listener_region_del\00", align 1
@_TRACE_VFIO_LISTENER_REGION_DEL_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_LISTENER_REGION_DEL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.91, i8 1, ptr @_TRACE_VFIO_LISTENER_REGION_DEL_DSTATE }, align 8
@.str.92 = private unnamed_addr constant [34 x i8] c"vfio_device_dirty_tracking_update\00", align 1
@_TRACE_VFIO_DEVICE_DIRTY_TRACKING_UPDATE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_DEVICE_DIRTY_TRACKING_UPDATE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.92, i8 1, ptr @_TRACE_VFIO_DEVICE_DIRTY_TRACKING_UPDATE_DSTATE }, align 8
@.str.93 = private unnamed_addr constant [33 x i8] c"vfio_device_dirty_tracking_start\00", align 1
@_TRACE_VFIO_DEVICE_DIRTY_TRACKING_START_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_DEVICE_DIRTY_TRACKING_START_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.93, i8 1, ptr @_TRACE_VFIO_DEVICE_DIRTY_TRACKING_START_DSTATE }, align 8
@.str.94 = private unnamed_addr constant [26 x i8] c"vfio_disconnect_container\00", align 1
@_TRACE_VFIO_DISCONNECT_CONTAINER_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_DISCONNECT_CONTAINER_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.94, i8 1, ptr @_TRACE_VFIO_DISCONNECT_CONTAINER_DSTATE }, align 8
@.str.95 = private unnamed_addr constant [15 x i8] c"vfio_put_group\00", align 1
@_TRACE_VFIO_PUT_GROUP_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_PUT_GROUP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.95, i8 1, ptr @_TRACE_VFIO_PUT_GROUP_DSTATE }, align 8
@.str.96 = private unnamed_addr constant [16 x i8] c"vfio_get_device\00", align 1
@_TRACE_VFIO_GET_DEVICE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_GET_DEVICE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.96, i8 1, ptr @_TRACE_VFIO_GET_DEVICE_DSTATE }, align 8
@.str.97 = private unnamed_addr constant [21 x i8] c"vfio_put_base_device\00", align 1
@_TRACE_VFIO_PUT_BASE_DEVICE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_PUT_BASE_DEVICE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.97, i8 1, ptr @_TRACE_VFIO_PUT_BASE_DEVICE_DSTATE }, align 8
@.str.98 = private unnamed_addr constant [18 x i8] c"vfio_region_setup\00", align 1
@_TRACE_VFIO_REGION_SETUP_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_REGION_SETUP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.98, i8 1, ptr @_TRACE_VFIO_REGION_SETUP_DSTATE }, align 8
@.str.99 = private unnamed_addr constant [23 x i8] c"vfio_region_mmap_fault\00", align 1
@_TRACE_VFIO_REGION_MMAP_FAULT_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_REGION_MMAP_FAULT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.99, i8 1, ptr @_TRACE_VFIO_REGION_MMAP_FAULT_DSTATE }, align 8
@.str.100 = private unnamed_addr constant [17 x i8] c"vfio_region_mmap\00", align 1
@_TRACE_VFIO_REGION_MMAP_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_REGION_MMAP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.100, i8 1, ptr @_TRACE_VFIO_REGION_MMAP_DSTATE }, align 8
@.str.101 = private unnamed_addr constant [17 x i8] c"vfio_region_exit\00", align 1
@_TRACE_VFIO_REGION_EXIT_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_REGION_EXIT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.101, i8 1, ptr @_TRACE_VFIO_REGION_EXIT_DSTATE }, align 8
@.str.102 = private unnamed_addr constant [21 x i8] c"vfio_region_finalize\00", align 1
@_TRACE_VFIO_REGION_FINALIZE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_REGION_FINALIZE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.102, i8 1, ptr @_TRACE_VFIO_REGION_FINALIZE_DSTATE }, align 8
@.str.103 = private unnamed_addr constant [30 x i8] c"vfio_region_mmaps_set_enabled\00", align 1
@_TRACE_VFIO_REGION_MMAPS_SET_ENABLED_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_REGION_MMAPS_SET_ENABLED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.103, i8 1, ptr @_TRACE_VFIO_REGION_MMAPS_SET_ENABLED_DSTATE }, align 8
@.str.104 = private unnamed_addr constant [18 x i8] c"vfio_region_unmap\00", align 1
@_TRACE_VFIO_REGION_UNMAP_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_REGION_UNMAP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.104, i8 1, ptr @_TRACE_VFIO_REGION_UNMAP_DSTATE }, align 8
@.str.105 = private unnamed_addr constant [31 x i8] c"vfio_region_sparse_mmap_header\00", align 1
@_TRACE_VFIO_REGION_SPARSE_MMAP_HEADER_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_REGION_SPARSE_MMAP_HEADER_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.105, i8 1, ptr @_TRACE_VFIO_REGION_SPARSE_MMAP_HEADER_DSTATE }, align 8
@.str.106 = private unnamed_addr constant [30 x i8] c"vfio_region_sparse_mmap_entry\00", align 1
@_TRACE_VFIO_REGION_SPARSE_MMAP_ENTRY_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_REGION_SPARSE_MMAP_ENTRY_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.106, i8 1, ptr @_TRACE_VFIO_REGION_SPARSE_MMAP_ENTRY_DSTATE }, align 8
@.str.107 = private unnamed_addr constant [20 x i8] c"vfio_get_dev_region\00", align 1
@_TRACE_VFIO_GET_DEV_REGION_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_GET_DEV_REGION_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.107, i8 1, ptr @_TRACE_VFIO_GET_DEV_REGION_DSTATE }, align 8
@.str.108 = private unnamed_addr constant [35 x i8] c"vfio_dma_unmap_overflow_workaround\00", align 1
@_TRACE_VFIO_DMA_UNMAP_OVERFLOW_WORKAROUND_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_DMA_UNMAP_OVERFLOW_WORKAROUND_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.108, i8 1, ptr @_TRACE_VFIO_DMA_UNMAP_OVERFLOW_WORKAROUND_DSTATE }, align 8
@.str.109 = private unnamed_addr constant [22 x i8] c"vfio_get_dirty_bitmap\00", align 1
@_TRACE_VFIO_GET_DIRTY_BITMAP_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_GET_DIRTY_BITMAP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.109, i8 1, ptr @_TRACE_VFIO_GET_DIRTY_BITMAP_DSTATE }, align 8
@.str.110 = private unnamed_addr constant [28 x i8] c"vfio_iommu_map_dirty_notify\00", align 1
@_TRACE_VFIO_IOMMU_MAP_DIRTY_NOTIFY_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_IOMMU_MAP_DIRTY_NOTIFY_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.110, i8 1, ptr @_TRACE_VFIO_IOMMU_MAP_DIRTY_NOTIFY_DSTATE }, align 8
@.str.111 = private unnamed_addr constant [22 x i8] c"vfio_platform_realize\00", align 1
@_TRACE_VFIO_PLATFORM_REALIZE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_PLATFORM_REALIZE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.111, i8 1, ptr @_TRACE_VFIO_PLATFORM_REALIZE_DSTATE }, align 8
@.str.112 = private unnamed_addr constant [18 x i8] c"vfio_platform_eoi\00", align 1
@_TRACE_VFIO_PLATFORM_EOI_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_PLATFORM_EOI_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.112, i8 1, ptr @_TRACE_VFIO_PLATFORM_EOI_DSTATE }, align 8
@.str.113 = private unnamed_addr constant [31 x i8] c"vfio_platform_intp_mmap_enable\00", align 1
@_TRACE_VFIO_PLATFORM_INTP_MMAP_ENABLE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_PLATFORM_INTP_MMAP_ENABLE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.113, i8 1, ptr @_TRACE_VFIO_PLATFORM_INTP_MMAP_ENABLE_DSTATE }, align 8
@.str.114 = private unnamed_addr constant [29 x i8] c"vfio_platform_intp_interrupt\00", align 1
@_TRACE_VFIO_PLATFORM_INTP_INTERRUPT_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_PLATFORM_INTP_INTERRUPT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.114, i8 1, ptr @_TRACE_VFIO_PLATFORM_INTP_INTERRUPT_DSTATE }, align 8
@.str.115 = private unnamed_addr constant [43 x i8] c"vfio_platform_intp_inject_pending_lockheld\00", align 1
@_TRACE_VFIO_PLATFORM_INTP_INJECT_PENDING_LOCKHELD_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_PLATFORM_INTP_INJECT_PENDING_LOCKHELD_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.115, i8 1, ptr @_TRACE_VFIO_PLATFORM_INTP_INJECT_PENDING_LOCKHELD_DSTATE }, align 8
@.str.116 = private unnamed_addr constant [34 x i8] c"vfio_platform_populate_interrupts\00", align 1
@_TRACE_VFIO_PLATFORM_POPULATE_INTERRUPTS_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_PLATFORM_POPULATE_INTERRUPTS_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.116, i8 1, ptr @_TRACE_VFIO_PLATFORM_POPULATE_INTERRUPTS_DSTATE }, align 8
@.str.117 = private unnamed_addr constant [32 x i8] c"vfio_intp_interrupt_set_pending\00", align 1
@_TRACE_VFIO_INTP_INTERRUPT_SET_PENDING_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_INTP_INTERRUPT_SET_PENDING_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.117, i8 1, ptr @_TRACE_VFIO_INTP_INTERRUPT_SET_PENDING_DSTATE }, align 8
@.str.118 = private unnamed_addr constant [42 x i8] c"vfio_platform_start_level_irqfd_injection\00", align 1
@_TRACE_VFIO_PLATFORM_START_LEVEL_IRQFD_INJECTION_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_PLATFORM_START_LEVEL_IRQFD_INJECTION_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.118, i8 1, ptr @_TRACE_VFIO_PLATFORM_START_LEVEL_IRQFD_INJECTION_DSTATE }, align 8
@.str.119 = private unnamed_addr constant [41 x i8] c"vfio_platform_start_edge_irqfd_injection\00", align 1
@_TRACE_VFIO_PLATFORM_START_EDGE_IRQFD_INJECTION_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_PLATFORM_START_EDGE_IRQFD_INJECTION_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.119, i8 1, ptr @_TRACE_VFIO_PLATFORM_START_EDGE_IRQFD_INJECTION_DSTATE }, align 8
@.str.120 = private unnamed_addr constant [37 x i8] c"vfio_prereg_listener_region_add_skip\00", align 1
@_TRACE_VFIO_PREREG_LISTENER_REGION_ADD_SKIP_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_PREREG_LISTENER_REGION_ADD_SKIP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.120, i8 1, ptr @_TRACE_VFIO_PREREG_LISTENER_REGION_ADD_SKIP_DSTATE }, align 8
@.str.121 = private unnamed_addr constant [37 x i8] c"vfio_prereg_listener_region_del_skip\00", align 1
@_TRACE_VFIO_PREREG_LISTENER_REGION_DEL_SKIP_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_PREREG_LISTENER_REGION_DEL_SKIP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.121, i8 1, ptr @_TRACE_VFIO_PREREG_LISTENER_REGION_DEL_SKIP_DSTATE }, align 8
@.str.122 = private unnamed_addr constant [21 x i8] c"vfio_prereg_register\00", align 1
@_TRACE_VFIO_PREREG_REGISTER_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_PREREG_REGISTER_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.122, i8 1, ptr @_TRACE_VFIO_PREREG_REGISTER_DSTATE }, align 8
@.str.123 = private unnamed_addr constant [23 x i8] c"vfio_prereg_unregister\00", align 1
@_TRACE_VFIO_PREREG_UNREGISTER_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_PREREG_UNREGISTER_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.123, i8 1, ptr @_TRACE_VFIO_PREREG_UNREGISTER_DSTATE }, align 8
@.str.124 = private unnamed_addr constant [25 x i8] c"vfio_spapr_create_window\00", align 1
@_TRACE_VFIO_SPAPR_CREATE_WINDOW_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_SPAPR_CREATE_WINDOW_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.124, i8 1, ptr @_TRACE_VFIO_SPAPR_CREATE_WINDOW_DSTATE }, align 8
@.str.125 = private unnamed_addr constant [25 x i8] c"vfio_spapr_remove_window\00", align 1
@_TRACE_VFIO_SPAPR_REMOVE_WINDOW_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_SPAPR_REMOVE_WINDOW_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.125, i8 1, ptr @_TRACE_VFIO_SPAPR_REMOVE_WINDOW_DSTATE }, align 8
@.str.126 = private unnamed_addr constant [28 x i8] c"vfio_display_edid_available\00", align 1
@_TRACE_VFIO_DISPLAY_EDID_AVAILABLE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_DISPLAY_EDID_AVAILABLE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.126, i8 1, ptr @_TRACE_VFIO_DISPLAY_EDID_AVAILABLE_DSTATE }, align 8
@.str.127 = private unnamed_addr constant [26 x i8] c"vfio_display_edid_link_up\00", align 1
@_TRACE_VFIO_DISPLAY_EDID_LINK_UP_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_DISPLAY_EDID_LINK_UP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.127, i8 1, ptr @_TRACE_VFIO_DISPLAY_EDID_LINK_UP_DSTATE }, align 8
@.str.128 = private unnamed_addr constant [28 x i8] c"vfio_display_edid_link_down\00", align 1
@_TRACE_VFIO_DISPLAY_EDID_LINK_DOWN_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_DISPLAY_EDID_LINK_DOWN_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.128, i8 1, ptr @_TRACE_VFIO_DISPLAY_EDID_LINK_DOWN_DSTATE }, align 8
@.str.129 = private unnamed_addr constant [25 x i8] c"vfio_display_edid_update\00", align 1
@_TRACE_VFIO_DISPLAY_EDID_UPDATE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_DISPLAY_EDID_UPDATE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.129, i8 1, ptr @_TRACE_VFIO_DISPLAY_EDID_UPDATE_DSTATE }, align 8
@.str.130 = private unnamed_addr constant [30 x i8] c"vfio_display_edid_write_error\00", align 1
@_TRACE_VFIO_DISPLAY_EDID_WRITE_ERROR_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_DISPLAY_EDID_WRITE_ERROR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.130, i8 1, ptr @_TRACE_VFIO_DISPLAY_EDID_WRITE_ERROR_DSTATE }, align 8
@.str.131 = private unnamed_addr constant [18 x i8] c"vfio_load_cleanup\00", align 1
@_TRACE_VFIO_LOAD_CLEANUP_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_LOAD_CLEANUP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.131, i8 1, ptr @_TRACE_VFIO_LOAD_CLEANUP_DSTATE }, align 8
@.str.132 = private unnamed_addr constant [30 x i8] c"vfio_load_device_config_state\00", align 1
@_TRACE_VFIO_LOAD_DEVICE_CONFIG_STATE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_LOAD_DEVICE_CONFIG_STATE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.132, i8 1, ptr @_TRACE_VFIO_LOAD_DEVICE_CONFIG_STATE_DSTATE }, align 8
@.str.133 = private unnamed_addr constant [16 x i8] c"vfio_load_state\00", align 1
@_TRACE_VFIO_LOAD_STATE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_LOAD_STATE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.133, i8 1, ptr @_TRACE_VFIO_LOAD_STATE_DSTATE }, align 8
@.str.134 = private unnamed_addr constant [28 x i8] c"vfio_load_state_device_data\00", align 1
@_TRACE_VFIO_LOAD_STATE_DEVICE_DATA_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_LOAD_STATE_DEVICE_DATA_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.134, i8 1, ptr @_TRACE_VFIO_LOAD_STATE_DEVICE_DATA_DSTATE }, align 8
@.str.135 = private unnamed_addr constant [23 x i8] c"vfio_migration_realize\00", align 1
@_TRACE_VFIO_MIGRATION_REALIZE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_MIGRATION_REALIZE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.135, i8 1, ptr @_TRACE_VFIO_MIGRATION_REALIZE_DSTATE }, align 8
@.str.136 = private unnamed_addr constant [25 x i8] c"vfio_migration_set_state\00", align 1
@_TRACE_VFIO_MIGRATION_SET_STATE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_MIGRATION_SET_STATE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.136, i8 1, ptr @_TRACE_VFIO_MIGRATION_SET_STATE_DSTATE }, align 8
@.str.137 = private unnamed_addr constant [30 x i8] c"vfio_migration_state_notifier\00", align 1
@_TRACE_VFIO_MIGRATION_STATE_NOTIFIER_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_MIGRATION_STATE_NOTIFIER_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.137, i8 1, ptr @_TRACE_VFIO_MIGRATION_STATE_NOTIFIER_DSTATE }, align 8
@.str.138 = private unnamed_addr constant [16 x i8] c"vfio_save_block\00", align 1
@_TRACE_VFIO_SAVE_BLOCK_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_SAVE_BLOCK_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.138, i8 1, ptr @_TRACE_VFIO_SAVE_BLOCK_DSTATE }, align 8
@.str.139 = private unnamed_addr constant [18 x i8] c"vfio_save_cleanup\00", align 1
@_TRACE_VFIO_SAVE_CLEANUP_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_SAVE_CLEANUP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.139, i8 1, ptr @_TRACE_VFIO_SAVE_CLEANUP_DSTATE }, align 8
@.str.140 = private unnamed_addr constant [27 x i8] c"vfio_save_complete_precopy\00", align 1
@_TRACE_VFIO_SAVE_COMPLETE_PRECOPY_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_SAVE_COMPLETE_PRECOPY_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.140, i8 1, ptr @_TRACE_VFIO_SAVE_COMPLETE_PRECOPY_DSTATE }, align 8
@.str.141 = private unnamed_addr constant [30 x i8] c"vfio_save_device_config_state\00", align 1
@_TRACE_VFIO_SAVE_DEVICE_CONFIG_STATE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_SAVE_DEVICE_CONFIG_STATE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.141, i8 1, ptr @_TRACE_VFIO_SAVE_DEVICE_CONFIG_STATE_DSTATE }, align 8
@.str.142 = private unnamed_addr constant [18 x i8] c"vfio_save_iterate\00", align 1
@_TRACE_VFIO_SAVE_ITERATE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_SAVE_ITERATE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.142, i8 1, ptr @_TRACE_VFIO_SAVE_ITERATE_DSTATE }, align 8
@.str.143 = private unnamed_addr constant [16 x i8] c"vfio_save_setup\00", align 1
@_TRACE_VFIO_SAVE_SETUP_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_SAVE_SETUP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.143, i8 1, ptr @_TRACE_VFIO_SAVE_SETUP_DSTATE }, align 8
@.str.144 = private unnamed_addr constant [28 x i8] c"vfio_state_pending_estimate\00", align 1
@_TRACE_VFIO_STATE_PENDING_ESTIMATE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_STATE_PENDING_ESTIMATE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.144, i8 1, ptr @_TRACE_VFIO_STATE_PENDING_ESTIMATE_DSTATE }, align 8
@.str.145 = private unnamed_addr constant [25 x i8] c"vfio_state_pending_exact\00", align 1
@_TRACE_VFIO_STATE_PENDING_EXACT_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_STATE_PENDING_EXACT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.145, i8 1, ptr @_TRACE_VFIO_STATE_PENDING_EXACT_DSTATE }, align 8
@.str.146 = private unnamed_addr constant [20 x i8] c"vfio_vmstate_change\00", align 1
@_TRACE_VFIO_VMSTATE_CHANGE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_VMSTATE_CHANGE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.146, i8 1, ptr @_TRACE_VFIO_VMSTATE_CHANGE_DSTATE }, align 8
@.str.147 = private unnamed_addr constant [28 x i8] c"vfio_vmstate_change_prepare\00", align 1
@_TRACE_VFIO_VMSTATE_CHANGE_PREPARE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VFIO_VMSTATE_CHANGE_PREPARE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.147, i8 1, ptr @_TRACE_VFIO_VMSTATE_CHANGE_PREPARE_DSTATE }, align 8
@hw_vfio_trace_events = dso_local global [149 x ptr] [ptr @_TRACE_VFIO_INTX_INTERRUPT_EVENT, ptr @_TRACE_VFIO_INTX_EOI_EVENT, ptr @_TRACE_VFIO_INTX_ENABLE_KVM_EVENT, ptr @_TRACE_VFIO_INTX_DISABLE_KVM_EVENT, ptr @_TRACE_VFIO_INTX_UPDATE_EVENT, ptr @_TRACE_VFIO_INTX_ENABLE_EVENT, ptr @_TRACE_VFIO_INTX_DISABLE_EVENT, ptr @_TRACE_VFIO_MSI_INTERRUPT_EVENT, ptr @_TRACE_VFIO_MSIX_VECTOR_DO_USE_EVENT, ptr @_TRACE_VFIO_MSIX_VECTOR_RELEASE_EVENT, ptr @_TRACE_VFIO_MSIX_ENABLE_EVENT, ptr @_TRACE_VFIO_MSIX_PBA_DISABLE_EVENT, ptr @_TRACE_VFIO_MSIX_PBA_ENABLE_EVENT, ptr @_TRACE_VFIO_MSIX_DISABLE_EVENT, ptr @_TRACE_VFIO_MSIX_FIXUP_EVENT, ptr @_TRACE_VFIO_MSIX_RELO_EVENT, ptr @_TRACE_VFIO_MSI_ENABLE_EVENT, ptr @_TRACE_VFIO_MSI_DISABLE_EVENT, ptr @_TRACE_VFIO_PCI_LOAD_ROM_EVENT, ptr @_TRACE_VFIO_ROM_READ_EVENT, ptr @_TRACE_VFIO_PCI_SIZE_ROM_EVENT, ptr @_TRACE_VFIO_VGA_WRITE_EVENT, ptr @_TRACE_VFIO_VGA_READ_EVENT, ptr @_TRACE_VFIO_PCI_READ_CONFIG_EVENT, ptr @_TRACE_VFIO_PCI_WRITE_CONFIG_EVENT, ptr @_TRACE_VFIO_MSI_SETUP_EVENT, ptr @_TRACE_VFIO_MSIX_EARLY_SETUP_EVENT, ptr @_TRACE_VFIO_CHECK_PCIE_FLR_EVENT, ptr @_TRACE_VFIO_CHECK_PM_RESET_EVENT, ptr @_TRACE_VFIO_CHECK_AF_FLR_EVENT, ptr @_TRACE_VFIO_PCI_HOT_RESET_EVENT, ptr @_TRACE_VFIO_PCI_HOT_RESET_HAS_DEP_DEVICES_EVENT, ptr @_TRACE_VFIO_PCI_HOT_RESET_DEP_DEVICES_EVENT, ptr @_TRACE_VFIO_PCI_HOT_RESET_RESULT_EVENT, ptr @_TRACE_VFIO_POPULATE_DEVICE_CONFIG_EVENT, ptr @_TRACE_VFIO_POPULATE_DEVICE_GET_IRQ_INFO_FAILURE_EVENT, ptr @_TRACE_VFIO_ATTACH_DEVICE_EVENT, ptr @_TRACE_VFIO_DETACH_DEVICE_EVENT, ptr @_TRACE_VFIO_MDEV_EVENT, ptr @_TRACE_VFIO_ADD_EXT_CAP_DROPPED_EVENT, ptr @_TRACE_VFIO_PCI_RESET_EVENT, ptr @_TRACE_VFIO_PCI_RESET_FLR_EVENT, ptr @_TRACE_VFIO_PCI_RESET_PM_EVENT, ptr @_TRACE_VFIO_PCI_EMULATED_VENDOR_ID_EVENT, ptr @_TRACE_VFIO_PCI_EMULATED_DEVICE_ID_EVENT, ptr @_TRACE_VFIO_PCI_EMULATED_SUB_VENDOR_ID_EVENT, ptr @_TRACE_VFIO_PCI_EMULATED_SUB_DEVICE_ID_EVENT, ptr @_TRACE_VFIO_QUIRK_ROM_IN_DENYLIST_EVENT, ptr @_TRACE_VFIO_QUIRK_GENERIC_WINDOW_ADDRESS_WRITE_EVENT, ptr @_TRACE_VFIO_QUIRK_GENERIC_WINDOW_DATA_READ_EVENT, ptr @_TRACE_VFIO_QUIRK_GENERIC_WINDOW_DATA_WRITE_EVENT, ptr @_TRACE_VFIO_QUIRK_GENERIC_MIRROR_READ_EVENT, ptr @_TRACE_VFIO_QUIRK_GENERIC_MIRROR_WRITE_EVENT, ptr @_TRACE_VFIO_QUIRK_ATI_3C3_READ_EVENT, ptr @_TRACE_VFIO_QUIRK_ATI_3C3_PROBE_EVENT, ptr @_TRACE_VFIO_QUIRK_ATI_BAR4_PROBE_EVENT, ptr @_TRACE_VFIO_QUIRK_ATI_BAR2_PROBE_EVENT, ptr @_TRACE_VFIO_QUIRK_NVIDIA_3D0_STATE_EVENT, ptr @_TRACE_VFIO_QUIRK_NVIDIA_3D0_READ_EVENT, ptr @_TRACE_VFIO_QUIRK_NVIDIA_3D0_WRITE_EVENT, ptr @_TRACE_VFIO_QUIRK_NVIDIA_3D0_PROBE_EVENT, ptr @_TRACE_VFIO_QUIRK_NVIDIA_BAR5_STATE_EVENT, ptr @_TRACE_VFIO_QUIRK_NVIDIA_BAR5_PROBE_EVENT, ptr @_TRACE_VFIO_QUIRK_NVIDIA_BAR0_MSI_ACK_EVENT, ptr @_TRACE_VFIO_QUIRK_NVIDIA_BAR0_PROBE_EVENT, ptr @_TRACE_VFIO_QUIRK_RTL8168_FAKE_LATCH_EVENT, ptr @_TRACE_VFIO_QUIRK_RTL8168_MSIX_WRITE_EVENT, ptr @_TRACE_VFIO_QUIRK_RTL8168_MSIX_READ_EVENT, ptr @_TRACE_VFIO_QUIRK_RTL8168_PROBE_EVENT, ptr @_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_SKIPPED_EVENT, ptr @_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_NO_SMC_EVENT, ptr @_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_TIMEOUT_EVENT, ptr @_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_DONE_EVENT, ptr @_TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_EVENT, ptr @_TRACE_VFIO_IOEVENTFD_EXIT_EVENT, ptr @_TRACE_VFIO_IOEVENTFD_HANDLER_EVENT, ptr @_TRACE_VFIO_IOEVENTFD_INIT_EVENT, ptr @_TRACE_VFIO_PCI_IGD_OPREGION_ENABLED_EVENT, ptr @_TRACE_VFIO_PCI_IGD_BAR4_WRITE_EVENT, ptr @_TRACE_VFIO_PCI_IGD_BDSM_ENABLED_EVENT, ptr @_TRACE_VFIO_PCI_IGD_HOST_BRIDGE_ENABLED_EVENT, ptr @_TRACE_VFIO_PCI_IGD_LPC_BRIDGE_ENABLED_EVENT, ptr @_TRACE_VFIO_REGION_WRITE_EVENT, ptr @_TRACE_VFIO_REGION_READ_EVENT, ptr @_TRACE_VFIO_IOMMU_MAP_NOTIFY_EVENT, ptr @_TRACE_VFIO_LISTENER_REGION_SKIP_EVENT, ptr @_TRACE_VFIO_SPAPR_GROUP_ATTACH_EVENT, ptr @_TRACE_VFIO_LISTENER_REGION_ADD_IOMMU_EVENT, ptr @_TRACE_VFIO_LISTENER_REGION_ADD_RAM_EVENT, ptr @_TRACE_VFIO_KNOWN_SAFE_MISALIGNMENT_EVENT, ptr @_TRACE_VFIO_LISTENER_REGION_ADD_NO_DMA_MAP_EVENT, ptr @_TRACE_VFIO_LISTENER_REGION_DEL_EVENT, ptr @_TRACE_VFIO_DEVICE_DIRTY_TRACKING_UPDATE_EVENT, ptr @_TRACE_VFIO_DEVICE_DIRTY_TRACKING_START_EVENT, ptr @_TRACE_VFIO_DISCONNECT_CONTAINER_EVENT, ptr @_TRACE_VFIO_PUT_GROUP_EVENT, ptr @_TRACE_VFIO_GET_DEVICE_EVENT, ptr @_TRACE_VFIO_PUT_BASE_DEVICE_EVENT, ptr @_TRACE_VFIO_REGION_SETUP_EVENT, ptr @_TRACE_VFIO_REGION_MMAP_FAULT_EVENT, ptr @_TRACE_VFIO_REGION_MMAP_EVENT, ptr @_TRACE_VFIO_REGION_EXIT_EVENT, ptr @_TRACE_VFIO_REGION_FINALIZE_EVENT, ptr @_TRACE_VFIO_REGION_MMAPS_SET_ENABLED_EVENT, ptr @_TRACE_VFIO_REGION_UNMAP_EVENT, ptr @_TRACE_VFIO_REGION_SPARSE_MMAP_HEADER_EVENT, ptr @_TRACE_VFIO_REGION_SPARSE_MMAP_ENTRY_EVENT, ptr @_TRACE_VFIO_GET_DEV_REGION_EVENT, ptr @_TRACE_VFIO_DMA_UNMAP_OVERFLOW_WORKAROUND_EVENT, ptr @_TRACE_VFIO_GET_DIRTY_BITMAP_EVENT, ptr @_TRACE_VFIO_IOMMU_MAP_DIRTY_NOTIFY_EVENT, ptr @_TRACE_VFIO_PLATFORM_REALIZE_EVENT, ptr @_TRACE_VFIO_PLATFORM_EOI_EVENT, ptr @_TRACE_VFIO_PLATFORM_INTP_MMAP_ENABLE_EVENT, ptr @_TRACE_VFIO_PLATFORM_INTP_INTERRUPT_EVENT, ptr @_TRACE_VFIO_PLATFORM_INTP_INJECT_PENDING_LOCKHELD_EVENT, ptr @_TRACE_VFIO_PLATFORM_POPULATE_INTERRUPTS_EVENT, ptr @_TRACE_VFIO_INTP_INTERRUPT_SET_PENDING_EVENT, ptr @_TRACE_VFIO_PLATFORM_START_LEVEL_IRQFD_INJECTION_EVENT, ptr @_TRACE_VFIO_PLATFORM_START_EDGE_IRQFD_INJECTION_EVENT, ptr @_TRACE_VFIO_PREREG_LISTENER_REGION_ADD_SKIP_EVENT, ptr @_TRACE_VFIO_PREREG_LISTENER_REGION_DEL_SKIP_EVENT, ptr @_TRACE_VFIO_PREREG_REGISTER_EVENT, ptr @_TRACE_VFIO_PREREG_UNREGISTER_EVENT, ptr @_TRACE_VFIO_SPAPR_CREATE_WINDOW_EVENT, ptr @_TRACE_VFIO_SPAPR_REMOVE_WINDOW_EVENT, ptr @_TRACE_VFIO_DISPLAY_EDID_AVAILABLE_EVENT, ptr @_TRACE_VFIO_DISPLAY_EDID_LINK_UP_EVENT, ptr @_TRACE_VFIO_DISPLAY_EDID_LINK_DOWN_EVENT, ptr @_TRACE_VFIO_DISPLAY_EDID_UPDATE_EVENT, ptr @_TRACE_VFIO_DISPLAY_EDID_WRITE_ERROR_EVENT, ptr @_TRACE_VFIO_LOAD_CLEANUP_EVENT, ptr @_TRACE_VFIO_LOAD_DEVICE_CONFIG_STATE_EVENT, ptr @_TRACE_VFIO_LOAD_STATE_EVENT, ptr @_TRACE_VFIO_LOAD_STATE_DEVICE_DATA_EVENT, ptr @_TRACE_VFIO_MIGRATION_REALIZE_EVENT, ptr @_TRACE_VFIO_MIGRATION_SET_STATE_EVENT, ptr @_TRACE_VFIO_MIGRATION_STATE_NOTIFIER_EVENT, ptr @_TRACE_VFIO_SAVE_BLOCK_EVENT, ptr @_TRACE_VFIO_SAVE_CLEANUP_EVENT, ptr @_TRACE_VFIO_SAVE_COMPLETE_PRECOPY_EVENT, ptr @_TRACE_VFIO_SAVE_DEVICE_CONFIG_STATE_EVENT, ptr @_TRACE_VFIO_SAVE_ITERATE_EVENT, ptr @_TRACE_VFIO_SAVE_SETUP_EVENT, ptr @_TRACE_VFIO_STATE_PENDING_ESTIMATE_EVENT, ptr @_TRACE_VFIO_STATE_PENDING_EXACT_EVENT, ptr @_TRACE_VFIO_VMSTATE_CHANGE_EVENT, ptr @_TRACE_VFIO_VMSTATE_CHANGE_PREPARE_EVENT, ptr null], align 16
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 65535, ptr @do_qemu_init_trace_hw_vfio_register_events, ptr null }]

; Function Attrs: nounwind sspstrong uwtable
define internal void @do_qemu_init_trace_hw_vfio_register_events() #0 {
entry:
  call void @register_module_init(ptr noundef @trace_hw_vfio_register_events, i32 noundef 4)
  ret void
}

declare void @register_module_init(ptr noundef, i32 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_hw_vfio_register_events() #0 {
entry:
  call void @trace_event_register_group(ptr noundef @hw_vfio_trace_events)
  ret void
}

declare void @trace_event_register_group(ptr noundef) #1

attributes #0 = { nounwind sspstrong uwtable "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #1 = { "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }

!llvm.module.flags = !{!0, !1, !2, !3, !4}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{i32 8, !"PIC Level", i32 2}
!2 = !{i32 7, !"PIE Level", i32 2}
!3 = !{i32 7, !"uwtable", i32 2}
!4 = !{i32 7, !"frame-pointer", i32 2}
