// Seed: 372433140
module module_0;
  logic id_1;
  ;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    input tri0 id_2
    , id_8,
    output wand id_3,
    output supply0 id_4,
    input wor id_5,
    output tri1 id_6
);
  id_9 :
  assert property (@(posedge "") id_0)
  else $clog2(34);
  ;
  module_0 modCall_1 ();
  wire id_10;
  assign id_9 = id_5;
endmodule
module module_2 (
    input supply0 id_0,
    output tri1 id_1
);
  id_3 :
  assert property (@(posedge id_3) id_0 % id_0)
  else $unsigned(95);
  ;
  module_0 modCall_1 ();
endmodule
