{
 "Device" : "GW5AST-138B",
 "Files" : [
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/AHBDI.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/AHBDO.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/CAM.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/ddr3_memory_interface/DDR3MI_400M.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/dvi_tx/DVI_TX_Top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/gowin_pll/TMDS_PLL_60HZ.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/gowin_pll/gowin_pll_400M.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/video_frame_buffer/Video_Frame_Buffer_Top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/src/AHBDMA.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/cam2dvi/impl/temp/rtl_parser.result",
 "Top" : "top",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}