
import { ILSSchematic } from "@/src/cpu/ImportExport";
export const regFileDemoSchematic: ILSSchematic = {"id":"reg-file-demo","name":"Reg File Demo","model":{"wires":[{"nodes":[{"id":0,"x":623,"y":354,"edges":[1],"ref":{"type":3,"id":"1","compNodeId":"outA"}},{"id":1,"x":625,"y":354,"edges":[0,2]},{"id":2,"x":625,"y":353,"edges":[1,3]},{"id":3,"x":627,"y":353,"edges":[2],"ref":{"type":3,"id":"3","compNodeId":"x"}}]},{"nodes":[{"id":0,"x":623,"y":357,"edges":[1],"ref":{"type":3,"id":"1","compNodeId":"outB"}},{"id":1,"x":625,"y":357,"edges":[0,2]},{"id":2,"x":625,"y":358,"edges":[1,3]},{"id":3,"x":627,"y":358,"edges":[2],"ref":{"type":3,"id":"4","compNodeId":"x"}}]},{"nodes":[{"id":0,"x":581,"y":354,"edges":[1],"ref":{"type":3,"id":"2","compNodeId":"out"}},{"id":1,"x":583,"y":354,"edges":[0],"ref":{"type":3,"id":"1","compNodeId":"in"}}]},{"nodes":[{"id":0,"x":610,"y":345,"edges":[1],"ref":{"type":3,"id":"5","compNodeId":"i"}},{"id":1,"x":610,"y":349,"edges":[0,2]},{"id":2,"x":593,"y":349,"edges":[1,3,4]},{"id":3,"x":593,"y":347,"edges":[2],"ref":{"type":3,"id":"0","compNodeId":"ctrl"}},{"id":4,"x":587,"y":349,"edges":[2,5]},{"id":5,"x":587,"y":351,"edges":[4],"ref":{"type":3,"id":"1","compNodeId":"ctrl"}}]}],"comps":[{"id":"0","defId":"core/riscv/regFile0Input","x":587,"y":339,"r":0,"args":{"inEnable":true,"inReg":2,"outAEnable":true,"outAReg":4,"outBEnable":true,"outBReg":4}},{"id":"1","defId":"core/riscv/reg32","x":583,"y":351,"r":0},{"id":"2","defId":"core/io/const32","x":573,"y":352,"r":0,"args":{"value":7,"valueMode":0,"bitWidth":32,"h":4,"w":8,"portPos":0,"rotate":0,"signed":false}},{"id":"3","defId":"core/io/output0","x":635,"y":355,"r":2,"args":{"value":4,"valueMode":0,"bitWidth":32,"h":4,"w":8,"portPos":0,"rotate":0,"signed":false,"name":"Output A"}},{"id":"4","defId":"core/io/output0","x":635,"y":360,"r":2,"args":{"value":4,"valueMode":0,"bitWidth":32,"h":4,"w":8,"portPos":0,"rotate":0,"signed":false,"name":"Output B"}},{"id":"5","defId":"core/bits/expand-multi","x":601,"y":345,"r":3,"args":{"bitWidth":18,"bitRange":[{"start":13,"end":17,"individual":false,"showBits":true,"id":0},{"start":12,"end":12,"showBits":true,"individual":false,"id":1},{"start":7,"end":11,"showBits":true,"individual":false,"id":2},{"start":6,"end":6,"showBits":true,"individual":false,"id":3},{"start":1,"end":5,"showBits":true,"individual":false,"id":4},{"start":0,"end":0,"showBits":true,"individual":false,"id":5}],"collapse":false,"reverse":false,"rotate":3}}]}};

export const regFileDemoSchematicStr = `#wire-schema 1
C 0 core/riscv/regFile0Input p:587,339,0 c:{"inEnable":true,"inReg":2,"outAEnable":true,"outAReg":4,"outBEnable":true,"outBReg":4}
C 1 core/riscv/reg32 p:583,351,0 c:{}
C 2 core/io/const32 p:573,352,0 c:{"value":7,"valueMode":0,"bitWidth":32,"h":4,"w":8,"portPos":0,"rotate":0,"signed":false}
C 3 core/io/output0 p:635,355,2 c:{"value":4,"valueMode":0,"bitWidth":32,"h":4,"w":8,"portPos":0,"rotate":0,"signed":false,"name":"Output A"}
C 4 core/io/output0 p:635,360,2 c:{"value":4,"valueMode":0,"bitWidth":32,"h":4,"w":8,"portPos":0,"rotate":0,"signed":false,"name":"Output B"}
C 5 core/bits/expand-multi p:601,345,3 c:{"bitWidth":18,"bitRange":[{"start":13,"end":17,"individual":false,"showBits":true,"id":0},{"start":12,"end":12,"showBits":true,"individual":false,"id":1},{"start":7,"end":11,"showBits":true,"individual":false,"id":2},{"start":6,"end":6,"showBits":true,"individual":false,"id":3},{"start":1,"end":5,"showBits":true,"individual":false,"id":4},{"start":0,"end":0,"showBits":true,"individual":false,"id":5}],"collapse":false,"reverse":false,"rotate":3}
W 0 ns:[623,354 p:1/outA|625,354,0|625,353,1|627,353,2 p:3/x]
W 1 ns:[623,357 p:1/outB|625,357,0|625,358,1|627,358,2 p:4/x]
W 2 ns:[581,354 p:2/out|583,354,0 p:1/in]
W 3 ns:[610,345 p:5/i|610,349,0|593,349,1|593,347,2 p:0/ctrl|587,349,2|587,351,4 p:1/ctrl]
`;
