# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running vitis-run
Environment variables :
------------------------------------------
ALLUSERSPROFILE=C:\ProgramData
APPDATA=C:\Users\96160\AppData\Roaming
args_for_classic=  = 
args_for_source=  = 
arr.length=2
arr.Ubound=1
arr[0]= =
CHARPOP=1
CommonProgramFiles=C:\Program Files\Common Files
CommonProgramFiles(x86)=C:\Program Files (x86)\Common Files
CommonProgramW6432=C:\Program Files\Common Files
COMPUTERNAME=THX_HP
ComSpec=C:\windows\system32\cmd.exe
DriverData=C:\Windows\System32\Drivers\DriverData
EFC_6336=1
FPS_BROWSER_APP_PROFILE_STRING=Internet Explorer
FPS_BROWSER_USER_PROFILE_STRING=Default
GUROBI_HOME=C:\gurobi1100\win64
HDI_APPROOT=D:/Program/Xilinx/Vitis/2023.2
HDI_PROCESSOR=i686
HOMEDRIVE=C:
HOMEPATH=\Users\96160
IDE_SKIP_SERVER_LICENSE=1
INT_VARIABLE_NAME=XILINX_PATH
ISL_IOSTREAMS_RSA=D:/Program/Xilinx/Vitis/2023.2/tps/isl
JAVA_EXE=D:/Program/Xilinx\Vitis\2023.2\tps\win64\jre11.0.16_1\bin\java.exe
JAVA_HOME=D:/Program/Xilinx\Vitis\2023.2\tps\win64\jre11.0.16_1
LC_NUMERIC=C
LOCALAPPDATA=C:\Users\96160\AppData\Local
LOGONSERVER=\\THX_HP
LOPPER_DTC_FLAGS=-b 0 -@
NOSPLASH=false
NUMBER_OF_PROCESSORS=12
OneDrive=C:\Users\96160\OneDrive
OneDriveConsumer=C:\Users\96160\OneDrive
OnlineServices=Online Services
ORIGINAL_XDG_CURRENT_DESKTOP=undefined
OS=Windows_NT
PATH=D:/Program/Xilinx/Vivado/2023.2/tps/win64/binutils-2.26/bin;D:/Program/Xilinx/Vitis/2023.2/bin/../gnu/aarch64/nt/aarch64-linux/bin;D:/Program/Xilinx/Vitis/2023.2/bin/../gnu/ppc64le/4.9.3/win64/bin;D:/Program/Xilinx/Vitis/2023.2/bin/../gnu/aarch32/nt/gcc-arm-linux-gnueabi/bin;D:/Program/Xilinx\Vitis_HLS\2023.2/tps/mingw/6.2.0/win64.o/nt/bin;D:/Program/Xilinx/Vivado/2023.2\gnuwin\bin;D:/Program/Xilinx/Vivado/2023.2\gnu\microblaze\nt\bin;D:/Program/Xilinx/Vitis/2023.2/bin;D:/Program/Xilinx/Vitis/2023.2/tps/win64/java-cef-95.0.4638.69/bin/lib/win64;D:/Program/Xilinx/Vitis/2023.2/tps/win64/javafx-sdk-11.0.2/lib;D:/Program/Xilinx/Vitis/2023.2/tps/win64/javafx-sdk-11.0.2/bin;D:/Program/Xilinx/Vitis/2023.2/lib/win64.o;D:/Program/Xilinx/Vitis/2023.2/tps/win64/jre11.0.16_1/bin/server;D:/Program/Xilinx/Vitis/2023.2/tps/win64/jre11.0.16_1/bin;D:\Program\Xilinx\Vitis\2023.2\tps\win64\lopper-1.1.0-packages\min_sdk\\usr\bin;D:/Program/Xilinx\Vitis\2023.2\tps\win64\cmake-3.24.2\bin;D:/Program/Xilinx\Vitis\2023.2\gnu\microblaze\nt\bin;D:/Program/Xilinx\Vitis\2023.2\gnu\microblaze\linux_toolchain\nt64_le\bin;D:/Program/Xilinx\Vitis\2023.2\gnu\aarch32\nt\gcc-arm-linux-gnueabi\bin;D:/Program/Xilinx\Vitis\2023.2\gnu\aarch32\nt\gcc-arm-none-eabi\bin;D:/Program/Xilinx\Vitis\2023.2\gnu\aarch64\nt\aarch64-linux\bin;D:/Program/Xilinx\Vitis\2023.2\gnu\aarch64\nt\aarch64-none\bin;D:/Program/Xilinx\Vitis\2023.2\gnu\armr5\nt\gcc-arm-none-eabi\bin;D:/Program/Xilinx\Vitis\2023.2\gnuwin\bin;D:/Program/Xilinx\Vitis\2023.2\tps\win64\python-3.8.3;D:/Program/Xilinx\Vitis\2023.2\tps\win64\libxslt\bin;D:/Program/Xilinx/Vivado/2023.2\bin;D:/Program/Xilinx/Vitis/2023.2\gnu\arm\nt\bin;D:/Program/Xilinx/Vitis/2023.2\gnu\microblaze\linux_toolchain\nt64_be\bin;D:/Program/Xilinx/Vitis/2023.2\tps\win64\git-2.16.2\bin;D:/Program/Xilinx/Vitis/2023.2\win64\tools\clang\bin;D:/Program/Xilinx\Vitis_HLS\2023.2\bin;C:\gurobi1100\win64\bin;C:\windows\system32;C:\windows;C:\windows\System32\Wbem;C:\windows\System32\WindowsPowerShell\v1.0\;C:\windows\System32\OpenSSH\;D:\Program\MATLAB\R2023a\bin;D:\Program\Git\cmd;D:\Program\nodejs\;C:\Program Files (x86)\Pulse Secure\VC142.CRT\X64\;C:\Program Files (x86)\Pulse Secure\VC142.CRT\X86\;C:\Program Files (x86)\Common Files\Pulse Secure\TNC Client Plugin\;C:\Program Files (x86)\Windows Kits\10\Windows Performance Toolkit\;C:\Users\96160\AppData\Local\Microsoft\WindowsApps;D:\Program\Microsoft VS Code\bin;C:\Users\96160\AppData\Local\GitHubDesktop\bin;C:\Users\96160\AppData\Roaming\npm;D:/Program/Xilinx/Vitis/2023.2\tps\mingw\6.2.0\win64.o\nt\bin;D:/Program/Xilinx/Vitis/2023.2\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0
PATHEXT=.COM;.EXE;.BAT;.CMD;.VBS;.VBE;.JS;.JSE;.WSF;.WSH;.MSC
platformcode=AN
PROCESSOR_ARCHITECTURE=AMD64
PROCESSOR_IDENTIFIER=AMD64 Family 25 Model 80 Stepping 0, AuthenticAMD
PROCESSOR_LEVEL=25
PROCESSOR_REVISION=5000
PRODVERSION_EXE=D:/Program/Xilinx/Vitis/2023.2/bin/unwrapped/win64.o/prodversion.exe
ProgramData=C:\ProgramData
ProgramFiles=C:\Program Files
ProgramFiles(x86)=C:\Program Files (x86)
ProgramW6432=C:\Program Files
PROMPT=$P$G
PSModulePath=C:\Program Files\WindowsPowerShell\Modules;C:\windows\system32\WindowsPowerShell\v1.0\Modules
PUBLIC=C:\Users\Public
PYTHONPATH=;D:/Program/Xilinx/Vitis/2023.2\cli;D:/Program/Xilinx/Vitis/2023.2\cli\python-packages\win64;D:/Program/Xilinx/Vitis/2023.2\cli\python-packages\site-packages;D:/Program/Xilinx/Vitis/2023.2\cli\proto;D:/Program/Xilinx/Vitis/2023.2\scripts\python_pkg;
python_path=;D:/Program/Xilinx/Vitis/2023.2\cli;D:/Program/Xilinx/Vitis/2023.2\cli\python-packages\win64;D:/Program/Xilinx/Vitis/2023.2\cli\python-packages\site-packages;D:/Program/Xilinx/Vitis/2023.2\cli\proto;D:/Program/Xilinx/Vitis/2023.2\scripts\python_pkg;
RDI_APPROOT=D:/Program/Xilinx/Vitis/2023.2
RDI_ARGS= --mode hls --csim --config D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\hls_config.cfg --work_dir sobel_hls
RDI_ARGS_FUNCTION=RDI_EXEC_DEFAULT
RDI_BASEROOT=D:/Program/Xilinx/Vitis
RDI_BINDIR=D:/Program/Xilinx/Vitis/2023.2/bin
RDI_BINROOT=D:/Program/Xilinx/Vitis/2023.2/bin
RDI_BUILD=yes
RDI_CHECK_PROG=True
RDI_DATADIR=D:/Program/Xilinx/Vitis/2023.2/data
RDI_INSTALLROOT=D:/Program/Xilinx
RDI_INSTALLVER=2023.2
RDI_INSTALLVERSION=2023.2
RDI_JAVACEFROOT=D:/Program/Xilinx/Vitis/2023.2/tps/win64/java-cef-95.0.4638.69
RDI_JAVAFXROOT=D:/Program/Xilinx/Vitis/2023.2/tps/win64/javafx-sdk-11.0.2
RDI_JAVAROOT=D:/Program/Xilinx/Vitis/2023.2/tps/win64/jre11.0.16_1
RDI_JAVA_VERSION=11.0.16_1
RDI_LIBDIR=D:/Program/Xilinx/Vitis/2023.2/lib/win64.o
RDI_MINGW_LIB=D:/Program/Xilinx/Vitis/2023.2\tps\mingw\6.2.0\win64.o\nt\bin;D:/Program/Xilinx/Vitis/2023.2\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0
RDI_OPT_EXT=.o
RDI_OS_ARCH=64
RDI_PLATFORM=win64
RDI_PREPEND_PATH=D:/Program/Xilinx/Vitis/2023.2/bin
RDI_PROG=D:/Program/Xilinx/Vitis/2023.2/bin/unwrapped/win64.o/vitis-run.exe
RDI_PROGNAME=vitis-run.exe
RDI_SESSION_INFO=D:\Program\Xilinx\Vitis\2023.2\bin:THX_HP-07-11-2024Thu_15-16-29.69
RDI_SHARED_DATA=D:/Program/Xilinx/SharedData/2023.2/data
RDI_TPS_ROOT=D:/Program/Xilinx/Vivado/2023.2/tps/win64
RDI_USE_JDK11=1
RDI_VERBOSE=False
RegionCode=APJ
RT_LIBPATH=D:/Program/Xilinx/Vitis/2023.2/scripts/rt/data
RT_TCL_PATH=D:/Program/Xilinx/Vitis/2023.2/scripts/rt/base_tcl/tcl
SDKROOT=D:\Program\Xilinx\Vitis\2023.2\tps\win64\lopper-1.1.0-packages\min_sdk\
SESSIONNAME=Console
session_string=D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS:THX_HP-07-11-2024Thu_18-12-14.98
SWIG_LIB=D:\Program\Xilinx\Vitis\2023.2\tps\win64\lopper-1.1.0-packages\min_sdk\\usr\lib\swig\4.0.2
SYNTH_COMMON=D:/Program/Xilinx/Vitis/2023.2/scripts/rt/data
SystemDrive=C:
SystemRoot=C:\windows
TCL_LIBRARY=D:/Program/Xilinx/Vitis/2023.2/tps/tcl/tcl8.5
TCMALLOC_LARGE_ALLOC_REPORT_THRESHOLD=4294967296
TEMP=C:\Users\96160\AppData\Local\Temp
THEIA_APP_PROJECT_PATH=D:\Program\Xilinx\Vitis\2023.2\ide\electron-app\win64\resources\app
THEIA_DEFAULT_PLUGINS=local-dir:D:\Program\Xilinx\Vitis\2023.2\ide\electron-app\win64\resources\app\plugins
THEIA_ELECTRON_TOKEN={"value":"3d1b58e6-74d7-4640-81fc-d7f227af7ee3"}
THEIA_ELECTRON_VERSION=15.5.7
THEIA_PLUGINS=local-dir:C:\Users\96160\.theia\plugins
TMP=C:\Users\96160\AppData\Local\Temp
USERDOMAIN=THX_HP
USERDOMAIN_ROAMINGPROFILE=THX_HP
USERNAME=96160
USERPROFILE=C:\Users\96160
val=""
VBOX_MSI_INSTALL_PATH=C:\Program Files\Oracle\VirtualBox\
VITISNEW=true
VSCODE_API_VERSION=1.53.2
windir=C:\windows
XILINX_HLS=D:/Program/Xilinx\Vitis_HLS\2023.2
XILINX_PLANAHEAD=D:/Program/Xilinx/Vitis/2023.2
XILINX_SDK=D:/Program/Xilinx/Vitis/2023.2
XILINX_VERSION_DEFAULT=2023.2
XILINX_VERSION_VITIS=2023.2
XILINX_VITIS=D:/Program/Xilinx\Vitis\2023.2
XILINX_VITIS_VERSION=Vitis v2023.2 (64-bit)
XILINX_VIVADO=D:/Program/Xilinx/Vivado/2023.2
XILINX_VIVADO_HLS=D:/Program/Xilinx/Vivado/2023.2
XIL_CHECK_TCL_DEBUG=False
XIL_NO_OVERRIDE=0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XVREDIST=D:/Program/Xilinx/Vitis/2023.2\tps\win64\xvcredist.exe
_RDI_BINROOT=D:\Program\Xilinx\Vitis\2023.2\bin
_RDI_CWD=D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS
_RDI_DONT_SET_XILINX_AS_PATH=True
_RDI_VERSION_PROG=vitis-run
_valid=False
XILINX_CD_CONNECT_ID=64958
XILINX_CD_SESSION=214ed6ef-b20f-48a9-981e-d9fd423a04e2


VITIS-RUN command line:
------------------------------------------
D:/Program/Xilinx/Vitis/2023.2/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\hls_config.cfg --work_dir sobel_hls 

FINAL PROGRAM OPTIONS
--config D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\hls_config.cfg
--csim
--hls.clock 10ns
--hls.flow_target vivado
--hls.package.output.format ip_catalog
--hls.package.output.syn false
--hls.syn.file D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp
--hls.syn.top sobel_hls
--hls.tb.file D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/test_myip_v1_0_HLS-1.cpp
--mode hls
--part xck26-sfvc784-2LV-c
--work_dir sobel_hls

PARSED COMMAND LINE OPTIONS
--mode hls 
--csim 
--config D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\hls_config.cfg 
--work_dir sobel_hls 

PARSED CONFIG FILE (1) OPTIONS
file: D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\hls_config.cfg
part xck26-sfvc784-2LV-c 
hls.flow_target vivado 
hls.package.output.format ip_catalog 
hls.package.output.syn false 
hls.syn.file D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp 
hls.tb.file D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/test_myip_v1_0_HLS-1.cpp 
hls.syn.top sobel_hls 
hls.clock 10ns 


==========================================
new:  steps log generated by v++ for new launch 
timestamp: 07 Nov 2024 18:12:19
------------------------------------------
VITIS-RUN internal step: writing a config file for vitis_hls: D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/config.cmdline
timestamp: 07 Nov 2024 18:12:19
VITIS-RUN internal step status: success
------------------------------------------
VITIS-RUN internal step: running vitis_hls
timestamp: 07 Nov 2024 18:12:19
working dir: D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS
cmd: vitis_hls -nolog -run csim -work_dir D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls -config D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/hls_config.cfg -cmdlineconfig D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/config.cmdline
VITIS-RUN internal step status: fail

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/Program/Xilinx/Vitis/2023.2/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\hls_config.cfg --work_dir sobel_hls 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 07 Nov 2024 18:15:51
------------------------------------------
VITIS-RUN internal step: writing a config file for vitis_hls: D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/config.cmdline
timestamp: 07 Nov 2024 18:15:51
VITIS-RUN internal step status: success
------------------------------------------
VITIS-RUN internal step: running vitis_hls
timestamp: 07 Nov 2024 18:15:51
working dir: D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS
cmd: vitis_hls -nolog -run csim -work_dir D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls -config D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/hls_config.cfg -cmdlineconfig D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/config.cmdline
VITIS-RUN internal step status: fail

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/Program/Xilinx/Vitis/2023.2/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\hls_config.cfg --work_dir sobel_hls 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 07 Nov 2024 18:16:52
------------------------------------------
VITIS-RUN internal step: writing a config file for vitis_hls: D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/config.cmdline
timestamp: 07 Nov 2024 18:16:52
VITIS-RUN internal step status: success
------------------------------------------
VITIS-RUN internal step: running vitis_hls
timestamp: 07 Nov 2024 18:16:52
working dir: D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS
cmd: vitis_hls -nolog -run csim -work_dir D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls -config D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/hls_config.cfg -cmdlineconfig D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/config.cmdline
VITIS-RUN internal step status: fail

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/Program/Xilinx/Vitis/2023.2/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\hls_config.cfg --work_dir sobel_hls 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 07 Nov 2024 18:21:31
------------------------------------------
VITIS-RUN internal step: writing a config file for vitis_hls: D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/config.cmdline
timestamp: 07 Nov 2024 18:21:31
VITIS-RUN internal step status: success
------------------------------------------
VITIS-RUN internal step: running vitis_hls
timestamp: 07 Nov 2024 18:21:31
working dir: D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS
cmd: vitis_hls -nolog -run csim -work_dir D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls -config D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/hls_config.cfg -cmdlineconfig D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/config.cmdline
VITIS-RUN internal step status: success

------------------------------------------
V++ command line :
------------------------------------------
D:/Program/Xilinx/Vitis/2023.2/bin/unwrapped/win64.o/v++.exe -c --mode hls --config D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\hls_config.cfg --work_dir sobel_hls 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 07 Nov 2024 18:22:15
------------------------------------------
V++ internal step: writing a config file for vitis_hls: D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/config.cmdline
timestamp: 07 Nov 2024 18:22:15
V++ internal step status: success
------------------------------------------
V++ internal step: running vitis_hls
timestamp: 07 Nov 2024 18:22:15
working dir: D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS
cmd: vitis_hls -nolog -run csynth -work_dir D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls -config D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/hls_config.cfg -cmdlineconfig D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/config.cmdline
V++ internal step status: success

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/Program/Xilinx/Vitis/2023.2/bin/unwrapped/win64.o/vitis-run.exe --mode hls --cosim --config D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\hls_config.cfg --work_dir sobel_hls 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 07 Nov 2024 18:23:54
------------------------------------------
VITIS-RUN internal step: writing a config file for vitis_hls: D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/config.cmdline
timestamp: 07 Nov 2024 18:23:54
VITIS-RUN internal step status: success
------------------------------------------
VITIS-RUN internal step: running vitis_hls
timestamp: 07 Nov 2024 18:23:54
working dir: D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS
cmd: vitis_hls -nolog -run cosim -work_dir D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls -config D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/hls_config.cfg -cmdlineconfig D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/config.cmdline
VITIS-RUN internal step status: success

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/Program/Xilinx/Vitis/2023.2/bin/unwrapped/win64.o/vitis-run.exe --mode hls --package --config D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\hls_config.cfg --work_dir sobel_hls 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 07 Nov 2024 18:25:25
------------------------------------------
VITIS-RUN internal step: writing a config file for vitis_hls: D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/config.cmdline
timestamp: 07 Nov 2024 18:25:25
VITIS-RUN internal step status: success
------------------------------------------
VITIS-RUN internal step: running vitis_hls
timestamp: 07 Nov 2024 18:25:25
working dir: D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS
cmd: vitis_hls -nolog -run package -work_dir D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls -config D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/hls_config.cfg -cmdlineconfig D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/config.cmdline
VITIS-RUN internal step status: success
