#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f906c512750 .scope module, "instruction_memory_test" "instruction_memory_test" 2 4;
 .timescale 0 0;
L_0x7f906c763008 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7f906c523760_0 .net "ALUOut", 4 0, L_0x7f906c763008;  1 drivers
v0x7f906c523810_0 .net "Data", 31 0, v0x7f906c523020_0;  1 drivers
L_0x7f906c7630e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f906c5238a0_0 .net "IRWrite", 0 0, L_0x7f906c7630e0;  1 drivers
v0x7f906c523950_0 .net "Instr", 31 0, v0x7f906c523160_0;  1 drivers
L_0x7f906c763050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f906c523a00_0 .net "IorD", 0 0, L_0x7f906c763050;  1 drivers
L_0x7f906c763098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f906c523ad0_0 .net "MemWrite", 0 0, L_0x7f906c763098;  1 drivers
v0x7f906c523ba0_0 .var "PC", 4 0;
L_0x7f906c763128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f906c523c30_0 .net "WD", 0 0, L_0x7f906c763128;  1 drivers
v0x7f906c523d00_0 .net "clk", 0 0, v0x7f906c5128c0_0;  1 drivers
S_0x7f906c50a5d0 .scope module, "c0" "clock" 2 6, 3 1 0, S_0x7f906c512750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clock";
v0x7f906c5128c0_0 .var "clock", 0 0;
S_0x7f906c522470 .scope module, "my_IF" "IF" 2 16, 4 23 0, S_0x7f906c512750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "PC";
    .port_info 2 /INPUT 5 "ALUOut";
    .port_info 3 /INPUT 1 "IorD";
    .port_info 4 /INPUT 1 "MemWrite";
    .port_info 5 /INPUT 1 "IRWrite";
    .port_info 6 /INPUT 1 "WD";
    .port_info 7 /OUTPUT 32 "Instr";
    .port_info 8 /OUTPUT 32 "Data";
L_0x7f906c604b70 .functor BUFT 5, v0x7f906c523ba0_0, C4<00000>, C4<00000>, C4<00000>;
v0x7f906c522ec0_0 .net "ALUOut", 4 0, L_0x7f906c763008;  alias, 1 drivers
v0x7f906c522f80_0 .net "Adr", 4 0, L_0x7f906c604b70;  1 drivers
v0x7f906c523020_0 .var "Data", 31 0;
v0x7f906c5230d0_0 .net "IRWrite", 0 0, L_0x7f906c7630e0;  alias, 1 drivers
v0x7f906c523160_0 .var "Instr", 31 0;
v0x7f906c523250_0 .net "IorD", 0 0, L_0x7f906c763050;  alias, 1 drivers
v0x7f906c5232f0_0 .net "MemWrite", 0 0, L_0x7f906c763098;  alias, 1 drivers
v0x7f906c523380_0 .net "PC", 4 0, v0x7f906c523ba0_0;  1 drivers
v0x7f906c523420_0 .net "RD", 31 0, v0x7f906c522a20_0;  1 drivers
v0x7f906c523560_0 .net "WD", 0 0, L_0x7f906c763128;  alias, 1 drivers
v0x7f906c5235f0_0 .net "clk", 0 0, v0x7f906c5128c0_0;  alias, 1 drivers
S_0x7f906c522760 .scope module, "my_inst_mem" "instruction_memory" 4 38, 4 1 0, S_0x7f906c522470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "address";
    .port_info 2 /INPUT 1 "WE";
    .port_info 3 /INPUT 1 "WD";
    .port_info 4 /OUTPUT 32 "RD";
v0x7f906c522a20_0 .var "RD", 31 0;
v0x7f906c522ae0_0 .net "WD", 0 0, L_0x7f906c763128;  alias, 1 drivers
v0x7f906c522b80_0 .net "WE", 0 0, L_0x7f906c763098;  alias, 1 drivers
v0x7f906c522c30_0 .net "address", 4 0, L_0x7f906c604b70;  alias, 1 drivers
v0x7f906c522ce0_0 .net "clk", 0 0, v0x7f906c5128c0_0;  alias, 1 drivers
v0x7f906c522db0 .array "inst_mem", 35 0, 31 0;
E_0x7f906c5229d0 .event posedge, v0x7f906c5128c0_0;
    .scope S_0x7f906c50a5d0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f906c5128c0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7f906c50a5d0;
T_1 ;
    %delay 50, 0;
    %load/vec4 v0x7f906c5128c0_0;
    %inv;
    %store/vec4 v0x7f906c5128c0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f906c522760;
T_2 ;
    %vpi_call 4 13 "$readmemh", "SampleInst.txt", v0x7f906c522db0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7f906c522760;
T_3 ;
    %wait E_0x7f906c5229d0;
    %load/vec4 v0x7f906c522c30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f906c522db0, 4;
    %assign/vec4 v0x7f906c522a20_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f906c522470;
T_4 ;
    %wait E_0x7f906c5229d0;
    %load/vec4 v0x7f906c5230d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7f906c523420_0;
    %cassign/vec4 v0x7f906c523160_0;
    %cassign/link v0x7f906c523160_0, v0x7f906c523420_0;
T_4.0 ;
    %load/vec4 v0x7f906c523420_0;
    %cassign/vec4 v0x7f906c523020_0;
    %cassign/link v0x7f906c523020_0, v0x7f906c523420_0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f906c512750;
T_5 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f906c523ba0_0, 0, 5;
    %end;
    .thread T_5;
    .scope S_0x7f906c512750;
T_6 ;
    %delay 70, 0;
T_6.0 ;
    %vpi_call 2 21 "$display", $time, " ", "PC = %b, instr = %h", v0x7f906c523ba0_0, v0x7f906c523950_0 {0 0 0};
    %load/vec4 v0x7f906c523ba0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x7f906c523ba0_0, 0;
    %delay 50, 0;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x7f906c512750;
T_7 ;
    %delay 1000, 0;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "if_test.v";
    "./clock.v";
    "./if.v";
