[{"DBLP title": "Unleashing Fury: A New Paradigm for 3-D Design and Test.", "DBLP authors": ["Michael Alfano", "Bryan Black", "Jeff Rearick", "Joseph Siegel", "Michael Su", "Julius Din"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2016.2624284", "OA papers": [{"PaperId": "https://openalex.org/W2547800220", "PaperTitle": "Unleashing Fury: A New Paradigm for 3-D Design and Test", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Advanced Micro Devices (United States)": 6.0}, "Authors": ["Michael C. Alfano", "Bryan A. Black", "Jeff Rearick", "Joseph Siegel", "Michael Su", "Julius E. Din"]}]}, {"DBLP title": "High-Bandwidth Memory (HBM) Test Challenges and Solutions.", "DBLP authors": ["Hongshin Jun", "Sang Kyun Nam", "Han Ho Jin", "Jong-Chern Lee", "Yong Jae Park", "Jaejin Lee"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2016.2624283", "OA papers": [{"PaperId": "https://openalex.org/W2546503017", "PaperTitle": "High-Bandwidth Memory (HBM) Test Challenges and Solutions", "Year": 2017, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"SK Group (South Korea)": 6.0}, "Authors": ["Hong-Shin Jun", "Sangkyun Nam", "Hanho Jin", "Jong-Chern Lee", "Yong-Jae Park", "Jaejin Lee"]}]}, {"DBLP title": "High-Performance HBM Known-Good-Stack Testing.", "DBLP authors": ["Marc Loranger", "Onnik Yaglioglu", "John Oonk"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2016.2624282", "OA papers": [{"PaperId": "https://openalex.org/W2548131726", "PaperTitle": "High-Performance HBM Known-Good-Stack Testing", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"FormFactor (Germany)": 1.0, "FormFactor (United States)": 1.0, "Teradyne (United States)": 1.0}, "Authors": ["Marc Loranger", "Onnik Yaglioglu", "J. B. R. Oonk"]}]}, {"DBLP title": "Estimating the Impact of Methodology on Analog Integrated Circuit Design Time.", "DBLP authors": ["Panu Jalas", "Timo Rahkonen"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2015.2497331", "OA papers": [{"PaperId": "https://openalex.org/W2343446686", "PaperTitle": "Estimating the Impact of Methodology on Analog Integrated Circuit Design Time", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Oulu": 2.0}, "Authors": ["Panu Jalas", "Timo Rahkonen"]}]}, {"DBLP title": "Soft Error Mitigation Using Transmission Gate With Varying Gate and Body Bias.", "DBLP authors": ["Selahattin Sayil", "Archit H. Shah", "Md. Adnan Zaman", "Mohammad A. Islam"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2015.2499272", "OA papers": [{"PaperId": "https://openalex.org/W2343967503", "PaperTitle": "Soft Error Mitigation Using Transmission Gate With Varying Gate and Body Bias", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Lamar University": 4.0}, "Authors": ["Selahattin Sayil", "Archit H. Shah", "Md. Adnan Zaman", "Mohammad Tariqul Islam"]}]}, {"DBLP title": "A Comprehensive Design-for-Test Infrastructure in the Context of Security-Critical Applications.", "DBLP authors": ["Samah Mohamed Saeed", "Ozgur Sinanoglu"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2016.2527708", "OA papers": [{"PaperId": "https://openalex.org/W2343403348", "PaperTitle": "A Comprehensive Design-for-Test Infrastructure in the Context of Security-Critical Applications", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Washington Tacoma": 1.0, "New York University": 1.0}, "Authors": ["Samah Mohamed Saeed", "Ozgur Sinanoglu"]}]}, {"DBLP title": "Test Generation Methods for Utilization Improvement of Hardware-Accelerated Simulation Platforms.", "DBLP authors": ["Wisam Kadry", "Dmitry Krestyashyn", "Arkadiy Morgenshtein", "Amir Nahir", "Vitali Sokhin", "Jin Sung Park", "Sung-Boem Park", "Wookyeong Jeong", "Jae-Cheol Son"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2016.2527998", "OA papers": [{"PaperId": "https://openalex.org/W2342415970", "PaperTitle": "Test Generation Methods for Utilization Improvement of Hardware-Accelerated Simulation Platforms", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"IBM Research - Haifa": 5.0, "Samsung (South Korea)": 4.0}, "Authors": ["Wisam Kadry", "Dimtry Krestyashyn", "Arkadiy Morgenshtein", "Amir Nahir", "Vitali Sokhin", "Jinsung Park", "Sung-Boem Park", "Wookyeong Jeong", "Jae Sung Son"]}]}, {"DBLP title": "Exploring Exploration: A Tutorial Introduction to Embedded Systems Design Space Exploration.", "DBLP authors": ["Andy D. Pimentel"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2016.2626445", "OA papers": [{"PaperId": "https://openalex.org/W2551048680", "PaperTitle": "Exploring Exploration: A Tutorial Introduction to Embedded Systems Design Space Exploration", "Year": 2017, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"University of Amsterdam": 1.0}, "Authors": ["Andy D. Pimentel"]}]}, {"DBLP title": "Developing Great Products for the Immersive Computing Era.", "DBLP authors": ["Mark Papermaster"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2016.2633406", "OA papers": [{"PaperId": "https://openalex.org/W2557376180", "PaperTitle": "Developing Great Products for the Immersive Computing Era", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Advanced Micro Devices (United States)": 1.0}, "Authors": ["Mark Papermaster"]}]}, {"DBLP title": "An Interview With Semiconductor Pioneer and EDA Visionary Leader Wally Rhines.", "DBLP authors": ["Magdy Abadir"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2016.2623665", "OA papers": [{"PaperId": "https://openalex.org/W2577279039", "PaperTitle": "An Interview With Semiconductor Pioneer and EDA Visionary Leader Wally Rhines", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Abadir and Associates, Inc., Austin, TX, USA": 1.0}, "Authors": ["Magdy S. Abadir"]}]}, {"DBLP title": "Computing in the Dark Silicon Era: Current Trends and Research Challenges.", "DBLP authors": ["Muhammad Shafique", "Siddharth Garg"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2016.2633408", "OA papers": [{"PaperId": "https://openalex.org/W2558196556", "PaperTitle": "Computing in the Dark Silicon Era: Current Trends and Research Challenges", "Year": 2017, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"TU Wien": 1.0, "New York University": 1.0}, "Authors": ["Muhammad Shafique", "Siddharth Garg"]}]}, {"DBLP title": "Near Threshold Voltage (NTV) Computing: Computing in the Dark Silicon Era.", "DBLP authors": ["Vivek De", "Sriram R. Vangal", "Ram Krishnamurthy"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2016.2573593", "OA papers": [{"PaperId": "https://openalex.org/W2401935718", "PaperTitle": "Near Threshold Voltage (NTV) Computing: Computing in the Dark Silicon Era", "Year": 2017, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Intel (United States)": 3.0}, "Authors": ["Vivek De", "Sriram R. Vangal", "Ram Krishnamurthy"]}]}, {"DBLP title": "Impact of FinFET on Near-Threshold Voltage Scalability.", "DBLP authors": ["Nathaniel Ross Pinckney", "Supreet Jeloka", "Ronald G. Dreslinski", "Trevor N. Mudge", "Dennis Sylvester", "David T. Blaauw", "Lucian Shifren", "Brian Cline", "Saurabh Sinha"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2016.2630303", "OA papers": [{"PaperId": "https://openalex.org/W2553953581", "PaperTitle": "Impact of FinFET on Near-Threshold Voltage Scalability", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Michigan\u2013Ann Arbor": 6.0, "ARM Inc.": 3.0}, "Authors": ["Nathaniel Pinckney", "Supreet Jeloka", "Ronald G. Dreslinski", "Trevor Mudge", "Dennis Sylvester", "David Blaauw", "Lucian Shifren", "Brian Cline", "Saurabh Sinha"]}]}, {"DBLP title": "Dark Memory and Accelerator-Rich System Optimization in the Dark Silicon Era.", "DBLP authors": ["Ardavan Pedram", "Stephen Richardson", "Mark Horowitz", "Sameh Galal", "Shahar Kvatinsky"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2016.2573586", "OA papers": [{"PaperId": "https://openalex.org/W3106213055", "PaperTitle": "Dark Memory and Accelerator-Rich System Optimization in the Dark Silicon Era", "Year": 2017, "CitationCount": 95, "EstimatedCitation": 95, "Affiliations": {"Stanford University": 3.0, "Citadel": 1.0, "Technion \u2013 Israel Institute of Technology": 1.0}, "Authors": ["Ardavan Pedram", "Stephen M. Richardson", "Mark Horowitz", "Sameh Galal", "Shahar Kvatinsky"]}]}, {"DBLP title": "Can Dark Silicon Be Exploited to Prolong System Lifetime?", "DBLP authors": ["Mohammad Hashem Haghbayan", "Amir M. Rahmani", "Pasi Liljeberg", "Axel Jantsch", "Antonio Miele", "Cristiana Bolchini", "Hannu Tenhunen"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2016.2630317", "OA papers": [{"PaperId": "https://openalex.org/W2556825344", "PaperTitle": "Can Dark Silicon Be Exploited to Prolong System Lifetime?", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Turku": 4.0, "TU Wien": 1.0, "Royal Institute of Technology": 1.0}, "Authors": ["Mohammad-Hashem Haghbayan", "Amir Masoud Rahmani", "Pasi Liljeberg", "Axel Jantsch", "Antonio Miele", "Cristiana Bolchini", "Hannu Tenhunen"]}]}, {"DBLP title": "AxBench: A Multiplatform Benchmark Suite for Approximate Computing.", "DBLP authors": ["Amir Yazdanbakhsh", "Divya Mahajan", "Hadi Esmaeilzadeh", "Pejman Lotfi-Kamran"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2016.2630270", "OA papers": [{"PaperId": "https://openalex.org/W2554131156", "PaperTitle": "AxBench: A Multiplatform Benchmark Suite for Approximate Computing", "Year": 2017, "CitationCount": 154, "EstimatedCitation": 154, "Affiliations": {"Georgia Institute of Technology": 3.0, "Institute for Research in Fundamental Sciences": 1.0}, "Authors": ["Amir Yazdanbakhsh", "Divya Mahajan", "Hadi Esmaeilzadeh", "Pejman Lotfi-Kamran"]}]}, {"DBLP title": "Controller Architecture for Low-Power, Low-Latency DRAM With Built-in Cache.", "DBLP authors": ["Zhi-Yong Liu", "Hsiu-Chuan Shih", "Bing-Yang Lin", "Cheng-Wen Wu"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2016.2524445", "OA papers": [{"PaperId": "https://openalex.org/W2344628427", "PaperTitle": "Controller Architecture for Low-Power, Low-Latency DRAM With Built-in Cache", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Tsing Hua University": 4.0}, "Authors": ["Zhiyong Liu", "H.C. Shih", "Bing-Yang Lin", "Cheng-Wen Wu"]}]}, {"DBLP title": "A Fully Automated and Configurable Cost-Aware Framework for Adaptive Functional Diagnosis.", "DBLP authors": ["Cristiana Bolchini", "Luca Cassano"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2016.2550584", "OA papers": [{"PaperId": "https://openalex.org/W2335166011", "PaperTitle": "A Fully Automated and Configurable Cost-Aware Framework for Adaptive Functional Diagnosis", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Politecnico di Milano": 2.0}, "Authors": ["Cristiana Bolchini", "Luca Cassano"]}]}, {"DBLP title": "The Physics of Event-Driven IoT Systems.", "DBLP authors": ["Marilyn Wolf"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2016.2631082", "OA papers": [{"PaperId": "https://openalex.org/W2554342154", "PaperTitle": "The Physics of Event-Driven IoT Systems", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Georgia Institute of Technology": 1.0}, "Authors": ["Marilyn Wolf"]}]}, {"DBLP title": "Edward J. McCluskey 1929-2016.", "DBLP authors": ["Michael J. Flynn", "Subhasish Mitra"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2017.2660483", "OA papers": [{"PaperId": "https://openalex.org/W2591473794", "PaperTitle": "Edward J. McCluskey 1929-2016", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Stanford University": 1.0}, "Authors": ["Michael J. Flynn", "Subhasish Mitra"]}]}, {"DBLP title": "Recent Technology Advances of Emerging Memories.", "DBLP authors": ["Yiran Chen", "Hai Helen Li", "Ismail Bayram", "Enes Eken"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2017.2685381", "OA papers": [{"PaperId": "https://openalex.org/W2603723898", "PaperTitle": "Recent Technology Advances of Emerging Memories", "Year": 2017, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Duke University": 2.0, "University of Pittsburgh": 2.0}, "Authors": ["Yi Chen", "Hai Li", "Ismail Bayram", "Enes Eken"]}]}, {"DBLP title": "Correlated Effects on Forming and Retention of Al Doping in HfO2-Based RRAM.", "DBLP authors": ["Mouhamad Alayan", "Elisa Vianello", "Barbara De Salvo", "Luca Perniola", "Andrea Padovani", "Luca Larcher"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2017.2682246", "OA papers": [{"PaperId": "https://openalex.org/W2595345733", "PaperTitle": "Correlated Effects on Forming and Retention of Al Doping in HfO2-Based RRAM", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Advanced Memory Technology Laboratory, CEA-LETI, Grenoble, France": 1.0, "Vianello, Advanced Memory Technology Laboratory, CEA-LETI, Grenoble, France": 1.0, "CEA-LETI, MINATEC Campus": 2.0, "University of Modena and Reggio Emilia": 2.0}, "Authors": ["M. Alayan", "Elisa Vianello", "B. De Salvo", "L. Perniola", "Andrea Padovani", "Paolo Lugli"]}]}, {"DBLP title": "Reliable Nonvolatile Memories: Techniques and Measures.", "DBLP authors": ["Shivam Swami", "Kartik Mohanram"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2017.2682252", "OA papers": [{"PaperId": "https://openalex.org/W2595748027", "PaperTitle": "Reliable Nonvolatile Memories: Techniques and Measures", "Year": 2017, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"University of Pittsburgh": 2.0}, "Authors": ["Shivam Swami", "Kartik Mohanram"]}]}, {"DBLP title": "Multisource Indoor Energy Harvesting for Nonvolatile Processors.", "DBLP authors": ["Caiwen Ding", "Ning Liu", "Yanzhi Wang", "Ji Li", "Soroush Heidari", "Jingtong Hu", "Yongpan Liu"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2017.2682242", "OA papers": [{"PaperId": "https://openalex.org/W2596815624", "PaperTitle": "Multisource Indoor Energy Harvesting for Nonvolatile Processors", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Syracuse University": 3.0, "Southern California University for Professional Studies": 0.5, "University of Southern California": 0.5, "Oklahoma State University Oklahoma City": 2.0, "Tsinghua University": 1.0}, "Authors": ["Caiwen Ding", "Ning Liu", "Yanzhi Wang", "Ji Li", "Soroush Heidari", "Jingtong Hu", "Yongpan Liu"]}]}, {"DBLP title": "Test Cost Reduction Methodology for InFO Wafer-Level Chip-Scale Package.", "DBLP authors": ["Kai-Li Wang", "Bing-Yang Lin", "Cheng-Wen Wu", "Mincent Lee", "Hao Chen", "Hung-Chih Lin", "Ching-Nen Peng", "Min-Jer Wang"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2016.2562060", "OA papers": [{"PaperId": "https://openalex.org/W2524658815", "PaperTitle": "Test Cost Reduction Methodology for In-FO Wafer-Level Chip-Scale Package", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Tsing Hua University": 3.0, "TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD .": 5.0}, "Authors": ["Kai-Li Wang", "Bing-Yang Lin", "Cheng-Wen Wu", "Mincent Lee", "Hao Chen", "Hung-Chih Lin", "Ching-Nen Peng", "Min-Jer Wang"]}]}, {"DBLP title": "Interdependencies of Degradation Effects and Their Impact on Computing.", "DBLP authors": ["Hussam Amrouch", "Victor M. van Santen", "J\u00f6rg Henkel"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2016.2594180", "OA papers": [{"PaperId": "https://openalex.org/W2483514863", "PaperTitle": "Interdependencies of Degradation Effects and Their Impact on Computing", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Hussam Amrouch", "Victor M. van Santen", "Jorg Henkel"]}]}, {"DBLP title": "Post-Silicon Validation in the SoC Era: A Tutorial Introduction.", "DBLP authors": ["Prabhat Mishra", "Ronny Morad", "Avi Ziv", "Sandip Ray"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2017.2691348", "OA papers": [{"PaperId": "https://openalex.org/W2604138444", "PaperTitle": "Post-Silicon Validation in the SoC Era: A Tutorial Introduction", "Year": 2017, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"University of Florida": 1.0, "IBM": 2.0, "NXP (Germany)": 1.0}, "Authors": ["Prabhat Mishra", "Ronny Morad", "Avi Ziv", "Sandip Ray"]}]}, {"DBLP title": "Designing Secure Electronics: Challenges From a Hardware Perspective.", "DBLP authors": ["David Yeh"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2016.2623279", "OA papers": [{"PaperId": "https://openalex.org/W2610523052", "PaperTitle": "Designing Secure Electronics: Challenges From a Hardware Perspective", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["David Yeh"]}]}, {"DBLP title": "Security and Privacy in Cyber-Physical Systems: A Survey of Surveys.", "DBLP authors": ["Jairo Giraldo", "Esha Sarkar", "Alvaro A. C\u00e1rdenas", "Michail Maniatakos", "Murat Kantarcioglu"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2017.2709310", "OA papers": [{"PaperId": "https://openalex.org/W2617246254", "PaperTitle": "Security and Privacy in Cyber-Physical Systems: A Survey of Surveys", "Year": 2017, "CitationCount": 210, "EstimatedCitation": 210, "Affiliations": {"University of Texas at Dallas": 3.0, "New York University": 2.0}, "Authors": ["Jairo Giraldo", "Esha Sarkar", "Alvaro A. Cardenas", "Michail Maniatakos", "Murat Kantarcioglu"]}]}, {"DBLP title": "Side Channels of Cyber-Physical Systems: Case Study in Additive Manufacturing.", "DBLP authors": ["Sujit Rokka Chhetri", "Mohammad Abdullah Al Faruque"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2017.2682225", "OA papers": [{"PaperId": "https://openalex.org/W2596239952", "PaperTitle": "Side Channels of Cyber-Physical Systems: Case Study in Additive Manufacturing", "Year": 2017, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"University of California": 1.0, "University of California, Irvine": 1.0}, "Authors": ["Sujit Rokka Chhetri", "Mohammad Abdullah Al Faruque"]}]}, {"DBLP title": "Comparative Study of Authenticated Encryption Targeting Lightweight IoT Applications.", "DBLP authors": ["Sandhya Koteshwara", "Amitabh Das"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2017.2682234", "OA papers": [{"PaperId": "https://openalex.org/W2596136487", "PaperTitle": "Comparative Study of Authenticated Encryption Targeting Lightweight IoT Applications", "Year": 2017, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Twin Cities Orthopedics": 1.0, "INTEL Corporation#TAB#": 1.0}, "Authors": ["Sandhya Koteshwara", "Amitabh Das"]}]}, {"DBLP title": "Data Attack Detection and Command Authentication via Cyber-Physical Comodeling.", "DBLP authors": ["A. P. Sakis Meliopoulos", "George J. Cokkinides", "Rui Fan", "Liangyi Sun"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2017.2682233", "OA papers": [{"PaperId": "https://openalex.org/W2596521981", "PaperTitle": "Data Attack Detection and Command Authentication via Cyber-Physical Comodeling", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["A. P. Sakis Meliopoulos", "George J. Cokkinides", "Rui Fan", "Liangyi Sun"]}]}, {"DBLP title": "Fault Diagnosis and Network Anomaly Detection in Water Infrastructures.", "DBLP authors": ["Estefan\u00eda Etchev\u00e9s Miciolino", "Roberto Setola", "Giuseppe Bernieri", "Stefano Panzieri", "Federica Pascucci", "Marios M. Polycarpou"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2017.2682223", "OA papers": [{"PaperId": "https://openalex.org/W2596572682", "PaperTitle": "Fault Diagnosis and Network Anomaly Detection in Water Infrastructures", "Year": 2017, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Universit\u00e0 Campus Bio-Medico": 2.0, "Roma Tre University": 3.0, "University of Cyprus": 1.0}, "Authors": ["Estefan\u00eda Etchev\u00e9s Miciolino", "Roberto Setola", "Giuseppe Bernieri", "Stefano Panzieri", "Federica Pascucci", "Marios M. Polycarpou"]}]}, {"DBLP title": "A Platform to Analyze DDR3 DRAM's Power and Retention Time.", "DBLP authors": ["Matthias Jung", "Deepak M. Mathew", "Carl Christian Rheinl\u00e4nder", "Christian Weis", "Norbert Wehn"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2017.2705144", "OA papers": [{"PaperId": "https://openalex.org/W2615085127", "PaperTitle": "A Platform to Analyze DDR3 DRAM\u2019s Power and Retention Time", "Year": 2017, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"University of Kaiserslautern": 5.0}, "Authors": ["Matthias Jung", "Deepak John Mathew", "Carl C. Rheinlander", "Christian Weis", "Norbert Wehn"]}]}, {"DBLP title": "Overview of 3-D Architecture Design Opportunities and Techniques.", "DBLP authors": ["Jishen Zhao", "Qiaosha Zou", "Yuan Xie"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2015.2463282", "OA papers": [{"PaperId": "https://openalex.org/W2525972444", "PaperTitle": "Overview of 3-D Architecture Design Opportunities and Techniques", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of California, Santa Cruz": 1.0, "Huawei Technologies (United Kingdom)": 1.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Jishen Zhao", "Qiaosha Zou", "Yuan Xie"]}]}, {"DBLP title": "Accellera's Support for ESL Verification and Stimulus Reuse.", "DBLP authors": ["Gabe Moretti"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2016.2642898", "OA papers": [{"PaperId": "https://openalex.org/W2560884523", "PaperTitle": "Accellera\u2019s Support for ESL Verification and Stimulus Reuse", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, Los Angeles": 1.0}, "Authors": ["Gabe Moretti"]}]}, {"DBLP title": "Challenges and Trends in Modern SoC Design Verification.", "DBLP authors": ["Wen Chen", "Sandip Ray", "Jayanta Bhadra", "Magdy S. Abadir", "Li-C. Wang"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2017.2735383", "OA papers": [{"PaperId": "https://openalex.org/W2745235995", "PaperTitle": "Challenges and Trends in Modern SoC Design Verification", "Year": 2017, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"NXP Semiconductors, Austin, TX, USA": 3.0, "Stelic Institute (Japan)": 1.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Wen Chen", "Sandip Ray", "Jayanta Bhadra", "Magdy S. Abadir", "Li-C. Wang"]}]}, {"DBLP title": "Data-Driven Test Plan Augmentation for Platform Verification.", "DBLP authors": ["Wen Chen", "Kuo-Kai Hsieh", "Li-Chung Wang", "Jayanta Bhadra"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2017.2713390", "OA papers": [{"PaperId": "https://openalex.org/W2622863561", "PaperTitle": "Data-Driven Test Plan Augmentation for Platform Verification", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"NXP (Germany)": 2.0, "University of California, Santa Barbara": 2.0}, "Authors": ["Wen Chen", "Kuo-Kai Hsieh", "Li-Chung Wang", "Jayanta Bhadra"]}]}, {"DBLP title": "Formally Verifying Transfer Functions of Linear Analog Circuits.", "DBLP authors": ["Syeda Hira Taqdees", "Osman Hasan"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2017.2713388", "OA papers": [{"PaperId": "https://openalex.org/W2623146857", "PaperTitle": "Formally Verifying Transfer Functions of Linear Analog Circuits", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National University of Sciences & Technology (NUST)": 1.0, "National University of Sciences and Technology": 1.0}, "Authors": ["Syeda Warda Taqdees", "Osman Hasan"]}]}, {"DBLP title": "Embedded Systems Secure Path Verification at the Hardware/Software Interface.", "DBLP authors": ["Gianpiero Cabodi", "Paolo Camurati", "Sebastiano F. Finocchiaro", "Francesco Savarese", "Danilo Vendraminetto"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2017.2713393", "OA papers": [{"PaperId": "https://openalex.org/W2610653992", "PaperTitle": "Embedded Systems Secure Path Verification at the Hardware/Software Interface", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Polytechnic University of Turin": 5.0}, "Authors": ["Gianpiero Cabodi", "Paolo Camurati", "Sebastiano Finocchiaro", "Francesco Savarese", "Danilo Vendraminetto"]}]}, {"DBLP title": "Leveraging Software Configuration Management in Automated RTL Design Debug.", "DBLP authors": ["John Adler", "Andreas G. Veneris"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2017.2713391", "OA papers": [{"PaperId": "https://openalex.org/W2622970066", "PaperTitle": "Leveraging Software Configuration Management in Automated RTL Design Debug", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Toronto": 1.0, "University of Toront": 1.0}, "Authors": ["John R. Adler", "Andreas Veneris"]}]}, {"DBLP title": "Formal-Based Design and Verification of SoC Arbitration Protocols: A Comparative Analysis of TDMA and Round-Robin.", "DBLP authors": ["Maroua Ben Slimane", "Imene Ben Hafaiedh", "Riadh Robbana"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2017.2713352", "OA papers": [{"PaperId": "https://openalex.org/W2622497901", "PaperTitle": "Formal-Based Design and Verification of SoC Arbitration Protocols: A Comparative Analysis of TDMA and Round-Robin", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Tunisia Polytechnic School": 0.5, "University of Carthage": 0.8333333333333333, "Tunis El Manar University": 1.0, "Carthage College": 0.3333333333333333, "National Institute of Applied Science and Technology": 0.3333333333333333}, "Authors": ["Maroua Ben Slimane", "Imene Ben Hafaiedh", "Riadh Robbana"]}]}, {"DBLP title": "Probing Attacks on Integrated Circuits: Challenges and Research Opportunities.", "DBLP authors": ["Huanyu Wang", "Domenic Forte", "Mark M. Tehranipoor", "Qihang Shi"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2017.2729398", "OA papers": [{"PaperId": "https://openalex.org/W2738836551", "PaperTitle": "Probing Attacks on Integrated Circuits: Challenges and Research Opportunities", "Year": 2017, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"University of Florida": 3.0, "University of Connecticut": 1.0}, "Authors": ["Huanyu Wang", "Domenic Forte", "Mark Tehranipoor", "Qihang Shi"]}]}, {"DBLP title": "Tackling Test Challenges for Interposer-Based 2.5-D Integrated Circuits.", "DBLP authors": ["Ran Wang", "Krishnendu Chakrabarty"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2017.2705077", "OA papers": [{"PaperId": "https://openalex.org/W2615434920", "PaperTitle": "Tackling Test Challenges for Interposer-Based 2.5-D Integrated Circuits", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Duke University": 2.0}, "Authors": ["Ran Wang", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Will Chips of the Future Learn How to Feel Pain and Cure Themselves?", "DBLP authors": ["Francky Catthoor", "Guido Groeseneken"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2017.2730841", "OA papers": [{"PaperId": "https://openalex.org/W2740781062", "PaperTitle": "Will Chips of the Future Learn How to Feel Pain and Cure Themselves?", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Imec": 1.0, "KU Leuven": 1.0}, "Authors": ["Francky Catthoor", "Guido Groeseneken"]}]}, {"DBLP title": "An Interview With Professor Chenming Hu, Father of 3D Transistors.", "DBLP authors": ["Yao-Wen Chang"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2017.2729511", "OA papers": [{"PaperId": "https://openalex.org/W2742584426", "PaperTitle": "An Interview With Professor Chenming Hu, Father of 3D Transistors", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University": 1.0}, "Authors": ["Yao-Wen Chang"]}]}, {"DBLP title": "Self-Awareness in Systems on Chip - A Survey.", "DBLP authors": ["Axel Jantsch", "Nikil D. Dutt", "Amir M. Rahmani"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2017.2757143", "OA papers": [{"PaperId": "https://openalex.org/W2756552411", "PaperTitle": "Self-Awareness in Systems on Chip\u2014 A Survey", "Year": 2017, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"TU Wien": 1.0, "University of California, Irvine": 2.0}, "Authors": ["Axel Jantsch", "Nikil Dutt", "Amir Masoud Rahmani"]}]}, {"DBLP title": "Health Management for Self-Aware SoCs Based on IEEE 1687 Infrastructure.", "DBLP authors": ["Konstantin Shibin", "Sergei Devadze", "Artur Jutman", "Martin Grabmann", "Robin Pricken"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2017.2750902", "OA papers": [{"PaperId": "https://openalex.org/W2756242979", "PaperTitle": "Health Management for Self-Aware SoCs Based on IEEE 1687 Infrastructure", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Tallinn University of Technology": 2.0, "Testonica Lab O\u00dc": 1.0, "Technische Universit\u00e4t Ilmenau": 2.0}, "Authors": ["Konstantin Shibin", "Sergei Devadze", "Artur Jutman", "Martin Grabmann", "Robin Pricken"]}]}, {"DBLP title": "KOCL: Power Self- Awareness for Arbitrary FPGA-SoC-Accelerated OpenCL Applications.", "DBLP authors": ["James J. Davis", "Joshua M. Levine", "Edward A. Stott", "Eddie Hung", "Peter Y. K. Cheung", "George A. Constantinides"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2017.2750909", "OA papers": [{"PaperId": "https://openalex.org/W2756182264", "PaperTitle": "KOCL: Power Self- Awareness for Arbitrary FPGA-SoC-Accelerated OpenCL Applications", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Imperial College London": 4.0, "Intel (United States)": 1.0, "Invionics": 1.0}, "Authors": ["James Davis", "Joshua M. Levine", "Edward Stott", "Eddie Hung", "Peter Y. K. Cheung", "George A. Constantinides"]}]}, {"DBLP title": "A Self-Aware Architecture for PVT Compensation and Power Nap in Near Threshold Processors.", "DBLP authors": ["Davide Rossi", "Igor Loi", "Antonio Pullini", "Thomas Christoph M\u00fcller", "Andreas Burg", "Francesco Conti", "Luca Benini", "Philippe Flatresse"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2017.2750907", "OA papers": [{"PaperId": "https://openalex.org/W2756330544", "PaperTitle": "A Self-Aware Architecture for PVT Compensation and Power Nap in Near Threshold Processors", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Bologna": 4.0, "ETHZ#TAB#": 1.0, "Computer Science Laboratory of Lille": 2.0, "STMicroelectronics (Czechia)": 1.0}, "Authors": ["Davide Rossi", "Igor Loi", "Antonio Pullini", "Christoph M\u00fcller", "Andreas Burg", "Francesco Conti", "Luca Benini", "Philippe Flatresse"]}]}, {"DBLP title": "Self-Adaptive Timing Repair.", "DBLP authors": ["Hans Giesen", "Raphael Rubin", "Benjamin Gojman", "Andr\u00e9 DeHon"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2017.2750912", "OA papers": [{"PaperId": "https://openalex.org/W2756355512", "PaperTitle": "Self-Adaptive Timing Repair", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Pennsylvania": 4.0}, "Authors": ["Hans Giesen", "Raphael Rubin", "Benjamin Gojman", "Andr\u00e9 DeHon"]}]}, {"DBLP title": "Trusted Analog/Mixed- Signal/RF ICs: A Survey and a Perspective.", "DBLP authors": ["Angelos Antonopoulos", "Christiana Kapatsori", "Yiorgos Makris"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2017.2728366", "OA papers": [{"PaperId": "https://openalex.org/W2737813463", "PaperTitle": "Trusted Analog/Mixed- Signal/RF ICs: A Survey and a Perspective", "Year": 2017, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"The University of Texas at Dallas": 1.0, "University of Texas at Dallas": 2.0}, "Authors": ["Angelos Antonopoulos", "Christiana Kapatsori", "Yiorgos Makris"]}]}, {"DBLP title": "Layout-Aware Optimized Prebond Silicon Interposer Test Synthesis.", "DBLP authors": ["Katherine Shu-Min Li", "Sying-Jyan Wang", "Ruei-Ting Gu", "Bo-Chuan Cheng"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2015.2471296", "OA papers": [{"PaperId": "https://openalex.org/W2524546731", "PaperTitle": "Layout-Aware Optimized Prebond Silicon Interposer Test Synthesis", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Sun Yat-sen University": 1.5, "National Chung Hsing University": 1.0, "Advanced Semiconductor Engineering (Taiwan)": 1.5}, "Authors": ["Katherine Shu-Min Li", "Sying-Jyan Wang", "Ruei-Ting Gu", "Bo-Chuan Cheng"]}]}, {"DBLP title": "Adaptive ECC for Tailored Protection of Nanoscale Memory.", "DBLP authors": ["Dongyeob Shin", "Jongsun Park", "Jangwon Park", "Somnath Paul", "Swarup Bhunia"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2016.2615844", "OA papers": [{"PaperId": "https://openalex.org/W2529658558", "PaperTitle": "Adaptive ECC for Tailored Protection of Nanoscale Memory", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Korea University": 2.0, "Samsung (South Korea)": 1.0, "INTEL Corporation#TAB#": 1.0, "University of Florida": 1.0}, "Authors": ["Dongyeob Shin", "Jongsun Park", "Jang Won Park", "Somnath Paul", "Swarup Bhunia"]}]}, {"DBLP title": "Low-Power Sparse Hyperdimensional Encoder for Language Recognition.", "DBLP authors": ["Mohsen Imani", "John Hwang", "Tajana Rosing", "Abbas Rahimi", "Jan M. Rabaey"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2017.2740839", "OA papers": [{"PaperId": "https://openalex.org/W2750066038", "PaperTitle": "Low-Power Sparse Hyperdimensional Encoder for Language Recognition", "Year": 2017, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"University of California, San Diego": 3.0, "University of California, Berkeley": 2.0}, "Authors": ["Mohsen Imani", "John T. Hwang", "Tajana Rosing", "Abbas Rahimi", "Jan M. Rabaey"]}]}, {"DBLP title": "Internet of Things - The Quest for Trust.", "DBLP authors": ["Lothar Thiele"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2017.2757146", "OA papers": [{"PaperId": "https://openalex.org/W2757041332", "PaperTitle": "Internet of Things\u2014The Quest for Trust", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Swiss Federal Institute of Technology Zurich, Zurich, Switzerland": 1.0}, "Authors": ["Lothar Thiele"]}]}, {"DBLP title": "Nano-Tera.ch: Information Technology for Health, Environment, and Energy.", "DBLP authors": ["Patrick Mayor", "Martin Rajman", "Giovanni De Micheli"], "year": 2017, "doi": "https://doi.org/10.1109/MDAT.2017.2757926", "OA papers": [{"PaperId": "https://openalex.org/W2760367760", "PaperTitle": "Nano-Tera.ch: Information Technology for Health, Environment, and Energy", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Computer Science Laboratory of Lille": 2.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.0}, "Authors": ["Patrick Mayor", "Martin Rajman", "Giovanni De Micheli"]}]}]