<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="datasheet.xsl"?>
<datasheet>
  <header>RingOscProyect</header>
  <project-settings>
    <fam>IGLOO</fam>
    <die>AGL250V5</die>
    <package>100 VQFP</package>
    <speed-grade>STD</speed-grade>
    <voltage>1.5</voltage>
    <hdl-type>VHDL</hdl-type>
    <project-description>
    </project-description>
    <location>C:/Users/Victor/Documents/Cookies/wake_up_radio/auxpoyect/T100msEXT_CLK/component/work/RingOscProyect</location>
    <state>GENERATED ( Thu Feb 28 17:56:15 2013 )</state>
    <swide-toolchain>SoftConsole workspace has not been generated</swide-toolchain>
  </project-settings>
  <site-map>
  </site-map>
  <fileset>
    <name>HDL File(s)</name>
    <file>C:\Users\Victor\Documents\Cookies\wake_up_radio\auxpoyect\T100msEXT_CLK\component\work\RingOscillator\RingOscillator.vhd</file>
    <file>C:\Users\Victor\Documents\Cookies\wake_up_radio\auxpoyect\T100msEXT_CLK\component\work\RingOscProyect\RingOscProyect.vhd</file>
    <file>C:\Users\Victor\Documents\Cookies\wake_up_radio\auxpoyect\T100msEXT_CLK\hdl\clkCouter_mod.vhd</file>
    <file>C:\Users\Victor\Documents\Cookies\wake_up_radio\auxpoyect\T100msEXT_CLK\hdl\ledbartimer.vhd</file>
    <file>C:\Users\Victor\Documents\Cookies\wake_up_radio\auxpoyect\T100msEXT_CLK\smartgen\clkCouter\clkCouter.vhd</file>
    <file>C:\Users\Victor\Documents\Cookies\wake_up_radio\auxpoyect\RingOscillator\smartgen\clkCouter\clkCouter_mod.vhd</file>
  </fileset>
  <io>
    <port-name>Q[6]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>Q[4]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>Q[1]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>RESET0</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>Q[3]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>Q[8]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>Q[0]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>Q[7]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>extCLK</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>CLK_OUT</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>Q[5]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>Q[9]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <io>
    <port-name>Q[2]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS15</io-standard>
  </io>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>INBUF</core-exttype>
    <core-name>INBUF_0</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>ledbarTimer</core-exttype>
    <core-location>hdl\ledbartimer.vhd</core-location>
    <core-name>ledbarTimer_0</core-name>
  </core>
  <memorysystem>
    <title>Memory Map for RingOscProyect</title>
    <description>The project does not contain any subsystems.</description>
  </memorysystem>
</datasheet>
