# https://github.com/bespoke-silicon-group/bsg_fakeram.git @ a2c856eacdeda5a97e23891378ba34792a3acd3c

#SAMPLE INPUT FILE; VALUES NOT REALISTIC
{
  # The process node. This is used to tell cacti what technology to use when
  # estimating power, performance and area numbers.
  "tech_nm": 45,

  # The operating voltage.
  "voltage": 1.1,

  # String to add in front of every metal layer number for the layer name.
  "metal_prefix": "metal",
  # Horizontal Metal layer for macro pins
  "metal_layer": "metal3",

  # The pin width for signal pins.
  "pin_width_nm": 70,

  # The minimum pin pitch for signal pins (all pins will have a pitch that is a
  # multuple of this pitch. The first pin will be a multiple of this pitch from
  # the bottom edge of the macro too.
  "pin_pitch_nm": 140,

  # Metal track pitch
  "metal_track_pitch_nm": 140,

  # Manufacturing Grid
  "manufacturing_grid_nm": 1,

  # Bitcell height
  "bitcell_height_nm": 800,
  # Bit cell width
  "bitcell_width_nm" : 500,

  #column mux factor
  "column_mux_factor": 1,

  # Optional snap the width and height of the sram to a multiple value.
  "snap_width_nm":  140,
  "snap_height_nm": 1400,

  # List of SRAM configurations (name, width, depth, and banks)
  "srams": [
    {"name": "fakeram45_64x32", "width": 32, "depth": 64, "banks": 1},
    {"name": "fakeram45_128x32", "width": 32, "depth": 128, "banks": 1},
    {"name": "fakeram45_256x32", "width": 32, "depth": 256, "banks": 2},
    {"name": "fakeram45_256x64", "width": 64, "depth": 256, "banks": 2},
    {"name": "fakeram45_512x32", "width": 32, "depth": 512, "banks": 4},
    {"name": "fakeram45_512x64", "width": 64, "depth": 512, "banks": 4}
  ]
}