

================================================================
== Vitis HLS Report for 'compute_matmul_Pipeline_VITIS_LOOP_43_1'
================================================================
* Date:           Sat Sep 27 23:14:45 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.503 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      770|      770|  3.080 us|  3.080 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_43_1  |      768|      768|         2|          1|          1|   768|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [kernel_MatMul.cpp:43]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_stream, void @empty_65, i32 0, i32 0, void @empty_113, i32 0, i32 0, void @empty_113, void @empty_113, void @empty_113, i32 0, i32 0, i32 0, i32 0, void @empty_113, void @empty_113, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.39ns)   --->   "%store_ln43 = store i10 0, i10 %i" [kernel_MatMul.cpp:43]   --->   Operation 7 'store' 'store_ln43' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc" [kernel_MatMul.cpp:43]   --->   Operation 8 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_10 = load i10 %i" [kernel_MatMul.cpp:43]   --->   Operation 9 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.71ns)   --->   "%add_ln43 = add i10 %i_10, i10 1" [kernel_MatMul.cpp:43]   --->   Operation 10 'add' 'add_ln43' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.60ns)   --->   "%icmp_ln43 = icmp_eq  i10 %i_10, i10 768" [kernel_MatMul.cpp:43]   --->   Operation 11 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.inc.split, void %for.inc13.preheader.exitStub" [kernel_MatMul.cpp:43]   --->   Operation 12 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i10 %i_10" [kernel_MatMul.cpp:43]   --->   Operation 13 'trunc' 'trunc_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %i_10, i32 2, i32 9" [kernel_MatMul.cpp:43]   --->   Operation 14 'partselect' 'lshr_ln' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.30ns)   --->   "%switch_ln46 = switch i2 %trunc_ln43, void %arrayidx.case.3, i2 0, void %arrayidx.case.0, i2 1, void %arrayidx.case.1, i2 2, void %arrayidx.case.2" [kernel_MatMul.cpp:46]   --->   Operation 15 'switch' 'switch_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.30>
ST_1 : Operation 16 [1/1] (0.39ns)   --->   "%store_ln43 = store i10 %add_ln43, i10 %i" [kernel_MatMul.cpp:43]   --->   Operation 16 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.39>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc" [kernel_MatMul.cpp:43]   --->   Operation 17 'br' 'br_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (icmp_ln43)> <Delay = 0.28>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_113" [kernel_MatMul.cpp:44]   --->   Operation 18 'specpipeline' 'specpipeline_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln45 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_MatMul.cpp:45]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_90" [kernel_MatMul.cpp:43]   --->   Operation 20 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i8 %lshr_ln" [kernel_MatMul.cpp:43]   --->   Operation 21 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%muxLogicFIFOCE_to_vector_stream_read = muxlogic"   --->   Operation 22 'muxlogic' 'muxLogicFIFOCE_to_vector_stream_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] ( I:0.98ns O:0.09ns )   --->   "%vector_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %vector_stream" [kernel_MatMul.cpp:46]   --->   Operation 23 'read' 'vector_stream_read' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%bitcast_ln46 = bitcast i32 %vector_stream_read" [kernel_MatMul.cpp:46]   --->   Operation 24 'bitcast' 'bitcast_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%compute_matmul_stream_stream_float_0_stream_float_0_vec_local_addr = getelementptr i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local, i64 0, i64 %zext_ln43" [kernel_MatMul.cpp:46]   --->   Operation 25 'getelementptr' 'compute_matmul_stream_stream_float_0_stream_float_0_vec_local_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%compute_matmul_stream_stream_float_0_stream_float_0_vec_local_1_addr = getelementptr i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1, i64 0, i64 %zext_ln43" [kernel_MatMul.cpp:46]   --->   Operation 26 'getelementptr' 'compute_matmul_stream_stream_float_0_stream_float_0_vec_local_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%compute_matmul_stream_stream_float_0_stream_float_0_vec_local_2_addr = getelementptr i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2, i64 0, i64 %zext_ln43" [kernel_MatMul.cpp:46]   --->   Operation 27 'getelementptr' 'compute_matmul_stream_stream_float_0_stream_float_0_vec_local_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%compute_matmul_stream_stream_float_0_stream_float_0_vec_local_3_addr = getelementptr i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3, i64 0, i64 %zext_ln43" [kernel_MatMul.cpp:46]   --->   Operation 28 'getelementptr' 'compute_matmul_stream_stream_float_0_stream_float_0_vec_local_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %bitcast_ln46"   --->   Operation 29 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = (trunc_ln43 == 2)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i8 %compute_matmul_stream_stream_float_0_stream_float_0_vec_local_2_addr"   --->   Operation 30 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = (trunc_ln43 == 2)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] ( I:0.71ns O:0.71ns ) (share mux size 2)   --->   "%store_ln46 = store i32 %bitcast_ln46, i8 %compute_matmul_stream_stream_float_0_stream_float_0_vec_local_2_addr" [kernel_MatMul.cpp:46]   --->   Operation 31 'store' 'store_ln46' <Predicate = (trunc_ln43 == 2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx.exit" [kernel_MatMul.cpp:46]   --->   Operation 32 'br' 'br_ln46' <Predicate = (trunc_ln43 == 2)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %bitcast_ln46"   --->   Operation 33 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = (trunc_ln43 == 1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i8 %compute_matmul_stream_stream_float_0_stream_float_0_vec_local_1_addr"   --->   Operation 34 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = (trunc_ln43 == 1)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] ( I:0.71ns O:0.71ns ) (share mux size 2)   --->   "%store_ln46 = store i32 %bitcast_ln46, i8 %compute_matmul_stream_stream_float_0_stream_float_0_vec_local_1_addr" [kernel_MatMul.cpp:46]   --->   Operation 35 'store' 'store_ln46' <Predicate = (trunc_ln43 == 1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx.exit" [kernel_MatMul.cpp:46]   --->   Operation 36 'br' 'br_ln46' <Predicate = (trunc_ln43 == 1)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %bitcast_ln46"   --->   Operation 37 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = (trunc_ln43 == 0)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i8 %compute_matmul_stream_stream_float_0_stream_float_0_vec_local_addr"   --->   Operation 38 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = (trunc_ln43 == 0)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] ( I:0.71ns O:0.71ns ) (share mux size 2)   --->   "%store_ln46 = store i32 %bitcast_ln46, i8 %compute_matmul_stream_stream_float_0_stream_float_0_vec_local_addr" [kernel_MatMul.cpp:46]   --->   Operation 39 'store' 'store_ln46' <Predicate = (trunc_ln43 == 0)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx.exit" [kernel_MatMul.cpp:46]   --->   Operation 40 'br' 'br_ln46' <Predicate = (trunc_ln43 == 0)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %bitcast_ln46"   --->   Operation 41 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = (trunc_ln43 == 3)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i8 %compute_matmul_stream_stream_float_0_stream_float_0_vec_local_3_addr"   --->   Operation 42 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = (trunc_ln43 == 3)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] ( I:0.71ns O:0.71ns ) (share mux size 2)   --->   "%store_ln46 = store i32 %bitcast_ln46, i8 %compute_matmul_stream_stream_float_0_stream_float_0_vec_local_3_addr" [kernel_MatMul.cpp:46]   --->   Operation 43 'store' 'store_ln46' <Predicate = (trunc_ln43 == 3)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx.exit" [kernel_MatMul.cpp:46]   --->   Operation 44 'br' 'br_ln46' <Predicate = (trunc_ln43 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 1.503ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln43', kernel_MatMul.cpp:43) of constant 0 on local variable 'i', kernel_MatMul.cpp:43 [8]  (0.393 ns)
	'load' operation 10 bit ('i', kernel_MatMul.cpp:43) on local variable 'i', kernel_MatMul.cpp:43 [11]  (0.000 ns)
	'add' operation 10 bit ('add_ln43', kernel_MatMul.cpp:43) [12]  (0.717 ns)
	'store' operation 0 bit ('store_ln43', kernel_MatMul.cpp:43) of variable 'add_ln43', kernel_MatMul.cpp:43 on local variable 'i', kernel_MatMul.cpp:43 [51]  (0.393 ns)

 <State 2>: 0.987ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicFIFOCE_to_vector_stream_read') [22]  (0.000 ns)
	fifo read operation ('vector_stream_read', kernel_MatMul.cpp:46) on port 'vector_stream' (kernel_MatMul.cpp:46) [23]  (0.987 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
