INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/z434/OneDrive/Documents/Vivado Projects/COMPE470L/Lab_5/LAB5/LAB5.srcs/sources_1/new/top_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module UART_Rx
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/z434/OneDrive/Documents/Vivado Projects/COMPE470L/Lab_5/LAB5/LAB5.srcs/sources_1/new/top_.v:55]
INFO: [VRFC 10-311] analyzing module UART_Tx_
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/z434/OneDrive/Documents/Vivado Projects/COMPE470L/Lab_5/LAB5/LAB5.srcs/sim_1/new/Rx_Tx_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_Tx_TB
