INFO: [VRFC 10-163] Analyzing VHDL file "F:/Session_ENSEIRB/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado2018/project_EN224.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pgcd
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado2018/project_EN224.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pgcd
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado2018/project_EN224.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pgcd
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado2018/project_EN224.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pgcd
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado2018/project_EN224.srcs/sources_1/new/PGCD.vhd:75]
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado2018/project_EN224.srcs/sources_1/new/PGCD.vhd:77]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado2018/project_EN224.srcs/sources_1/new/PGCD.vhd:48]
INFO: [VRFC 10-240] VHDL file /net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado2018/project_EN224.srcs/sources_1/new/PGCD.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado2018/project_EN224.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pgcd
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench
ERROR: [VRFC 10-1081] near unsigned ; type conversion does not match type boolean [/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd:128]
ERROR: [VRFC 10-1504] unit tb ignored due to previous errors [/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd:38]
INFO: [VRFC 10-240] VHDL file /net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench
ERROR: [VRFC 10-1081] near unsigned ; type conversion does not match type boolean [/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd:128]
ERROR: [VRFC 10-1504] unit tb ignored due to previous errors [/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd:38]
INFO: [VRFC 10-240] VHDL file /net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench
ERROR: [VRFC 10-1081] near unsigned ; type conversion does not match type boolean [/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd:128]
ERROR: [VRFC 10-1504] unit tb ignored due to previous errors [/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd:38]
INFO: [VRFC 10-240] VHDL file /net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench
ERROR: [VRFC 10-1081] near unsigned ; type conversion does not match type boolean [/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd:125]
ERROR: [VRFC 10-1504] unit tb ignored due to previous errors [/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd:38]
INFO: [VRFC 10-240] VHDL file /net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench
ERROR: [VRFC 10-1081] near unsigned ; type conversion does not match type boolean [/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd:125]
ERROR: [VRFC 10-1504] unit tb ignored due to previous errors [/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd:38]
INFO: [VRFC 10-240] VHDL file /net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench
ERROR: [VRFC 10-1081] near unsigned ; type conversion does not match type boolean [/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd:129]
ERROR: [VRFC 10-1504] unit tb ignored due to previous errors [/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd:38]
INFO: [VRFC 10-240] VHDL file /net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench
ERROR: [VRFC 10-1081] near unsigned ; type conversion does not match type boolean [/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd:129]
ERROR: [VRFC 10-1504] unit tb ignored due to previous errors [/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd:38]
INFO: [VRFC 10-240] VHDL file /net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado2018/project_EN224.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pgcd
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado2018/project_EN224.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pgcd
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench
ERROR: [VRFC 10-1081] near unsigned ; type conversion does not match type boolean [/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd:129]
ERROR: [VRFC 10-1504] unit tb ignored due to previous errors [/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd:38]
INFO: [VRFC 10-240] VHDL file /net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado2018/project_EN224.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pgcd
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench
ERROR: [VRFC 10-1081] near unsigned ; type conversion does not match type boolean [/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd:129]
ERROR: [VRFC 10-1504] unit tb ignored due to previous errors [/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd:38]
INFO: [VRFC 10-240] VHDL file /net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado2018/project_EN224.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pgcd
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/malberty/Documents/S7-S8/EN224-Test-et-verification/2_Hardware/Etape_1/vivado/project_EN224.srcs/sources_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_bench
