<profile>

<section name = "Vitis HLS Report for 'listening_port_table'" level="0">
<item name = "Date">Sat Mar 18 14:38:55 2023
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">toe_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.20 ns, 1.333 ns, 0.86 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4, 4, 12.800 ns, 12.800 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 44, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">1, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 73, -</column>
<column name="Register">-, -, 329, 128, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="listeningPortTable_U">listening_port_table_listeningPortTable_RAM_T2P_BRAM_1R1W, 1, 0, 0, 0, 32768, 1, 1, 32768</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="and_ln63_fu_153_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln67_fu_165_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state3_pp0_iter2_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state4_pp0_iter3_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state5_pp0_iter4_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op33_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op36_load_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op40_load_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op49_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op51_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op55_store_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op58_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="tmp_i_336_nbreadreq_fu_64_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_i_nbreadreq_fu_50_p3">and, 0, 0, 2, 1, 0</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter4">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln1072_fu_148_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln67_fu_159_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="listeningPortTable_address1">14, 3, 15, 45</column>
<column name="portTable2rxApp_listen_rsp_blk_n">9, 2, 1, 2</column>
<column name="portTable2rxApp_listen_rsp_din">14, 3, 1, 3</column>
<column name="pt_portCheckListening_req_fifo_blk_n">9, 2, 1, 2</column>
<column name="pt_portCheckListening_rsp_fifo_blk_n">9, 2, 1, 2</column>
<column name="rxApp2portTable_listen_req_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln63_reg_218">1, 0, 1, 0</column>
<column name="and_ln67_reg_222">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="currPort_V_reg_179">16, 0, 16, 0</column>
<column name="listeningPortTable_load_1_reg_213">1, 0, 1, 0</column>
<column name="tmp_V_reg_198">15, 0, 15, 0</column>
<column name="tmp_i_336_reg_194">1, 0, 1, 0</column>
<column name="tmp_i_reg_175">1, 0, 1, 0</column>
<column name="tmp_reg_189">1, 0, 1, 0</column>
<column name="trunc_ln708_reg_184">15, 0, 15, 0</column>
<column name="trunc_ln708_reg_184_pp0_iter1_reg">15, 0, 15, 0</column>
<column name="currPort_V_reg_179">64, 32, 16, 0</column>
<column name="tmp_i_336_reg_194">64, 32, 1, 0</column>
<column name="tmp_i_reg_175">64, 32, 1, 0</column>
<column name="tmp_reg_189">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, listening_port_table, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, listening_port_table, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, listening_port_table, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, listening_port_table, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, listening_port_table, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, listening_port_table, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, listening_port_table, return value</column>
<column name="rxApp2portTable_listen_req_dout">in, 16, ap_fifo, rxApp2portTable_listen_req, pointer</column>
<column name="rxApp2portTable_listen_req_empty_n">in, 1, ap_fifo, rxApp2portTable_listen_req, pointer</column>
<column name="rxApp2portTable_listen_req_read">out, 1, ap_fifo, rxApp2portTable_listen_req, pointer</column>
<column name="pt_portCheckListening_req_fifo_dout">in, 15, ap_fifo, pt_portCheckListening_req_fifo, pointer</column>
<column name="pt_portCheckListening_req_fifo_empty_n">in, 1, ap_fifo, pt_portCheckListening_req_fifo, pointer</column>
<column name="pt_portCheckListening_req_fifo_read">out, 1, ap_fifo, pt_portCheckListening_req_fifo, pointer</column>
<column name="pt_portCheckListening_rsp_fifo_din">out, 1, ap_fifo, pt_portCheckListening_rsp_fifo, pointer</column>
<column name="pt_portCheckListening_rsp_fifo_full_n">in, 1, ap_fifo, pt_portCheckListening_rsp_fifo, pointer</column>
<column name="pt_portCheckListening_rsp_fifo_write">out, 1, ap_fifo, pt_portCheckListening_rsp_fifo, pointer</column>
<column name="portTable2rxApp_listen_rsp_din">out, 1, ap_fifo, portTable2rxApp_listen_rsp, pointer</column>
<column name="portTable2rxApp_listen_rsp_full_n">in, 1, ap_fifo, portTable2rxApp_listen_rsp, pointer</column>
<column name="portTable2rxApp_listen_rsp_write">out, 1, ap_fifo, portTable2rxApp_listen_rsp, pointer</column>
</table>
</item>
</section>
</profile>
