###############################################################
#  Generated by:      Cadence Innovus 20.10-p004_1
#  OS:                Linux x86_64(Host ID edatools-server2.iiitd.edu.in)
#  Generated on:      Sun Nov  9 04:55:47 2025
#  Design:            collision_avoidance_car
#  Command:           report_timing -max_paths 100 -late -view {view1} > $rpt_dir_post_cts/timing_setup_post_cts.rpt
###############################################################
Path 1: MET Setup Check with Pin total_power_consumed_reg[31]/CK 
Endpoint:   total_power_consumed_reg[31]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.226
+ Phase Shift                  15.500
= Required Time                15.472
- Arrival Time                 12.627
= Slack Time                    2.845
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.193 |    3.039 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    3.507 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |    4.006 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |    4.305 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.303 |   1.763 |    4.608 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.130 |   1.892 |    4.738 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |    4.860 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.308 |   2.323 |    5.168 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |    5.395 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |    5.479 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |    5.572 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |    5.762 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |    5.852 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.561 |   3.568 |    6.413 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |    6.691 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.413 |    7.259 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.315 |   4.729 |    7.574 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.235 |   4.964 |    7.809 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.178 |   5.142 |    7.987 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.197 |   5.339 |    8.184 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.431 |   5.769 |    8.615 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> CO ^ | ADDFXL    | 0.274 |   6.044 |    8.889 | 
     | csa_tree_add_158_58_groupi/g1594 | CI ^ -> S v  | ADDFXL    | 0.382 |   6.426 |    9.271 | 
     | csa_tree_add_158_58_groupi/g1580 | A v -> CO v  | ADDFX1    | 0.283 |   6.709 |    9.555 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.268 |   6.977 |    9.822 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.267 |   7.244 |   10.089 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.280 |   7.524 |   10.369 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.148 |   7.672 |   10.518 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.941 |   10.786 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.191 |   11.036 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.245 |   8.436 |   11.281 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.254 |   8.690 |   11.536 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.237 |   8.927 |   11.773 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.177 |   9.105 |   11.950 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.281 |   9.386 |   12.232 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.231 |   9.617 |   12.462 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.271 |   9.888 |   12.734 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.245 |  10.133 |   12.978 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.280 |  10.413 |   13.258 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.221 |  10.634 |   13.479 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.262 |  10.896 |   13.741 | 
     | csa_tree_add_158_58_groupi/g1542 | B ^ -> Y v   | NAND2XL   | 0.222 |  11.118 |   13.964 | 
     | csa_tree_add_158_58_groupi/g1540 | B v -> Y ^   | NOR2XL    | 0.248 |  11.366 |   14.211 | 
     | csa_tree_add_158_58_groupi/g1538 | B ^ -> Y v   | NAND2XL   | 0.204 |  11.570 |   14.415 | 
     | csa_tree_add_158_58_groupi/g1536 | B v -> Y ^   | NOR2XL    | 0.239 |  11.809 |   14.655 | 
     | csa_tree_add_158_58_groupi/g1534 | B ^ -> Y v   | NAND2XL   | 0.209 |  12.018 |   14.864 | 
     | csa_tree_add_158_58_groupi/g1532 | B v -> Y ^   | NOR2XL    | 0.255 |  12.273 |   15.118 | 
     | csa_tree_add_158_58_groupi/g1530 | B ^ -> Y v   | NAND2XL   | 0.214 |  12.487 |   15.332 | 
     | csa_tree_add_158_58_groupi/g1527 | A1 v -> Y ^  | OAI21X1   | 0.140 |  12.627 |   15.472 | 
     | total_power_consumed_reg[31]     | D ^          | SDFFRHQX1 | 0.000 |  12.627 |   15.472 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin total_power_consumed_reg[30]/CK 
Endpoint:   total_power_consumed_reg[30]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.124
+ Phase Shift                  15.500
= Required Time                15.574
- Arrival Time                 12.639
= Slack Time                    2.935
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.193 |    3.128 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    3.596 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |    4.095 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |    4.395 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.303 |   1.763 |    4.697 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.130 |   1.892 |    4.827 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |    4.949 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.308 |   2.323 |    5.257 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |    5.485 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |    5.568 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |    5.661 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |    5.852 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |    5.942 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.561 |   3.568 |    6.502 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |    6.780 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.413 |    7.348 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.315 |   4.729 |    7.664 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.235 |   4.964 |    7.899 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.178 |   5.142 |    8.077 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.197 |   5.339 |    8.274 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.431 |   5.769 |    8.704 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> CO ^ | ADDFXL    | 0.274 |   6.044 |    8.979 | 
     | csa_tree_add_158_58_groupi/g1594 | CI ^ -> S v  | ADDFXL    | 0.382 |   6.426 |    9.361 | 
     | csa_tree_add_158_58_groupi/g1580 | A v -> CO v  | ADDFX1    | 0.283 |   6.709 |    9.644 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.268 |   6.977 |    9.912 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.267 |   7.244 |   10.179 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.280 |   7.524 |   10.459 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.148 |   7.672 |   10.607 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.941 |   10.876 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.191 |   11.126 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.245 |   8.436 |   11.371 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.254 |   8.690 |   11.625 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.237 |   8.927 |   11.862 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.177 |   9.105 |   12.040 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.281 |   9.386 |   12.321 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.231 |   9.617 |   12.552 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.271 |   9.888 |   12.823 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.245 |  10.133 |   13.068 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.280 |  10.413 |   13.348 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.221 |  10.634 |   13.569 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.262 |  10.896 |   13.831 | 
     | csa_tree_add_158_58_groupi/g1542 | B ^ -> Y v   | NAND2XL   | 0.222 |  11.118 |   14.053 | 
     | csa_tree_add_158_58_groupi/g1540 | B v -> Y ^   | NOR2XL    | 0.248 |  11.366 |   14.301 | 
     | csa_tree_add_158_58_groupi/g1538 | B ^ -> Y v   | NAND2XL   | 0.204 |  11.570 |   14.505 | 
     | csa_tree_add_158_58_groupi/g1536 | B v -> Y ^   | NOR2XL    | 0.239 |  11.809 |   14.744 | 
     | csa_tree_add_158_58_groupi/g1534 | B ^ -> Y v   | NAND2XL   | 0.209 |  12.018 |   14.953 | 
     | csa_tree_add_158_58_groupi/g1532 | B v -> Y ^   | NOR2XL    | 0.255 |  12.273 |   15.208 | 
     | csa_tree_add_158_58_groupi/g1530 | B ^ -> Y v   | NAND2XL   | 0.214 |  12.487 |   15.422 | 
     | csa_tree_add_158_58_groupi/g1529 | B0 v -> Y v  | OA21XL    | 0.152 |  12.639 |   15.574 | 
     | total_power_consumed_reg[30]     | D v          | SDFFRHQX1 | 0.000 |  12.639 |   15.574 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin total_power_consumed_reg[29]/CK 
Endpoint:   total_power_consumed_reg[29]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.199
- Setup                         0.123
+ Phase Shift                  15.500
= Required Time                15.576
- Arrival Time                 12.352
= Slack Time                    3.224
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.193 |    3.417 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    3.885 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |    4.384 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |    4.684 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.303 |   1.763 |    4.986 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.130 |   1.892 |    5.116 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |    5.238 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.308 |   2.323 |    5.546 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |    5.774 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |    5.857 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |    5.950 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |    6.141 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |    6.231 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.561 |   3.568 |    6.791 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |    7.069 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.413 |    7.637 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.315 |   4.729 |    7.953 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.235 |   4.964 |    8.188 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.178 |   5.142 |    8.366 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.197 |   5.339 |    8.563 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.431 |   5.769 |    8.993 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> CO ^ | ADDFXL    | 0.274 |   6.044 |    9.267 | 
     | csa_tree_add_158_58_groupi/g1594 | CI ^ -> S v  | ADDFXL    | 0.382 |   6.426 |    9.650 | 
     | csa_tree_add_158_58_groupi/g1580 | A v -> CO v  | ADDFX1    | 0.283 |   6.709 |    9.933 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.268 |   6.977 |   10.201 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.267 |   7.244 |   10.468 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.280 |   7.524 |   10.748 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.148 |   7.672 |   10.896 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.941 |   11.165 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.191 |   11.414 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.245 |   8.436 |   11.660 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.254 |   8.690 |   11.914 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.237 |   8.927 |   12.151 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.177 |   9.105 |   12.329 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.281 |   9.386 |   12.610 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.231 |   9.617 |   12.841 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.271 |   9.888 |   13.112 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.245 |  10.133 |   13.357 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.280 |  10.413 |   13.637 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.221 |  10.634 |   13.858 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.262 |  10.896 |   14.119 | 
     | csa_tree_add_158_58_groupi/g1542 | B ^ -> Y v   | NAND2XL   | 0.222 |  11.118 |   14.342 | 
     | csa_tree_add_158_58_groupi/g1540 | B v -> Y ^   | NOR2XL    | 0.248 |  11.366 |   14.590 | 
     | csa_tree_add_158_58_groupi/g1538 | B ^ -> Y v   | NAND2XL   | 0.204 |  11.570 |   14.794 | 
     | csa_tree_add_158_58_groupi/g1536 | B v -> Y ^   | NOR2XL    | 0.239 |  11.809 |   15.033 | 
     | csa_tree_add_158_58_groupi/g1534 | B ^ -> Y v   | NAND2XL   | 0.209 |  12.018 |   15.242 | 
     | csa_tree_add_158_58_groupi/g1532 | B v -> Y ^   | NOR2XL    | 0.255 |  12.273 |   15.497 | 
     | csa_tree_add_158_58_groupi/g1531 | B0 ^ -> Y v  | AOI21X1   | 0.079 |  12.352 |   15.576 | 
     | total_power_consumed_reg[29]     | D v          | SDFFRHQX1 | 0.000 |  12.352 |   15.576 | 
     +------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin total_power_consumed_reg[28]/CK 
Endpoint:   total_power_consumed_reg[28]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.199
- Setup                         0.123
+ Phase Shift                  15.500
= Required Time                15.576
- Arrival Time                 12.171
= Slack Time                    3.405
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.193 |    3.598 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    4.066 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |    4.565 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |    4.865 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.303 |   1.763 |    5.167 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.130 |   1.892 |    5.297 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |    5.419 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.308 |   2.323 |    5.727 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |    5.955 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |    6.038 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |    6.131 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |    6.322 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |    6.412 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.561 |   3.568 |    6.972 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |    7.250 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.413 |    7.818 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.315 |   4.729 |    8.133 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.235 |   4.964 |    8.369 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.178 |   5.142 |    8.547 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.197 |   5.339 |    8.743 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.431 |   5.769 |    9.174 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> CO ^ | ADDFXL    | 0.274 |   6.044 |    9.448 | 
     | csa_tree_add_158_58_groupi/g1594 | CI ^ -> S v  | ADDFXL    | 0.382 |   6.426 |    9.831 | 
     | csa_tree_add_158_58_groupi/g1580 | A v -> CO v  | ADDFX1    | 0.283 |   6.709 |   10.114 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.268 |   6.977 |   10.382 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.267 |   7.244 |   10.649 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.280 |   7.524 |   10.929 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.148 |   7.672 |   11.077 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.941 |   11.346 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.191 |   11.595 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.245 |   8.436 |   11.841 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.254 |   8.690 |   12.095 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.237 |   8.927 |   12.332 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.177 |   9.105 |   12.510 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.281 |   9.386 |   12.791 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.231 |   9.617 |   13.022 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.271 |   9.888 |   13.293 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.245 |  10.133 |   13.538 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.280 |  10.413 |   13.818 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.221 |  10.634 |   14.038 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.262 |  10.896 |   14.300 | 
     | csa_tree_add_158_58_groupi/g1542 | B ^ -> Y v   | NAND2XL   | 0.222 |  11.118 |   14.523 | 
     | csa_tree_add_158_58_groupi/g1540 | B v -> Y ^   | NOR2XL    | 0.248 |  11.366 |   14.771 | 
     | csa_tree_add_158_58_groupi/g1538 | B ^ -> Y v   | NAND2XL   | 0.204 |  11.570 |   14.975 | 
     | csa_tree_add_158_58_groupi/g1536 | B v -> Y ^   | NOR2XL    | 0.239 |  11.809 |   15.214 | 
     | csa_tree_add_158_58_groupi/g1534 | B ^ -> Y v   | NAND2XL   | 0.209 |  12.018 |   15.423 | 
     | csa_tree_add_158_58_groupi/g1533 | B0 v -> Y v  | OA21XL    | 0.153 |  12.171 |   15.576 | 
     | total_power_consumed_reg[28]     | D v          | SDFFRHQX1 | 0.000 |  12.171 |   15.576 | 
     +------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin total_power_consumed_reg[27]/CK 
Endpoint:   total_power_consumed_reg[27]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.199
- Setup                         0.120
+ Phase Shift                  15.500
= Required Time                15.579
- Arrival Time                 11.882
= Slack Time                    3.697
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.193 |    3.891 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    4.359 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |    4.858 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |    5.157 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.303 |   1.763 |    5.460 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.130 |   1.892 |    5.590 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |    5.712 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.308 |   2.323 |    6.020 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |    6.247 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |    6.331 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |    6.424 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |    6.614 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |    6.704 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.561 |   3.568 |    7.265 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |    7.543 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.413 |    8.111 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.315 |   4.729 |    8.426 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.235 |   4.964 |    8.661 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.178 |   5.142 |    8.839 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.197 |   5.339 |    9.036 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.431 |   5.769 |    9.467 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> CO ^ | ADDFXL    | 0.274 |   6.044 |    9.741 | 
     | csa_tree_add_158_58_groupi/g1594 | CI ^ -> S v  | ADDFXL    | 0.382 |   6.426 |   10.123 | 
     | csa_tree_add_158_58_groupi/g1580 | A v -> CO v  | ADDFX1    | 0.283 |   6.709 |   10.407 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.268 |   6.977 |   10.674 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.267 |   7.244 |   10.941 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.280 |   7.524 |   11.221 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.148 |   7.672 |   11.370 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.941 |   11.638 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.191 |   11.888 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.245 |   8.436 |   12.133 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.254 |   8.690 |   12.388 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.237 |   8.927 |   12.625 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.177 |   9.105 |   12.802 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.281 |   9.386 |   13.084 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.231 |   9.617 |   13.314 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.271 |   9.888 |   13.586 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.245 |  10.133 |   13.830 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.280 |  10.413 |   14.110 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.221 |  10.634 |   14.331 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.262 |  10.896 |   14.593 | 
     | csa_tree_add_158_58_groupi/g1542 | B ^ -> Y v   | NAND2XL   | 0.222 |  11.118 |   14.816 | 
     | csa_tree_add_158_58_groupi/g1540 | B v -> Y ^   | NOR2XL    | 0.248 |  11.366 |   15.063 | 
     | csa_tree_add_158_58_groupi/g1538 | B ^ -> Y v   | NAND2XL   | 0.204 |  11.570 |   15.267 | 
     | csa_tree_add_158_58_groupi/g1536 | B v -> Y ^   | NOR2XL    | 0.239 |  11.809 |   15.507 | 
     | csa_tree_add_158_58_groupi/g1535 | B0 ^ -> Y v  | AOI21X1   | 0.073 |  11.882 |   15.579 | 
     | total_power_consumed_reg[27]     | D v          | SDFFRHQX1 | 0.000 |  11.882 |   15.579 | 
     +------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin total_power_consumed_reg[26]/CK 
Endpoint:   total_power_consumed_reg[26]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.118
+ Phase Shift                  15.500
= Required Time                15.580
- Arrival Time                 11.726
= Slack Time                    3.854
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.193 |    4.047 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    4.515 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |    5.014 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |    5.314 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.303 |   1.763 |    5.616 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.130 |   1.892 |    5.746 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |    5.868 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.308 |   2.323 |    6.176 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |    6.404 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |    6.487 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |    6.580 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |    6.770 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |    6.861 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.561 |   3.568 |    7.421 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |    7.699 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.413 |    8.267 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.315 |   4.729 |    8.582 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.235 |   4.964 |    8.818 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.178 |   5.142 |    8.995 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.197 |   5.339 |    9.192 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.431 |   5.769 |    9.623 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> CO ^ | ADDFXL    | 0.274 |   6.044 |    9.897 | 
     | csa_tree_add_158_58_groupi/g1594 | CI ^ -> S v  | ADDFXL    | 0.382 |   6.426 |   10.280 | 
     | csa_tree_add_158_58_groupi/g1580 | A v -> CO v  | ADDFX1    | 0.283 |   6.709 |   10.563 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.268 |   6.977 |   10.831 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.267 |   7.244 |   11.098 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.280 |   7.524 |   11.378 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.148 |   7.672 |   11.526 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.941 |   11.794 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.191 |   12.044 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.245 |   8.436 |   12.289 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.254 |   8.690 |   12.544 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.237 |   8.927 |   12.781 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.177 |   9.105 |   12.958 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.281 |   9.386 |   13.240 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.231 |   9.617 |   13.471 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.271 |   9.888 |   13.742 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.245 |  10.133 |   13.987 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.280 |  10.413 |   14.267 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.221 |  10.634 |   14.487 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.262 |  10.896 |   14.749 | 
     | csa_tree_add_158_58_groupi/g1542 | B ^ -> Y v   | NAND2XL   | 0.222 |  11.118 |   14.972 | 
     | csa_tree_add_158_58_groupi/g1540 | B v -> Y ^   | NOR2XL    | 0.248 |  11.366 |   15.219 | 
     | csa_tree_add_158_58_groupi/g1538 | B ^ -> Y v   | NAND2XL   | 0.204 |  11.570 |   15.424 | 
     | csa_tree_add_158_58_groupi/g1537 | B0 v -> Y v  | OA21XL    | 0.156 |  11.726 |   15.580 | 
     | total_power_consumed_reg[26]     | D v          | SDFFRHQX1 | 0.000 |  11.726 |   15.580 | 
     +------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin total_power_consumed_reg[25]/CK 
Endpoint:   total_power_consumed_reg[25]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.123
+ Phase Shift                  15.500
= Required Time                15.575
- Arrival Time                 11.445
= Slack Time                    4.130
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.193 |    4.323 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    4.791 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |    5.291 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |    5.590 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.303 |   1.763 |    5.893 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.130 |   1.892 |    6.022 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |    6.145 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.308 |   2.323 |    6.453 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |    6.680 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |    6.763 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |    6.857 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |    7.047 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |    7.137 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.561 |   3.568 |    7.698 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |    7.976 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.413 |    8.543 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.315 |   4.729 |    8.859 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.235 |   4.964 |    9.094 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.178 |   5.142 |    9.272 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.197 |   5.339 |    9.469 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.431 |   5.769 |    9.899 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> CO ^ | ADDFXL    | 0.274 |   6.044 |   10.174 | 
     | csa_tree_add_158_58_groupi/g1594 | CI ^ -> S v  | ADDFXL    | 0.382 |   6.426 |   10.556 | 
     | csa_tree_add_158_58_groupi/g1580 | A v -> CO v  | ADDFX1    | 0.283 |   6.709 |   10.839 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.268 |   6.977 |   11.107 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.267 |   7.244 |   11.374 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.280 |   7.524 |   11.654 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.148 |   7.672 |   11.802 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.941 |   12.071 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.191 |   12.321 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.245 |   8.436 |   12.566 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.254 |   8.690 |   12.820 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.237 |   8.927 |   13.058 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.177 |   9.105 |   13.235 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.281 |   9.386 |   13.516 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.231 |   9.617 |   13.747 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.271 |   9.888 |   14.018 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.245 |  10.133 |   14.263 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.280 |  10.413 |   14.543 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.221 |  10.634 |   14.764 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.262 |  10.896 |   15.026 | 
     | csa_tree_add_158_58_groupi/g1542 | B ^ -> Y v   | NAND2XL   | 0.222 |  11.118 |   15.248 | 
     | csa_tree_add_158_58_groupi/g1540 | B v -> Y ^   | NOR2XL    | 0.248 |  11.366 |   15.496 | 
     | csa_tree_add_158_58_groupi/g1539 | B0 ^ -> Y v  | AOI21X1   | 0.079 |  11.445 |   15.575 | 
     | total_power_consumed_reg[25]     | D v          | SDFFRHQX1 | 0.000 |  11.445 |   15.575 | 
     +------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin total_power_consumed_reg[24]/CK 
Endpoint:   total_power_consumed_reg[24]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.112
+ Phase Shift                  15.500
= Required Time                15.585
- Arrival Time                 11.285
= Slack Time                    4.300
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.193 |    4.494 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    4.962 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |    5.461 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |    5.760 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.303 |   1.763 |    6.063 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.130 |   1.892 |    6.192 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |    6.315 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.308 |   2.323 |    6.623 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |    6.850 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |    6.934 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |    7.027 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |    7.217 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |    7.307 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.561 |   3.568 |    7.868 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |    8.146 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.413 |    8.714 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.315 |   4.729 |    9.029 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.235 |   4.964 |    9.264 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.178 |   5.142 |    9.442 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.197 |   5.339 |    9.639 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.431 |   5.769 |   10.070 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> CO ^ | ADDFXL    | 0.274 |   6.044 |   10.344 | 
     | csa_tree_add_158_58_groupi/g1594 | CI ^ -> S v  | ADDFXL    | 0.382 |   6.426 |   10.726 | 
     | csa_tree_add_158_58_groupi/g1580 | A v -> CO v  | ADDFX1    | 0.283 |   6.709 |   11.010 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.268 |   6.977 |   11.277 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.267 |   7.244 |   11.544 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.280 |   7.524 |   11.824 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.148 |   7.672 |   11.973 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.941 |   12.241 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.191 |   12.491 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.245 |   8.436 |   12.736 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.254 |   8.690 |   12.990 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.237 |   8.927 |   13.228 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.177 |   9.105 |   13.405 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.281 |   9.386 |   13.687 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.231 |   9.617 |   13.917 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.271 |   9.888 |   14.188 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.245 |  10.133 |   14.433 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.280 |  10.413 |   14.713 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.221 |  10.634 |   14.934 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.262 |  10.896 |   15.196 | 
     | csa_tree_add_158_58_groupi/g1542 | B ^ -> Y v   | NAND2XL   | 0.222 |  11.118 |   15.418 | 
     | csa_tree_add_158_58_groupi/g1541 | B0 v -> Y v  | OA21XL    | 0.167 |  11.285 |   15.585 | 
     | total_power_consumed_reg[24]     | D v          | SDFFRHQX1 | 0.000 |  11.285 |   15.585 | 
     +------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin total_power_consumed_reg[23]/CK 
Endpoint:   total_power_consumed_reg[23]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.121
+ Phase Shift                  15.500
= Required Time                15.577
- Arrival Time                 10.964
= Slack Time                    4.613
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.193 |    4.806 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    5.274 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |    5.773 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |    6.073 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.303 |   1.763 |    6.376 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.130 |   1.892 |    6.505 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |    6.627 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.308 |   2.323 |    6.936 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |    7.163 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |    7.246 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |    7.339 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |    7.530 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |    7.620 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.561 |   3.568 |    8.181 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |    8.458 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.413 |    9.026 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.315 |   4.729 |    9.342 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.235 |   4.964 |    9.577 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.178 |   5.142 |    9.755 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.197 |   5.339 |    9.952 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.431 |   5.769 |   10.382 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> CO ^ | ADDFXL    | 0.274 |   6.044 |   10.657 | 
     | csa_tree_add_158_58_groupi/g1594 | CI ^ -> S v  | ADDFXL    | 0.382 |   6.426 |   11.039 | 
     | csa_tree_add_158_58_groupi/g1580 | A v -> CO v  | ADDFX1    | 0.283 |   6.709 |   11.322 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.268 |   6.977 |   11.590 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.267 |   7.244 |   11.857 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.280 |   7.524 |   12.137 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.148 |   7.672 |   12.285 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.941 |   12.554 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.191 |   12.804 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.245 |   8.436 |   13.049 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.254 |   8.690 |   13.303 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.237 |   8.927 |   13.540 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.177 |   9.105 |   13.718 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.281 |   9.386 |   13.999 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.231 |   9.617 |   14.230 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.271 |   9.888 |   14.501 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.245 |  10.133 |   14.746 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.280 |  10.413 |   15.026 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.221 |  10.634 |   15.247 | 
     | csa_tree_add_158_58_groupi/g1544 | B v -> Y ^   | NOR2XL    | 0.262 |  10.896 |   15.509 | 
     | csa_tree_add_158_58_groupi/g1543 | B0 ^ -> Y v  | AOI21X1   | 0.069 |  10.964 |   15.577 | 
     | total_power_consumed_reg[23]     | D v          | SDFFRHQX1 | 0.000 |  10.964 |   15.577 | 
     +------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin total_power_consumed_reg[22]/CK 
Endpoint:   total_power_consumed_reg[22]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.123
+ Phase Shift                  15.500
= Required Time                15.575
- Arrival Time                 10.789
= Slack Time                    4.787
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.193 |    4.980 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    5.448 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |    5.947 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |    6.246 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.303 |   1.763 |    6.549 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.130 |   1.892 |    6.679 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |    6.801 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.308 |   2.323 |    7.109 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |    7.337 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |    7.420 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |    7.513 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |    7.703 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |    7.793 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.561 |   3.568 |    8.354 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |    8.632 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.413 |    9.200 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.315 |   4.729 |    9.515 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.235 |   4.964 |    9.750 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.178 |   5.142 |    9.928 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.197 |   5.339 |   10.125 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.431 |   5.769 |   10.556 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> CO ^ | ADDFXL    | 0.274 |   6.044 |   10.830 | 
     | csa_tree_add_158_58_groupi/g1594 | CI ^ -> S v  | ADDFXL    | 0.382 |   6.426 |   11.212 | 
     | csa_tree_add_158_58_groupi/g1580 | A v -> CO v  | ADDFX1    | 0.283 |   6.709 |   11.496 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.268 |   6.977 |   11.763 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.267 |   7.244 |   12.031 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.280 |   7.524 |   12.311 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.148 |   7.672 |   12.459 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.941 |   12.727 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.191 |   12.977 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.245 |   8.436 |   13.222 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.254 |   8.690 |   13.477 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.237 |   8.927 |   13.714 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.177 |   9.105 |   13.891 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.281 |   9.386 |   14.173 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.231 |   9.617 |   14.403 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.271 |   9.888 |   14.675 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.245 |  10.133 |   14.919 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.280 |  10.413 |   15.199 | 
     | csa_tree_add_158_58_groupi/g1546 | B ^ -> Y v   | NAND2XL   | 0.221 |  10.634 |   15.420 | 
     | csa_tree_add_158_58_groupi/g1545 | B0 v -> Y v  | OA21XL    | 0.155 |  10.789 |   15.575 | 
     | total_power_consumed_reg[22]     | D v          | SDFFRHQX1 | 0.000 |  10.789 |   15.575 | 
     +------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin total_power_consumed_reg[21]/CK 
Endpoint:   total_power_consumed_reg[21]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.124
+ Phase Shift                  15.500
= Required Time                15.574
- Arrival Time                 10.490
= Slack Time                    5.084
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.193 |    5.278 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    5.746 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |    6.245 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |    6.544 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.303 |   1.763 |    6.847 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.130 |   1.892 |    6.977 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |    7.099 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.308 |   2.323 |    7.407 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |    7.634 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |    7.718 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |    7.811 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |    8.001 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |    8.091 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.561 |   3.568 |    8.652 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |    8.930 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.413 |    9.498 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.315 |   4.729 |    9.813 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.235 |   4.964 |   10.048 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.178 |   5.142 |   10.226 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.197 |   5.339 |   10.423 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.431 |   5.769 |   10.854 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> CO ^ | ADDFXL    | 0.274 |   6.044 |   11.128 | 
     | csa_tree_add_158_58_groupi/g1594 | CI ^ -> S v  | ADDFXL    | 0.382 |   6.426 |   11.510 | 
     | csa_tree_add_158_58_groupi/g1580 | A v -> CO v  | ADDFX1    | 0.283 |   6.709 |   11.794 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.268 |   6.977 |   12.061 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.267 |   7.244 |   12.328 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.280 |   7.524 |   12.608 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.148 |   7.672 |   12.757 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.941 |   13.025 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.191 |   13.275 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.245 |   8.436 |   13.520 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.254 |   8.690 |   13.775 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.237 |   8.927 |   14.012 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.177 |   9.105 |   14.189 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.281 |   9.386 |   14.471 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.231 |   9.617 |   14.701 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.271 |   9.888 |   14.973 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.245 |  10.133 |   15.217 | 
     | csa_tree_add_158_58_groupi/g1548 | B v -> Y ^   | NOR2XL    | 0.280 |  10.413 |   15.497 | 
     | csa_tree_add_158_58_groupi/g1547 | B0 ^ -> Y v  | AOI21X1   | 0.077 |  10.490 |   15.574 | 
     | total_power_consumed_reg[21]     | D v          | SDFFRHQX1 | 0.000 |  10.490 |   15.574 | 
     +------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin total_power_consumed_reg[20]/CK 
Endpoint:   total_power_consumed_reg[20]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.120
+ Phase Shift                  15.500
= Required Time                15.578
- Arrival Time                 10.296
= Slack Time                    5.282
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.193 |    5.475 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    5.943 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |    6.442 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |    6.742 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.303 |   1.763 |    7.044 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.130 |   1.892 |    7.174 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |    7.296 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.308 |   2.323 |    7.604 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |    7.832 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |    7.915 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |    8.008 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |    8.199 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |    8.289 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.561 |   3.568 |    8.849 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |    9.127 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.413 |    9.695 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.315 |   4.729 |   10.010 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.235 |   4.964 |   10.246 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.178 |   5.142 |   10.424 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.197 |   5.339 |   10.620 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.431 |   5.769 |   11.051 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> CO ^ | ADDFXL    | 0.274 |   6.044 |   11.325 | 
     | csa_tree_add_158_58_groupi/g1594 | CI ^ -> S v  | ADDFXL    | 0.382 |   6.426 |   11.708 | 
     | csa_tree_add_158_58_groupi/g1580 | A v -> CO v  | ADDFX1    | 0.283 |   6.709 |   11.991 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.268 |   6.977 |   12.259 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.267 |   7.244 |   12.526 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.280 |   7.524 |   12.806 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.148 |   7.672 |   12.954 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.941 |   13.223 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.191 |   13.472 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.245 |   8.436 |   13.718 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.254 |   8.690 |   13.972 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.237 |   8.927 |   14.209 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.177 |   9.105 |   14.387 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.281 |   9.386 |   14.668 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.231 |   9.617 |   14.899 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.271 |   9.888 |   15.170 | 
     | csa_tree_add_158_58_groupi/g1550 | B ^ -> Y v   | NAND2XL   | 0.245 |  10.133 |   15.415 | 
     | csa_tree_add_158_58_groupi/g1549 | B0 v -> Y v  | OA21XL    | 0.163 |  10.296 |   15.578 | 
     | total_power_consumed_reg[20]     | D v          | SDFFRHQX1 | 0.000 |  10.296 |   15.578 | 
     +------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin total_power_consumed_reg[19]/CK 
Endpoint:   total_power_consumed_reg[19]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.197
- Setup                         0.121
+ Phase Shift                  15.500
= Required Time                15.576
- Arrival Time                  9.956
= Slack Time                    5.619
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.193 |    5.813 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    6.281 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |    6.780 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |    7.079 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.303 |   1.763 |    7.382 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.130 |   1.892 |    7.512 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |    7.634 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.308 |   2.323 |    7.942 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |    8.169 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |    8.253 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |    8.346 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |    8.536 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |    8.626 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.561 |   3.568 |    9.187 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |    9.465 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.413 |   10.033 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.315 |   4.729 |   10.348 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.235 |   4.964 |   10.583 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.178 |   5.142 |   10.761 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.197 |   5.339 |   10.958 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.431 |   5.769 |   11.389 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> CO ^ | ADDFXL    | 0.274 |   6.044 |   11.663 | 
     | csa_tree_add_158_58_groupi/g1594 | CI ^ -> S v  | ADDFXL    | 0.382 |   6.426 |   12.045 | 
     | csa_tree_add_158_58_groupi/g1580 | A v -> CO v  | ADDFX1    | 0.283 |   6.709 |   12.329 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.268 |   6.977 |   12.596 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.267 |   7.244 |   12.863 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.280 |   7.524 |   13.143 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.148 |   7.672 |   13.292 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.941 |   13.560 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.191 |   13.810 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.245 |   8.436 |   14.055 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.254 |   8.690 |   14.310 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.237 |   8.927 |   14.547 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.177 |   9.105 |   14.724 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.281 |   9.386 |   15.006 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.231 |   9.617 |   15.236 | 
     | csa_tree_add_158_58_groupi/g1552 | B v -> Y ^   | NOR2XL    | 0.271 |   9.888 |   15.508 | 
     | csa_tree_add_158_58_groupi/g1551 | B0 ^ -> Y v  | AOI21X1   | 0.068 |   9.956 |   15.576 | 
     | total_power_consumed_reg[19]     | D v          | SDFFRHQX1 | 0.000 |   9.956 |   15.576 | 
     +------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin total_power_consumed_reg[18]/CK 
Endpoint:   total_power_consumed_reg[18]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.130
+ Phase Shift                  15.500
= Required Time                15.567
- Arrival Time                  9.777
= Slack Time                    5.791
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.193 |    5.984 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    6.452 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |    6.951 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |    7.251 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.303 |   1.763 |    7.553 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.130 |   1.892 |    7.683 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |    7.805 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.308 |   2.323 |    8.113 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |    8.341 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |    8.424 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |    8.517 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |    8.707 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |    8.798 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.561 |   3.568 |    9.358 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |    9.636 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.413 |   10.204 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.315 |   4.729 |   10.519 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.235 |   4.964 |   10.755 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.178 |   5.142 |   10.932 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.197 |   5.339 |   11.129 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.431 |   5.769 |   11.560 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> CO ^ | ADDFXL    | 0.274 |   6.044 |   11.834 | 
     | csa_tree_add_158_58_groupi/g1594 | CI ^ -> S v  | ADDFXL    | 0.382 |   6.426 |   12.217 | 
     | csa_tree_add_158_58_groupi/g1580 | A v -> CO v  | ADDFX1    | 0.283 |   6.709 |   12.500 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.268 |   6.977 |   12.768 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.267 |   7.244 |   13.035 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.280 |   7.524 |   13.315 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.148 |   7.672 |   13.463 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.941 |   13.731 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.191 |   13.981 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.245 |   8.436 |   14.226 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.254 |   8.690 |   14.481 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.237 |   8.927 |   14.718 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.177 |   9.105 |   14.895 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.281 |   9.386 |   15.177 | 
     | csa_tree_add_158_58_groupi/g1554 | B ^ -> Y v   | NAND2XL   | 0.231 |   9.617 |   15.408 | 
     | csa_tree_add_158_58_groupi/g1553 | B0 v -> Y v  | OA21X1    | 0.160 |   9.777 |   15.567 | 
     | total_power_consumed_reg[18]     | D v          | SDFFRHQX1 | 0.000 |   9.777 |   15.567 | 
     +------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin total_power_consumed_reg[17]/CK 
Endpoint:   total_power_consumed_reg[17]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.125
+ Phase Shift                  15.500
= Required Time                15.573
- Arrival Time                  9.462
= Slack Time                    6.111
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.193 |    6.304 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    6.772 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |    7.271 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |    7.571 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.303 |   1.763 |    7.873 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.130 |   1.892 |    8.003 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |    8.125 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.308 |   2.323 |    8.433 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |    8.661 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |    8.744 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |    8.837 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |    9.028 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |    9.118 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.561 |   3.568 |    9.678 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |    9.956 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.413 |   10.524 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.315 |   4.729 |   10.839 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.235 |   4.964 |   11.075 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.178 |   5.142 |   11.253 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.197 |   5.339 |   11.449 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.431 |   5.769 |   11.880 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> CO ^ | ADDFXL    | 0.274 |   6.044 |   12.154 | 
     | csa_tree_add_158_58_groupi/g1594 | CI ^ -> S v  | ADDFXL    | 0.382 |   6.426 |   12.537 | 
     | csa_tree_add_158_58_groupi/g1580 | A v -> CO v  | ADDFX1    | 0.283 |   6.709 |   12.820 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.268 |   6.977 |   13.088 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.267 |   7.244 |   13.355 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.280 |   7.524 |   13.635 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.148 |   7.672 |   13.783 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.941 |   14.052 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.191 |   14.301 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.245 |   8.436 |   14.547 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.254 |   8.690 |   14.801 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.237 |   8.927 |   15.038 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.177 |   9.105 |   15.216 | 
     | csa_tree_add_158_58_groupi/g1556 | B v -> Y ^   | NOR2XL    | 0.281 |   9.386 |   15.497 | 
     | csa_tree_add_158_58_groupi/g1555 | B0 ^ -> Y v  | AOI21X1   | 0.076 |   9.462 |   15.573 | 
     | total_power_consumed_reg[17]     | D v          | SDFFRHQX1 | 0.000 |   9.462 |   15.573 | 
     +------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin total_power_consumed_reg[16]/CK 
Endpoint:   total_power_consumed_reg[16]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.199
- Setup                         0.131
+ Phase Shift                  15.500
= Required Time                15.567
- Arrival Time                  9.257
= Slack Time                    6.310
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.193 |    6.503 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    6.971 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |    7.470 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |    7.770 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.303 |   1.763 |    8.073 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.130 |   1.892 |    8.202 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |    8.324 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.308 |   2.323 |    8.633 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |    8.860 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |    8.943 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |    9.036 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |    9.227 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |    9.317 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.561 |   3.568 |    9.878 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |   10.155 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.413 |   10.723 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.315 |   4.729 |   11.039 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.235 |   4.964 |   11.274 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.178 |   5.142 |   11.452 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.197 |   5.339 |   11.649 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.431 |   5.769 |   12.079 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> CO ^ | ADDFXL    | 0.274 |   6.044 |   12.354 | 
     | csa_tree_add_158_58_groupi/g1594 | CI ^ -> S v  | ADDFXL    | 0.382 |   6.426 |   12.736 | 
     | csa_tree_add_158_58_groupi/g1580 | A v -> CO v  | ADDFX1    | 0.283 |   6.709 |   13.019 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.268 |   6.977 |   13.287 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.267 |   7.244 |   13.554 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.280 |   7.524 |   13.834 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.148 |   7.672 |   13.982 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.941 |   14.251 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> CO ^ | ADDFX1    | 0.250 |   8.191 |   14.501 | 
     | csa_tree_add_158_58_groupi/g1561 | CI ^ -> CO ^ | ADDFX1    | 0.245 |   8.436 |   14.746 | 
     | csa_tree_add_158_58_groupi/g1560 | CI ^ -> CO ^ | ADDFX1    | 0.254 |   8.690 |   15.000 | 
     | csa_tree_add_158_58_groupi/g1559 | CI ^ -> CO ^ | ADDFX1    | 0.237 |   8.927 |   15.237 | 
     | csa_tree_add_158_58_groupi/g1558 | B ^ -> Y v   | NAND2XL   | 0.177 |   9.105 |   15.415 | 
     | csa_tree_add_158_58_groupi/g1557 | B0 v -> Y v  | OA21X1    | 0.153 |   9.257 |   15.567 | 
     | total_power_consumed_reg[16]     | D v          | SDFFRHQX1 | 0.000 |   9.257 |   15.567 | 
     +------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin total_power_consumed_reg[15]/CK 
Endpoint:   total_power_consumed_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.199
- Setup                         0.212
+ Phase Shift                  15.500
= Required Time                15.487
- Arrival Time                  9.013
= Slack Time                    6.474
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.193 |    6.667 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    7.135 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |    7.635 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |    7.934 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.303 |   1.762 |    8.237 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.130 |   1.892 |    8.366 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |    8.489 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.308 |   2.323 |    8.797 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |    9.024 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |    9.107 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |    9.201 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |    9.391 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |    9.481 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.561 |   3.568 |   10.042 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |   10.320 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.413 |   10.887 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.315 |   4.729 |   11.203 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.235 |   4.964 |   11.438 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.178 |   5.142 |   11.616 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.197 |   5.339 |   11.813 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.431 |   5.769 |   12.243 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> CO ^ | ADDFXL    | 0.274 |   6.044 |   12.518 | 
     | csa_tree_add_158_58_groupi/g1594 | CI ^ -> S ^  | ADDFXL    | 0.322 |   6.366 |   12.840 | 
     | csa_tree_add_158_58_groupi/g1580 | A ^ -> CO ^  | ADDFX1    | 0.265 |   6.631 |   13.105 | 
     | csa_tree_add_158_58_groupi/g1574 | CI ^ -> CO ^ | ADDFX1    | 0.254 |   6.884 |   13.358 | 
     | csa_tree_add_158_58_groupi/g1571 | CI ^ -> CO ^ | ADDFX1    | 0.253 |   7.137 |   13.611 | 
     | csa_tree_add_158_58_groupi/g1569 | CI ^ -> CO ^ | ADDFX1    | 0.267 |   7.404 |   13.878 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 ^ -> Y v  | OAI22X1   | 0.127 |   7.531 |   14.005 | 
     | csa_tree_add_158_58_groupi/g1563 | CI v -> CO v | ADDFX1    | 0.279 |   7.810 |   14.284 | 
     | csa_tree_add_158_58_groupi/g1562 | CI v -> CO v | ADDFX1    | 0.264 |   8.074 |   14.548 | 
     | csa_tree_add_158_58_groupi/g1561 | CI v -> CO v | ADDFX1    | 0.260 |   8.334 |   14.808 | 
     | csa_tree_add_158_58_groupi/g1560 | CI v -> CO v | ADDFX1    | 0.268 |   8.603 |   15.077 | 
     | csa_tree_add_158_58_groupi/g1559 | CI v -> S ^  | ADDFX1    | 0.410 |   9.013 |   15.487 | 
     | total_power_consumed_reg[15]     | D ^          | SDFFRHQX1 | 0.000 |   9.013 |   15.487 | 
     +------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin total_power_consumed_reg[14]/CK 
Endpoint:   total_power_consumed_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.199
- Setup                         0.210
+ Phase Shift                  15.500
= Required Time                15.489
- Arrival Time                  8.737
= Slack Time                    6.752
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.193 |    6.945 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    7.413 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |    7.912 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |    8.211 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.303 |   1.763 |    8.514 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.130 |   1.892 |    8.644 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |    8.766 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.308 |   2.323 |    9.074 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |    9.302 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |    9.385 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |    9.478 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |    9.668 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |    9.758 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.561 |   3.568 |   10.319 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |   10.597 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.413 |   11.165 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.315 |   4.729 |   11.480 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.235 |   4.964 |   11.715 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.178 |   5.142 |   11.893 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.197 |   5.339 |   12.090 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.431 |   5.769 |   12.521 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> CO ^ | ADDFXL    | 0.274 |   6.044 |   12.795 | 
     | csa_tree_add_158_58_groupi/g1594 | CI ^ -> S ^  | ADDFXL    | 0.322 |   6.366 |   13.117 | 
     | csa_tree_add_158_58_groupi/g1580 | A ^ -> CO ^  | ADDFX1    | 0.265 |   6.631 |   13.382 | 
     | csa_tree_add_158_58_groupi/g1574 | CI ^ -> CO ^ | ADDFX1    | 0.254 |   6.884 |   13.636 | 
     | csa_tree_add_158_58_groupi/g1571 | CI ^ -> CO ^ | ADDFX1    | 0.253 |   7.137 |   13.889 | 
     | csa_tree_add_158_58_groupi/g1569 | CI ^ -> CO ^ | ADDFX1    | 0.267 |   7.404 |   14.156 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 ^ -> Y v  | OAI22X1   | 0.127 |   7.531 |   14.282 | 
     | csa_tree_add_158_58_groupi/g1563 | CI v -> CO v | ADDFX1    | 0.279 |   7.810 |   14.562 | 
     | csa_tree_add_158_58_groupi/g1562 | CI v -> CO v | ADDFX1    | 0.264 |   8.074 |   14.826 | 
     | csa_tree_add_158_58_groupi/g1561 | CI v -> CO v | ADDFX1    | 0.260 |   8.334 |   15.086 | 
     | csa_tree_add_158_58_groupi/g1560 | CI v -> S ^  | ADDFX1    | 0.403 |   8.737 |   15.489 | 
     | total_power_consumed_reg[14]     | D ^          | SDFFRHQX1 | 0.000 |   8.737 |   15.489 | 
     +------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin total_power_consumed_reg[13]/CK 
Endpoint:   total_power_consumed_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.199
- Setup                         0.208
+ Phase Shift                  15.500
= Required Time                15.491
- Arrival Time                  8.473
= Slack Time                    7.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.193 |    7.211 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    7.679 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |    8.178 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |    8.478 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.303 |   1.762 |    8.780 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.130 |   1.892 |    8.910 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |    9.032 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.308 |   2.323 |    9.340 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |    9.568 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |    9.651 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |    9.744 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |    9.935 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |   10.025 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.561 |   3.568 |   10.585 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |   10.863 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.413 |   11.431 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.315 |   4.729 |   11.746 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.235 |   4.964 |   11.982 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.178 |   5.142 |   12.160 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.197 |   5.339 |   12.356 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.431 |   5.769 |   12.787 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> CO ^ | ADDFXL    | 0.274 |   6.044 |   13.061 | 
     | csa_tree_add_158_58_groupi/g1594 | CI ^ -> S ^  | ADDFXL    | 0.322 |   6.366 |   13.384 | 
     | csa_tree_add_158_58_groupi/g1580 | A ^ -> CO ^  | ADDFX1    | 0.265 |   6.631 |   13.648 | 
     | csa_tree_add_158_58_groupi/g1574 | CI ^ -> CO ^ | ADDFX1    | 0.254 |   6.884 |   13.902 | 
     | csa_tree_add_158_58_groupi/g1571 | CI ^ -> CO ^ | ADDFX1    | 0.253 |   7.137 |   14.155 | 
     | csa_tree_add_158_58_groupi/g1569 | CI ^ -> CO ^ | ADDFX1    | 0.267 |   7.404 |   14.422 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 ^ -> Y v  | OAI22X1   | 0.127 |   7.531 |   14.549 | 
     | csa_tree_add_158_58_groupi/g1563 | CI v -> CO v | ADDFX1    | 0.279 |   7.810 |   14.828 | 
     | csa_tree_add_158_58_groupi/g1562 | CI v -> CO v | ADDFX1    | 0.264 |   8.074 |   15.092 | 
     | csa_tree_add_158_58_groupi/g1561 | CI v -> S ^  | ADDFX1    | 0.399 |   8.473 |   15.491 | 
     | total_power_consumed_reg[13]     | D ^          | SDFFRHQX1 | 0.000 |   8.473 |   15.491 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin distance_travelled_reg[31]/CK 
Endpoint:   distance_travelled_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.199
- Setup                         0.228
+ Phase Shift                  15.500
= Required Time                15.470
- Arrival Time                  8.322
= Slack Time                    7.148
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.194 |    7.343 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.632 |   0.826 |    7.974 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.246 |   1.073 |    8.221 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.316 |    8.465 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.574 |    8.722 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.831 |    8.979 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.082 |    9.230 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.325 |    9.473 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.252 |   2.578 |    9.726 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.259 |   2.836 |    9.984 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.017 |   10.165 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.270 |   10.419 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.495 |   10.643 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.249 |   3.744 |   10.892 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.207 |   3.951 |   11.099 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.266 |   4.217 |   11.365 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.442 |   11.590 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.238 |   4.680 |   11.828 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.201 |   4.881 |   12.029 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.230 |   5.111 |   12.259 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.200 |   5.311 |   12.459 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.264 |   5.575 |   12.723 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.230 |   5.805 |   12.953 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.265 |   6.071 |   13.219 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.245 |   6.315 |   13.463 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.283 |   6.598 |   13.746 | 
     | add_157_54/g458            | B ^ -> Y v   | NAND2XL   | 0.218 |   6.816 |   13.964 | 
     | add_157_54/g456            | B v -> Y ^   | NOR2XL    | 0.239 |   7.055 |   14.203 | 
     | add_157_54/g454            | B ^ -> Y v   | NAND2XL   | 0.204 |   7.259 |   14.407 | 
     | add_157_54/g452            | B v -> Y ^   | NOR2XL    | 0.234 |   7.493 |   14.641 | 
     | add_157_54/g450            | B ^ -> Y v   | NAND2XL   | 0.230 |   7.723 |   14.871 | 
     | add_157_54/g448            | B v -> Y ^   | NOR2XL    | 0.250 |   7.972 |   15.120 | 
     | add_157_54/g446            | B ^ -> Y v   | NAND2XL   | 0.203 |   8.176 |   15.324 | 
     | add_157_54/g443            | A1 v -> Y ^  | OAI21X1   | 0.146 |   8.322 |   15.470 | 
     | distance_travelled_reg[31] | D ^          | SDFFRHQX1 | 0.000 |   8.322 |   15.470 | 
     +------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin distance_travelled_reg[30]/CK 
Endpoint:   distance_travelled_reg[30]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.199
- Setup                         0.115
+ Phase Shift                  15.500
= Required Time                15.584
- Arrival Time                  8.336
= Slack Time                    7.248
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.194 |    7.443 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.632 |   0.826 |    8.075 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.246 |   1.073 |    8.321 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.316 |    8.565 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.574 |    8.822 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.831 |    9.079 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.082 |    9.330 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.325 |    9.574 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.252 |   2.578 |    9.826 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.259 |   2.836 |   10.085 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.017 |   10.265 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.270 |   10.519 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.495 |   10.743 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.249 |   3.744 |   10.992 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.207 |   3.951 |   11.199 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.266 |   4.217 |   11.466 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.442 |   11.690 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.238 |   4.680 |   11.928 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.201 |   4.881 |   12.129 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.230 |   5.111 |   12.359 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.200 |   5.311 |   12.559 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.264 |   5.575 |   12.823 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.230 |   5.805 |   13.054 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.265 |   6.071 |   13.319 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.245 |   6.315 |   13.564 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.283 |   6.598 |   13.846 | 
     | add_157_54/g458            | B ^ -> Y v   | NAND2XL   | 0.218 |   6.816 |   14.064 | 
     | add_157_54/g456            | B v -> Y ^   | NOR2XL    | 0.239 |   7.055 |   14.303 | 
     | add_157_54/g454            | B ^ -> Y v   | NAND2XL   | 0.204 |   7.259 |   14.508 | 
     | add_157_54/g452            | B v -> Y ^   | NOR2XL    | 0.234 |   7.493 |   14.741 | 
     | add_157_54/g450            | B ^ -> Y v   | NAND2XL   | 0.230 |   7.723 |   14.971 | 
     | add_157_54/g448            | B v -> Y ^   | NOR2XL    | 0.250 |   7.972 |   15.220 | 
     | add_157_54/g446            | B ^ -> Y v   | NAND2XL   | 0.203 |   8.176 |   15.424 | 
     | add_157_54/g445            | B0 v -> Y v  | OA21XL    | 0.160 |   8.336 |   15.584 | 
     | distance_travelled_reg[30] | D v          | SDFFRHQX1 | 0.000 |   8.336 |   15.584 | 
     +------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin total_power_consumed_reg[12]/CK 
Endpoint:   total_power_consumed_reg[12]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.199
- Setup                         0.114
+ Phase Shift                  15.500
= Required Time                15.584
- Arrival Time                  8.307
= Slack Time                    7.277
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.193 |    7.470 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    7.938 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |    8.437 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |    8.737 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.303 |   1.763 |    9.039 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.130 |   1.892 |    9.169 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |    9.291 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.308 |   2.323 |    9.599 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |    9.827 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |    9.910 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |   10.003 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |   10.194 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |   10.284 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.561 |   3.568 |   10.844 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |   11.122 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.413 |   11.690 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.315 |   4.729 |   12.006 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.235 |   4.964 |   12.241 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.178 |   5.142 |   12.419 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.197 |   5.339 |   12.616 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.431 |   5.769 |   13.046 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> CO ^ | ADDFXL    | 0.274 |   6.044 |   13.321 | 
     | csa_tree_add_158_58_groupi/g1594 | CI ^ -> S v  | ADDFXL    | 0.382 |   6.426 |   13.703 | 
     | csa_tree_add_158_58_groupi/g1580 | A v -> CO v  | ADDFX1    | 0.283 |   6.709 |   13.986 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.268 |   6.977 |   14.254 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.267 |   7.244 |   14.521 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.280 |   7.524 |   14.801 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.148 |   7.672 |   14.949 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> CO ^ | ADDFX1    | 0.268 |   7.941 |   15.218 | 
     | csa_tree_add_158_58_groupi/g1562 | CI ^ -> S v  | ADDFX1    | 0.367 |   8.307 |   15.584 | 
     | total_power_consumed_reg[12]     | D v          | SDFFRHQX1 | 0.000 |   8.307 |   15.584 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin total_power_consumed_reg[11]/CK 
Endpoint:   total_power_consumed_reg[11]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.198
- Setup                         0.116
+ Phase Shift                  15.500
= Required Time                15.582
- Arrival Time                  8.055
= Slack Time                    7.527
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.193 |    7.720 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    8.189 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |    8.688 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |    8.987 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.303 |   1.763 |    9.290 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.130 |   1.892 |    9.419 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |    9.542 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.308 |   2.323 |    9.850 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |   10.077 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |   10.161 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |   10.254 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |   10.444 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |   10.534 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.561 |   3.568 |   11.095 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |   11.373 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.413 |   11.940 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.315 |   4.729 |   12.256 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.235 |   4.964 |   12.491 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.178 |   5.142 |   12.669 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.197 |   5.339 |   12.866 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.431 |   5.769 |   13.297 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> CO ^ | ADDFXL    | 0.274 |   6.044 |   13.571 | 
     | csa_tree_add_158_58_groupi/g1594 | CI ^ -> S v  | ADDFXL    | 0.382 |   6.426 |   13.953 | 
     | csa_tree_add_158_58_groupi/g1580 | A v -> CO v  | ADDFX1    | 0.283 |   6.709 |   14.237 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.268 |   6.977 |   14.504 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.267 |   7.244 |   14.771 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.280 |   7.524 |   15.051 | 
     | csa_tree_add_158_58_groupi/g1565 | A1 v -> Y ^  | OAI22X1   | 0.148 |   7.672 |   15.200 | 
     | csa_tree_add_158_58_groupi/g1563 | CI ^ -> S v  | ADDFX1    | 0.382 |   8.055 |   15.582 | 
     | total_power_consumed_reg[11]     | D v          | SDFFRHQX1 | 0.000 |   8.055 |   15.582 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin distance_travelled_reg[29]/CK 
Endpoint:   distance_travelled_reg[29]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.199
- Setup                         0.123
+ Phase Shift                  15.500
= Required Time                15.576
- Arrival Time                  8.047
= Slack Time                    7.529
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.194 |    7.724 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.632 |   0.826 |    8.356 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.246 |   1.073 |    8.602 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.316 |    8.846 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.574 |    9.103 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.831 |    9.360 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.082 |    9.611 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.325 |    9.855 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.252 |   2.578 |   10.107 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.259 |   2.836 |   10.366 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.017 |   10.546 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.271 |   10.800 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.495 |   11.024 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.249 |   3.744 |   11.273 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.207 |   3.951 |   11.480 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.266 |   4.217 |   11.747 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.442 |   11.971 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.238 |   4.680 |   12.209 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.201 |   4.881 |   12.410 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.230 |   5.111 |   12.640 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.200 |   5.311 |   12.840 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.264 |   5.575 |   13.104 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.230 |   5.805 |   13.335 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.265 |   6.071 |   13.600 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.245 |   6.315 |   13.845 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.283 |   6.598 |   14.127 | 
     | add_157_54/g458            | B ^ -> Y v   | NAND2XL   | 0.218 |   6.816 |   14.345 | 
     | add_157_54/g456            | B v -> Y ^   | NOR2XL    | 0.239 |   7.055 |   14.584 | 
     | add_157_54/g454            | B ^ -> Y v   | NAND2XL   | 0.204 |   7.259 |   14.789 | 
     | add_157_54/g452            | B v -> Y ^   | NOR2XL    | 0.234 |   7.493 |   15.022 | 
     | add_157_54/g450            | B ^ -> Y v   | NAND2XL   | 0.230 |   7.723 |   15.252 | 
     | add_157_54/g448            | B v -> Y ^   | NOR2XL    | 0.250 |   7.972 |   15.501 | 
     | add_157_54/g447            | B0 ^ -> Y v  | AOI21X1   | 0.074 |   8.047 |   15.576 | 
     | distance_travelled_reg[29] | D v          | SDFFRHQX1 | 0.000 |   8.047 |   15.576 | 
     +------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin distance_travelled_reg[28]/CK 
Endpoint:   distance_travelled_reg[28]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.199
- Setup                         0.123
+ Phase Shift                  15.500
= Required Time                15.576
- Arrival Time                  7.880
= Slack Time                    7.695
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.194 |    7.890 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.632 |   0.826 |    8.522 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.246 |   1.073 |    8.768 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.316 |    9.012 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.574 |    9.270 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.831 |    9.526 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.082 |    9.777 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.325 |   10.021 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.252 |   2.578 |   10.273 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.259 |   2.836 |   10.532 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.017 |   10.712 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.271 |   10.966 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.495 |   11.190 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.249 |   3.744 |   11.439 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.207 |   3.951 |   11.646 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.266 |   4.217 |   11.913 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.442 |   12.137 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.238 |   4.680 |   12.375 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.201 |   4.881 |   12.576 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.230 |   5.111 |   12.806 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.200 |   5.311 |   13.006 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.264 |   5.575 |   13.270 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.230 |   5.805 |   13.501 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.265 |   6.071 |   13.766 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.245 |   6.315 |   14.011 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.283 |   6.598 |   14.293 | 
     | add_157_54/g458            | B ^ -> Y v   | NAND2XL   | 0.218 |   6.816 |   14.511 | 
     | add_157_54/g456            | B v -> Y ^   | NOR2XL    | 0.239 |   7.055 |   14.750 | 
     | add_157_54/g454            | B ^ -> Y v   | NAND2XL   | 0.204 |   7.259 |   14.955 | 
     | add_157_54/g452            | B v -> Y ^   | NOR2XL    | 0.234 |   7.493 |   15.188 | 
     | add_157_54/g450            | B ^ -> Y v   | NAND2XL   | 0.230 |   7.723 |   15.418 | 
     | add_157_54/g449            | B0 v -> Y v  | OA21XL    | 0.158 |   7.880 |   15.576 | 
     | distance_travelled_reg[28] | D v          | SDFFRHQX1 | 0.000 |   7.880 |   15.576 | 
     +------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin total_power_consumed_reg[10]/CK 
Endpoint:   total_power_consumed_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q         (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.196
- Setup                         0.211
+ Phase Shift                  15.500
= Required Time                15.485
- Arrival Time                  7.741
= Slack Time                    7.744
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.193 |    7.938 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    8.406 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |    8.905 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |    9.204 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.303 |   1.763 |    9.507 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.130 |   1.892 |    9.636 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |    9.759 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.308 |   2.323 |   10.067 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |   10.294 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |   10.378 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |   10.471 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |   10.661 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |   10.751 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.561 |   3.568 |   11.312 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |   11.590 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.413 |   12.158 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.315 |   4.729 |   12.473 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.235 |   4.964 |   12.708 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.178 |   5.142 |   12.886 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.197 |   5.339 |   13.083 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.431 |   5.769 |   13.514 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> CO ^ | ADDFXL    | 0.274 |   6.044 |   13.788 | 
     | csa_tree_add_158_58_groupi/g1594 | CI ^ -> S v  | ADDFXL    | 0.382 |   6.426 |   14.170 | 
     | csa_tree_add_158_58_groupi/g1580 | A v -> CO v  | ADDFX1    | 0.283 |   6.709 |   14.454 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.268 |   6.977 |   14.721 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.267 |   7.244 |   14.988 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> CO v | ADDFX1    | 0.280 |   7.524 |   15.268 | 
     | csa_tree_add_158_58_groupi/g1706 | B v -> Y ^   | XNOR2XL   | 0.217 |   7.741 |   15.485 | 
     | total_power_consumed_reg[10]     | D ^          | SDFFRHQX1 | 0.000 |   7.741 |   15.485 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin total_power_consumed_reg[9]/CK 
Endpoint:   total_power_consumed_reg[9]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.196
- Setup                         0.131
+ Phase Shift                  15.500
= Required Time                15.565
- Arrival Time                  7.701
= Slack Time                    7.863
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.193 |    8.057 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    8.525 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |    9.024 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |    9.323 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.303 |   1.763 |    9.626 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.130 |   1.892 |    9.755 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |    9.878 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.308 |   2.323 |   10.186 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |   10.413 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |   10.497 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |   10.590 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |   10.780 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |   10.870 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.561 |   3.568 |   11.431 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |   11.709 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.413 |   12.277 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.315 |   4.729 |   12.592 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.235 |   4.964 |   12.827 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.178 |   5.142 |   13.005 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.197 |   5.339 |   13.202 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.431 |   5.769 |   13.633 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> CO ^ | ADDFXL    | 0.274 |   6.044 |   13.907 | 
     | csa_tree_add_158_58_groupi/g1594 | CI ^ -> S v  | ADDFXL    | 0.382 |   6.426 |   14.289 | 
     | csa_tree_add_158_58_groupi/g1580 | A v -> CO v  | ADDFX1    | 0.283 |   6.709 |   14.573 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.268 |   6.977 |   14.840 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> CO v | ADDFX1    | 0.267 |   7.244 |   15.107 | 
     | csa_tree_add_158_58_groupi/g1569 | CI v -> S ^  | ADDFX1    | 0.395 |   7.639 |   15.502 | 
     | csa_tree_add_158_58_groupi/g1568 | A ^ -> Y v   | INVXL     | 0.063 |   7.701 |   15.565 | 
     | total_power_consumed_reg[9]      | D v          | SDFFRHQX1 | 0.000 |   7.701 |   15.565 | 
     +------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin distance_travelled_reg[27]/CK 
Endpoint:   distance_travelled_reg[27]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.199
- Setup                         0.121
+ Phase Shift                  15.500
= Required Time                15.578
- Arrival Time                  7.567
= Slack Time                    8.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.194 |    8.206 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.632 |   0.826 |    8.838 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.246 |   1.073 |    9.084 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.316 |    9.328 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.574 |    9.585 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.831 |    9.842 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.082 |   10.093 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.325 |   10.337 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.252 |   2.578 |   10.589 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.259 |   2.836 |   10.848 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.017 |   11.028 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.270 |   11.282 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.495 |   11.506 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.249 |   3.744 |   11.755 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.207 |   3.951 |   11.962 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.266 |   4.217 |   12.229 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.442 |   12.453 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.238 |   4.680 |   12.691 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.201 |   4.881 |   12.892 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.230 |   5.111 |   13.122 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.200 |   5.311 |   13.322 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.264 |   5.575 |   13.586 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.230 |   5.805 |   13.817 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.265 |   6.071 |   14.082 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.245 |   6.315 |   14.327 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.283 |   6.598 |   14.609 | 
     | add_157_54/g458            | B ^ -> Y v   | NAND2XL   | 0.218 |   6.816 |   14.827 | 
     | add_157_54/g456            | B v -> Y ^   | NOR2XL    | 0.239 |   7.055 |   15.066 | 
     | add_157_54/g454            | B ^ -> Y v   | NAND2XL   | 0.204 |   7.259 |   15.271 | 
     | add_157_54/g452            | B v -> Y ^   | NOR2XL    | 0.234 |   7.493 |   15.504 | 
     | add_157_54/g451            | B0 ^ -> Y v  | AOI21X1   | 0.074 |   7.567 |   15.578 | 
     | distance_travelled_reg[27] | D v          | SDFFRHQX1 | 0.000 |   7.567 |   15.578 | 
     +------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin total_power_consumed_reg[8]/CK 
Endpoint:   total_power_consumed_reg[8]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.196
- Setup                         0.134
+ Phase Shift                  15.500
= Required Time                15.561
- Arrival Time                  7.425
= Slack Time                    8.136
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.193 |    8.330 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    8.798 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |    9.297 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |    9.596 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.303 |   1.763 |    9.899 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.130 |   1.892 |   10.028 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |   10.151 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.308 |   2.323 |   10.459 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |   10.686 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |   10.770 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |   10.863 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |   11.053 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |   11.143 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.561 |   3.568 |   11.704 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |   11.982 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.413 |   12.550 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.315 |   4.729 |   12.865 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.235 |   4.964 |   13.100 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.178 |   5.142 |   13.278 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.197 |   5.339 |   13.475 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.431 |   5.769 |   13.906 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> CO ^ | ADDFXL    | 0.274 |   6.044 |   14.180 | 
     | csa_tree_add_158_58_groupi/g1594 | CI ^ -> S v  | ADDFXL    | 0.382 |   6.426 |   14.562 | 
     | csa_tree_add_158_58_groupi/g1580 | A v -> CO v  | ADDFX1    | 0.283 |   6.709 |   14.846 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> CO v | ADDFX1    | 0.268 |   6.977 |   15.113 | 
     | csa_tree_add_158_58_groupi/g1571 | CI v -> S ^  | ADDFX1    | 0.389 |   7.366 |   15.502 | 
     | csa_tree_add_158_58_groupi/g1570 | A ^ -> Y v   | INVXL     | 0.059 |   7.425 |   15.561 | 
     | total_power_consumed_reg[8]      | D v          | SDFFRHQX1 | 0.000 |   7.425 |   15.561 | 
     +------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin distance_travelled_reg[26]/CK 
Endpoint:   distance_travelled_reg[26]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.199
- Setup                         0.117
+ Phase Shift                  15.500
= Required Time                15.583
- Arrival Time                  7.418
= Slack Time                    8.165
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.194 |    8.360 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.632 |   0.826 |    8.991 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.246 |   1.073 |    9.238 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.316 |    9.481 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.574 |    9.739 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.831 |    9.996 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.082 |   10.247 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.325 |   10.490 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.252 |   2.578 |   10.743 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.259 |   2.836 |   11.001 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.017 |   11.182 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.270 |   11.436 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.495 |   11.660 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.249 |   3.744 |   11.909 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.207 |   3.951 |   12.116 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.266 |   4.217 |   12.382 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.442 |   12.607 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.238 |   4.680 |   12.845 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.201 |   4.881 |   13.046 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.230 |   5.111 |   13.276 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.200 |   5.311 |   13.476 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.264 |   5.575 |   13.740 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.230 |   5.805 |   13.970 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.265 |   6.071 |   14.236 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.245 |   6.315 |   14.480 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.283 |   6.598 |   14.763 | 
     | add_157_54/g458            | B ^ -> Y v   | NAND2XL   | 0.218 |   6.816 |   14.981 | 
     | add_157_54/g456            | B v -> Y ^   | NOR2XL    | 0.239 |   7.055 |   15.220 | 
     | add_157_54/g454            | B ^ -> Y v   | NAND2XL   | 0.204 |   7.259 |   15.424 | 
     | add_157_54/g453            | B0 v -> Y v  | OA21XL    | 0.158 |   7.417 |   15.583 | 
     | distance_travelled_reg[26] | D v          | SDFFRHQX1 | 0.000 |   7.418 |   15.583 | 
     +------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin current_speed_reg[7]/CK 
Endpoint:   current_speed_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.193
- Setup                         0.272
+ Phase Shift                  15.500
= Required Time                15.421
- Arrival Time                  7.069
= Slack Time                    8.352
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^         |           |       |   0.193 |    8.545 | 
     | current_state_reg[7] | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    9.013 | 
     | g5130                | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |    9.512 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |    9.812 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.303 |   1.763 |   10.114 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.130 |   1.892 |   10.244 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |   10.366 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.308 |   2.323 |   10.674 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |   10.902 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |   10.985 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |   11.078 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |   11.269 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |   11.359 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.561 |   3.568 |   11.919 | 
     | g4953                | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |   12.197 | 
     | g2                   | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.413 |   12.765 | 
     | g4932                | B ^ -> Y v   | NOR2BX1   | 0.326 |   4.739 |   13.091 | 
     | g4930                | A v -> Y v   | OR2X1     | 0.354 |   5.093 |   13.445 | 
     | g6568                | B v -> S ^   | ADDHX1    | 0.243 |   5.335 |   13.687 | 
     | g6485                | A ^ -> CO ^  | ADDFX1    | 0.246 |   5.581 |   13.933 | 
     | g6457                | CI ^ -> CO ^ | ADDFX1    | 0.247 |   5.828 |   14.180 | 
     | g6449                | CI ^ -> CO ^ | ADDFX1    | 0.260 |   6.089 |   14.440 | 
     | g6445                | CI ^ -> CO ^ | ADDFX1    | 0.275 |   6.364 |   14.716 | 
     | g6440                | A1 ^ -> Y v  | AOI21X1   | 0.119 |   6.483 |   14.835 | 
     | g6436                | CI v -> CO v | ADDFX1    | 0.267 |   6.750 |   15.102 | 
     | g6435                | B v -> Y ^   | NOR2XL    | 0.122 |   6.872 |   15.224 | 
     | g6433                | B0 ^ -> Y v  | AOI21X1   | 0.065 |   6.937 |   15.289 | 
     | g6430                | A1 v -> Y ^  | OAI221X1  | 0.132 |   7.069 |   15.421 | 
     | current_speed_reg[7] | D ^          | SDFFRHQX1 | 0.000 |   7.069 |   15.421 | 
     +------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin current_speed_reg[6]/CK 
Endpoint:   current_speed_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.193
- Setup                         0.260
+ Phase Shift                  15.500
= Required Time                15.433
- Arrival Time                  7.051
= Slack Time                    8.383
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^         |           |       |   0.193 |    8.576 | 
     | current_state_reg[7] | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    9.044 | 
     | g5130                | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |    9.543 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |    9.843 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.303 |   1.762 |   10.145 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.130 |   1.892 |   10.275 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |   10.397 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.308 |   2.322 |   10.705 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |   10.933 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |   11.016 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |   11.109 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |   11.299 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |   11.390 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.561 |   3.567 |   11.950 | 
     | g4953                | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |   12.228 | 
     | g4936                | AN ^ -> Y ^  | NOR2BX1   | 0.439 |   4.284 |   12.667 | 
     | g4932                | AN ^ -> Y ^  | NOR2BX1   | 0.478 |   4.762 |   13.145 | 
     | g4930                | A ^ -> Y ^   | OR2X1     | 0.322 |   5.084 |   13.467 | 
     | g6568                | B ^ -> S v   | ADDHX1    | 0.251 |   5.336 |   13.718 | 
     | g6485                | A v -> CO v  | ADDFX1    | 0.264 |   5.600 |   13.983 | 
     | g6457                | CI v -> CO v | ADDFX1    | 0.260 |   5.860 |   14.243 | 
     | g6449                | CI v -> CO v | ADDFX1    | 0.274 |   6.134 |   14.516 | 
     | g6445                | CI v -> CO v | ADDFX1    | 0.288 |   6.421 |   14.804 | 
     | g6440                | A1 v -> Y ^  | AOI21X1   | 0.134 |   6.555 |   14.938 | 
     | g6436                | CI ^ -> S v  | ADDFX1    | 0.377 |   6.932 |   15.315 | 
     | g6432                | A1 v -> Y ^  | OAI211X1  | 0.119 |   7.051 |   15.433 | 
     | current_speed_reg[6] | D ^          | SDFFRHQX1 | 0.000 |   7.051 |   15.433 | 
     +------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin total_power_consumed_reg[7]/CK 
Endpoint:   total_power_consumed_reg[7]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.196
- Setup                         0.122
+ Phase Shift                  15.500
= Required Time                15.574
- Arrival Time                  7.175
= Slack Time                    8.399
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.193 |    8.592 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    9.061 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |    9.560 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |    9.859 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.303 |   1.763 |   10.162 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.130 |   1.892 |   10.291 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |   10.414 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.308 |   2.323 |   10.722 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |   10.949 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |   11.033 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |   11.126 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |   11.316 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |   11.406 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.561 |   3.568 |   11.967 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |   12.245 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.413 |   12.812 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.315 |   4.729 |   13.128 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.235 |   4.964 |   13.363 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.178 |   5.142 |   13.541 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.197 |   5.339 |   13.738 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.431 |   5.769 |   14.169 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> CO ^ | ADDFXL    | 0.274 |   6.044 |   14.443 | 
     | csa_tree_add_158_58_groupi/g1594 | CI ^ -> S v  | ADDFXL    | 0.382 |   6.426 |   14.825 | 
     | csa_tree_add_158_58_groupi/g1580 | A v -> CO v  | ADDFX1    | 0.283 |   6.709 |   15.109 | 
     | csa_tree_add_158_58_groupi/g1574 | CI v -> S ^  | ADDFX1    | 0.393 |   7.102 |   15.501 | 
     | csa_tree_add_158_58_groupi/g1573 | A ^ -> Y v   | INVXL     | 0.073 |   7.175 |   15.574 | 
     | total_power_consumed_reg[7]      | D v          | SDFFRHQX1 | 0.000 |   7.175 |   15.574 | 
     +------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin distance_travelled_reg[25]/CK 
Endpoint:   distance_travelled_reg[25]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.199
- Setup                         0.121
+ Phase Shift                  15.500
= Required Time                15.578
- Arrival Time                  7.130
= Slack Time                    8.448
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.194 |    8.643 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.632 |   0.826 |    9.274 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.246 |   1.073 |    9.521 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.316 |    9.765 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.574 |   10.022 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.831 |   10.279 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.082 |   10.530 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.325 |   10.773 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.252 |   2.578 |   11.026 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.259 |   2.836 |   11.284 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.017 |   11.465 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.270 |   11.719 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.495 |   11.943 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.249 |   3.744 |   12.192 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.207 |   3.951 |   12.399 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.266 |   4.217 |   12.665 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.442 |   12.890 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.238 |   4.680 |   13.128 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.201 |   4.881 |   13.329 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.230 |   5.111 |   13.559 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.200 |   5.311 |   13.759 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.264 |   5.575 |   14.023 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.230 |   5.805 |   14.253 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.265 |   6.071 |   14.519 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.245 |   6.315 |   14.763 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.283 |   6.598 |   15.046 | 
     | add_157_54/g458            | B ^ -> Y v   | NAND2XL   | 0.218 |   6.816 |   15.264 | 
     | add_157_54/g456            | B v -> Y ^   | NOR2XL    | 0.239 |   7.055 |   15.503 | 
     | add_157_54/g455            | B0 ^ -> Y v  | AOI21X1   | 0.075 |   7.130 |   15.578 | 
     | distance_travelled_reg[25] | D v          | SDFFRHQX1 | 0.000 |   7.130 |   15.578 | 
     +------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin distance_travelled_reg[24]/CK 
Endpoint:   distance_travelled_reg[24]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.196
- Setup                         0.119
+ Phase Shift                  15.500
= Required Time                15.577
- Arrival Time                  6.975
= Slack Time                    8.602
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.194 |    8.797 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.632 |   0.826 |    9.428 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.246 |   1.073 |    9.675 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.316 |    9.918 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.574 |   10.176 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.831 |   10.433 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.082 |   10.684 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.325 |   10.927 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.252 |   2.578 |   11.180 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.259 |   2.836 |   11.438 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.017 |   11.619 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.270 |   11.873 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.495 |   12.097 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.249 |   3.744 |   12.346 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.207 |   3.951 |   12.553 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.266 |   4.217 |   12.819 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.442 |   13.044 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.238 |   4.680 |   13.282 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.201 |   4.881 |   13.483 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.230 |   5.111 |   13.713 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.200 |   5.311 |   13.913 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.264 |   5.575 |   14.177 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.230 |   5.805 |   14.407 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.265 |   6.071 |   14.673 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.245 |   6.315 |   14.917 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.283 |   6.598 |   15.200 | 
     | add_157_54/g458            | B ^ -> Y v   | NAND2XL   | 0.218 |   6.816 |   15.418 | 
     | add_157_54/g457            | B0 v -> Y v  | OA21XL    | 0.159 |   6.975 |   15.577 | 
     | distance_travelled_reg[24] | D v          | SDFFRHQX1 | 0.000 |   6.975 |   15.577 | 
     +------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin current_speed_reg[5]/CK 
Endpoint:   current_speed_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.194
- Setup                         0.298
+ Phase Shift                  15.500
= Required Time                15.396
- Arrival Time                  6.783
= Slack Time                    8.613
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^         |           |       |   0.193 |    8.806 | 
     | current_state_reg[7] | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    9.274 | 
     | g5130                | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |    9.773 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |   10.072 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.303 |   1.762 |   10.375 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.130 |   1.892 |   10.505 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |   10.627 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.308 |   2.322 |   10.935 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |   11.163 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |   11.246 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |   11.339 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |   11.529 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |   11.619 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.561 |   3.567 |   12.180 | 
     | g4953                | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |   12.458 | 
     | g4936                | AN ^ -> Y ^  | NOR2BX1   | 0.439 |   4.284 |   12.897 | 
     | g4932                | AN ^ -> Y ^  | NOR2BX1   | 0.478 |   4.762 |   13.375 | 
     | g4930                | A ^ -> Y ^   | OR2X1     | 0.322 |   5.084 |   13.697 | 
     | g6568                | B ^ -> S v   | ADDHX1    | 0.251 |   5.336 |   13.948 | 
     | g6485                | A v -> CO v  | ADDFX1    | 0.264 |   5.600 |   14.213 | 
     | g6457                | CI v -> CO v | ADDFX1    | 0.260 |   5.860 |   14.472 | 
     | g6449                | CI v -> CO v | ADDFX1    | 0.274 |   6.134 |   14.746 | 
     | g6445                | CI v -> CO v | ADDFX1    | 0.288 |   6.422 |   15.034 | 
     | g6444                | B v -> Y ^   | NOR2XL    | 0.108 |   6.529 |   15.142 | 
     | g6441                | B0 ^ -> Y v  | AOI21XL   | 0.070 |   6.599 |   15.211 | 
     | g6437                | B1 v -> Y ^  | OAI222XL  | 0.185 |   6.783 |   15.396 | 
     | current_speed_reg[5] | D ^          | SDFFRHQX1 | 0.000 |   6.783 |   15.396 | 
     +------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin integral_error_accumulator_reg[15]/CK 
Endpoint:   integral_error_accumulator_reg[15]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q               (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.192
- Setup                         0.258
+ Phase Shift                  15.500
= Required Time                15.434
- Arrival Time                  6.782
= Slack Time                    8.652
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +--------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                    |              |           |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]               | CK ^         |           |       |   0.193 |    8.845 | 
     | current_state_reg[7]               | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    9.313 | 
     | g5130                              | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |    9.812 | 
     | g6776                              | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |   10.112 | 
     | g5022                              | A ^ -> Y v   | NAND2XL   | 0.303 |   1.762 |   10.414 | 
     | g5021                              | A v -> Y ^   | INVX1     | 0.130 |   1.892 |   10.544 | 
     | g5019                              | C ^ -> Y v   | NAND3X1   | 0.147 |   2.039 |   10.691 | 
     | g5010                              | B v -> Y v   | AND2X1    | 0.220 |   2.259 |   10.911 | 
     | g4962                              | A v -> S ^   | ADDFX1    | 0.411 |   2.669 |   11.321 | 
     | g4961                              | A ^ -> Y v   | INVX1     | 0.093 |   2.762 |   11.414 | 
     | add_160_74/g385                    | CI v -> CO v | ADDFX1    | 0.267 |   3.029 |   11.681 | 
     | add_160_74/g384                    | CI v -> CO v | ADDFX1    | 0.265 |   3.294 |   11.946 | 
     | add_160_74/g383                    | CI v -> CO v | ADDFX1    | 0.267 |   3.561 |   12.212 | 
     | add_160_74/g382                    | CI v -> CO v | ADDFX1    | 0.265 |   3.825 |   12.477 | 
     | add_160_74/g381                    | CI v -> CO v | ADDFX1    | 0.262 |   4.087 |   12.739 | 
     | add_160_74/g380                    | CI v -> CO v | ADDFX1    | 0.273 |   4.360 |   13.012 | 
     | add_160_74/g379                    | CI v -> CO v | ADDFX1    | 0.275 |   4.635 |   13.287 | 
     | add_160_74/g378                    | CI v -> CO v | ADDFX1    | 0.266 |   4.900 |   13.552 | 
     | add_160_74/g377                    | CI v -> CO v | ADDFX1    | 0.267 |   5.167 |   13.819 | 
     | add_160_74/g376                    | CI v -> CO v | ADDFX1    | 0.272 |   5.439 |   14.091 | 
     | add_160_74/g375                    | CI v -> CO v | ADDFX1    | 0.262 |   5.701 |   14.353 | 
     | add_160_74/g374                    | CI v -> CO v | ADDFX1    | 0.260 |   5.962 |   14.614 | 
     | add_160_74/g373                    | CI v -> CO v | ADDFX1    | 0.269 |   6.231 |   14.883 | 
     | add_160_74/g372                    | CI v -> CO v | ADDFXL    | 0.250 |   6.481 |   15.133 | 
     | add_160_74/g370                    | A0 v -> Y ^  | OAI21XL   | 0.146 |   6.627 |   15.279 | 
     | g6547                              | AN ^ -> Y ^  | NOR2BX1   | 0.155 |   6.782 |   15.434 | 
     | integral_error_accumulator_reg[15] | D ^          | SDFFRHQX1 | 0.000 |   6.782 |   15.434 | 
     +--------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin total_power_consumed_reg[6]/CK 
Endpoint:   total_power_consumed_reg[6]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.196
- Setup                         0.208
+ Phase Shift                  15.500
= Required Time                15.487
- Arrival Time                  6.825
= Slack Time                    8.662
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.193 |    8.855 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    9.323 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |    9.823 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |   10.122 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.303 |   1.762 |   10.425 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.130 |   1.892 |   10.554 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |   10.677 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.308 |   2.322 |   10.985 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |   11.212 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |   11.295 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |   11.389 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |   11.579 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |   11.669 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.561 |   3.567 |   12.230 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |   12.508 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.413 |   13.075 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.315 |   4.729 |   13.391 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.235 |   4.964 |   13.626 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.178 |   5.142 |   13.804 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.197 |   5.339 |   14.001 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.431 |   5.769 |   14.431 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> CO ^ | ADDFXL    | 0.274 |   6.044 |   14.706 | 
     | csa_tree_add_158_58_groupi/g1594 | CI ^ -> S ^  | ADDFXL    | 0.322 |   6.366 |   15.028 | 
     | csa_tree_add_158_58_groupi/g1580 | A ^ -> S v   | ADDFX1    | 0.373 |   6.739 |   15.401 | 
     | csa_tree_add_158_58_groupi/g1579 | A v -> Y ^   | INVXL     | 0.086 |   6.825 |   15.487 | 
     | total_power_consumed_reg[6]      | D ^          | SDFFRHQX1 | 0.000 |   6.825 |   15.487 | 
     +------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin integral_error_accumulator_reg[14]/CK 
Endpoint:   integral_error_accumulator_reg[14]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q               (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.193
- Setup                         0.253
+ Phase Shift                  15.500
= Required Time                15.440
- Arrival Time                  6.728
= Slack Time                    8.712
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +--------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                    |              |           |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]               | CK ^         |           |       |   0.193 |    8.905 | 
     | current_state_reg[7]               | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    9.373 | 
     | g5130                              | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |    9.872 | 
     | g6776                              | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |   10.171 | 
     | g5022                              | A ^ -> Y v   | NAND2XL   | 0.303 |   1.762 |   10.474 | 
     | g5021                              | A v -> Y ^   | INVX1     | 0.130 |   1.892 |   10.604 | 
     | g5019                              | C ^ -> Y v   | NAND3X1   | 0.147 |   2.039 |   10.751 | 
     | g5010                              | B v -> Y v   | AND2X1    | 0.220 |   2.259 |   10.970 | 
     | g4962                              | A v -> S ^   | ADDFX1    | 0.411 |   2.669 |   11.381 | 
     | g4961                              | A ^ -> Y v   | INVX1     | 0.093 |   2.762 |   11.474 | 
     | add_160_74/g385                    | CI v -> CO v | ADDFX1    | 0.267 |   3.029 |   11.740 | 
     | add_160_74/g384                    | CI v -> CO v | ADDFX1    | 0.265 |   3.294 |   12.005 | 
     | add_160_74/g383                    | CI v -> CO v | ADDFX1    | 0.267 |   3.561 |   12.272 | 
     | add_160_74/g382                    | CI v -> CO v | ADDFX1    | 0.265 |   3.825 |   12.537 | 
     | add_160_74/g381                    | CI v -> CO v | ADDFX1    | 0.262 |   4.087 |   12.799 | 
     | add_160_74/g380                    | CI v -> CO v | ADDFX1    | 0.273 |   4.360 |   13.071 | 
     | add_160_74/g379                    | CI v -> CO v | ADDFX1    | 0.275 |   4.635 |   13.346 | 
     | add_160_74/g378                    | CI v -> CO v | ADDFX1    | 0.266 |   4.900 |   13.612 | 
     | add_160_74/g377                    | CI v -> CO v | ADDFX1    | 0.267 |   5.167 |   13.879 | 
     | add_160_74/g376                    | CI v -> CO v | ADDFX1    | 0.272 |   5.439 |   14.151 | 
     | add_160_74/g375                    | CI v -> CO v | ADDFX1    | 0.262 |   5.701 |   14.413 | 
     | add_160_74/g374                    | CI v -> CO v | ADDFX1    | 0.260 |   5.962 |   14.673 | 
     | add_160_74/g373                    | CI v -> CO v | ADDFX1    | 0.269 |   6.231 |   14.942 | 
     | add_160_74/g372                    | CI v -> S ^  | ADDFXL    | 0.358 |   6.589 |   15.300 | 
     | g6549                              | AN ^ -> Y ^  | NOR2BX1   | 0.140 |   6.728 |   15.440 | 
     | integral_error_accumulator_reg[14] | D ^          | SDFFRHQX1 | 0.000 |   6.728 |   15.440 | 
     +--------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin current_speed_reg[4]/CK 
Endpoint:   current_speed_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.194
- Setup                         0.231
+ Phase Shift                  15.500
= Required Time                15.463
- Arrival Time                  6.729
= Slack Time                    8.734
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^         |           |       |   0.193 |    8.927 | 
     | current_state_reg[7] | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    9.395 | 
     | g5130                | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |    9.895 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |   10.194 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.303 |   1.762 |   10.497 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.130 |   1.892 |   10.626 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |   10.749 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.308 |   2.322 |   11.057 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |   11.284 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |   11.367 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |   11.461 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |   11.651 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |   11.741 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.561 |   3.567 |   12.302 | 
     | g4953                | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |   12.580 | 
     | g4936                | AN ^ -> Y ^  | NOR2BX1   | 0.439 |   4.284 |   13.019 | 
     | g4932                | AN ^ -> Y ^  | NOR2BX1   | 0.478 |   4.762 |   13.496 | 
     | g4930                | A ^ -> Y ^   | OR2X1     | 0.322 |   5.084 |   13.818 | 
     | g6568                | B ^ -> S v   | ADDHX1    | 0.251 |   5.336 |   14.070 | 
     | g6485                | A v -> CO v  | ADDFX1    | 0.264 |   5.600 |   14.334 | 
     | g6457                | CI v -> CO v | ADDFX1    | 0.260 |   5.860 |   14.594 | 
     | g6449                | CI v -> CO v | ADDFX1    | 0.274 |   6.134 |   14.868 | 
     | g6445                | CI v -> S ^  | ADDFX1    | 0.392 |   6.526 |   15.260 | 
     | g6443                | B ^ -> Y v   | NAND2XL   | 0.101 |   6.627 |   15.362 | 
     | g6439                | C0 v -> Y ^  | OAI211X1  | 0.102 |   6.729 |   15.463 | 
     | current_speed_reg[4] | D ^          | SDFFRHQX1 | 0.000 |   6.729 |   15.463 | 
     +------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin distance_travelled_reg[23]/CK 
Endpoint:   distance_travelled_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.196
- Setup                         0.124
+ Phase Shift                  15.500
= Required Time                15.572
- Arrival Time                  6.670
= Slack Time                    8.902
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.194 |    9.097 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.632 |   0.826 |    9.729 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.246 |   1.073 |    9.975 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.316 |   10.219 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.574 |   10.476 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.831 |   10.733 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.082 |   10.984 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.325 |   11.228 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.252 |   2.578 |   11.480 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.259 |   2.836 |   11.739 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.017 |   11.919 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.270 |   12.173 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.495 |   12.397 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.249 |   3.744 |   12.646 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.207 |   3.951 |   12.853 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.266 |   4.217 |   13.120 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.442 |   13.344 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.238 |   4.680 |   13.582 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.201 |   4.881 |   13.783 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.230 |   5.111 |   14.013 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.200 |   5.311 |   14.213 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.264 |   5.575 |   14.477 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.230 |   5.805 |   14.708 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.265 |   6.071 |   14.973 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.245 |   6.315 |   15.218 | 
     | add_157_54/g460            | B v -> Y ^   | NOR2XL    | 0.283 |   6.598 |   15.500 | 
     | add_157_54/g459            | B0 ^ -> Y v  | AOI21X1   | 0.072 |   6.670 |   15.572 | 
     | distance_travelled_reg[23] | D v          | SDFFRHQX1 | 0.000 |   6.670 |   15.572 | 
     +------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin integral_error_accumulator_reg[13]/CK 
Endpoint:   integral_error_accumulator_reg[13]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q               (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.193
- Setup                         0.265
+ Phase Shift                  15.500
= Required Time                15.428
- Arrival Time                  6.506
= Slack Time                    8.922
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +--------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                    |              |           |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]               | CK ^         |           |       |   0.193 |    9.115 | 
     | current_state_reg[7]               | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    9.583 | 
     | g5130                              | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |   10.082 | 
     | g6776                              | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |   10.382 | 
     | g5022                              | A ^ -> Y v   | NAND2XL   | 0.303 |   1.762 |   10.685 | 
     | g5021                              | A v -> Y ^   | INVX1     | 0.130 |   1.892 |   10.814 | 
     | g5019                              | C ^ -> Y v   | NAND3X1   | 0.147 |   2.039 |   10.961 | 
     | g5010                              | B v -> Y v   | AND2X1    | 0.220 |   2.259 |   11.181 | 
     | g4962                              | A v -> S ^   | ADDFX1    | 0.411 |   2.669 |   11.591 | 
     | g4961                              | A ^ -> Y v   | INVX1     | 0.093 |   2.762 |   11.684 | 
     | add_160_74/g385                    | CI v -> CO v | ADDFX1    | 0.267 |   3.029 |   11.951 | 
     | add_160_74/g384                    | CI v -> CO v | ADDFX1    | 0.265 |   3.294 |   12.216 | 
     | add_160_74/g383                    | CI v -> CO v | ADDFX1    | 0.267 |   3.561 |   12.483 | 
     | add_160_74/g382                    | CI v -> CO v | ADDFX1    | 0.265 |   3.825 |   12.747 | 
     | add_160_74/g381                    | CI v -> CO v | ADDFX1    | 0.262 |   4.087 |   13.009 | 
     | add_160_74/g380                    | CI v -> CO v | ADDFX1    | 0.273 |   4.360 |   13.282 | 
     | add_160_74/g379                    | CI v -> CO v | ADDFX1    | 0.275 |   4.635 |   13.557 | 
     | add_160_74/g378                    | CI v -> CO v | ADDFX1    | 0.266 |   4.900 |   13.822 | 
     | add_160_74/g377                    | CI v -> CO v | ADDFX1    | 0.267 |   5.167 |   14.089 | 
     | add_160_74/g376                    | CI v -> CO v | ADDFX1    | 0.272 |   5.439 |   14.361 | 
     | add_160_74/g375                    | CI v -> CO v | ADDFX1    | 0.262 |   5.701 |   14.623 | 
     | add_160_74/g374                    | CI v -> CO v | ADDFX1    | 0.260 |   5.962 |   14.884 | 
     | add_160_74/g373                    | CI v -> S ^  | ADDFX1    | 0.392 |   6.354 |   15.276 | 
     | g6553                              | AN ^ -> Y ^  | NOR2BX1   | 0.153 |   6.506 |   15.428 | 
     | integral_error_accumulator_reg[13] | D ^          | SDFFRHQX1 | 0.000 |   6.506 |   15.428 | 
     +--------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin total_power_consumed_reg[5]/CK 
Endpoint:   total_power_consumed_reg[5]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.196
- Setup                         0.206
+ Phase Shift                  15.500
= Required Time                15.489
- Arrival Time                  6.549
= Slack Time                    8.940
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.193 |    9.133 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    9.601 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |   10.101 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |   10.400 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.303 |   1.763 |   10.703 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.130 |   1.892 |   10.832 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |   10.955 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.308 |   2.323 |   11.263 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |   11.490 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |   11.573 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |   11.667 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |   11.857 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |   11.947 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.561 |   3.568 |   12.508 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |   12.786 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.413 |   13.353 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.315 |   4.729 |   13.669 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.235 |   4.964 |   13.904 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.178 |   5.142 |   14.082 | 
     | csa_tree_add_158_58_groupi/g1636 | A ^ -> Y v   | MXI2XL    | 0.197 |   5.339 |   14.279 | 
     | csa_tree_add_158_58_groupi/g1613 | CI v -> S ^  | ADDFXL    | 0.431 |   5.769 |   14.709 | 
     | csa_tree_add_158_58_groupi/g1603 | CI ^ -> S ^  | ADDFXL    | 0.320 |   6.089 |   15.029 | 
     | csa_tree_add_158_58_groupi/g1584 | A ^ -> S v   | ADDFX1    | 0.372 |   6.461 |   15.401 | 
     | csa_tree_add_158_58_groupi/g1583 | A v -> Y ^   | INVXL     | 0.088 |   6.549 |   15.489 | 
     | total_power_consumed_reg[5]      | D ^          | SDFFRHQX1 | 0.000 |   6.549 |   15.489 | 
     +------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin current_speed_reg[3]/CK 
Endpoint:   current_speed_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.194
- Setup                         0.253
+ Phase Shift                  15.500
= Required Time                15.441
- Arrival Time                  6.468
= Slack Time                    8.973
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^         |           |       |   0.193 |    9.167 | 
     | current_state_reg[7] | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    9.635 | 
     | g5130                | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |   10.134 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |   10.433 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.303 |   1.762 |   10.736 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.130 |   1.892 |   10.865 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |   10.988 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.308 |   2.322 |   11.296 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |   11.523 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |   11.607 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |   11.700 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |   11.890 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |   11.980 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.561 |   3.567 |   12.541 | 
     | g4953                | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |   12.819 | 
     | g4936                | AN ^ -> Y ^  | NOR2BX1   | 0.439 |   4.284 |   13.258 | 
     | g4932                | AN ^ -> Y ^  | NOR2BX1   | 0.478 |   4.762 |   13.736 | 
     | g4930                | A ^ -> Y ^   | OR2X1     | 0.322 |   5.084 |   14.057 | 
     | g6568                | B ^ -> S v   | ADDHX1    | 0.251 |   5.336 |   14.309 | 
     | g6485                | A v -> CO v  | ADDFX1    | 0.264 |   5.600 |   14.573 | 
     | g6457                | CI v -> CO v | ADDFX1    | 0.260 |   5.860 |   14.833 | 
     | g6449                | CI v -> S ^  | ADDFX1    | 0.390 |   6.250 |   15.224 | 
     | g6448                | B ^ -> Y v   | NAND2XL   | 0.107 |   6.357 |   15.331 | 
     | g6446                | C0 v -> Y ^  | OAI211X1  | 0.111 |   6.468 |   15.441 | 
     | current_speed_reg[3] | D ^          | SDFFRHQX1 | 0.000 |   6.468 |   15.441 | 
     +------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin distance_travelled_reg[22]/CK 
Endpoint:   distance_travelled_reg[22]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.196
- Setup                         0.124
+ Phase Shift                  15.500
= Required Time                15.572
- Arrival Time                  6.475
= Slack Time                    9.097
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.194 |    9.292 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.632 |   0.826 |    9.924 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.246 |   1.073 |   10.170 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.316 |   10.414 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.574 |   10.671 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.831 |   10.928 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.082 |   11.179 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.325 |   11.423 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.252 |   2.578 |   11.675 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.259 |   2.836 |   11.934 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.017 |   12.114 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.271 |   12.368 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.495 |   12.592 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.249 |   3.744 |   12.841 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.207 |   3.951 |   13.048 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.266 |   4.217 |   13.315 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.442 |   13.539 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.238 |   4.680 |   13.777 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.201 |   4.881 |   13.978 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.230 |   5.111 |   14.208 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.200 |   5.311 |   14.408 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.264 |   5.575 |   14.672 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.230 |   5.805 |   14.903 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.265 |   6.071 |   15.168 | 
     | add_157_54/g462            | B ^ -> Y v   | NAND2XL   | 0.245 |   6.315 |   15.413 | 
     | add_157_54/g461            | B0 v -> Y v  | OA21XL    | 0.159 |   6.475 |   15.572 | 
     | distance_travelled_reg[22] | D v          | SDFFRHQX1 | 0.000 |   6.475 |   15.572 | 
     +------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin integral_error_accumulator_reg[12]/CK 
Endpoint:   integral_error_accumulator_reg[12]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q               (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.192
- Setup                         0.252
+ Phase Shift                  15.500
= Required Time                15.440
- Arrival Time                  6.232
= Slack Time                    9.208
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +--------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                    |              |           |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]               | CK ^         |           |       |   0.193 |    9.401 | 
     | current_state_reg[7]               | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    9.870 | 
     | g5130                              | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |   10.369 | 
     | g6776                              | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |   10.668 | 
     | g5022                              | A ^ -> Y v   | NAND2XL   | 0.303 |   1.762 |   10.971 | 
     | g5021                              | A v -> Y ^   | INVX1     | 0.130 |   1.892 |   11.100 | 
     | g5019                              | C ^ -> Y v   | NAND3X1   | 0.147 |   2.039 |   11.247 | 
     | g5010                              | B v -> Y v   | AND2X1    | 0.220 |   2.259 |   11.467 | 
     | g4962                              | A v -> S ^   | ADDFX1    | 0.411 |   2.669 |   11.878 | 
     | g4961                              | A ^ -> Y v   | INVX1     | 0.093 |   2.762 |   11.970 | 
     | add_160_74/g385                    | CI v -> CO v | ADDFX1    | 0.267 |   3.029 |   12.237 | 
     | add_160_74/g384                    | CI v -> CO v | ADDFX1    | 0.265 |   3.294 |   12.502 | 
     | add_160_74/g383                    | CI v -> CO v | ADDFX1    | 0.267 |   3.561 |   12.769 | 
     | add_160_74/g382                    | CI v -> CO v | ADDFX1    | 0.265 |   3.825 |   13.033 | 
     | add_160_74/g381                    | CI v -> CO v | ADDFX1    | 0.262 |   4.087 |   13.295 | 
     | add_160_74/g380                    | CI v -> CO v | ADDFX1    | 0.273 |   4.360 |   13.568 | 
     | add_160_74/g379                    | CI v -> CO v | ADDFX1    | 0.275 |   4.635 |   13.843 | 
     | add_160_74/g378                    | CI v -> CO v | ADDFX1    | 0.266 |   4.900 |   14.109 | 
     | add_160_74/g377                    | CI v -> CO v | ADDFX1    | 0.267 |   5.167 |   14.376 | 
     | add_160_74/g376                    | CI v -> CO v | ADDFX1    | 0.272 |   5.439 |   14.647 | 
     | add_160_74/g375                    | CI v -> CO v | ADDFX1    | 0.262 |   5.701 |   14.909 | 
     | add_160_74/g374                    | CI v -> S ^  | ADDFX1    | 0.395 |   6.096 |   15.304 | 
     | g6546                              | AN ^ -> Y ^  | NOR2BX1   | 0.136 |   6.232 |   15.440 | 
     | integral_error_accumulator_reg[12] | D ^          | SDFFRHQX1 | 0.000 |   6.232 |   15.440 | 
     +--------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin current_speed_reg[2]/CK 
Endpoint:   current_speed_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.194
- Setup                         0.243
+ Phase Shift                  15.500
= Required Time                15.451
- Arrival Time                  6.235
= Slack Time                    9.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^         |           |       |   0.193 |    9.409 | 
     | current_state_reg[7] | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    9.877 | 
     | g5130                | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |   10.377 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |   10.676 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.303 |   1.762 |   10.979 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.130 |   1.892 |   11.108 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |   11.231 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.308 |   2.322 |   11.539 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |   11.766 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |   11.849 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |   11.943 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |   12.133 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |   12.223 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.561 |   3.567 |   12.784 | 
     | g4953                | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |   13.062 | 
     | g4936                | AN ^ -> Y ^  | NOR2BX1   | 0.439 |   4.284 |   13.501 | 
     | g4932                | AN ^ -> Y ^  | NOR2BX1   | 0.478 |   4.762 |   13.978 | 
     | g4930                | A ^ -> Y ^   | OR2X1     | 0.322 |   5.084 |   14.300 | 
     | g6568                | B ^ -> S v   | ADDHX1    | 0.251 |   5.336 |   14.552 | 
     | g6485                | A v -> CO v  | ADDFX1    | 0.264 |   5.600 |   14.816 | 
     | g6457                | CI v -> S ^  | ADDFX1    | 0.396 |   5.996 |   15.212 | 
     | g6456                | B ^ -> Y v   | NAND2XL   | 0.119 |   6.114 |   15.331 | 
     | g6451                | C0 v -> Y ^  | OAI211X1  | 0.121 |   6.235 |   15.451 | 
     | current_speed_reg[2] | D ^          | SDFFRHQX1 | 0.000 |   6.235 |   15.451 | 
     +------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin total_power_consumed_reg[4]/CK 
Endpoint:   total_power_consumed_reg[4]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.196
- Setup                         0.218
+ Phase Shift                  15.500
= Required Time                15.477
- Arrival Time                  6.204
= Slack Time                    9.273
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.193 |    9.467 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |    9.935 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |   10.434 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |   10.733 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.303 |   1.762 |   11.036 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.130 |   1.892 |   11.165 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |   11.288 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.308 |   2.323 |   11.596 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |   11.823 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |   11.907 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |   12.000 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |   12.190 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |   12.280 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.561 |   3.568 |   12.841 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |   13.119 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.413 |   13.687 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.315 |   4.729 |   14.002 | 
     | csa_tree_add_158_58_groupi/g1693 | B ^ -> Y v   | NAND2XL   | 0.275 |   5.004 |   14.277 | 
     | csa_tree_add_158_58_groupi/g1622 | CI v -> S ^  | ADDFXL    | 0.478 |   5.482 |   14.755 | 
     | csa_tree_add_158_58_groupi/g1601 | A ^ -> CO ^  | ADDFX1    | 0.279 |   5.760 |   15.034 | 
     | csa_tree_add_158_58_groupi/g1590 | A ^ -> S v   | ADDFX1    | 0.367 |   6.127 |   15.400 | 
     | csa_tree_add_158_58_groupi/g1589 | A v -> Y ^   | INVXL     | 0.077 |   6.204 |   15.477 | 
     | total_power_consumed_reg[4]      | D ^          | SDFFRHQX1 | 0.000 |   6.204 |   15.477 | 
     +------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin distance_travelled_reg[21]/CK 
Endpoint:   distance_travelled_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.196
- Setup                         0.122
+ Phase Shift                  15.500
= Required Time                15.574
- Arrival Time                  6.142
= Slack Time                    9.431
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.194 |    9.626 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.632 |   0.826 |   10.258 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.246 |   1.073 |   10.504 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.316 |   10.748 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.574 |   11.006 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.831 |   11.262 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.082 |   11.513 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.325 |   11.757 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.252 |   2.578 |   12.009 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.259 |   2.836 |   12.268 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.017 |   12.448 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.270 |   12.702 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.495 |   12.926 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.249 |   3.744 |   13.175 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.207 |   3.951 |   13.382 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.266 |   4.217 |   13.649 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.442 |   13.873 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.238 |   4.680 |   14.111 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.201 |   4.881 |   14.312 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.230 |   5.111 |   14.542 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.200 |   5.311 |   14.742 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.264 |   5.575 |   15.006 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.230 |   5.805 |   15.237 | 
     | add_157_54/g464            | B v -> Y ^   | NOR2XL    | 0.265 |   6.071 |   15.502 | 
     | add_157_54/g463            | B0 ^ -> Y v  | AOI21X1   | 0.072 |   6.142 |   15.574 | 
     | distance_travelled_reg[21] | D v          | SDFFRHQX1 | 0.000 |   6.142 |   15.574 | 
     +------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin integral_error_accumulator_reg[11]/CK 
Endpoint:   integral_error_accumulator_reg[11]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q               (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.193
- Setup                         0.255
+ Phase Shift                  15.500
= Required Time                15.437
- Arrival Time                  5.973
= Slack Time                    9.464
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +--------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                    |              |           |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]               | CK ^         |           |       |   0.193 |    9.658 | 
     | current_state_reg[7]               | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |   10.126 | 
     | g5130                              | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |   10.625 | 
     | g6776                              | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |   10.924 | 
     | g5022                              | A ^ -> Y v   | NAND2XL   | 0.303 |   1.762 |   11.227 | 
     | g5021                              | A v -> Y ^   | INVX1     | 0.130 |   1.892 |   11.356 | 
     | g5019                              | C ^ -> Y v   | NAND3X1   | 0.147 |   2.039 |   11.503 | 
     | g5010                              | B v -> Y v   | AND2X1    | 0.220 |   2.259 |   11.723 | 
     | g4962                              | A v -> S ^   | ADDFX1    | 0.411 |   2.669 |   12.134 | 
     | g4961                              | A ^ -> Y v   | INVX1     | 0.093 |   2.762 |   12.227 | 
     | add_160_74/g385                    | CI v -> CO v | ADDFX1    | 0.267 |   3.029 |   12.493 | 
     | add_160_74/g384                    | CI v -> CO v | ADDFX1    | 0.265 |   3.294 |   12.758 | 
     | add_160_74/g383                    | CI v -> CO v | ADDFX1    | 0.267 |   3.561 |   13.025 | 
     | add_160_74/g382                    | CI v -> CO v | ADDFX1    | 0.265 |   3.825 |   13.290 | 
     | add_160_74/g381                    | CI v -> CO v | ADDFX1    | 0.262 |   4.087 |   13.551 | 
     | add_160_74/g380                    | CI v -> CO v | ADDFX1    | 0.273 |   4.360 |   13.824 | 
     | add_160_74/g379                    | CI v -> CO v | ADDFX1    | 0.275 |   4.635 |   14.099 | 
     | add_160_74/g378                    | CI v -> CO v | ADDFX1    | 0.266 |   4.900 |   14.365 | 
     | add_160_74/g377                    | CI v -> CO v | ADDFX1    | 0.267 |   5.167 |   14.632 | 
     | add_160_74/g376                    | CI v -> CO v | ADDFX1    | 0.272 |   5.439 |   14.903 | 
     | add_160_74/g375                    | CI v -> S ^  | ADDFX1    | 0.395 |   5.834 |   15.298 | 
     | g6554                              | AN ^ -> Y ^  | NOR2BX1   | 0.139 |   5.973 |   15.437 | 
     | integral_error_accumulator_reg[11] | D ^          | SDFFRHQX1 | 0.000 |   5.973 |   15.437 | 
     +--------------------------------------------------------------------------------------------+ 
Path 51: MET Setup Check with Pin total_power_consumed_reg[3]/CK 
Endpoint:   total_power_consumed_reg[3]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.196
- Setup                         0.214
+ Phase Shift                  15.500
= Required Time                15.481
- Arrival Time                  5.938
= Slack Time                    9.543
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.193 |    9.736 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |   10.204 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |   10.703 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |   11.003 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.303 |   1.763 |   11.306 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.130 |   1.892 |   11.435 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |   11.557 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.308 |   2.323 |   11.866 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |   12.093 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |   12.176 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |   12.269 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |   12.460 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |   12.550 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.561 |   3.568 |   13.111 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |   13.388 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.413 |   13.956 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.315 |   4.729 |   14.272 | 
     | csa_tree_add_158_58_groupi/g1693 | B ^ -> Y v   | NAND2XL   | 0.275 |   5.004 |   14.547 | 
     | csa_tree_add_158_58_groupi/g1622 | CI v -> S ^  | ADDFXL    | 0.478 |   5.482 |   15.025 | 
     | csa_tree_add_158_58_groupi/g1601 | A ^ -> S v   | ADDFX1    | 0.375 |   5.857 |   15.400 | 
     | csa_tree_add_158_58_groupi/g1600 | A v -> Y ^   | INVXL     | 0.081 |   5.938 |   15.481 | 
     | total_power_consumed_reg[3]      | D ^          | SDFFRHQX1 | 0.000 |   5.938 |   15.481 | 
     +------------------------------------------------------------------------------------------+ 
Path 52: MET Setup Check with Pin current_speed_reg[1]/CK 
Endpoint:   current_speed_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.194
- Setup                         0.208
+ Phase Shift                  15.500
= Required Time                15.487
- Arrival Time                  5.935
= Slack Time                    9.551
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^         |           |       |   0.193 |    9.744 | 
     | current_state_reg[7] | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |   10.212 | 
     | g5130                | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |   10.712 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |   11.011 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.303 |   1.762 |   11.314 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.130 |   1.892 |   11.443 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |   11.566 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.308 |   2.322 |   11.874 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |   12.101 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |   12.184 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |   12.278 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |   12.468 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |   12.558 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.561 |   3.567 |   13.119 | 
     | g4953                | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |   13.397 | 
     | g4936                | AN ^ -> Y ^  | NOR2BX1   | 0.439 |   4.284 |   13.836 | 
     | g4932                | AN ^ -> Y ^  | NOR2BX1   | 0.478 |   4.762 |   14.313 | 
     | g4930                | A ^ -> Y ^   | OR2X1     | 0.322 |   5.084 |   14.635 | 
     | g6568                | B ^ -> S v   | ADDHX1    | 0.251 |   5.336 |   14.887 | 
     | g6485                | A v -> S ^   | ADDFX1    | 0.412 |   5.748 |   15.299 | 
     | g6471                | A1 ^ -> Y v  | AOI21X1   | 0.097 |   5.845 |   15.396 | 
     | g6462                | B0 v -> Y ^  | OAI2BB1X1 | 0.091 |   5.935 |   15.487 | 
     | current_speed_reg[1] | D ^          | SDFFRHQX1 | 0.000 |   5.935 |   15.487 | 
     +------------------------------------------------------------------------------+ 
Path 53: MET Setup Check with Pin distance_travelled_reg[20]/CK 
Endpoint:   distance_travelled_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.196
- Setup                         0.121
+ Phase Shift                  15.500
= Required Time                15.575
- Arrival Time                  5.965
= Slack Time                    9.610
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.194 |    9.805 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.632 |   0.826 |   10.436 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.246 |   1.073 |   10.683 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.316 |   10.927 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.574 |   11.184 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.831 |   11.441 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.082 |   11.692 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.325 |   11.935 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.252 |   2.578 |   12.188 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.259 |   2.836 |   12.446 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.017 |   12.627 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.270 |   12.881 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.495 |   13.105 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.249 |   3.744 |   13.354 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.207 |   3.951 |   13.561 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.266 |   4.217 |   13.827 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.442 |   14.052 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.238 |   4.680 |   14.290 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.201 |   4.881 |   14.491 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.230 |   5.111 |   14.721 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.200 |   5.311 |   14.921 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.264 |   5.575 |   15.185 | 
     | add_157_54/g466            | B ^ -> Y v   | NAND2XL   | 0.230 |   5.805 |   15.415 | 
     | add_157_54/g465            | B0 v -> Y v  | OA21XL    | 0.159 |   5.965 |   15.575 | 
     | distance_travelled_reg[20] | D v          | SDFFRHQX1 | 0.000 |   5.965 |   15.575 | 
     +------------------------------------------------------------------------------------+ 
Path 54: MET Setup Check with Pin integral_error_accumulator_reg[10]/CK 
Endpoint:   integral_error_accumulator_reg[10]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q               (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.193
- Setup                         0.260
+ Phase Shift                  15.500
= Required Time                15.433
- Arrival Time                  5.715
= Slack Time                    9.718
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +--------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                    |              |           |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]               | CK ^         |           |       |   0.193 |    9.911 | 
     | current_state_reg[7]               | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |   10.379 | 
     | g5130                              | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |   10.878 | 
     | g6776                              | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |   11.178 | 
     | g5022                              | A ^ -> Y v   | NAND2XL   | 0.303 |   1.762 |   11.480 | 
     | g5021                              | A v -> Y ^   | INVX1     | 0.130 |   1.892 |   11.610 | 
     | g5019                              | C ^ -> Y v   | NAND3X1   | 0.147 |   2.039 |   11.757 | 
     | g5010                              | B v -> Y v   | AND2X1    | 0.220 |   2.259 |   11.977 | 
     | g4962                              | A v -> S ^   | ADDFX1    | 0.411 |   2.669 |   12.387 | 
     | g4961                              | A ^ -> Y v   | INVX1     | 0.093 |   2.762 |   12.480 | 
     | add_160_74/g385                    | CI v -> CO v | ADDFX1    | 0.267 |   3.029 |   12.747 | 
     | add_160_74/g384                    | CI v -> CO v | ADDFX1    | 0.265 |   3.294 |   13.012 | 
     | add_160_74/g383                    | CI v -> CO v | ADDFX1    | 0.267 |   3.561 |   13.279 | 
     | add_160_74/g382                    | CI v -> CO v | ADDFX1    | 0.265 |   3.825 |   13.543 | 
     | add_160_74/g381                    | CI v -> CO v | ADDFX1    | 0.262 |   4.087 |   13.805 | 
     | add_160_74/g380                    | CI v -> CO v | ADDFX1    | 0.273 |   4.360 |   14.078 | 
     | add_160_74/g379                    | CI v -> CO v | ADDFX1    | 0.275 |   4.635 |   14.353 | 
     | add_160_74/g378                    | CI v -> CO v | ADDFX1    | 0.266 |   4.900 |   14.618 | 
     | add_160_74/g377                    | CI v -> CO v | ADDFX1    | 0.267 |   5.167 |   14.885 | 
     | add_160_74/g376                    | CI v -> S ^  | ADDFX1    | 0.400 |   5.568 |   15.286 | 
     | g6545                              | AN ^ -> Y ^  | NOR2BX1   | 0.147 |   5.715 |   15.433 | 
     | integral_error_accumulator_reg[10] | D ^          | SDFFRHQX1 | 0.000 |   5.715 |   15.433 | 
     +--------------------------------------------------------------------------------------------+ 
Path 55: MET Setup Check with Pin distance_travelled_reg[19]/CK 
Endpoint:   distance_travelled_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.196
- Setup                         0.123
+ Phase Shift                  15.500
= Required Time                15.573
- Arrival Time                  5.646
= Slack Time                    9.927
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.194 |   10.121 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.632 |   0.826 |   10.753 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.246 |   1.073 |   11.000 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.316 |   11.243 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.574 |   11.501 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.831 |   11.758 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.082 |   12.009 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.325 |   12.252 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.252 |   2.578 |   12.505 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.259 |   2.836 |   12.763 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.017 |   12.944 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.270 |   13.197 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.495 |   13.421 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.249 |   3.744 |   13.671 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.207 |   3.951 |   13.878 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.266 |   4.217 |   14.144 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.442 |   14.369 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.238 |   4.680 |   14.606 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.201 |   4.881 |   14.808 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.230 |   5.111 |   15.038 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.200 |   5.311 |   15.238 | 
     | add_157_54/g468            | B v -> Y ^   | NOR2XL    | 0.264 |   5.575 |   15.502 | 
     | add_157_54/g467            | B0 ^ -> Y v  | AOI21X1   | 0.071 |   5.646 |   15.573 | 
     | distance_travelled_reg[19] | D v          | SDFFRHQX1 | 0.000 |   5.646 |   15.573 | 
     +------------------------------------------------------------------------------------+ 
Path 56: MET Setup Check with Pin integral_error_accumulator_reg[9]/CK 
Endpoint:   integral_error_accumulator_reg[9]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.193
- Setup                         0.258
+ Phase Shift                  15.500
= Required Time                15.434
- Arrival Time                  5.438
= Slack Time                    9.996
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                   |              |           |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]              | CK ^         |           |       |   0.193 |   10.189 | 
     | current_state_reg[7]              | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |   10.657 | 
     | g5130                             | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |   11.156 | 
     | g6776                             | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |   11.456 | 
     | g5022                             | A ^ -> Y v   | NAND2XL   | 0.303 |   1.762 |   11.759 | 
     | g5021                             | A v -> Y ^   | INVX1     | 0.130 |   1.892 |   11.888 | 
     | g5019                             | C ^ -> Y v   | NAND3X1   | 0.147 |   2.039 |   12.035 | 
     | g5010                             | B v -> Y v   | AND2X1    | 0.220 |   2.259 |   12.255 | 
     | g4962                             | A v -> S ^   | ADDFX1    | 0.411 |   2.669 |   12.665 | 
     | g4961                             | A ^ -> Y v   | INVX1     | 0.093 |   2.762 |   12.758 | 
     | add_160_74/g385                   | CI v -> CO v | ADDFX1    | 0.267 |   3.029 |   13.025 | 
     | add_160_74/g384                   | CI v -> CO v | ADDFX1    | 0.265 |   3.294 |   13.290 | 
     | add_160_74/g383                   | CI v -> CO v | ADDFX1    | 0.267 |   3.561 |   13.557 | 
     | add_160_74/g382                   | CI v -> CO v | ADDFX1    | 0.265 |   3.825 |   13.821 | 
     | add_160_74/g381                   | CI v -> CO v | ADDFX1    | 0.262 |   4.087 |   14.083 | 
     | add_160_74/g380                   | CI v -> CO v | ADDFX1    | 0.273 |   4.360 |   14.356 | 
     | add_160_74/g379                   | CI v -> CO v | ADDFX1    | 0.275 |   4.635 |   14.631 | 
     | add_160_74/g378                   | CI v -> CO v | ADDFX1    | 0.266 |   4.900 |   14.896 | 
     | add_160_74/g377                   | CI v -> S ^  | ADDFX1    | 0.394 |   5.294 |   15.290 | 
     | g6539                             | AN ^ -> Y ^  | NOR2BX1   | 0.144 |   5.438 |   15.434 | 
     | integral_error_accumulator_reg[9] | D ^          | SDFFRHQX1 | 0.000 |   5.438 |   15.434 | 
     +-------------------------------------------------------------------------------------------+ 
Path 57: MET Setup Check with Pin total_power_consumed_reg[2]/CK 
Endpoint:   total_power_consumed_reg[2]/D (^) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.196
- Setup                         0.222
+ Phase Shift                  15.500
= Required Time                15.474
- Arrival Time                  5.435
= Slack Time                   10.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.193 |   10.232 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |   10.700 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |   11.199 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |   11.499 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.303 |   1.762 |   11.801 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.130 |   1.892 |   11.931 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |   12.053 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.308 |   2.323 |   12.361 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |   12.589 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |   12.672 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |   12.765 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |   12.956 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |   13.046 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.561 |   3.568 |   13.606 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |   13.884 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.413 |   14.452 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.315 |   4.729 |   14.768 | 
     | csa_tree_add_158_58_groupi/g1692 | B ^ -> Y v   | NAND2XL   | 0.235 |   4.964 |   15.003 | 
     | csa_tree_add_158_58_groupi/g1672 | A v -> Y ^   | CLKINVX1  | 0.178 |   5.142 |   15.181 | 
     | csa_tree_add_158_58_groupi/g1629 | B ^ -> Y v   | MXI2XL    | 0.165 |   5.307 |   15.346 | 
     | csa_tree_add_158_58_groupi/g1616 | A1 v -> Y ^  | OAI21X1   | 0.128 |   5.435 |   15.474 | 
     | total_power_consumed_reg[2]      | D ^          | SDFFRHQX1 | 0.000 |   5.435 |   15.474 | 
     +------------------------------------------------------------------------------------------+ 
Path 58: MET Setup Check with Pin distance_travelled_reg[18]/CK 
Endpoint:   distance_travelled_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.195
- Setup                         0.121
+ Phase Shift                  15.500
= Required Time                15.575
- Arrival Time                  5.465
= Slack Time                   10.110
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.194 |   10.305 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.632 |   0.826 |   10.937 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.246 |   1.073 |   11.183 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.316 |   11.427 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.574 |   11.684 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.831 |   11.941 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.082 |   12.192 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.325 |   12.436 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.252 |   2.578 |   12.688 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.259 |   2.836 |   12.947 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.017 |   13.127 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.270 |   13.381 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.495 |   13.605 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.249 |   3.744 |   13.854 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.207 |   3.951 |   14.061 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.266 |   4.217 |   14.328 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.442 |   14.552 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.238 |   4.680 |   14.790 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.201 |   4.881 |   14.991 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.230 |   5.111 |   15.221 | 
     | add_157_54/g470            | B ^ -> Y v   | NAND2XL   | 0.200 |   5.311 |   15.421 | 
     | add_157_54/g469            | B0 v -> Y v  | OA21XL    | 0.154 |   5.465 |   15.575 | 
     | distance_travelled_reg[18] | D v          | SDFFRHQX1 | 0.000 |   5.465 |   15.575 | 
     +------------------------------------------------------------------------------------+ 
Path 59: MET Setup Check with Pin total_power_consumed_reg[1]/CK 
Endpoint:   total_power_consumed_reg[1]/D (v) checked with  leading edge of 
'clk'
Beginpoint: current_state_reg[7]/Q        (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.196
- Setup                         0.126
+ Phase Shift                  15.500
= Required Time                15.570
- Arrival Time                  5.408
= Slack Time                   10.162
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                  |              |           |       |  Time   |   Time   | 
     |----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]             | CK ^         |           |       |   0.193 |   10.355 | 
     | current_state_reg[7]             | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |   10.823 | 
     | g5130                            | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |   11.322 | 
     | g6776                            | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |   11.622 | 
     | g5022                            | A ^ -> Y v   | NAND2XL   | 0.303 |   1.763 |   11.924 | 
     | g5021                            | A v -> Y ^   | INVX1     | 0.130 |   1.892 |   12.054 | 
     | g5016                            | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |   12.176 | 
     | g5001                            | AN v -> Y v  | NAND3BX1  | 0.308 |   2.323 |   12.484 | 
     | g4992                            | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |   12.712 | 
     | g4988                            | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |   12.795 | 
     | g4964                            | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |   12.888 | 
     | g4963                            | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |   13.079 | 
     | g4959                            | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |   13.169 | 
     | g4957                            | AN v -> Y v  | NAND4BXL  | 0.561 |   3.568 |   13.729 | 
     | g4953                            | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |   14.007 | 
     | g2                               | AN ^ -> Y ^  | NOR2BX1   | 0.568 |   4.413 |   14.575 | 
     | g4931                            | A ^ -> Y ^   | OR2X1     | 0.315 |   4.729 |   14.891 | 
     | csa_tree_add_158_58_groupi/g1667 | B ^ -> Y v   | NAND2XL   | 0.164 |   4.893 |   15.055 | 
     | csa_tree_add_158_58_groupi/g1647 | A v -> Y ^   | INVX1     | 0.137 |   5.031 |   15.192 | 
     | csa_tree_add_158_58_groupi/g1642 | B ^ -> Y v   | NAND2XL   | 0.211 |   5.241 |   15.403 | 
     | csa_tree_add_158_58_groupi/g1630 | B0 v -> Y v  | OA21X1    | 0.167 |   5.408 |   15.570 | 
     | total_power_consumed_reg[1]      | D v          | SDFFRHQX1 | 0.000 |   5.408 |   15.570 | 
     +------------------------------------------------------------------------------------------+ 
Path 60: MET Setup Check with Pin current_speed_reg[0]/CK 
Endpoint:   current_speed_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.195
- Setup                         0.233
+ Phase Shift                  15.500
= Required Time                15.462
- Arrival Time                  5.266
= Slack Time                   10.196
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^         |           |       |   0.193 |   10.389 | 
     | current_state_reg[7] | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |   10.857 | 
     | g5130                | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |   11.356 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |   11.656 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.303 |   1.762 |   11.959 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.130 |   1.892 |   12.088 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |   12.210 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.308 |   2.322 |   12.519 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |   12.746 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |   12.829 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |   12.922 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |   13.113 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |   13.203 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.561 |   3.567 |   13.764 | 
     | g4953                | B v -> Y ^   | NOR2XL    | 0.278 |   3.845 |   14.041 | 
     | g4936                | AN ^ -> Y ^  | NOR2BX1   | 0.439 |   4.284 |   14.480 | 
     | g4933                | B ^ -> Y v   | NOR2XL    | 0.118 |   4.402 |   14.599 | 
     | g4931                | B v -> Y v   | OR2X1     | 0.299 |   4.702 |   14.898 | 
     | g6667                | B v -> Y ^   | NOR2XL    | 0.196 |   4.898 |   15.094 | 
     | g6577                | AN ^ -> Y ^  | NAND3BX1  | 0.156 |   5.054 |   15.250 | 
     | g6556                | B ^ -> Y v   | NAND2XL   | 0.126 |   5.180 |   15.376 | 
     | g6530                | B0 v -> Y ^  | OAI21X1   | 0.085 |   5.266 |   15.462 | 
     | current_speed_reg[0] | D ^          | SDFFRHQX1 | 0.000 |   5.266 |   15.462 | 
     +------------------------------------------------------------------------------+ 
Path 61: MET Setup Check with Pin integral_error_accumulator_reg[8]/CK 
Endpoint:   integral_error_accumulator_reg[8]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.193
- Setup                         0.259
+ Phase Shift                  15.500
= Required Time                15.434
- Arrival Time                  5.179
= Slack Time                   10.255
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                   |              |           |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]              | CK ^         |           |       |   0.193 |   10.448 | 
     | current_state_reg[7]              | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |   10.916 | 
     | g5130                             | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |   11.415 | 
     | g6776                             | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |   11.715 | 
     | g5022                             | A ^ -> Y v   | NAND2XL   | 0.303 |   1.762 |   12.017 | 
     | g5021                             | A v -> Y ^   | INVX1     | 0.130 |   1.892 |   12.147 | 
     | g5019                             | C ^ -> Y v   | NAND3X1   | 0.147 |   2.039 |   12.294 | 
     | g5010                             | B v -> Y v   | AND2X1    | 0.220 |   2.259 |   12.513 | 
     | g4962                             | A v -> S ^   | ADDFX1    | 0.411 |   2.669 |   12.924 | 
     | g4961                             | A ^ -> Y v   | INVX1     | 0.093 |   2.762 |   13.017 | 
     | add_160_74/g385                   | CI v -> CO v | ADDFX1    | 0.267 |   3.029 |   13.284 | 
     | add_160_74/g384                   | CI v -> CO v | ADDFX1    | 0.265 |   3.294 |   13.549 | 
     | add_160_74/g383                   | CI v -> CO v | ADDFX1    | 0.267 |   3.561 |   13.815 | 
     | add_160_74/g382                   | CI v -> CO v | ADDFX1    | 0.265 |   3.825 |   14.080 | 
     | add_160_74/g381                   | CI v -> CO v | ADDFX1    | 0.262 |   4.087 |   14.342 | 
     | add_160_74/g380                   | CI v -> CO v | ADDFX1    | 0.273 |   4.360 |   14.614 | 
     | add_160_74/g379                   | CI v -> CO v | ADDFX1    | 0.275 |   4.635 |   14.890 | 
     | add_160_74/g378                   | CI v -> S ^  | ADDFX1    | 0.398 |   5.033 |   15.288 | 
     | g6544                             | AN ^ -> Y ^  | NOR2BX1   | 0.146 |   5.179 |   15.434 | 
     | integral_error_accumulator_reg[8] | D ^          | SDFFRHQX1 | 0.000 |   5.179 |   15.434 | 
     +-------------------------------------------------------------------------------------------+ 
Path 62: MET Setup Check with Pin distance_travelled_reg[17]/CK 
Endpoint:   distance_travelled_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.195
- Setup                         0.120
+ Phase Shift                  15.500
= Required Time                15.576
- Arrival Time                  5.182
= Slack Time                   10.394
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.194 |   10.588 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.632 |   0.826 |   11.220 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.246 |   1.073 |   11.467 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.316 |   11.710 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.574 |   11.968 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.831 |   12.225 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.082 |   12.476 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.325 |   12.719 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.252 |   2.578 |   12.972 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.259 |   2.836 |   13.230 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.017 |   13.411 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.271 |   13.664 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.495 |   13.889 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.249 |   3.744 |   14.138 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.207 |   3.951 |   14.345 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.266 |   4.217 |   14.611 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.442 |   14.836 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.238 |   4.680 |   15.074 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.201 |   4.881 |   15.275 | 
     | add_157_54/g472            | B v -> Y ^   | NOR2XL    | 0.230 |   5.111 |   15.505 | 
     | add_157_54/g471            | B0 ^ -> Y v  | AOI21X1   | 0.071 |   5.182 |   15.576 | 
     | distance_travelled_reg[17] | D v          | SDFFRHQX1 | 0.000 |   5.182 |   15.576 | 
     +------------------------------------------------------------------------------------+ 
Path 63: MET Setup Check with Pin distance_travelled_reg[16]/CK 
Endpoint:   distance_travelled_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.195
- Setup                         0.125
+ Phase Shift                  15.500
= Required Time                15.571
- Arrival Time                  5.030
= Slack Time                   10.540
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.194 |   10.735 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.632 |   0.826 |   11.367 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.246 |   1.073 |   11.613 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.316 |   11.857 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.574 |   12.114 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.831 |   12.371 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.082 |   12.622 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.325 |   12.866 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.252 |   2.578 |   13.118 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.259 |   2.836 |   13.377 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.017 |   13.557 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.271 |   13.811 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.495 |   14.035 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.249 |   3.744 |   14.284 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.207 |   3.951 |   14.491 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.266 |   4.217 |   14.758 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.442 |   14.982 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.238 |   4.680 |   15.220 | 
     | add_157_54/g474            | B ^ -> Y v   | NAND2XL   | 0.201 |   4.881 |   15.421 | 
     | add_157_54/g473            | B0 v -> Y v  | OA21XL    | 0.150 |   5.030 |   15.571 | 
     | distance_travelled_reg[16] | D v          | SDFFRHQX1 | 0.000 |   5.030 |   15.571 | 
     +------------------------------------------------------------------------------------+ 
Path 64: MET Setup Check with Pin integral_error_accumulator_reg[7]/CK 
Endpoint:   integral_error_accumulator_reg[7]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.193
- Setup                         0.254
+ Phase Shift                  15.500
= Required Time                15.438
- Arrival Time                  4.890
= Slack Time                   10.549
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                   |              |           |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]              | CK ^         |           |       |   0.193 |   10.742 | 
     | current_state_reg[7]              | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |   11.210 | 
     | g5130                             | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |   11.709 | 
     | g6776                             | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |   12.008 | 
     | g5022                             | A ^ -> Y v   | NAND2XL   | 0.303 |   1.762 |   12.311 | 
     | g5021                             | A v -> Y ^   | INVX1     | 0.130 |   1.892 |   12.441 | 
     | g5019                             | C ^ -> Y v   | NAND3X1   | 0.147 |   2.039 |   12.588 | 
     | g5010                             | B v -> Y v   | AND2X1    | 0.220 |   2.259 |   12.807 | 
     | g4962                             | A v -> S ^   | ADDFX1    | 0.411 |   2.669 |   13.218 | 
     | g4961                             | A ^ -> Y v   | INVX1     | 0.093 |   2.762 |   13.311 | 
     | add_160_74/g385                   | CI v -> CO v | ADDFX1    | 0.267 |   3.029 |   13.577 | 
     | add_160_74/g384                   | CI v -> CO v | ADDFX1    | 0.265 |   3.294 |   13.842 | 
     | add_160_74/g383                   | CI v -> CO v | ADDFX1    | 0.267 |   3.561 |   14.109 | 
     | add_160_74/g382                   | CI v -> CO v | ADDFX1    | 0.265 |   3.825 |   14.374 | 
     | add_160_74/g381                   | CI v -> CO v | ADDFX1    | 0.262 |   4.087 |   14.636 | 
     | add_160_74/g380                   | CI v -> CO v | ADDFX1    | 0.273 |   4.360 |   14.908 | 
     | add_160_74/g379                   | CI v -> S ^  | ADDFX1    | 0.394 |   4.754 |   15.302 | 
     | g6551                             | AN ^ -> Y ^  | NOR2BX1   | 0.136 |   4.890 |   15.438 | 
     | integral_error_accumulator_reg[7] | D ^          | SDFFRHQX1 | 0.000 |   4.890 |   15.438 | 
     +-------------------------------------------------------------------------------------------+ 
Path 65: MET Setup Check with Pin integral_error_accumulator_reg[6]/CK 
Endpoint:   integral_error_accumulator_reg[6]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.192
- Setup                         0.254
+ Phase Shift                  15.500
= Required Time                15.438
- Arrival Time                  4.619
= Slack Time                   10.819
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                   |              |           |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]              | CK ^         |           |       |   0.193 |   11.012 | 
     | current_state_reg[7]              | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |   11.480 | 
     | g5130                             | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |   11.979 | 
     | g6776                             | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |   12.279 | 
     | g5022                             | A ^ -> Y v   | NAND2XL   | 0.303 |   1.762 |   12.581 | 
     | g5021                             | A v -> Y ^   | INVX1     | 0.130 |   1.892 |   12.711 | 
     | g5019                             | C ^ -> Y v   | NAND3X1   | 0.147 |   2.039 |   12.858 | 
     | g5010                             | B v -> Y v   | AND2X1    | 0.220 |   2.259 |   13.078 | 
     | g4962                             | A v -> S ^   | ADDFX1    | 0.411 |   2.669 |   13.488 | 
     | g4961                             | A ^ -> Y v   | INVX1     | 0.093 |   2.762 |   13.581 | 
     | add_160_74/g385                   | CI v -> CO v | ADDFX1    | 0.267 |   3.029 |   13.848 | 
     | add_160_74/g384                   | CI v -> CO v | ADDFX1    | 0.265 |   3.294 |   14.113 | 
     | add_160_74/g383                   | CI v -> CO v | ADDFX1    | 0.267 |   3.561 |   14.380 | 
     | add_160_74/g382                   | CI v -> CO v | ADDFX1    | 0.265 |   3.825 |   14.644 | 
     | add_160_74/g381                   | CI v -> CO v | ADDFX1    | 0.262 |   4.087 |   14.906 | 
     | add_160_74/g380                   | CI v -> S ^  | ADDFX1    | 0.394 |   4.481 |   15.300 | 
     | g6543                             | AN ^ -> Y ^  | NOR2BX1   | 0.139 |   4.619 |   15.438 | 
     | integral_error_accumulator_reg[6] | D ^          | SDFFRHQX1 | 0.000 |   4.619 |   15.438 | 
     +-------------------------------------------------------------------------------------------+ 
Path 66: MET Setup Check with Pin distance_travelled_reg[15]/CK 
Endpoint:   distance_travelled_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.195
- Setup                         0.119
+ Phase Shift                  15.500
= Required Time                15.576
- Arrival Time                  4.746
= Slack Time                   10.830
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.194 |   11.025 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.632 |   0.826 |   11.656 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.246 |   1.073 |   11.903 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.316 |   12.146 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.574 |   12.404 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.831 |   12.661 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.082 |   12.912 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.325 |   13.155 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.252 |   2.578 |   13.408 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.259 |   2.836 |   13.666 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.017 |   13.847 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.271 |   14.101 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.495 |   14.325 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.249 |   3.744 |   14.574 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.207 |   3.951 |   14.781 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.266 |   4.217 |   15.047 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.442 |   15.272 | 
     | add_157_54/g476            | B v -> Y ^   | NOR2XL    | 0.238 |   4.680 |   15.510 | 
     | add_157_54/g475            | B0 ^ -> Y v  | AOI21X1   | 0.067 |   4.746 |   15.576 | 
     | distance_travelled_reg[15] | D v          | SDFFRHQX1 | 0.000 |   4.746 |   15.576 | 
     +------------------------------------------------------------------------------------+ 
Path 67: MET Setup Check with Pin distance_travelled_reg[14]/CK 
Endpoint:   distance_travelled_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.195
- Setup                         0.120
+ Phase Shift                  15.500
= Required Time                15.575
- Arrival Time                  4.601
= Slack Time                   10.974
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.194 |   11.169 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.632 |   0.826 |   11.800 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.246 |   1.073 |   12.047 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.316 |   12.291 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.574 |   12.548 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.831 |   12.805 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.082 |   13.056 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.325 |   13.299 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.252 |   2.578 |   13.552 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.259 |   2.836 |   13.810 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.017 |   13.991 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.270 |   14.245 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.495 |   14.469 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.249 |   3.744 |   14.718 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.207 |   3.951 |   14.925 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.266 |   4.217 |   15.191 | 
     | add_157_54/g478            | B ^ -> Y v   | NAND2XL   | 0.224 |   4.442 |   15.416 | 
     | add_157_54/g477            | B0 v -> Y v  | OA21XL    | 0.160 |   4.601 |   15.575 | 
     | distance_travelled_reg[14] | D v          | SDFFRHQX1 | 0.000 |   4.601 |   15.575 | 
     +------------------------------------------------------------------------------------+ 
Path 68: MET Setup Check with Pin integral_error_accumulator_reg[5]/CK 
Endpoint:   integral_error_accumulator_reg[5]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.193
- Setup                         0.266
+ Phase Shift                  15.500
= Required Time                15.428
- Arrival Time                  4.369
= Slack Time                   11.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                   |              |           |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]              | CK ^         |           |       |   0.193 |   11.252 | 
     | current_state_reg[7]              | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |   11.720 | 
     | g5130                             | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |   12.219 | 
     | g6776                             | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |   12.518 | 
     | g5022                             | A ^ -> Y v   | NAND2XL   | 0.303 |   1.762 |   12.821 | 
     | g5021                             | A v -> Y ^   | INVX1     | 0.130 |   1.892 |   12.951 | 
     | g5019                             | C ^ -> Y v   | NAND3X1   | 0.147 |   2.039 |   13.098 | 
     | g5010                             | B v -> Y v   | AND2X1    | 0.220 |   2.259 |   13.317 | 
     | g4962                             | A v -> S ^   | ADDFX1    | 0.411 |   2.669 |   13.728 | 
     | g4961                             | A ^ -> Y v   | INVX1     | 0.093 |   2.762 |   13.821 | 
     | add_160_74/g385                   | CI v -> CO v | ADDFX1    | 0.267 |   3.029 |   14.087 | 
     | add_160_74/g384                   | CI v -> CO v | ADDFX1    | 0.265 |   3.294 |   14.352 | 
     | add_160_74/g383                   | CI v -> CO v | ADDFX1    | 0.267 |   3.561 |   14.619 | 
     | add_160_74/g382                   | CI v -> CO v | ADDFX1    | 0.265 |   3.825 |   14.884 | 
     | add_160_74/g381                   | CI v -> S ^  | ADDFX1    | 0.391 |   4.216 |   15.275 | 
     | g6550                             | AN ^ -> Y ^  | NOR2BX1   | 0.152 |   4.369 |   15.427 | 
     | integral_error_accumulator_reg[5] | D ^          | SDFFRHQX1 | 0.000 |   4.369 |   15.428 | 
     +-------------------------------------------------------------------------------------------+ 
Path 69: MET Setup Check with Pin distance_travelled_reg[13]/CK 
Endpoint:   distance_travelled_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.195
- Setup                         0.123
+ Phase Shift                  15.500
= Required Time                15.573
- Arrival Time                  4.288
= Slack Time                   11.284
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.194 |   11.479 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.632 |   0.826 |   12.111 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.246 |   1.073 |   12.357 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.316 |   12.601 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.574 |   12.858 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.831 |   13.115 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.082 |   13.366 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.325 |   13.610 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.252 |   2.578 |   13.862 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.259 |   2.836 |   14.121 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.017 |   14.301 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.270 |   14.555 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.495 |   14.779 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.249 |   3.744 |   15.028 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.207 |   3.951 |   15.235 | 
     | add_157_54/g480            | B v -> Y ^   | NOR2XL    | 0.266 |   4.217 |   15.502 | 
     | add_157_54/g479            | B0 ^ -> Y v  | AOI21X1   | 0.071 |   4.288 |   15.573 | 
     | distance_travelled_reg[13] | D v          | SDFFRHQX1 | 0.000 |   4.288 |   15.573 | 
     +------------------------------------------------------------------------------------+ 
Path 70: MET Setup Check with Pin integral_error_accumulator_reg[4]/CK 
Endpoint:   integral_error_accumulator_reg[4]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.194
- Setup                         0.253
+ Phase Shift                  15.500
= Required Time                15.441
- Arrival Time                  4.092
= Slack Time                   11.349
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                   |              |           |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]              | CK ^         |           |       |   0.193 |   11.542 | 
     | current_state_reg[7]              | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |   12.010 | 
     | g5130                             | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |   12.509 | 
     | g6776                             | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |   12.809 | 
     | g5022                             | A ^ -> Y v   | NAND2XL   | 0.303 |   1.762 |   13.112 | 
     | g5021                             | A v -> Y ^   | INVX1     | 0.130 |   1.892 |   13.241 | 
     | g5019                             | C ^ -> Y v   | NAND3X1   | 0.147 |   2.039 |   13.388 | 
     | g5010                             | B v -> Y v   | AND2X1    | 0.220 |   2.259 |   13.608 | 
     | g4962                             | A v -> S ^   | ADDFX1    | 0.411 |   2.669 |   14.018 | 
     | g4961                             | A ^ -> Y v   | INVX1     | 0.093 |   2.762 |   14.111 | 
     | add_160_74/g385                   | CI v -> CO v | ADDFX1    | 0.267 |   3.029 |   14.378 | 
     | add_160_74/g384                   | CI v -> CO v | ADDFX1    | 0.265 |   3.294 |   14.643 | 
     | add_160_74/g383                   | CI v -> CO v | ADDFX1    | 0.267 |   3.561 |   14.910 | 
     | add_160_74/g382                   | CI v -> S ^  | ADDFX1    | 0.395 |   3.956 |   15.305 | 
     | g6542                             | AN ^ -> Y ^  | NOR2BX1   | 0.136 |   4.091 |   15.441 | 
     | integral_error_accumulator_reg[4] | D ^          | SDFFRHQX1 | 0.000 |   4.092 |   15.441 | 
     +-------------------------------------------------------------------------------------------+ 
Path 71: MET Setup Check with Pin distance_travelled_reg[12]/CK 
Endpoint:   distance_travelled_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.195
- Setup                         0.113
+ Phase Shift                  15.500
= Required Time                15.582
- Arrival Time                  4.114
= Slack Time                   11.468
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.194 |   11.663 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.632 |   0.826 |   12.294 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.246 |   1.073 |   12.541 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.316 |   12.785 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.574 |   13.042 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.831 |   13.299 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.082 |   13.550 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.325 |   13.793 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.252 |   2.578 |   14.046 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.259 |   2.836 |   14.304 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.017 |   14.485 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.270 |   14.739 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.495 |   14.963 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.249 |   3.744 |   15.212 | 
     | add_157_54/g482            | B ^ -> Y v   | NAND2XL   | 0.207 |   3.951 |   15.419 | 
     | add_157_54/g481            | B0 v -> Y v  | OA21XL    | 0.163 |   4.114 |   15.582 | 
     | distance_travelled_reg[12] | D v          | SDFFRHQX1 | 0.000 |   4.114 |   15.582 | 
     +------------------------------------------------------------------------------------+ 
Path 72: MET Setup Check with Pin current_state_reg[1]/CK 
Endpoint:   current_state_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.196
- Setup                         0.230
+ Phase Shift                  15.500
= Required Time                15.466
- Arrival Time                  3.981
= Slack Time                   11.485
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^         |           |       |   0.193 |   11.678 | 
     | current_state_reg[7] | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |   12.146 | 
     | g5130                | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |   12.645 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |   12.945 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.303 |   1.762 |   13.247 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.130 |   1.892 |   13.377 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |   13.499 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.308 |   2.323 |   13.807 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |   14.035 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |   14.118 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |   14.211 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |   14.402 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |   14.492 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.561 |   3.568 |   15.052 | 
     | g6774                | C v -> Y v   | OR3X1     | 0.347 |   3.915 |   15.400 | 
     | g6453                | B0 v -> Y ^  | OAI21X1   | 0.066 |   3.981 |   15.466 | 
     | current_state_reg[1] | D ^          | SDFFRHQX1 | 0.000 |   3.981 |   15.466 | 
     +------------------------------------------------------------------------------+ 
Path 73: MET Setup Check with Pin integral_error_accumulator_reg[3]/CK 
Endpoint:   integral_error_accumulator_reg[3]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.194
- Setup                         0.254
+ Phase Shift                  15.500
= Required Time                15.440
- Arrival Time                  3.822
= Slack Time                   11.618
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                   |              |           |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]              | CK ^         |           |       |   0.193 |   11.811 | 
     | current_state_reg[7]              | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |   12.279 | 
     | g5130                             | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |   12.778 | 
     | g6776                             | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |   13.077 | 
     | g5022                             | A ^ -> Y v   | NAND2XL   | 0.303 |   1.762 |   13.380 | 
     | g5021                             | A v -> Y ^   | INVX1     | 0.130 |   1.892 |   13.510 | 
     | g5019                             | C ^ -> Y v   | NAND3X1   | 0.147 |   2.039 |   13.657 | 
     | g5010                             | B v -> Y v   | AND2X1    | 0.220 |   2.259 |   13.876 | 
     | g4962                             | A v -> S ^   | ADDFX1    | 0.411 |   2.669 |   14.287 | 
     | g4961                             | A ^ -> Y v   | INVX1     | 0.093 |   2.762 |   14.380 | 
     | add_160_74/g385                   | CI v -> CO v | ADDFX1    | 0.267 |   3.029 |   14.646 | 
     | add_160_74/g384                   | CI v -> CO v | ADDFX1    | 0.265 |   3.294 |   14.911 | 
     | add_160_74/g383                   | CI v -> S ^  | ADDFX1    | 0.392 |   3.686 |   15.303 | 
     | g6548                             | AN ^ -> Y ^  | NOR2BX1   | 0.137 |   3.822 |   15.440 | 
     | integral_error_accumulator_reg[3] | D ^          | SDFFRHQX1 | 0.000 |   3.822 |   15.440 | 
     +-------------------------------------------------------------------------------------------+ 
Path 74: MET Setup Check with Pin distance_travelled_reg[11]/CK 
Endpoint:   distance_travelled_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.196
- Setup                         0.120
+ Phase Shift                  15.500
= Required Time                15.576
- Arrival Time                  3.812
= Slack Time                   11.764
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.194 |   11.958 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.632 |   0.826 |   12.590 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.246 |   1.073 |   12.836 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.316 |   13.080 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.574 |   13.338 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.831 |   13.595 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.082 |   13.845 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.325 |   14.089 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.252 |   2.578 |   14.341 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.259 |   2.836 |   14.600 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.017 |   14.781 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.270 |   15.034 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.495 |   15.258 | 
     | add_157_54/g484            | B v -> Y ^   | NOR2XL    | 0.249 |   3.744 |   15.508 | 
     | add_157_54/g483            | B0 ^ -> Y v  | AOI21X1   | 0.068 |   3.812 |   15.576 | 
     | distance_travelled_reg[11] | D v          | SDFFRHQX1 | 0.000 |   3.812 |   15.576 | 
     +------------------------------------------------------------------------------------+ 
Path 75: MET Setup Check with Pin current_state_reg[2]/CK 
Endpoint:   current_state_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.196
- Setup                         0.118
+ Phase Shift                  15.500
= Required Time                15.577
- Arrival Time                  3.779
= Slack Time                   11.799
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^         |           |       |   0.193 |   11.992 | 
     | current_state_reg[7] | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |   12.460 | 
     | g5130                | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |   12.959 | 
     | g6776                | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |   13.259 | 
     | g5022                | A ^ -> Y v   | NAND2XL   | 0.303 |   1.762 |   13.561 | 
     | g5021                | A v -> Y ^   | INVX1     | 0.130 |   1.892 |   13.691 | 
     | g5016                | B ^ -> Y v   | NOR2XL    | 0.122 |   2.014 |   13.813 | 
     | g5001                | AN v -> Y v  | NAND3BX1  | 0.308 |   2.322 |   14.121 | 
     | g4992                | C v -> Y ^   | NOR3X1    | 0.227 |   2.550 |   14.349 | 
     | g4988                | A ^ -> Y v   | CLKINVX1  | 0.083 |   2.633 |   14.432 | 
     | g4964                | C0 v -> Y ^  | OAI211XL  | 0.093 |   2.726 |   14.525 | 
     | g4963                | A1N ^ -> Y ^ | OAI2BB1X1 | 0.190 |   2.917 |   14.715 | 
     | g4959                | A1 ^ -> Y v  | AOI211X1  | 0.090 |   3.007 |   14.806 | 
     | g4957                | AN v -> Y v  | NAND4BXL  | 0.561 |   3.568 |   15.366 | 
     | g6501                | AN v -> Y v  | NOR3BXL   | 0.211 |   3.779 |   15.577 | 
     | current_state_reg[2] | D v          | SDFFRHQX1 | 0.000 |   3.779 |   15.577 | 
     +------------------------------------------------------------------------------+ 
Path 76: MET Setup Check with Pin integral_error_accumulator_reg[2]/CK 
Endpoint:   integral_error_accumulator_reg[2]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.194
- Setup                         0.254
+ Phase Shift                  15.500
= Required Time                15.441
- Arrival Time                  3.569
= Slack Time                   11.872
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                   |              |           |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-----------+-------+---------+----------| 
     | current_state_reg[7]              | CK ^         |           |       |   0.193 |   12.065 | 
     | current_state_reg[7]              | CK ^ -> Q v  | SDFFRHQX1 | 0.468 |   0.661 |   12.533 | 
     | g5130                             | A v -> Y ^   | NOR2XL    | 0.499 |   1.160 |   13.032 | 
     | g6776                             | AN ^ -> Y ^  | NOR2BX1   | 0.299 |   1.460 |   13.332 | 
     | g5022                             | A ^ -> Y v   | NAND2XL   | 0.303 |   1.762 |   13.634 | 
     | g5021                             | A v -> Y ^   | INVX1     | 0.130 |   1.892 |   13.764 | 
     | g5019                             | C ^ -> Y v   | NAND3X1   | 0.147 |   2.039 |   13.911 | 
     | g5010                             | B v -> Y v   | AND2X1    | 0.220 |   2.259 |   14.130 | 
     | g4962                             | A v -> S ^   | ADDFX1    | 0.411 |   2.669 |   14.541 | 
     | g4961                             | A ^ -> Y v   | INVX1     | 0.093 |   2.762 |   14.634 | 
     | add_160_74/g385                   | CI v -> CO v | ADDFX1    | 0.267 |   3.029 |   14.901 | 
     | add_160_74/g384                   | CI v -> S ^  | ADDFX1    | 0.402 |   3.431 |   15.302 | 
     | g6541                             | AN ^ -> Y ^  | NOR2BX1   | 0.138 |   3.569 |   15.441 | 
     | integral_error_accumulator_reg[2] | D ^          | SDFFRHQX1 | 0.000 |   3.569 |   15.441 | 
     +-------------------------------------------------------------------------------------------+ 
Path 77: MET Setup Check with Pin distance_travelled_reg[10]/CK 
Endpoint:   distance_travelled_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.196
- Setup                         0.129
+ Phase Shift                  15.500
= Required Time                15.566
- Arrival Time                  3.655
= Slack Time                   11.911
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]       | CK ^         |           |       |   0.194 |   12.105 | 
     | current_speed_reg[0]       | CK ^ -> Q ^  | SDFFRHQX1 | 0.632 |   0.826 |   12.737 | 
     | add_157_54/g499            | B ^ -> Y ^   | AND2X1    | 0.246 |   1.073 |   12.984 | 
     | add_157_54/g497            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.316 |   13.227 | 
     | add_157_54/g496            | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.574 |   13.485 | 
     | add_157_54/g495            | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.831 |   13.742 | 
     | add_157_54/g494            | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.082 |   13.993 | 
     | add_157_54/g493            | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.325 |   14.236 | 
     | add_157_54/g492            | CI ^ -> CO ^ | ADDFX1    | 0.252 |   2.578 |   14.489 | 
     | add_157_54/g491            | CI ^ -> CO ^ | ADDFX1    | 0.259 |   2.836 |   14.747 | 
     | add_157_54/g490            | B ^ -> Y v   | NAND2XL   | 0.181 |   3.017 |   14.928 | 
     | add_157_54/g488            | B v -> Y ^   | NOR2XL    | 0.253 |   3.270 |   15.181 | 
     | add_157_54/g486            | B ^ -> Y v   | NAND2XL   | 0.224 |   3.495 |   15.406 | 
     | add_157_54/g485            | B0 v -> Y v  | OA21X1    | 0.161 |   3.655 |   15.566 | 
     | distance_travelled_reg[10] | D v          | SDFFRHQX1 | 0.000 |   3.655 |   15.566 | 
     +------------------------------------------------------------------------------------+ 
Path 78: MET Setup Check with Pin integral_error_accumulator_reg[1]/CK 
Endpoint:   integral_error_accumulator_reg[1]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.195
- Setup                         0.257
+ Phase Shift                  15.500
= Required Time                15.439
- Arrival Time                  3.293
= Slack Time                   12.145
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                   |             |           |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+---------+----------| 
     | current_state_reg[7]              | CK ^        |           |       |   0.193 |   12.339 | 
     | current_state_reg[7]              | CK ^ -> Q v | SDFFRHQX1 | 0.468 |   0.661 |   12.807 | 
     | g5130                             | A v -> Y ^  | NOR2XL    | 0.499 |   1.160 |   13.306 | 
     | g6776                             | AN ^ -> Y ^ | NOR2BX1   | 0.299 |   1.460 |   13.605 | 
     | g5022                             | A ^ -> Y v  | NAND2XL   | 0.303 |   1.762 |   13.908 | 
     | g5021                             | A v -> Y ^  | INVX1     | 0.130 |   1.892 |   14.038 | 
     | g5019                             | C ^ -> Y v  | NAND3X1   | 0.147 |   2.039 |   14.185 | 
     | g5010                             | B v -> Y v  | AND2X1    | 0.220 |   2.259 |   14.404 | 
     | g4962                             | A v -> S ^  | ADDFX1    | 0.411 |   2.669 |   14.815 | 
     | g4961                             | A ^ -> Y v  | INVX1     | 0.093 |   2.762 |   14.908 | 
     | add_160_74/g385                   | CI v -> S ^ | ADDFX1    | 0.391 |   3.153 |   15.298 | 
     | g6540                             | AN ^ -> Y ^ | NOR2BX1   | 0.141 |   3.293 |   15.439 | 
     | integral_error_accumulator_reg[1] | D ^         | SDFFRHQX1 | 0.000 |   3.293 |   15.439 | 
     +------------------------------------------------------------------------------------------+ 
Path 79: MET Setup Check with Pin distance_travelled_reg[9]/CK 
Endpoint:   distance_travelled_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.195
- Setup                         0.122
+ Phase Shift                  15.500
= Required Time                15.572
- Arrival Time                  3.345
= Slack Time                   12.227
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.195
     = Beginpoint Arrival Time       0.195
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[0]      | CK ^         |           |       |   0.194 |   12.422 | 
     | current_speed_reg[0]      | CK ^ -> Q ^  | SDFFRHQX1 | 0.632 |   0.826 |   13.054 | 
     | add_157_54/g499           | B ^ -> Y ^   | AND2X1    | 0.246 |   1.073 |   13.300 | 
     | add_157_54/g497           | CI ^ -> CO ^ | ADDFX1    | 0.244 |   1.316 |   13.544 | 
     | add_157_54/g496           | CI ^ -> CO ^ | ADDFX1    | 0.258 |   1.574 |   13.801 | 
     | add_157_54/g495           | CI ^ -> CO ^ | ADDFX1    | 0.257 |   1.831 |   14.058 | 
     | add_157_54/g494           | CI ^ -> CO ^ | ADDFX1    | 0.251 |   2.082 |   14.309 | 
     | add_157_54/g493           | CI ^ -> CO ^ | ADDFX1    | 0.244 |   2.325 |   14.553 | 
     | add_157_54/g492           | CI ^ -> CO ^ | ADDFX1    | 0.252 |   2.578 |   14.805 | 
     | add_157_54/g491           | CI ^ -> CO ^ | ADDFX1    | 0.259 |   2.836 |   15.064 | 
     | add_157_54/g490           | B ^ -> Y v   | NAND2XL   | 0.181 |   3.017 |   15.244 | 
     | add_157_54/g488           | B v -> Y ^   | NOR2XL    | 0.253 |   3.270 |   15.498 | 
     | add_157_54/g487           | B0 ^ -> Y v  | AOI21X1   | 0.075 |   3.345 |   15.572 | 
     | distance_travelled_reg[9] | D v          | SDFFRHQX1 | 0.000 |   3.345 |   15.572 | 
     +-----------------------------------------------------------------------------------+ 
Path 80: MET Setup Check with Pin distance_travelled_reg[8]/CK 
Endpoint:   distance_travelled_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[1]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.195
- Setup                         0.222
+ Phase Shift                  15.500
= Required Time                15.473
- Arrival Time                  3.151
= Slack Time                   12.321
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[1]      | CK ^         |           |       |   0.194 |   12.516 | 
     | current_speed_reg[1]      | CK ^ -> Q v  | SDFFRHQX1 | 0.691 |   0.885 |   13.207 | 
     | add_157_54/g497           | A v -> CO v  | ADDFX1    | 0.358 |   1.244 |   13.565 | 
     | add_157_54/g496           | CI v -> CO v | ADDFX1    | 0.270 |   1.514 |   13.835 | 
     | add_157_54/g495           | CI v -> CO v | ADDFX1    | 0.270 |   1.784 |   14.105 | 
     | add_157_54/g494           | CI v -> CO v | ADDFX1    | 0.264 |   2.048 |   14.369 | 
     | add_157_54/g493           | CI v -> CO v | ADDFX1    | 0.257 |   2.305 |   14.627 | 
     | add_157_54/g492           | CI v -> CO v | ADDFX1    | 0.265 |   2.571 |   14.892 | 
     | add_157_54/g491           | CI v -> CO v | ADDFX1    | 0.271 |   2.842 |   15.163 | 
     | add_157_54/g490           | B v -> Y ^   | NAND2XL   | 0.138 |   2.980 |   15.301 | 
     | add_157_54/g489           | B0 ^ -> Y ^  | OA21X1    | 0.171 |   3.151 |   15.473 | 
     | distance_travelled_reg[8] | D ^          | SDFFRHQX1 | 0.000 |   3.151 |   15.473 | 
     +-----------------------------------------------------------------------------------+ 
Path 81: MET Setup Check with Pin distance_travelled_reg[7]/CK 
Endpoint:   distance_travelled_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[1]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.194
- Setup                         0.211
+ Phase Shift                  15.500
= Required Time                15.483
- Arrival Time                  2.972
= Slack Time                   12.511
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[1]      | CK ^         |           |       |   0.194 |   12.705 | 
     | current_speed_reg[1]      | CK ^ -> Q v  | SDFFRHQX1 | 0.691 |   0.885 |   13.396 | 
     | add_157_54/g497           | A v -> CO v  | ADDFX1    | 0.358 |   1.244 |   13.754 | 
     | add_157_54/g496           | CI v -> CO v | ADDFX1    | 0.270 |   1.514 |   14.025 | 
     | add_157_54/g495           | CI v -> CO v | ADDFX1    | 0.270 |   1.784 |   14.294 | 
     | add_157_54/g494           | CI v -> CO v | ADDFX1    | 0.264 |   2.048 |   14.558 | 
     | add_157_54/g493           | CI v -> CO v | ADDFX1    | 0.257 |   2.305 |   14.816 | 
     | add_157_54/g492           | CI v -> CO v | ADDFX1    | 0.265 |   2.571 |   15.081 | 
     | add_157_54/g491           | CI v -> S ^  | ADDFX1    | 0.402 |   2.972 |   15.483 | 
     | distance_travelled_reg[7] | D ^          | SDFFRHQX1 | 0.000 |   2.972 |   15.483 | 
     +-----------------------------------------------------------------------------------+ 
Path 82: MET Setup Check with Pin integral_error_accumulator_reg[0]/CK 
Endpoint:   integral_error_accumulator_reg[0]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: current_state_reg[7]/Q              (v) triggered by  leading edge 
of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.195
- Setup                         0.256
+ Phase Shift                  15.500
= Required Time                15.439
- Arrival Time                  2.681
= Slack Time                   12.758
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                                   |             |           |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+---------+----------| 
     | current_state_reg[7]              | CK ^        |           |       |   0.193 |   12.951 | 
     | current_state_reg[7]              | CK ^ -> Q v | SDFFRHQX1 | 0.468 |   0.661 |   13.419 | 
     | g5130                             | A v -> Y ^  | NOR2XL    | 0.499 |   1.160 |   13.918 | 
     | g6776                             | AN ^ -> Y ^ | NOR2BX1   | 0.299 |   1.460 |   14.218 | 
     | g5023                             | C ^ -> Y v  | NAND3BX1  | 0.216 |   1.676 |   14.434 | 
     | g5014                             | B v -> Y ^  | NOR2XL    | 0.272 |   1.948 |   14.706 | 
     | g6580                             | C ^ -> Y v  | NAND3X2   | 0.538 |   2.486 |   15.244 | 
     | g6552                             | B v -> Y ^  | NOR2BX1   | 0.195 |   2.681 |   15.439 | 
     | integral_error_accumulator_reg[0] | D ^         | SDFFRHQX1 | 0.000 |   2.681 |   15.439 | 
     +------------------------------------------------------------------------------------------+ 
Path 83: MET Setup Check with Pin distance_travelled_reg[6]/CK 
Endpoint:   distance_travelled_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[1]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.193
- Setup                         0.211
+ Phase Shift                  15.500
= Required Time                15.481
- Arrival Time                  2.705
= Slack Time                   12.776
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[1]      | CK ^         |           |       |   0.194 |   12.971 | 
     | current_speed_reg[1]      | CK ^ -> Q v  | SDFFRHQX1 | 0.691 |   0.885 |   13.662 | 
     | add_157_54/g497           | A v -> CO v  | ADDFX1    | 0.358 |   1.244 |   14.020 | 
     | add_157_54/g496           | CI v -> CO v | ADDFX1    | 0.270 |   1.514 |   14.291 | 
     | add_157_54/g495           | CI v -> CO v | ADDFX1    | 0.270 |   1.784 |   14.560 | 
     | add_157_54/g494           | CI v -> CO v | ADDFX1    | 0.264 |   2.048 |   14.824 | 
     | add_157_54/g493           | CI v -> CO v | ADDFX1    | 0.257 |   2.305 |   15.082 | 
     | add_157_54/g492           | CI v -> S ^  | ADDFX1    | 0.400 |   2.705 |   15.481 | 
     | distance_travelled_reg[6] | D ^          | SDFFRHQX1 | 0.000 |   2.705 |   15.481 | 
     +-----------------------------------------------------------------------------------+ 
Path 84: MET Setup Check with Pin current_state_reg[3]/CK 
Endpoint:   current_state_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.199
- Setup                         0.229
+ Phase Shift                  15.500
= Required Time                15.470
- Arrival Time                  2.587
= Slack Time                   12.883
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |             |           |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^        |           |       |   0.193 |   13.077 | 
     | current_state_reg[7] | CK ^ -> Q v | SDFFRHQX1 | 0.468 |   0.661 |   13.545 | 
     | g5130                | A v -> Y ^  | NOR2XL    | 0.499 |   1.160 |   14.044 | 
     | g5039                | B ^ -> Y v  | NAND2XL   | 0.307 |   1.468 |   14.351 | 
     | g6672                | B v -> Y ^  | NOR2XL    | 0.291 |   1.759 |   14.642 | 
     | g6586                | B ^ -> Y v  | NAND2XL   | 0.281 |   2.040 |   14.923 | 
     | g6566                | C v -> Y ^  | NOR3X1    | 0.209 |   2.249 |   15.133 | 
     | g6491                | B2 ^ -> Y v | AOI33XL   | 0.198 |   2.447 |   15.330 | 
     | g6474                | B v -> Y ^  | NOR2BX1   | 0.140 |   2.587 |   15.470 | 
     | current_state_reg[3] | D ^         | SDFFRHQX1 | 0.000 |   2.587 |   15.470 | 
     +-----------------------------------------------------------------------------+ 
Path 85: MET Setup Check with Pin current_state_reg[8]/CK 
Endpoint:   current_state_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.193
- Setup                         0.235
+ Phase Shift                  15.500
= Required Time                15.458
- Arrival Time                  2.548
= Slack Time                   12.911
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |             |           |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^        |           |       |   0.193 |   13.104 | 
     | current_state_reg[7] | CK ^ -> Q v | SDFFRHQX1 | 0.468 |   0.661 |   13.572 | 
     | g5130                | A v -> Y ^  | NOR2XL    | 0.499 |   1.160 |   14.071 | 
     | g5039                | B ^ -> Y v  | NAND2XL   | 0.307 |   1.468 |   14.378 | 
     | g6672                | B v -> Y ^  | NOR2XL    | 0.291 |   1.759 |   14.669 | 
     | g6586                | B ^ -> Y v  | NAND2XL   | 0.281 |   2.040 |   14.951 | 
     | g6566                | C v -> Y ^  | NOR3X1    | 0.209 |   2.249 |   15.160 | 
     | g6492                | A0 ^ -> Y v | OAI211X1  | 0.148 |   2.398 |   15.308 | 
     | g6481                | B v -> Y ^  | NOR2XL    | 0.150 |   2.548 |   15.458 | 
     | current_state_reg[8] | D ^         | SDFFRHQX1 | 0.000 |   2.548 |   15.458 | 
     +-----------------------------------------------------------------------------+ 
Path 86: MET Setup Check with Pin distance_travelled_reg[5]/CK 
Endpoint:   distance_travelled_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[1]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.191
- Setup                         0.214
+ Phase Shift                  15.500
= Required Time                15.477
- Arrival Time                  2.453
= Slack Time                   13.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[1]      | CK ^         |           |       |   0.194 |   13.219 | 
     | current_speed_reg[1]      | CK ^ -> Q v  | SDFFRHQX1 | 0.691 |   0.885 |   13.910 | 
     | add_157_54/g497           | A v -> CO v  | ADDFX1    | 0.358 |   1.244 |   14.268 | 
     | add_157_54/g496           | CI v -> CO v | ADDFX1    | 0.270 |   1.514 |   14.539 | 
     | add_157_54/g495           | CI v -> CO v | ADDFX1    | 0.270 |   1.784 |   14.808 | 
     | add_157_54/g494           | CI v -> CO v | ADDFX1    | 0.264 |   2.048 |   15.072 | 
     | add_157_54/g493           | CI v -> S ^  | ADDFX1    | 0.405 |   2.453 |   15.477 | 
     | distance_travelled_reg[5] | D ^          | SDFFRHQX1 | 0.000 |   2.453 |   15.477 | 
     +-----------------------------------------------------------------------------------+ 
Path 87: MET Setup Check with Pin acceleration_reg[0]/CK 
Endpoint:   acceleration_reg[0]/D  (v) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.193
- Setup                         0.220
+ Phase Shift                  15.500
= Required Time                15.473
- Arrival Time                  2.338
= Slack Time                   13.136
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |             |           |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^        |           |       |   0.193 |   13.329 | 
     | current_state_reg[7] | CK ^ -> Q v | SDFFRHQX1 | 0.468 |   0.661 |   13.797 | 
     | g5130                | A v -> Y ^  | NOR2XL    | 0.499 |   1.160 |   14.296 | 
     | g6776                | AN ^ -> Y ^ | NOR2BX1   | 0.299 |   1.460 |   14.596 | 
     | g5023                | C ^ -> Y v  | NAND3BX1  | 0.216 |   1.676 |   14.811 | 
     | g5014                | B v -> Y ^  | NOR2XL    | 0.272 |   1.948 |   15.083 | 
     | g6575                | AN ^ -> Y ^ | NOR4BX1   | 0.308 |   2.256 |   15.392 | 
     | g6499                | B ^ -> Y v  | NOR3X1    | 0.082 |   2.338 |   15.473 | 
     | acceleration_reg[0]  | D v         | SDFFSHQX1 | 0.000 |   2.338 |   15.473 | 
     +-----------------------------------------------------------------------------+ 
Path 88: MET Setup Check with Pin current_state_reg[0]/CK 
Endpoint:   current_state_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.196
- Setup                         0.235
+ Phase Shift                  15.500
= Required Time                15.461
- Arrival Time                  2.267
= Slack Time                   13.194
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |             |           |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+---------+----------| 
     | current_state_reg[7] | CK ^        |           |       |   0.193 |   13.387 | 
     | current_state_reg[7] | CK ^ -> Q v | SDFFRHQX1 | 0.468 |   0.661 |   13.855 | 
     | g5130                | A v -> Y ^  | NOR2XL    | 0.499 |   1.160 |   14.354 | 
     | g5037                | B ^ -> Y v  | NAND2BX1  | 0.218 |   1.378 |   14.572 | 
     | g6775                | B0 v -> Y v | AO21X1    | 0.206 |   1.584 |   14.778 | 
     | g6502                | C0 v -> Y ^ | AOI222XL  | 0.219 |   1.804 |   14.997 | 
     | g6482                | A1 ^ -> Y v | OAI22X1   | 0.142 |   1.945 |   15.139 | 
     | g6470                | C0 v -> Y ^ | AOI211X1  | 0.182 |   2.128 |   15.322 | 
     | g6454                | A1 ^ -> Y v | OAI211X1  | 0.139 |   2.267 |   15.461 | 
     | current_state_reg[0] | D v         | SDFFSHQX1 | 0.000 |   2.267 |   15.461 | 
     +-----------------------------------------------------------------------------+ 
Path 89: MET Setup Check with Pin indicators_reg[0]/CK 
Endpoint:   indicators_reg[0]/D    (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.192
- Setup                         0.250
+ Phase Shift                  15.500
= Required Time                15.442
- Arrival Time                  2.209
= Slack Time                   13.232
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |             |           |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+---------+----------| 
     | current_state_reg[4] | CK ^        |           |       |   0.193 |   13.426 | 
     | current_state_reg[4] | CK ^ -> Q v | SDFFRHQX1 | 0.461 |   0.655 |   13.887 | 
     | g5134                | A v -> Y ^  | INVX1     | 0.122 |   0.777 |   14.009 | 
     | g5131                | A ^ -> Y v  | NAND2XL   | 0.556 |   1.332 |   14.565 | 
     | g5020                | B v -> Y ^  | NOR3X1    | 0.329 |   1.662 |   14.894 | 
     | g5007                | C ^ -> Y v  | NAND3BX1  | 0.354 |   2.015 |   15.248 | 
     | g4997                | B v -> Y ^  | NAND2BX1  | 0.194 |   2.209 |   15.441 | 
     | indicators_reg[0]    | D ^         | SDFFRHQX1 | 0.000 |   2.209 |   15.442 | 
     +-----------------------------------------------------------------------------+ 
Path 90: MET Setup Check with Pin acceleration_reg[1]/CK 
Endpoint:   acceleration_reg[1]/D  (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.193
- Setup                         0.288
+ Phase Shift                  15.500
= Required Time                15.405
- Arrival Time                  2.172
= Slack Time                   13.233
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |             |           |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+---------+----------| 
     | current_state_reg[4] | CK ^        |           |       |   0.193 |   13.426 | 
     | current_state_reg[4] | CK ^ -> Q v | SDFFRHQX1 | 0.461 |   0.655 |   13.888 | 
     | g5134                | A v -> Y ^  | INVX1     | 0.122 |   0.777 |   14.010 | 
     | g5131                | A ^ -> Y v  | NAND2XL   | 0.556 |   1.332 |   14.565 | 
     | g5020                | B v -> Y ^  | NOR3X1    | 0.329 |   1.662 |   14.895 | 
     | g5007                | C ^ -> Y v  | NAND3BX1  | 0.354 |   2.015 |   15.248 | 
     | g4990                | C0 v -> Y ^ | OAI211X1  | 0.157 |   2.172 |   15.405 | 
     | acceleration_reg[1]  | D ^         | SDFFRXL   | 0.000 |   2.172 |   15.405 | 
     +-----------------------------------------------------------------------------+ 
Path 91: MET Setup Check with Pin indicators_reg[1]/CK 
Endpoint:   indicators_reg[1]/D    (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.192
- Setup                         0.247
+ Phase Shift                  15.500
= Required Time                15.445
- Arrival Time                  2.186
= Slack Time                   13.259
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |             |           |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+---------+----------| 
     | current_state_reg[4] | CK ^        |           |       |   0.193 |   13.452 | 
     | current_state_reg[4] | CK ^ -> Q v | SDFFRHQX1 | 0.461 |   0.655 |   13.914 | 
     | g5134                | A v -> Y ^  | INVX1     | 0.122 |   0.777 |   14.035 | 
     | g5131                | A ^ -> Y v  | NAND2XL   | 0.556 |   1.332 |   14.591 | 
     | g5020                | B v -> Y ^  | NOR3X1    | 0.329 |   1.662 |   14.920 | 
     | g5138                | C ^ -> Y v  | NAND3BX1  | 0.337 |   1.999 |   15.258 | 
     | g4998                | B v -> Y ^  | NAND2BX1  | 0.187 |   2.186 |   15.444 | 
     | indicators_reg[1]    | D ^         | SDFFRHQX1 | 0.000 |   2.186 |   15.445 | 
     +-----------------------------------------------------------------------------+ 
Path 92: MET Setup Check with Pin distance_travelled_reg[4]/CK 
Endpoint:   distance_travelled_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[1]/Q      (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.192
- Setup                         0.214
+ Phase Shift                  15.500
= Required Time                15.478
- Arrival Time                  2.193
= Slack Time                   13.284
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.194
     = Beginpoint Arrival Time       0.194
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                           |              |           |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+---------+----------| 
     | current_speed_reg[1]      | CK ^         |           |       |   0.194 |   13.479 | 
     | current_speed_reg[1]      | CK ^ -> Q v  | SDFFRHQX1 | 0.691 |   0.885 |   14.170 | 
     | add_157_54/g497           | A v -> CO v  | ADDFX1    | 0.358 |   1.244 |   14.528 | 
     | add_157_54/g496           | CI v -> CO v | ADDFX1    | 0.270 |   1.514 |   14.798 | 
     | add_157_54/g495           | CI v -> CO v | ADDFX1    | 0.270 |   1.784 |   15.068 | 
     | add_157_54/g494           | CI v -> S ^  | ADDFX1    | 0.409 |   2.193 |   15.478 | 
     | distance_travelled_reg[4] | D ^          | SDFFRHQX1 | 0.000 |   2.193 |   15.478 | 
     +-----------------------------------------------------------------------------------+ 
Path 93: MET Setup Check with Pin steering_reg[0]/CK 
Endpoint:   steering_reg[0]/D      (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.195
- Setup                         0.236
+ Phase Shift                  15.500
= Required Time                15.458
- Arrival Time                  2.168
= Slack Time                   13.290
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |             |           |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+---------+----------| 
     | current_state_reg[4] | CK ^        |           |       |   0.193 |   13.483 | 
     | current_state_reg[4] | CK ^ -> Q v | SDFFRHQX1 | 0.461 |   0.655 |   13.945 | 
     | g5134                | A v -> Y ^  | INVX1     | 0.122 |   0.777 |   14.067 | 
     | g5131                | A ^ -> Y v  | NAND2XL   | 0.556 |   1.332 |   14.622 | 
     | g5020                | B v -> Y ^  | NOR3X1    | 0.329 |   1.662 |   14.952 | 
     | g5007                | C ^ -> Y v  | NAND3BX1  | 0.354 |   2.015 |   15.305 | 
     | g5005                | A v -> Y ^  | INVXL     | 0.153 |   2.168 |   15.458 | 
     | steering_reg[0]      | D ^         | SDFFRHQX1 | 0.000 |   2.168 |   15.458 | 
     +-----------------------------------------------------------------------------+ 
Path 94: MET Setup Check with Pin steering_reg[1]/CK 
Endpoint:   steering_reg[1]/D      (^) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view1
Other End Arrival Time          0.192
- Setup                         0.236
+ Phase Shift                  15.500
= Required Time                15.456
- Arrival Time                  2.153
= Slack Time                   13.303
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.193
     = Beginpoint Arrival Time       0.193
     +-----------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |             |           |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+---------+----------| 
     | current_state_reg[4] | CK ^        |           |       |   0.193 |   13.496 | 
     | current_state_reg[4] | CK ^ -> Q v | SDFFRHQX1 | 0.461 |   0.655 |   13.958 | 
     | g5134                | A v -> Y ^  | INVX1     | 0.122 |   0.777 |   14.080 | 
     | g5131                | A ^ -> Y v  | NAND2XL   | 0.556 |   1.332 |   14.636 | 
     | g5020                | B v -> Y ^  | NOR3X1    | 0.329 |   1.662 |   14.965 | 
     | g5138                | C ^ -> Y v  | NAND3BX1  | 0.337 |   1.999 |   15.302 | 
     | g5004                | A v -> Y ^  | INVXL     | 0.155 |   2.153 |   15.456 | 
     | steering_reg[1]      | D ^         | SDFFRHQX1 | 0.000 |   2.153 |   15.456 | 
     +-----------------------------------------------------------------------------+ 
Path 95: MET Recovery Check with Pin current_speed_reg[1]/CK 
Endpoint:   current_speed_reg[1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.194
- Recovery                      0.151
+ Phase Shift                  15.500
= Required Time                15.543
- Arrival Time                  2.221
= Slack Time                   13.322
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +----------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |            |           |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+---------+----------| 
     |                      | rst v      |           |       |   0.400 |   13.722 | 
     | g5133                | A v -> Y ^ | INVX4     | 0.546 |   0.946 |   14.268 | 
     | FE_OFC0_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.626 |   1.572 |   14.894 | 
     | FE_OFC1_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.630 |   2.202 |   15.524 | 
     | current_speed_reg[1] | RN ^       | SDFFRHQX1 | 0.019 |   2.221 |   15.543 | 
     +----------------------------------------------------------------------------+ 
Path 96: MET Recovery Check with Pin current_speed_reg[3]/CK 
Endpoint:   current_speed_reg[3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.194
- Recovery                      0.151
+ Phase Shift                  15.500
= Required Time                15.543
- Arrival Time                  2.221
= Slack Time                   13.322
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +----------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |            |           |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+---------+----------| 
     |                      | rst v      |           |       |   0.400 |   13.722 | 
     | g5133                | A v -> Y ^ | INVX4     | 0.546 |   0.946 |   14.268 | 
     | FE_OFC0_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.626 |   1.572 |   14.894 | 
     | FE_OFC1_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.630 |   2.202 |   15.524 | 
     | current_speed_reg[3] | RN ^       | SDFFRHQX1 | 0.019 |   2.221 |   15.543 | 
     +----------------------------------------------------------------------------+ 
Path 97: MET Recovery Check with Pin current_speed_reg[2]/CK 
Endpoint:   current_speed_reg[2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.194
- Recovery                      0.151
+ Phase Shift                  15.500
= Required Time                15.543
- Arrival Time                  2.221
= Slack Time                   13.322
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +----------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |            |           |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+---------+----------| 
     |                      | rst v      |           |       |   0.400 |   13.722 | 
     | g5133                | A v -> Y ^ | INVX4     | 0.546 |   0.946 |   14.268 | 
     | FE_OFC0_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.626 |   1.572 |   14.894 | 
     | FE_OFC1_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.630 |   2.202 |   15.524 | 
     | current_speed_reg[2] | RN ^       | SDFFRHQX1 | 0.019 |   2.221 |   15.543 | 
     +----------------------------------------------------------------------------+ 
Path 98: MET Recovery Check with Pin steering_reg[0]/CK 
Endpoint:   steering_reg[0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst                (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.195
- Recovery                      0.151
+ Phase Shift                  15.500
= Required Time                15.543
- Arrival Time                  2.221
= Slack Time                   13.322
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +-----------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                 |            |           |       |  Time   |   Time   | 
     |-----------------+------------+-----------+-------+---------+----------| 
     |                 | rst v      |           |       |   0.400 |   13.722 | 
     | g5133           | A v -> Y ^ | INVX4     | 0.546 |   0.946 |   14.268 | 
     | FE_OFC0_n_11    | A ^ -> Y ^ | CLKBUFX6  | 0.626 |   1.572 |   14.894 | 
     | FE_OFC1_n_11    | A ^ -> Y ^ | CLKBUFX6  | 0.630 |   2.202 |   15.524 | 
     | steering_reg[0] | RN ^       | SDFFRHQX1 | 0.019 |   2.221 |   15.543 | 
     +-----------------------------------------------------------------------+ 
Path 99: MET Recovery Check with Pin current_speed_reg[0]/CK 
Endpoint:   current_speed_reg[0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst                     (v) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.195
- Recovery                      0.151
+ Phase Shift                  15.500
= Required Time                15.543
- Arrival Time                  2.221
= Slack Time                   13.322
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +----------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                      |            |           |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+---------+----------| 
     |                      | rst v      |           |       |   0.400 |   13.722 | 
     | g5133                | A v -> Y ^ | INVX4     | 0.546 |   0.946 |   14.269 | 
     | FE_OFC0_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.626 |   1.572 |   14.894 | 
     | FE_OFC1_n_11         | A ^ -> Y ^ | CLKBUFX6  | 0.630 |   2.202 |   15.524 | 
     | current_speed_reg[0] | RN ^       | SDFFRHQX1 | 0.019 |   2.221 |   15.543 | 
     +----------------------------------------------------------------------------+ 
Path 100: MET Recovery Check with Pin total_power_consumed_reg[4]/CK 
Endpoint:   total_power_consumed_reg[4]/RN (^) checked with  leading edge of 
'clk'
Beginpoint: rst                            (v) triggered by  leading edge of 
'clk'
Path Groups: {async_default}
Analysis View: view1
Other End Arrival Time          0.196
- Recovery                      0.151
+ Phase Shift                  15.500
= Required Time                15.544
- Arrival Time                  2.220
= Slack Time                   13.325
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                             |            |           |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+---------+----------| 
     |                             | rst v      |           |       |   0.400 |   13.725 | 
     | g5133                       | A v -> Y ^ | INVX4     | 0.546 |   0.946 |   14.271 | 
     | FE_OFC0_n_11                | A ^ -> Y ^ | CLKBUFX6  | 0.626 |   1.572 |   14.896 | 
     | FE_OFC1_n_11                | A ^ -> Y ^ | CLKBUFX6  | 0.630 |   2.202 |   15.527 | 
     | total_power_consumed_reg[4] | RN ^       | SDFFRHQX1 | 0.018 |   2.220 |   15.544 | 
     +-----------------------------------------------------------------------------------+ 

