

================================================================
== Vivado HLS Report for 'copy_input_weight'
================================================================
* Date:           Thu Jul 29 20:17:11 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Yolo_demo
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.166|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (enable_read)
	3  / (!enable_read)
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.72>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%trow_loops_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %trow_loops_V)"   --->   Operation 4 'read' 'trow_loops_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%LayerType_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %LayerType)"   --->   Operation 5 'read' 'LayerType_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%IHxIW_read = call i19 @_ssdm_op_Read.ap_auto.i19(i19 %IHxIW)"   --->   Operation 6 'read' 'IHxIW_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weight_load_enable_r = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %weight_load_enable)"   --->   Operation 7 'read' 'weight_load_enable_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%enable_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %enable)"   --->   Operation 8 'read' 'enable_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read)"   --->   Operation 9 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%Padding_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Padding)"   --->   Operation 10 'read' 'Padding_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%TCol_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %TCol)"   --->   Operation 11 'read' 'TCol_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%TRow_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %TRow)"   --->   Operation 12 'read' 'TRow_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%TN_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %TN)"   --->   Operation 13 'read' 'TN_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%TM_MIN_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %TM_MIN)"   --->   Operation 14 'read' 'TM_MIN_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%n_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %n)"   --->   Operation 15 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%m_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %m)"   --->   Operation 16 'read' 'm_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%c_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %c)"   --->   Operation 17 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%r_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %r)"   --->   Operation 18 'read' 'r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%Kernel_stride_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Kernel_stride)"   --->   Operation 19 'read' 'Kernel_stride_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%Kernel_size_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Kernel_size)"   --->   Operation 20 'read' 'Kernel_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%Input_h_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Input_h)"   --->   Operation 21 'read' 'Input_h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%Input_w_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Input_w)"   --->   Operation 22 'read' 'Input_w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%InFM_num_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %InFM_num)"   --->   Operation 23 'read' 'InFM_num_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%Weight_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %Weight_offset)"   --->   Operation 24 'read' 'Weight_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%input3_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %input3_offset)"   --->   Operation 25 'read' 'input3_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%input2_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %input2_offset)"   --->   Operation 26 'read' 'input2_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%input1_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %input1_offset)"   --->   Operation 27 'read' 'input1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%input_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %input_offset)"   --->   Operation 28 'read' 'input_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_r, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 1, i32 64, i32 64, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input1, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str19, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 1, i32 64, i32 64, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input2, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str20, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 16, i32 64, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input3, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str21, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 16, i32 64, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Weight, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str22, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 16, i32 128, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "br i1 %enable_read, label %1, label %._crit_edge" [cnn.cpp:546]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 35 [1/1] (2.55ns)   --->   "%tmp = sub nsw i32 %InFM_num_read, %n_read" [cnn.cpp:549]   --->   Operation 35 'sub' 'tmp' <Predicate = (enable_read)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.47ns)   --->   "%tmp_s = icmp sgt i32 %tmp, %TN_read" [cnn.cpp:549]   --->   Operation 36 'icmp' 'tmp_s' <Predicate = (enable_read)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.69ns)   --->   "%TN_MIN = select i1 %tmp_s, i32 %TN_read, i32 %tmp" [cnn.cpp:549]   --->   Operation 37 'select' 'TN_MIN' <Predicate = (enable_read)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_89 = trunc i4 %LayerType_read to i2" [cnn.cpp:552]   --->   Operation 38 'trunc' 'tmp_89' <Predicate = (enable_read)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 39 [2/2] (8.75ns)   --->   "call fastcc void @input_load(i32* %input_r, i30 %input_offset_read, i32* %input1, i30 %input1_offset_read, i32* %input2, i30 %input2_offset_read, i32* %input3, i30 %input3_offset_read, [2809 x i16]* nocapture %input_buffer_0, [2809 x i16]* nocapture %input_buffer_1, [2809 x i16]* nocapture %input_buffer_2, [2809 x i16]* nocapture %input_buffer_3, i32 %r_read, i32 %c_read, i32 %n_read, i32 %Kernel_stride_read, i32 %Padding_read, i8 %TRow_read, i8 %TCol_read, i32 %Input_w_read, i32 %Input_h_read, i32 %TN_MIN, i19 %IHxIW_read, i2 %tmp_89, i6 %trow_loops_V_read)" [cnn.cpp:552]   --->   Operation 39 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 40 [2/2] (3.78ns)   --->   "call fastcc void @weight_load_reorg(i32* %Weight, i30 %Weight_offset_read, [9 x i16]* nocapture %weight_buffer_0_0, [9 x i16]* nocapture %weight_buffer_0_1, [9 x i16]* nocapture %weight_buffer_0_2, [9 x i16]* nocapture %weight_buffer_0_3, [9 x i16]* nocapture %weight_buffer_1_0, [9 x i16]* nocapture %weight_buffer_1_1, [9 x i16]* nocapture %weight_buffer_1_2, [9 x i16]* nocapture %weight_buffer_1_3, [9 x i16]* nocapture %weight_buffer_2_0, [9 x i16]* nocapture %weight_buffer_2_1, [9 x i16]* nocapture %weight_buffer_2_2, [9 x i16]* nocapture %weight_buffer_2_3, [9 x i16]* nocapture %weight_buffer_3_0, [9 x i16]* nocapture %weight_buffer_3_1, [9 x i16]* nocapture %weight_buffer_3_2, [9 x i16]* nocapture %weight_buffer_3_3, [9 x i16]* nocapture %weight_buffer_4_0, [9 x i16]* nocapture %weight_buffer_4_1, [9 x i16]* nocapture %weight_buffer_4_2, [9 x i16]* nocapture %weight_buffer_4_3, [9 x i16]* nocapture %weight_buffer_5_0, [9 x i16]* nocapture %weight_buffer_5_1, [9 x i16]* nocapture %weight_buffer_5_2, [9 x i16]* nocapture %weight_buffer_5_3, [9 x i16]* nocapture %weight_buffer_6_0, [9 x i16]* nocapture %weight_buffer_6_1, [9 x i16]* nocapture %weight_buffer_6_2, [9 x i16]* nocapture %weight_buffer_6_3, [9 x i16]* nocapture %weight_buffer_7_0, [9 x i16]* nocapture %weight_buffer_7_1, [9 x i16]* nocapture %weight_buffer_7_2, [9 x i16]* nocapture %weight_buffer_7_3, [9 x i16]* nocapture %weight_buffer_8_0, [9 x i16]* nocapture %weight_buffer_8_1, [9 x i16]* nocapture %weight_buffer_8_2, [9 x i16]* nocapture %weight_buffer_8_3, [9 x i16]* nocapture %weight_buffer_9_0, [9 x i16]* nocapture %weight_buffer_9_1, [9 x i16]* nocapture %weight_buffer_9_2, [9 x i16]* nocapture %weight_buffer_9_3, [9 x i16]* nocapture %weight_buffer_10_0, [9 x i16]* nocapture %weight_buffer_10_1, [9 x i16]* nocapture %weight_buffer_10_2, [9 x i16]* nocapture %weight_buffer_10_3, [9 x i16]* nocapture %weight_buffer_11_0, [9 x i16]* nocapture %weight_buffer_11_1, [9 x i16]* nocapture %weight_buffer_11_2, [9 x i16]* nocapture %weight_buffer_11_3, [9 x i16]* nocapture %weight_buffer_12_0, [9 x i16]* nocapture %weight_buffer_12_1, [9 x i16]* nocapture %weight_buffer_12_2, [9 x i16]* nocapture %weight_buffer_12_3, [9 x i16]* nocapture %weight_buffer_13_0, [9 x i16]* nocapture %weight_buffer_13_1, [9 x i16]* nocapture %weight_buffer_13_2, [9 x i16]* nocapture %weight_buffer_13_3, [9 x i16]* nocapture %weight_buffer_14_0, [9 x i16]* nocapture %weight_buffer_14_1, [9 x i16]* nocapture %weight_buffer_14_2, [9 x i16]* nocapture %weight_buffer_14_3, [9 x i16]* nocapture %weight_buffer_15_0, [9 x i16]* nocapture %weight_buffer_15_1, [9 x i16]* nocapture %weight_buffer_15_2, [9 x i16]* nocapture %weight_buffer_15_3, [9 x i16]* nocapture %weight_buffer_16_0, [9 x i16]* nocapture %weight_buffer_16_1, [9 x i16]* nocapture %weight_buffer_16_2, [9 x i16]* nocapture %weight_buffer_16_3, [9 x i16]* nocapture %weight_buffer_17_0, [9 x i16]* nocapture %weight_buffer_17_1, [9 x i16]* nocapture %weight_buffer_17_2, [9 x i16]* nocapture %weight_buffer_17_3, [9 x i16]* nocapture %weight_buffer_18_0, [9 x i16]* nocapture %weight_buffer_18_1, [9 x i16]* nocapture %weight_buffer_18_2, [9 x i16]* nocapture %weight_buffer_18_3, [9 x i16]* nocapture %weight_buffer_19_0, [9 x i16]* nocapture %weight_buffer_19_1, [9 x i16]* nocapture %weight_buffer_19_2, [9 x i16]* nocapture %weight_buffer_19_3, [9 x i16]* nocapture %weight_buffer_20_0, [9 x i16]* nocapture %weight_buffer_20_1, [9 x i16]* nocapture %weight_buffer_20_2, [9 x i16]* nocapture %weight_buffer_20_3, [9 x i16]* nocapture %weight_buffer_21_0, [9 x i16]* nocapture %weight_buffer_21_1, [9 x i16]* nocapture %weight_buffer_21_2, [9 x i16]* nocapture %weight_buffer_21_3, [9 x i16]* nocapture %weight_buffer_22_0, [9 x i16]* nocapture %weight_buffer_22_1, [9 x i16]* nocapture %weight_buffer_22_2, [9 x i16]* nocapture %weight_buffer_22_3, [9 x i16]* nocapture %weight_buffer_23_0, [9 x i16]* nocapture %weight_buffer_23_1, [9 x i16]* nocapture %weight_buffer_23_2, [9 x i16]* nocapture %weight_buffer_23_3, [9 x i16]* nocapture %weight_buffer_24_0, [9 x i16]* nocapture %weight_buffer_24_1, [9 x i16]* nocapture %weight_buffer_24_2, [9 x i16]* nocapture %weight_buffer_24_3, [9 x i16]* nocapture %weight_buffer_25_0, [9 x i16]* nocapture %weight_buffer_25_1, [9 x i16]* nocapture %weight_buffer_25_2, [9 x i16]* nocapture %weight_buffer_25_3, [9 x i16]* nocapture %weight_buffer_26_0, [9 x i16]* nocapture %weight_buffer_26_1, [9 x i16]* nocapture %weight_buffer_26_2, [9 x i16]* nocapture %weight_buffer_26_3, [9 x i16]* nocapture %weight_buffer_27_0, [9 x i16]* nocapture %weight_buffer_27_1, [9 x i16]* nocapture %weight_buffer_27_2, [9 x i16]* nocapture %weight_buffer_27_3, [9 x i16]* nocapture %weight_buffer_28_0, [9 x i16]* nocapture %weight_buffer_28_1, [9 x i16]* nocapture %weight_buffer_28_2, [9 x i16]* nocapture %weight_buffer_28_3, [9 x i16]* nocapture %weight_buffer_29_0, [9 x i16]* nocapture %weight_buffer_29_1, [9 x i16]* nocapture %weight_buffer_29_2, [9 x i16]* nocapture %weight_buffer_29_3, [9 x i16]* nocapture %weight_buffer_30_0, [9 x i16]* nocapture %weight_buffer_30_1, [9 x i16]* nocapture %weight_buffer_30_2, [9 x i16]* nocapture %weight_buffer_30_3, [9 x i16]* nocapture %weight_buffer_31_0, [9 x i16]* nocapture %weight_buffer_31_1, [9 x i16]* nocapture %weight_buffer_31_2, [9 x i16]* nocapture %weight_buffer_31_3, i1 zeroext %weight_load_enable_r, i32 %m_read, i32 %n_read, i32 %Kernel_size_read, i32 %TM_MIN_read, i32 %TN_MIN)" [cnn.cpp:553]   --->   Operation 40 'call' <Predicate = true> <Delay = 3.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 41 [1/2] (0.00ns)   --->   "call fastcc void @input_load(i32* %input_r, i30 %input_offset_read, i32* %input1, i30 %input1_offset_read, i32* %input2, i30 %input2_offset_read, i32* %input3, i30 %input3_offset_read, [2809 x i16]* nocapture %input_buffer_0, [2809 x i16]* nocapture %input_buffer_1, [2809 x i16]* nocapture %input_buffer_2, [2809 x i16]* nocapture %input_buffer_3, i32 %r_read, i32 %c_read, i32 %n_read, i32 %Kernel_stride_read, i32 %Padding_read, i8 %TRow_read, i8 %TCol_read, i32 %Input_w_read, i32 %Input_h_read, i32 %TN_MIN, i19 %IHxIW_read, i2 %tmp_89, i6 %trow_loops_V_read)" [cnn.cpp:552]   --->   Operation 41 'call' <Predicate = (enable_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 42 [1/2] (0.00ns)   --->   "call fastcc void @weight_load_reorg(i32* %Weight, i30 %Weight_offset_read, [9 x i16]* nocapture %weight_buffer_0_0, [9 x i16]* nocapture %weight_buffer_0_1, [9 x i16]* nocapture %weight_buffer_0_2, [9 x i16]* nocapture %weight_buffer_0_3, [9 x i16]* nocapture %weight_buffer_1_0, [9 x i16]* nocapture %weight_buffer_1_1, [9 x i16]* nocapture %weight_buffer_1_2, [9 x i16]* nocapture %weight_buffer_1_3, [9 x i16]* nocapture %weight_buffer_2_0, [9 x i16]* nocapture %weight_buffer_2_1, [9 x i16]* nocapture %weight_buffer_2_2, [9 x i16]* nocapture %weight_buffer_2_3, [9 x i16]* nocapture %weight_buffer_3_0, [9 x i16]* nocapture %weight_buffer_3_1, [9 x i16]* nocapture %weight_buffer_3_2, [9 x i16]* nocapture %weight_buffer_3_3, [9 x i16]* nocapture %weight_buffer_4_0, [9 x i16]* nocapture %weight_buffer_4_1, [9 x i16]* nocapture %weight_buffer_4_2, [9 x i16]* nocapture %weight_buffer_4_3, [9 x i16]* nocapture %weight_buffer_5_0, [9 x i16]* nocapture %weight_buffer_5_1, [9 x i16]* nocapture %weight_buffer_5_2, [9 x i16]* nocapture %weight_buffer_5_3, [9 x i16]* nocapture %weight_buffer_6_0, [9 x i16]* nocapture %weight_buffer_6_1, [9 x i16]* nocapture %weight_buffer_6_2, [9 x i16]* nocapture %weight_buffer_6_3, [9 x i16]* nocapture %weight_buffer_7_0, [9 x i16]* nocapture %weight_buffer_7_1, [9 x i16]* nocapture %weight_buffer_7_2, [9 x i16]* nocapture %weight_buffer_7_3, [9 x i16]* nocapture %weight_buffer_8_0, [9 x i16]* nocapture %weight_buffer_8_1, [9 x i16]* nocapture %weight_buffer_8_2, [9 x i16]* nocapture %weight_buffer_8_3, [9 x i16]* nocapture %weight_buffer_9_0, [9 x i16]* nocapture %weight_buffer_9_1, [9 x i16]* nocapture %weight_buffer_9_2, [9 x i16]* nocapture %weight_buffer_9_3, [9 x i16]* nocapture %weight_buffer_10_0, [9 x i16]* nocapture %weight_buffer_10_1, [9 x i16]* nocapture %weight_buffer_10_2, [9 x i16]* nocapture %weight_buffer_10_3, [9 x i16]* nocapture %weight_buffer_11_0, [9 x i16]* nocapture %weight_buffer_11_1, [9 x i16]* nocapture %weight_buffer_11_2, [9 x i16]* nocapture %weight_buffer_11_3, [9 x i16]* nocapture %weight_buffer_12_0, [9 x i16]* nocapture %weight_buffer_12_1, [9 x i16]* nocapture %weight_buffer_12_2, [9 x i16]* nocapture %weight_buffer_12_3, [9 x i16]* nocapture %weight_buffer_13_0, [9 x i16]* nocapture %weight_buffer_13_1, [9 x i16]* nocapture %weight_buffer_13_2, [9 x i16]* nocapture %weight_buffer_13_3, [9 x i16]* nocapture %weight_buffer_14_0, [9 x i16]* nocapture %weight_buffer_14_1, [9 x i16]* nocapture %weight_buffer_14_2, [9 x i16]* nocapture %weight_buffer_14_3, [9 x i16]* nocapture %weight_buffer_15_0, [9 x i16]* nocapture %weight_buffer_15_1, [9 x i16]* nocapture %weight_buffer_15_2, [9 x i16]* nocapture %weight_buffer_15_3, [9 x i16]* nocapture %weight_buffer_16_0, [9 x i16]* nocapture %weight_buffer_16_1, [9 x i16]* nocapture %weight_buffer_16_2, [9 x i16]* nocapture %weight_buffer_16_3, [9 x i16]* nocapture %weight_buffer_17_0, [9 x i16]* nocapture %weight_buffer_17_1, [9 x i16]* nocapture %weight_buffer_17_2, [9 x i16]* nocapture %weight_buffer_17_3, [9 x i16]* nocapture %weight_buffer_18_0, [9 x i16]* nocapture %weight_buffer_18_1, [9 x i16]* nocapture %weight_buffer_18_2, [9 x i16]* nocapture %weight_buffer_18_3, [9 x i16]* nocapture %weight_buffer_19_0, [9 x i16]* nocapture %weight_buffer_19_1, [9 x i16]* nocapture %weight_buffer_19_2, [9 x i16]* nocapture %weight_buffer_19_3, [9 x i16]* nocapture %weight_buffer_20_0, [9 x i16]* nocapture %weight_buffer_20_1, [9 x i16]* nocapture %weight_buffer_20_2, [9 x i16]* nocapture %weight_buffer_20_3, [9 x i16]* nocapture %weight_buffer_21_0, [9 x i16]* nocapture %weight_buffer_21_1, [9 x i16]* nocapture %weight_buffer_21_2, [9 x i16]* nocapture %weight_buffer_21_3, [9 x i16]* nocapture %weight_buffer_22_0, [9 x i16]* nocapture %weight_buffer_22_1, [9 x i16]* nocapture %weight_buffer_22_2, [9 x i16]* nocapture %weight_buffer_22_3, [9 x i16]* nocapture %weight_buffer_23_0, [9 x i16]* nocapture %weight_buffer_23_1, [9 x i16]* nocapture %weight_buffer_23_2, [9 x i16]* nocapture %weight_buffer_23_3, [9 x i16]* nocapture %weight_buffer_24_0, [9 x i16]* nocapture %weight_buffer_24_1, [9 x i16]* nocapture %weight_buffer_24_2, [9 x i16]* nocapture %weight_buffer_24_3, [9 x i16]* nocapture %weight_buffer_25_0, [9 x i16]* nocapture %weight_buffer_25_1, [9 x i16]* nocapture %weight_buffer_25_2, [9 x i16]* nocapture %weight_buffer_25_3, [9 x i16]* nocapture %weight_buffer_26_0, [9 x i16]* nocapture %weight_buffer_26_1, [9 x i16]* nocapture %weight_buffer_26_2, [9 x i16]* nocapture %weight_buffer_26_3, [9 x i16]* nocapture %weight_buffer_27_0, [9 x i16]* nocapture %weight_buffer_27_1, [9 x i16]* nocapture %weight_buffer_27_2, [9 x i16]* nocapture %weight_buffer_27_3, [9 x i16]* nocapture %weight_buffer_28_0, [9 x i16]* nocapture %weight_buffer_28_1, [9 x i16]* nocapture %weight_buffer_28_2, [9 x i16]* nocapture %weight_buffer_28_3, [9 x i16]* nocapture %weight_buffer_29_0, [9 x i16]* nocapture %weight_buffer_29_1, [9 x i16]* nocapture %weight_buffer_29_2, [9 x i16]* nocapture %weight_buffer_29_3, [9 x i16]* nocapture %weight_buffer_30_0, [9 x i16]* nocapture %weight_buffer_30_1, [9 x i16]* nocapture %weight_buffer_30_2, [9 x i16]* nocapture %weight_buffer_30_3, [9 x i16]* nocapture %weight_buffer_31_0, [9 x i16]* nocapture %weight_buffer_31_1, [9 x i16]* nocapture %weight_buffer_31_2, [9 x i16]* nocapture %weight_buffer_31_3, i1 zeroext %weight_load_enable_r, i32 %m_read, i32 %n_read, i32 %Kernel_size_read, i32 %TM_MIN_read, i32 %TN_MIN)" [cnn.cpp:553]   --->   Operation 42 'call' <Predicate = (enable_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 43 [1/1] (1.76ns)   --->   "br label %._crit_edge" [cnn.cpp:555]   --->   Operation 43 'br' <Predicate = (enable_read)> <Delay = 1.76>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%write_flag = phi i32 [ %n_read, %1 ], [ %p_read_3, %0 ]" [cnn.cpp:555]   --->   Operation 44 'phi' 'write_flag' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "ret i32 %write_flag" [cnn.cpp:555]   --->   Operation 45 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 5.72ns
The critical path consists of the following:
	wire read on port 'n' [187]  (0 ns)
	'sub' operation ('tmp', cnn.cpp:549) [208]  (2.55 ns)
	'icmp' operation ('tmp_s', cnn.cpp:549) [209]  (2.47 ns)
	'select' operation ('TN', cnn.cpp:549) [210]  (0.698 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	'call' operation (cnn.cpp:552) to 'input_load' [212]  (8.75 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('write_flag', cnn.cpp:555) with incoming values : ('p_read_3') ('n') [216]  (1.77 ns)
	'phi' operation ('write_flag', cnn.cpp:555) with incoming values : ('p_read_3') ('n') [216]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
