Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: Cont_digit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Cont_digit.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Cont_digit"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : Cont_digit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx/14.7/Contador/latch_d.vhd" in Library work.
Architecture arq_latch_d of Entity latch_d is up to date.
Compiling vhdl file "C:/Xilinx/14.7/Contador/ptd.vhd" in Library work.
Architecture arq_ptd of Entity ptd is up to date.
Compiling vhdl file "C:/Xilinx/14.7/Contador/cont_09.vhd" in Library work.
Architecture arq_cont_09 of Entity cont_09 is up to date.
Compiling vhdl file "C:/Xilinx/14.7/Contador/Vel_cont.vhd" in Library work.
Architecture velocidad of Entity vel_cont is up to date.
Compiling vhdl file "C:/Xilinx/14.7/Contador/principal.vhd" in Library work.
Architecture arq_principal of Entity principal is up to date.
Compiling vhdl file "C:/Xilinx/14.7/Contador/Cont_digit.vhd" in Library work.
Entity <cont_digit> compiled.
Entity <Cont_digit> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Cont_digit> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Vel_cont> in library <work> (architecture <velocidad>).

Analyzing hierarchy for entity <principal> in library <work> (architecture <arq_principal>).

Analyzing hierarchy for entity <ptd> in library <work> (architecture <arq_ptd>).

Analyzing hierarchy for entity <cont_09> in library <work> (architecture <arq_cont_09>).

Analyzing hierarchy for entity <latch_d> in library <work> (architecture <arq_latch_d>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Cont_digit> in library <work> (Architecture <Behavioral>).
Entity <Cont_digit> analyzed. Unit <Cont_digit> generated.

Analyzing Entity <Vel_cont> in library <work> (Architecture <velocidad>).
Entity <Vel_cont> analyzed. Unit <Vel_cont> generated.

Analyzing Entity <principal> in library <work> (Architecture <arq_principal>).
Entity <principal> analyzed. Unit <principal> generated.

Analyzing Entity <ptd> in library <work> (Architecture <arq_ptd>).
Entity <ptd> analyzed. Unit <ptd> generated.

Analyzing Entity <cont_09> in library <work> (Architecture <arq_cont_09>).
Entity <cont_09> analyzed. Unit <cont_09> generated.

Analyzing Entity <latch_d> in library <work> (Architecture <arq_latch_d>).
WARNING:Xst:819 - "C:/Xilinx/14.7/Contador/latch_d.vhd" line 24: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <count>
Entity <latch_d> analyzed. Unit <latch_d> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Vel_cont>.
    Related source file is "C:/Xilinx/14.7/Contador/Vel_cont.vhd".
    Found 1-bit register for signal <D_MHZ>.
    Found 26-bit up counter for signal <tmp>.
    Found 27-bit comparator greater for signal <tmp$cmp_gt0000> created at line 21.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Vel_cont> synthesized.


Synthesizing Unit <ptd>.
    Related source file is "C:/Xilinx/14.7/Contador/ptd.vhd".
    Found 1-bit register for signal <En_ptd>.
    Found 25-bit register for signal <count>.
    Found 25-bit adder for signal <count$addsub0000>.
    Found 25-bit comparator greatequal for signal <En_ptd$cmp_ge0000> created at line 23.
    Found 25-bit comparator greater for signal <En_ptd$cmp_gt0000> created at line 28.
    Found 25-bit comparator lessequal for signal <En_ptd$cmp_le0000> created at line 28.
    Found 25-bit comparator less for signal <En_ptd$cmp_lt0000> created at line 23.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <ptd> synthesized.


Synthesizing Unit <latch_d>.
    Related source file is "C:/Xilinx/14.7/Contador/latch_d.vhd".
    Found 25-bit register for signal <count>.
    Found 25-bit adder for signal <count$addsub0000> created at line 35.
    Found 25-bit comparator greatequal for signal <count$cmp_ge0000> created at line 32.
    Found 1-bit register for signal <So>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <latch_d> synthesized.


Synthesizing Unit <cont_09>.
    Related source file is "C:/Xilinx/14.7/Contador/cont_09.vhd".
    Found 1-bit xor2 for signal <D_aux_2$xor0000> created at line 34.
Unit <cont_09> synthesized.


Synthesizing Unit <principal>.
    Related source file is "C:/Xilinx/14.7/Contador/principal.vhd".
Unit <principal> synthesized.


Synthesizing Unit <Cont_digit>.
    Related source file is "C:/Xilinx/14.7/Contador/Cont_digit.vhd".
Unit <Cont_digit> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 25-bit adder                                          : 5
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 11
 1-bit register                                        : 6
 25-bit register                                       : 5
# Comparators                                          : 9
 25-bit comparator greatequal                          : 5
 25-bit comparator greater                             : 1
 25-bit comparator less                                : 1
 25-bit comparator lessequal                           : 1
 27-bit comparator greater                             : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 25-bit adder                                          : 5
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 131
 Flip-Flops                                            : 131
# Comparators                                          : 9
 25-bit comparator greatequal                          : 5
 25-bit comparator greater                             : 1
 25-bit comparator less                                : 1
 25-bit comparator lessequal                           : 1
 27-bit comparator greater                             : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Cont_digit> ...

Optimizing unit <ptd> ...

Optimizing unit <latch_d> ...

Optimizing unit <cont_09> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Cont_digit, actual ratio is 25.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 157
 Flip-Flops                                            : 157

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Cont_digit.ngr
Top Level Output File Name         : Cont_digit
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 7

Cell Usage :
# BELS                             : 813
#      GND                         : 1
#      INV                         : 30
#      LUT1                        : 168
#      LUT2                        : 30
#      LUT3                        : 108
#      LUT3_L                      : 1
#      LUT4                        : 83
#      LUT4_D                      : 4
#      LUT4_L                      : 14
#      MUXCY                       : 222
#      VCC                         : 1
#      XORCY                       : 151
# FlipFlops/Latches                : 157
#      FDCE                        : 100
#      FDE                         : 26
#      FDR                         : 27
#      FDRE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 6
#      IBUF                        : 2
#      OBUF                        : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      235  out of    960    24%  
 Number of Slice Flip Flops:            157  out of   1920     8%  
 Number of 4 input LUTs:                438  out of   1920    22%  
 Number of IOs:                           7
 Number of bonded IOBs:                   7  out of     83     8%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_principal                      | BUFGP                  | 157   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------+
Control Signal                                                                                                    | Buffer(FF name)                                    | Load  |
------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------+
Ins_principal/Inst_cont/Inst_latch_D0/count_cmp_eq0001(Ins_principal/Inst_cont/Inst_latch_D0/count_cmp_eq000125:O)| NONE(Ins_principal/Inst_cont/Inst_latch_D0/count_0)| 25    |
Ins_principal/Inst_cont/Inst_latch_D1/count_cmp_eq0001(Ins_principal/Inst_cont/Inst_latch_D1/count_cmp_eq000125:O)| NONE(Ins_principal/Inst_cont/Inst_latch_D1/count_0)| 25    |
Ins_principal/Inst_cont/Inst_latch_D2/count_cmp_eq0001(Ins_principal/Inst_cont/Inst_latch_D2/count_cmp_eq000125:O)| NONE(Ins_principal/Inst_cont/Inst_latch_D2/count_0)| 25    |
Ins_principal/Inst_cont/Inst_latch_D3/count_cmp_eq0001(Ins_principal/Inst_cont/Inst_latch_D3/count_cmp_eq000125:O)| NONE(Ins_principal/Inst_cont/Inst_latch_D3/count_0)| 25    |
------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.629ns (Maximum Frequency: 131.079MHz)
   Minimum input arrival time before clock: 5.198ns
   Maximum output required time after clock: 4.496ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_principal'
  Clock period: 7.629ns (frequency: 131.079MHz)
  Total number of paths / destination ports: 12235 / 313
-------------------------------------------------------------------------
Delay:               7.629ns (Levels of Logic = 13)
  Source:            Ins_principal/Inst_cont/Inst_latch_D3/count_6 (FF)
  Destination:       Ins_principal/Inst_cont/Inst_latch_D3/count_0 (FF)
  Source Clock:      clk_principal rising
  Destination Clock: clk_principal rising

  Data Path: Ins_principal/Inst_cont/Inst_latch_D3/count_6 to Ins_principal/Inst_cont/Inst_latch_D3/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.762  Ins_principal/Inst_cont/Inst_latch_D3/count_6 (Ins_principal/Inst_cont/Inst_latch_D3/count_6)
     LUT1:I0->O            1   0.704   0.000  Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<0>_rt (Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<0> (Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<1> (Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<2> (Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<3> (Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<4> (Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<5> (Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<6> (Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<7> (Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<8> (Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.459   0.499  Ins_principal/Inst_cont/Inst_latch_D3/Mcompar_count_cmp_ge0000_cy<9> (Ins_principal/Inst_cont/Inst_latch_D3/count_cmp_ge0000)
     LUT2:I1->O            1   0.704   0.455  Ins_principal/Inst_cont/Inst_latch_D3/count_not0002_SW0_SW0 (N16)
     LUT4:I2->O           25   0.704   1.260  Ins_principal/Inst_cont/Inst_latch_D3/count_not0002 (Ins_principal/Inst_cont/Inst_latch_D3/count_not0002)
     FDCE:CE                   0.555          Ins_principal/Inst_cont/Inst_latch_D3/count_0
    ----------------------------------------
    Total                      7.629ns (4.653ns logic, 2.976ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_principal'
  Total number of paths / destination ports: 231 / 231
-------------------------------------------------------------------------
Offset:              5.198ns (Levels of Logic = 2)
  Source:            reset_principal (PAD)
  Destination:       Ins_principal/Inst_cont/Inst_latch_D3/count_0 (FF)
  Destination Clock: clk_principal rising

  Data Path: reset_principal to Ins_principal/Inst_cont/Inst_latch_D3/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           108   1.218   1.461  reset_principal_IBUF (reset_principal_IBUF)
     LUT4:I0->O           25   0.704   1.260  Ins_principal/Inst_cont/Inst_latch_D3/count_not0002 (Ins_principal/Inst_cont/Inst_latch_D3/count_not0002)
     FDCE:CE                   0.555          Ins_principal/Inst_cont/Inst_latch_D3/count_0
    ----------------------------------------
    Total                      5.198ns (2.477ns logic, 2.721ns route)
                                       (47.7% logic, 52.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_principal'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.496ns (Levels of Logic = 1)
  Source:            Ins_principal/Inst_cont/Inst_latch_D0/So (FF)
  Destination:       unidades<0> (PAD)
  Source Clock:      clk_principal rising

  Data Path: Ins_principal/Inst_cont/Inst_latch_D0/So to unidades<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.591   0.633  Ins_principal/Inst_cont/Inst_latch_D0/So (Ins_principal/Inst_cont/Inst_latch_D0/So)
     OBUF:I->O                 3.272          unidades_0_OBUF (unidades<0>)
    ----------------------------------------
    Total                      4.496ns (3.863ns logic, 0.633ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.32 secs
 
--> 

Total memory usage is 241608 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

