# Digital IC Design Engineer

Specializing in RISC-V Architecture and Open Source EDA.

*"Turning Verilog into Voltage."*


## Network Status
    
```
user@ic-design:~$ ./status_check.sh

• Focus: RISC-V / ASIC Design
• Learning: UVM Verification
• Current Task: Turning Verilog into Voltage
```

## Technical Stack (PDK)

<table>
  <tr>
    <td align="center" width="90">
      <img src="https://www.svgrepo.com/show/374163/verilog.svg" width="45" height="45" alt="Verilog" />
      <br><b>RTL</b>
    </td>
    <td align="center" width="90">
      <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/cplusplus/cplusplus-original.svg" width="45" height="45" alt="C++" />
      <br><b>C++</b>
    </td>
    <td align="center" width="90">
      <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/python/python-original.svg" width="45" height="45" alt="Python" />
      <br><b>Python</b>
    </td>
    <td align="center" width="90">
      <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/linux/linux-original.svg" width="45" height="45" alt="Linux" />
      <br><b>Linux</b>
    </td>
    <td align="center" width="90">
      <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/vim/vim-original.svg" width="45" height="45" alt="Vim" />
      <br><b>Vim</b>
    </td>
  </tr>
</table>

## Contact

<a href="mailto:trankka50@gmail.com">
 <img src="https://img.shields.io/badge/Connect-Gmail-D14836?style=for-the-badge&logo=gmail&logoColor=white" />
</a>
<a href="https://www.linkedin.com/in/YOUR_LINKEDIN_HERE/">
 <img src="https://img.shields.io/badge/Connect-LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" />
</a>
