LIBRARY IEEE ;
USE IEEE.STD_LOGIC_1164.ALL ;
ENTITY LCDctrol IS 
	PORT  (
	DCLK	:	in STD_LOGIC;
	DATA	:	out STD_LOGIC_vector (15 DOWNTO 0);
	HSYNC :	out STD_LOGIC;
	lcd_light_en:	out STD_LOGIC;
	VSYNC	:	out STD_LOGIC);
END;

ARCHITECTURE	FH1	OF	LCDctrol IS
	SIGNAL Thsync:  INTEGER RANGE 0 TO 409;
	SIGNAL PHSYNC:	  STD_LOGIC;
	SIGNAL Tvsync:  INTEGER RANGE 0 TO 263;
	SIGNAL PVSYNC:	  STD_LOGIC;
	SIGNAL DATAAA:	  STD_LOGIC_vector (15 DOWNTO 0);
	BEGIN
	
DCLKCNT:	process(DCLK)												--行信号计数
		begin
			IF DCLK'EVENT AND DCLK = '0' THEN
				IF	  Thsync<408 THEN Thsync<=Thsync+1;
				ELSE Thsync<=0;
				END IF;
			END IF;
END PROCESS	DCLKCNT;			
			
			
TvsyncCNT:	process(PHSYNC)										--场信号计数
		begin
			IF PHSYNC'EVENT AND PHSYNC = '0' THEN
				IF	  Tvsync<262 THEN Tvsync<=Tvsync+1;
				ELSE Tvsync<=0;
				END IF;
			END IF;
END PROCESS	TvsyncCNT;	
			

OUTDADA:	process(Thsync,Tvsync)	
		begin		
			IF	Thsync<30 THEN PHSYNC<='0';--行同步信号
			ELSE					PHSYNC<='1';
			END IF;
			
			IF	Tvsync<3  THEN PVSYNC<='0';--场同步信号
			ELSE					PVSYNC<='1';
			END IF;
																	--数据信号
			IF	Thsync>68 AND Thsync<388 AND Tvsync>18 AND Tvsync<258 THEN 
					DATAAA<="1100111000111100";
			ELSE 	DATAAA<="0000000000000000";
			END IF;
		end process OUTDADA;
		
		
		
		
		
		DATA<=DATAAA;
		HSYNC<=PHSYNC;
		VSYNC<=PVSYNC;
		lcd_light_en<='1';
	END;
		