/* Generated by Yosys 0.47 (git sha1 647d61dd9, g++-11 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_d8e3e539707843d48fd8ed0ac0d17fbf.v:1.2-12.12" *)
module top(tetR, lacI, araN_Y_IPTG, YFP, BFP);
  wire _0_;
  wire _1_;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_d8e3e539707843d48fd8ed0ac0d17fbf.v:6.19-6.22" *)
  output BFP;
  wire BFP;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_d8e3e539707843d48fd8ed0ac0d17fbf.v:5.19-5.22" *)
  output YFP;
  wire YFP;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_d8e3e539707843d48fd8ed0ac0d17fbf.v:4.18-4.29" *)
  input araN_Y_IPTG;
  wire araN_Y_IPTG;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_d8e3e539707843d48fd8ed0ac0d17fbf.v:3.18-3.22" *)
  input lacI;
  wire lacI;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_d8e3e539707843d48fd8ed0ac0d17fbf.v:2.18-2.22" *)
  input tetR;
  wire tetR;
  \$_NOT_  _2_ (
    .A(tetR),
    .Y(_0_)
  );
  \$_NOT_  _3_ (
    .A(lacI),
    .Y(_1_)
  );
  \$_NOR_  _4_ (
    .A(_0_),
    .B(_1_),
    .Y(BFP)
  );
  assign YFP = 1'h0;
endmodule
