# Generated by Yosys 0.18+10 (git sha1 391af7ebd, gcc 11.2.0 -fPIC -Os)

.model dut
.inputs d rstn clock0
.outputs q
.names $false
.names $true
1
.names $undef
.subckt dffr C=clock0 D=d Q=q R=$abc$379$techmap$techmap377$abc$193$auto$blifparse.cc:362:parse_blif$194.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50$275_Y
.names rstn $abc$379$techmap$techmap377$abc$193$auto$blifparse.cc:362:parse_blif$194.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_24_2022_09_15_02/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:50$275_Y
0 1
.end
