Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\work\z8\z8_bk\5g\Z8_BK_5g_2.30_20210818_testversion8\src\bus\ip\ddr_rddata_fifo.ip --block-symbol-file --output-directory=E:\work\z8\z8_bk\5g\Z8_BK_5g_2.30_20210818_testversion8\src\bus\ip\ddr_rddata_fifo --family="Arria 10" --part=10AX115N4F45E3SG
: ddr_rddata_fifo.fifo_0: Targeting device family: Arria 10.
: ddr_rddata_fifo.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: ddr_rddata_fifo.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: ddr_rddata_fifo.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: ddr_rddata_fifo.fifo_0: Embedded set_false_path assignment is disabled.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\work\z8\z8_bk\5g\Z8_BK_5g_2.30_20210818_testversion8\src\bus\ip\ddr_rddata_fifo.ip --synthesis=VERILOG --output-directory=E:\work\z8\z8_bk\5g\Z8_BK_5g_2.30_20210818_testversion8\src\bus\ip\ddr_rddata_fifo --family="Arria 10" --part=10AX115N4F45E3SG
: ddr_rddata_fifo.fifo_0: Targeting device family: Arria 10.
: ddr_rddata_fifo.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: ddr_rddata_fifo.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: ddr_rddata_fifo.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: ddr_rddata_fifo.fifo_0: Embedded set_false_path assignment is disabled.
Info: ddr_rddata_fifo: "Transforming system: ddr_rddata_fifo"
Info: ddr_rddata_fifo: "Naming system components in system: ddr_rddata_fifo"
Info: ddr_rddata_fifo: "Processing generation queue"
Info: ddr_rddata_fifo: "Generating: ddr_rddata_fifo"
Info: ddr_rddata_fifo: "Generating: ddr_rddata_fifo_fifo_181_en7le4q"
Info: ddr_rddata_fifo: Done "ddr_rddata_fifo" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
