
#####################################################
## Nitro Reference Flow : Route Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from clock stage, prepares for     ##
## and then runs run_route_timing                  ##
#####################################################

Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # source flow_variables.tcl
info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 529M, CVMEM - 2371M, PVMEM - 3059M)
Nitro-SoC> # source scr/kit_utils.tcl
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 529M, CVMEM - 2371M, PVMEM - 3059M)
Nitro-SoC> # load_utils -name nrf_utils 
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::nrf_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/nrf_utils.tcl
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name save_vars
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
  util::save_vars already loaded.  Use -force true to overwrite
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name db_utils
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::db_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/db_utils.tcl
Nitro-SoC> # create_command -force -name util::update_split_db \
	-script db::update_split_db \
	-desc "Update lib and design DBs to 2.5.  Old DBs will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_split_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_argument -command util::update_split_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # create_command -force -name util::update_lib_db \
	-script db::update_lib_db \
	-desc "Update lib DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_lib_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_command -force -name util::update_full_db \
	-script db::update_full_db \
	-desc "Update full design DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_full_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # config_application -cpus $MGC_cpus
Nitro-SoC> # config_timing -cpus $MGC_cpus
Nitro-SoC> # get_top_partition
Nitro-SoC> # config_shell -echo false
NRF info: Checking flow variables for route
NRF info: Verifying user input for route
Nitro-SoC> # util::save_vars
Nitro-SoC> # config_shell -echo false
Storing TCL variables as db root property
Nitro-SoC> # check_design 
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 7484 movable and 140 fixed cells in partition integrationMult
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                             |
|----------------------+-------+---------+-----------------------------------------------------------------|
| Name                 | Count | Status  | Description                                                     | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed  | Layer has no corresponding parasitics data                      | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed  | No vias at all in non default rule.                             | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| partial_ndr_vias     | 1     | Warning | Not all layers have vias in non default rule.                   | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed  | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |         | To avoid unpredictable results please fix the problem by        | 
|                      |       |         | keeping unique names.                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed  | Nondefault rule width is less then default width on the         | 
|                      |       |         | layer                                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed  | Nondefault rule spacing is less then required spacing on        | 
|                      |       |         | the layer                                                       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed  | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed  | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed  | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed  | Min area requirement is too big                                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed  | Hole area requirement is too big                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed  | Manufacturing grid is too big                                   | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed  | All width and spacing rules on all metal and cut layers must be | 
|                      |       |         | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed  | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed  | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed  | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed  | Size of cut is not defined and can't be determined              | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed  | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed  | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed  | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed  | Top metal is too wide for routing                               | 
------------------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 9749  | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------


warning CHK15: More than 5000 'floating' errors were found.
-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 128   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 4     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 186   | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------


info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 529M, CVMEM - 2401M, PVMEM - 3059M)
Nitro-SoC> # config_shell -echo_script true
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_lib_vias -use_generated true -create true -select true -use_asymmetrical true -use_4cut true
Routing lib vias have been created
Routing lib vias have been selected
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for route
-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | slow       | 
|          |        |        | fast       | 
|          |        |        | corner_0_0 | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for route
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # config_flows -preserve_rcd false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # source scr/config.tcl
Nitro-SoC> # config_timing -rc_degrade_min_slew_when_rd_less_than_rnet false
Nitro-SoC> # config_timing -disable_recovery_removal false
Nitro-SoC> # config_timing -enable_exception_proxy true
Nitro-SoC> # config_timing -disable_time_borrow false
Nitro-SoC> # config_timing -disable_annotation_factor_calc true
Nitro-SoC> # config_timing -enable_clock_propagation_through_three_state_enable_pins false
Nitro-SoC> # config_timing -disable_internal_inout_cell_paths true
Nitro-SoC> # config_timing -enable_cond_arcs_with_default true 
Nitro-SoC> # config_timing -enable_default_for_cond_arcs true
Nitro-SoC> # config_timing -enable_setup_independent_hold_checks true
Nitro-SoC> # config_timing -enable_ideal_clock_data_tags true
Nitro-SoC> # config_timing -enable_clock_gating_propagate true
Nitro-SoC> # config_timing -disable_seq_case_analysis true
Nitro-SoC> # config_timing -early_launch_at_borrowing_latches false
Nitro-SoC> # config_timing -enable_preset_clear_arcs false
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -pt_min_max_compatibility on_chip_variation
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -disable_sequential_generation_of_waveform_preserving_clocks false
Nitro-SoC> # config_timing -capacitance_violation_threshold 0
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_default_input_delay false
Nitro-SoC> # config_extraction -gr_short_route_gcell_span 3
Nitro-SoC> # config_extraction -search_distance_multiple 15
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '6' to '15'.
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'false' to 'true'.
Nitro-SoC> # config_extraction -coupling_abs_threshold 0.1f
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '3' to '0.1'.
Nitro-SoC> # config_extraction -coupling_rel_threshold 1.0
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '0.03' to '1'.
Nitro-SoC> # ta_debug -cc_ratio 0
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 485M, CVMEM - 2310M, PVMEM - 3059M)
Nitro-SoC> # config_route_timing -name dvia_mode -value dfm
Nitro-SoC> # config_place_detail -name follow_drc_for
Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 485M, CVMEM - 2310M, PVMEM - 3059M)
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
Nitro-SoC> # set_crpr_spec -crpr_threshold 5p
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # set_crpr_spec -transition same_transition
Nitro-SoC> # fk_msg Max Length Constraint
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Constraint
Nitro-SoC> # set_max_length -length_threshold 1000u
Nitro-SoC> # report_max_length
Nitro-SoC> # fk_msg Max Length Set to 10000000
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Set to 10000000
Nitro-SoC> # fk_msg Running RRT with Interleave Optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Running RRT with Interleave Optimization
Nitro-SoC> # run_route_timing -mode interleave_opt -cpus 2 -messages verbose
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 2 messages verbose timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode interleave_opt trial false dump_qor_stages {} user_params {}
------------------------------------
|   Start run_route_timing flow    |
|-----------------+----------------|
| Argument        | Value          | 
|-----------------+----------------|
| cpus            | 2              | 
|-----------------+----------------|
| messages        | verbose        | 
|-----------------+----------------|
| timing_mode     | si             | 
|-----------------+----------------|
| preserve_clocks | auto           | 
|-----------------+----------------|
| save_db_stages  |                | 
|-----------------+----------------|
| stop_after      | false          | 
|-----------------+----------------|
| start_from      | false          | 
|-----------------+----------------|
| resume          | false          | 
|-----------------+----------------|
| skip_stages     |                | 
|-----------------+----------------|
| run_stages      |                | 
|-----------------+----------------|
| mode            | interleave_opt | 
|-----------------+----------------|
| trial           | false          | 
|-----------------+----------------|
| dump_qor_stages |                | 
|-----------------+----------------|
| user_params     |                | 
------------------------------------


Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter debug
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value debug -quiet
Nitro-SoC> # config_shell -echo false
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 485M, CVMEM - 2310M, PVMEM - 3059M, PRSS - 486M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'false'
Routing lib vias have been created
Routing lib vias have been selected
info UI30: performing congestion analysis on partition integrationMult (started at Thu Dec 22 20:14:04 2022)

Congestion ratio stats: min = 0.08, max = 1.63, mean = 0.53 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 485M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 486M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| dvia_mode                | Specifies the mode of double via replacement                    | dfm        | timing     | true     | N/A        | dfm none timing                | true       | normal     | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_max_count             | Specifies the maximum allowed number of dominant scenarios      | 6          | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_threshold             | Specifies the percentage threshold for dominant scenarios       | 80         | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| low_power_effort         | Specifies low power effort                                      | none       | none       | true     | N/A        | high low medium none           | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



RRT info: Running run_route_timing in 'interleave_opt' mode ...

RRT info: Start stage 'check'
RRT info: User event handler 'before check' completed successfully
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
-----------------------------


RRT info: Stage 'check' completed successfully
RRT info: User event handler 'after check' completed successfully
RRT info: Start stage 'start'
RRT info: User event handler 'before start' completed successfully
RRT warning: Removing detail routing of '7678' data nets
warning UI160: Clear all variables that may contain removed objects.
RRT warning: Removing filler cells
info Removing existing filler cells.
info UI49: removed 0 core filler cells
info UI49: inserted 0 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_filler_cells: created cell-density map for partition integrationMult with max-util 100 and bin-size 8x8 rows.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 485M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 486M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'true' to 'false'.
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Thu Dec 22 20:14:04 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 485M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 486M)
info Found 7484 movable and 140 fixed cells in partition integrationMult
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info UI33: performed get_illegal_cells for 0 sec (CPU time: 0 sec; MEM: RSS - 485M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 486M)
RRT info: Stage 'start' completed successfully
RRT info: User event handler 'after start' completed successfully
RRT info: Start stage 'clock'
RRT info: User event handler 'before clock' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'false'
RRT info: Set routing priority of '13' clock nets to '0'
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Thu Dec 22 20:14:04 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 13         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 485M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 486M)

RRT info: Analyzing existing clock detail routing ...


Clocks total number    : 13
Clocks to global route : 0
Clocks to track route  : 0
Clocks to shield route : 0
Clocks shielded        : 0


RRT info: Performing final routing on all (13) clock nets ...

info UI30: performing final routing on partition integrationMult (started at Thu Dec 22 20:14:04 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   40 with    160 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 13   | 153  | 
|-------------------+------+------|
| To be routed :    | 13   | 153  | 
|-------------------+------+------|
|   - signal        | 13   | 153  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 13   | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - clock             | 4    | 
|-----------------------+------|
|   - clock + NDR       | 9    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.3G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.4G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.4G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 495M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 488M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'false'
RRT info: Set routing priority of '13' clock nets to '100'
RRT info: Stage 'clock' completed successfully
RRT info: User event handler 'after clock' completed successfully
RRT info: Start stage 'gr'
RRT info: User event handler 'before gr' completed successfully
Report 'ccap_options': Report ccap options
Generated on Thu Dec 22 20:14:05 2022
  
----------------------------------------------------------
|       Current ccap options (units: femto-farads)       |
|---------------------------+----------------------------|
|                           | Value                      | 
|---------------------------+----------------------------|
| cpus                      | 2                          | 
|---------------------------+----------------------------|
| partition                 | integrationMult            | 
|---------------------------+----------------------------|
| nets                      | all                        | 
|---------------------------+----------------------------|
| corner                    | corner_0_0                 | 
|---------------------------+----------------------------|
| process_technology        | new_rcmaster_techFreePDK45 | 
|---------------------------+----------------------------|
| flat                      | false                      | 
|---------------------------+----------------------------|
| shrink_factor             | 1                          | 
|---------------------------+----------------------------|
| ignore_derates            | false                      | 
|---------------------------+----------------------------|
| cc_per_filter             | 0                          | 
|---------------------------+----------------------------|
| cc_total_filter           | 0                          | 
|---------------------------+----------------------------|
| abs_bounds                | 0                          | 
|---------------------------+----------------------------|
| ratio_bounds              | 0                          | 
|---------------------------+----------------------------|
| noise_bounds              | 0.4                        | 
|---------------------------+----------------------------|
| noise_clock_bounds        | 0.2                        | 
|---------------------------+----------------------------|
| noise_model               | native                     | 
|---------------------------+----------------------------|
| default_driver_lib_cell   | -                          | 
|---------------------------+----------------------------|
| default_load_lib_cell     | -                          | 
|---------------------------+----------------------------|
| noise_per_filter          | 0.005                      | 
|---------------------------+----------------------------|
| noise_total_filter        | 0.02                       | 
|---------------------------+----------------------------|
| clock_noise_filter_derate | 0.5                        | 
|---------------------------+----------------------------|
| si_delta_filter           | 1                          | 
|---------------------------+----------------------------|
| si_delta_filter_rel       | 10                         | 
----------------------------------------------------------


  
---------------------------------------------------------------------------------------------------------------
|                                         Common ccap report settings                                         |
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
|                        | coupling_abs | coupling_ratio | noise | noise_clock | timing | slew  | delta_delay | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| enabled                | true         | true           | true  | true        | false  | false | false       | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| limit                  | 5000         | 5000           | 5000  | 5000        | 5000   | 5000  | 500         | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| ranges                 | 10           | 10             | 10    | 10          | 10     | 10    | 10          | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressors             | 0            | 0              | 4     | 4           | 5      | 0     | 5           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_ratio_filter | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_cc_filter    | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
---------------------------------------------------------------------------------------------------------------


RRT info: Set 'placed' property of '141' clock network cells to 'fixed'
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


RRT info: GR is complete, will be reused
RRT info: Running incremental GR just to make sure the congestion map is consistent
info UI30: performing global routing on partition integrationMult (started at Thu Dec 22 20:14:05 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr*                 | value of the follow_gr attribute applied to critical nets    | 100   | 90      | true         | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_verbosity*                 | silent=0, info=1, verbose=2                                  | 2     | 1       | true         | 
---------------------------------------------------------------------------------------------------------------------------------


gr_follow_gr gr_full_timing_update_thresh gr_verbosity
List has 3 elements
Setting up data structures; grid size small
Partition 'integrationMult' qualifies for soft timing-driven layer assignment.

CapCalc CPUs = 2

Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 6144 of 6144 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42
 xOrig 0 xHi 1330004 xStep 57000 colHi 24
 yOrig 0 yHi 1330004 yStep 42000 rowHi 32

Congestion effort = none
Timing effort     = none

Start repair & refine global routing with  2  CPUs 

info GR11: Skipping net 'multiplier/CSA22/u[4]' status: 'gr_small'
info GR11: Skipping net 'multiplier/CSA28/u[7]' status: 'gr_small'
info GR11: Skipping net 'multiplier/CSA25/u[5]' status: 'gr_small'
info GR11: Skipping net 'multiplier/CSA17/u[3]' status: 'gr_small'
info GR11: Skipping net 'multiplier/CSA10/u[2]' status: 'gr_small'
info GR11: Skipping net 'multiplier/CSA0/u[1]' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_63_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_62_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_60_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_59_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_58_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_57_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_54_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_55_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_52_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_53_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_50_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_51_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_48_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_49_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_47_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_44_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_45_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_42_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_43_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_41_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'regA/out[30]' status: 'gr_small'
info GR11: Skipping net 'regA/out[24]' status: 'gr_small'
info GR11: Skipping net 'regA/out[27]' status: 'gr_small'
info GR11: Skipping net 'regA/out[18]' status: 'gr_small'
info GR11: Skipping net 'regA/out[16]' status: 'gr_small'
info GR11: Skipping net 'regA/out[14]' status: 'gr_small'
info GR11: Skipping net 'regA/out[10]' status: 'gr_small'
info GR11: Skipping net 'regA/out[15]' status: 'gr_small'
info GR11: Skipping net 'regA/out[11]' status: 'gr_small'
info GR11: Skipping net 'regA/out[9]' status: 'gr_small'
info GR11: Skipping net 'regA/out[1]' status: 'gr_small'
info GR11: Skipping net 'regB/out[14]' status: 'gr_small'
info GR11: Skipping net 'regB/out[21]' status: 'gr_small'
info GR11: Skipping net 'outA/n_18' status: 'gr_small'
info GR11: Skipping net 'outB/slo__n10' status: 'gr_small'
info GR11: Skipping net 'outB/n_31' status: 'gr_small'
info GR11: Skipping net 'outB/n_29' status: 'gr_small'
info GR11: Skipping net 'outB/n_25' status: 'gr_small'
info GR11: Skipping net 'outB/n_23' status: 'gr_small'
info GR11: Skipping net 'outA/n_21' status: 'gr_small'
info GR11: Skipping net 'outB/n_21' status: 'gr_small'
info GR11: Skipping net 'outB/n_19' status: 'gr_small'
info GR11: Skipping net 'outA/n_7' status: 'gr_small'
info GR11: Skipping net 'outA/n_3' status: 'gr_small'
info GR11: Skipping net 'outB/n_5' status: 'gr_small'
info GR11: Skipping net 'outB/n_30' status: 'gr_small'
info GR11: Skipping net 'regB/n_29' status: 'gr_small'
info GR11: Skipping net 'outB/n_22' status: 'gr_small'
info GR11: Skipping net 'outB/n_20' status: 'gr_small'
info GR11: Skipping net 'regB/n_21' status: 'gr_small'
info GR11: Skipping net 'outB/n_18' status: 'gr_small'
info GR11: Skipping net 'regB/n_19' status: 'gr_small'
info GR11: Skipping net 'regB/n_17' status: 'gr_small'
info GR11: Skipping net 'regB/n_11' status: 'gr_small'
info GR11: Skipping net 'outB/n_4' status: 'gr_small'
info GR11: Skipping net 'regB/n_3' status: 'gr_small'
info GR11: Skipping net 'regB/sgo__n1' status: 'gr_small'
info GR11: Skipping net 'regB/n_32' status: 'gr_small'
info GR11: Skipping net 'regB/slo__n5' status: 'gr_small'
info GR11: Skipping net 'regB/slo__n11' status: 'gr_small'
info GR11: Skipping net 'regB/slo__n20' status: 'gr_small'
info GR11: Skipping net 'regB/n_22' status: 'gr_small'
info GR11: Skipping net 'regB/n_18' status: 'gr_small'
info GR11: Skipping net 'regB/sgo__n2' status: 'gr_small'
info GR11: Skipping net 'regB/slo__n8' status: 'gr_small'
info GR11: Skipping net 'regB/slo__n59' status: 'gr_small'
info GR11: Skipping net 'regA/n_32' status: 'gr_small'
info GR11: Skipping net 'regA/n_30' status: 'gr_small'
info GR11: Skipping net 'regA/n_28' status: 'gr_small'
info GR11: Skipping net 'regA/n_24' status: 'gr_small'
info GR11: Skipping net 'regA/sgo__n1' status: 'gr_small'
info GR11: Skipping net 'regA/slo__n3' status: 'gr_small'
info GR11: Skipping net 'regA/slo__n12' status: 'gr_small'
info GR11: Skipping net 'regA/slo__n27' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[0][30]' status: 'gr_small'
info GR11: Skipping net 'regA/sgo__n2' status: 'gr_small'
info GR11: Skipping net 'regA/slo__n4' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[0][22]' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[0][14]' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[0][19]' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[0][15]' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[1][63]' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[1][30]' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[1][26]' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[1][31]' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[1][22]' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[1][20]' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[1][21]' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[1][14]' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[1][12]' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[1][6]' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[1][5]' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[2][31]' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[2][19]' status: 'gr_small'
Built 4185 nets   (0 seconds elapsed)

Will perform 'repair' routing on 92 nets: 
         92 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Repair Routed 92 nets       (0 seconds elapsed)
    Edge Overflows = 94 (0.8322 %),  Macro Overflows = 0,  Node Overflows = 48 (0.7812 %) 

Heap: 2G 170M 640k Elapsed Time: 464370:14:5 CPU Time: 0:9:56
    rake server setup complete : Heap: 0G 0M 0k Elapsed Time: 0:0:0 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Thu Dec 22 20:14:05 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 2944        | 2976        | 5376      | 11296       | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 94          | 0         | 94          | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0.832153    | 0         | 0.832153    | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 1           | 8.33333     | 0.555556  | 8.33333     | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.447129    | 0.0475791   | 0.0771367 | 0.128298    | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 3           | 45          | -1        | 48          | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 5.38879e+08 | 2.64187e+08 | 18484     | 8.03066e+08 | 
------------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Thu Dec 22 20:14:05 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 80.31  | 1.18   | 24.96  | 52.71  | 1.46   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 1.46   | 31.08  | 65.64  | 1.81   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires  (thousand)   | 9.65   | 0.15   | 5.28   | 4.04   | 0.17   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------


  
------------------------------------------------------------------------------------------------------------
|                                             Vias statistics                                              |
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4 | via5 | via6 | via7 | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Number of vias  (thousand) | 18.48  | 10.73  | 7.42   | 0.33   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Vias (%)                   | 100.00 | 58.04  | 40.17  | 1.79   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
------------------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition integrationMult (started at Thu Dec 22 20:14:05 2022)

Congestion ratio stats: min = 0.08, max = 1.63, mean = 0.53 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI: 100 (out of 3493) 'GR11' messages were written to the session log file
info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 495M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 488M)
info TDRO: Prepare timing info: derate
info TDRO20: Updating timer ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info TDRO: Run time 1  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 2211 pins
info TDRO: wns = -78 tns = -243
info TDRO: Set tdro_pin_criticality attribute on 37102 pins
Found 1 dominant TNS scenarios.
Found 0 dominant THS scenarios.
info TDRO: Invalidating timer
Running full-chip extraction...
info Full-chip area is (0 0 1330000 1330000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.398098 min: 0.000000 avg: 0.198751
info metal2 layer density max: 0.032433 min: 0.000000 avg: 0.012250
info metal3 layer density max: 0.068141 min: 0.000000 avg: 0.015007
info metal4 layer density max: 0.040800 min: 0.000000 avg: 0.020545
info metal5 layer density max: 0.500000 min: 0.000000 avg: 0.399583
info metal6 layer density max: 0.040000 min: 0.000000 avg: 0.003406
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 1 sec (CPU time: 2 sec; MEM: RSS - 491M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 488M)
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Thu Dec 22 20:14:07 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | S        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 491M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 488M)

                 All  Dominant
Setup              1         1
Hold               1         0

-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold   | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false  | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false  | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | pruned | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Excluding '7' clock network cells from IPO sizing
RRT info: Passing 70 candidates for IPO sizing
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 1 sec (CPU time: 1 sec; MEM: RSS - 513M, CVMEM - 2310M, PVMEM - 3059M, PRSS - 506M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 20:14:09 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 513M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 506M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 20:14:09 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 513M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 506M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 513M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 506M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0010 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT debug: Executing 'ipo_sweep_noise '
info UI32: performing grsi sizing  (started at Thu Dec 22 20:14:09 2022)
Running full-chip extraction...
info Full-chip area is (0 0 1330000 1330000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.398098 min: 0.000000 avg: 0.198751
info metal2 layer density max: 0.032433 min: 0.000000 avg: 0.012250
info metal3 layer density max: 0.068141 min: 0.000000 avg: 0.015007
info metal4 layer density max: 0.040800 min: 0.000000 avg: 0.020545
info metal5 layer density max: 0.500000 min: 0.000000 avg: 0.399583
info metal6 layer density max: 0.040000 min: 0.000000 avg: 0.003406
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Info IPO-advanced CDM: Utilization is adjusted in 252 bins (with avg = 0.00627 and max = 0.02)
		Sized cells 15
info UI33: performed grsi sizing for 0 sec (CPU time: 0 sec; MEM: RSS - 513M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 506M)
RRT info: IPO changed 15 cells
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 513M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 506M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 20:14:09 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 513M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 506M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 20:14:09 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 513M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 506M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 513M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 506M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0010 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT debug: Executing 'place_detail '
info CHK10: Checking placement...
info UI30: performing detailed placement on partition integrationMult (started at Thu Dec 22 20:14:09 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 7484 movable and 140 fixed cells in partition integrationMult
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 202 cut rows, with average utilization 54.2761%, utilization with cell bloats 54.2761%.
info DP116: Legalizer has initial 20 illegal movable cells and 0 illegal fixed cells.
info DP128: Legalizer has 20 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 2 illegal movable cells.
info DP117: Iteration 2 (without drc) has 0 illegal movable cells.
info DP118: Finished placing cells without drc: total movable cells: 7624, cells moved: 23, total movement: 9.6, max movement: 1, average movement: 0.417391.
info DP115: Iteration 3 (with drc) has 0 illegal movable cells.
info Optimize displacement: 2 (0.0%) cells are moved and 10 (0.1%) cells are flipped.
info DP113: Finished legalization after 3 iterations, all movable and fixed cells are legal.
info Number of moved cells: 20. First few cells with largest displacements:
info DP110: 1.00 rows, from {927700 906000, N} to {927700 892000, S}, cell multiplier/CSA0/i_0_53.
info DP110: 0.81 rows, from {916300 906000, N} to {927700 906000, FN}, cell multiplier/CSA0/i_0_132.
info DP110: 0.81 rows, from {903000 934000, FN} to {914400 934000, N}, cell multiplier/Products/sgo__L1_c46.
info DP110: 0.81 rows, from {893500 934000, FN} to {904900 934000, N}, cell multiplier/Products/i_0_1003.
info DP110: 0.54 rows, from {1053100 906000, N} to {1060700 906000, FN}, cell multiplier/Products/sgo__L1_c48.
info DP111: Legalization summary: total movable cells: 7484, cells moved: 20, total movement: 9.00714, max movement: 1, average movement: 0.450357.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 7484                | 20          | 9.00714                | 1            | 0.450357         | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition integrationMult with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 511M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 506M)
info UI30: performing global routing on partition integrationMult (started at Thu Dec 22 20:14:10 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr*                 | value of the follow_gr attribute applied to critical nets    | 100   | 90      | true         | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_verbosity*                 | silent=0, info=1, verbose=2                                  | 2     | 1       | true         | 
---------------------------------------------------------------------------------------------------------------------------------


gr_follow_gr gr_full_timing_update_thresh gr_verbosity
List has 3 elements
Setting up data structures; grid size small
Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
Updated timing   (0 seconds elapsed)

CapCalc CPUs = 2

Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 6144 of 6144 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42
 xOrig 0 xHi 1330004 xStep 57000 colHi 24
 yOrig 0 yHi 1330004 yStep 42000 rowHi 32

Congestion effort = medium
Timing effort     = medium

Start repair & refine global routing with  2  CPUs 

info GR11: Skipping net 'multiplier/CSA28/u[7]' status: 'gr_small'
info GR11: Skipping net 'multiplier/CSA22/u[4]' status: 'gr_small'
info GR11: Skipping net 'multiplier/CSA25/u[5]' status: 'gr_small'
info GR11: Skipping net 'multiplier/CSA10/u[2]' status: 'gr_small'
info GR11: Skipping net 'multiplier/CSA17/u[3]' status: 'gr_small'
info GR11: Skipping net 'multiplier/CSA0/u[1]' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_62_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_63_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_60_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_58_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_59_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_57_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_54_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_55_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_53_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_52_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_51_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_49_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_47_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_45_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_43_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_41_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'regA/out[27]' status: 'gr_small'
info GR11: Skipping net 'regA/out[15]' status: 'gr_small'
info GR11: Skipping net 'regA/out[11]' status: 'gr_small'
info GR11: Skipping net 'regA/out[9]' status: 'gr_small'
info GR11: Skipping net 'regA/out[1]' status: 'gr_small'
info GR11: Skipping net 'regB/out[21]' status: 'gr_small'
info GR11: Skipping net 'outA/n_21' status: 'gr_small'
info GR11: Skipping net 'outA/n_7' status: 'gr_small'
info GR11: Skipping net 'outA/n_3' status: 'gr_small'
info GR11: Skipping net 'outB/n_30' status: 'gr_small'
info GR11: Skipping net 'outB/n_22' status: 'gr_small'
info GR11: Skipping net 'outB/n_20' status: 'gr_small'
info GR11: Skipping net 'outB/n_18' status: 'gr_small'
info GR11: Skipping net 'outB/n_4' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_50_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'regB/n_32' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_48_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_44_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'regB/n_22' status: 'gr_small'
info GR11: Skipping net 'multiplier/ripple_adder/genblk1_42_Full_Adder/sum' status: 'gr_small'
info GR11: Skipping net 'regB/n_18' status: 'gr_small'
info GR11: Skipping net 'regA/out[30]' status: 'gr_small'
info GR11: Skipping net 'regB/sgo__n2' status: 'gr_small'
info GR11: Skipping net 'regB/slo__n8' status: 'gr_small'
info GR11: Skipping net 'regA/out[24]' status: 'gr_small'
info GR11: Skipping net 'regB/slo__n59' status: 'gr_small'
info GR11: Skipping net 'regA/out[18]' status: 'gr_small'
info GR11: Skipping net 'regA/n_32' status: 'gr_small'
info GR11: Skipping net 'regA/out[16]' status: 'gr_small'
info GR11: Skipping net 'regA/n_30' status: 'gr_small'
info GR11: Skipping net 'regA/out[14]' status: 'gr_small'
info GR11: Skipping net 'regA/n_28' status: 'gr_small'
info GR11: Skipping net 'regA/n_24' status: 'gr_small'
info GR11: Skipping net 'regA/out[10]' status: 'gr_small'
info GR11: Skipping net 'regA/sgo__n2' status: 'gr_small'
info GR11: Skipping net 'regA/slo__n4' status: 'gr_small'
info GR11: Skipping net 'regB/out[14]' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[0][19]' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[0][15]' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[1][31]' status: 'gr_small'
info GR11: Skipping net 'outA/n_18' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[1][21]' status: 'gr_small'
info GR11: Skipping net 'outB/slo__n10' status: 'gr_small'
info GR11: Skipping net 'outB/n_31' status: 'gr_small'
info GR11: Skipping net 'outB/n_29' status: 'gr_small'
info GR11: Skipping net 'outB/n_25' status: 'gr_small'
info GR11: Skipping net 'outB/n_23' status: 'gr_small'
info GR11: Skipping net 'outB/n_21' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[1][5]' status: 'gr_small'
info GR11: Skipping net 'outB/n_19' status: 'gr_small'
info GR11: Skipping net 'outB/n_5' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[2][22]' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[2][8]' status: 'gr_small'
info GR11: Skipping net 'regB/n_29' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[3][33]' status: 'gr_small'
info GR11: Skipping net 'regB/n_21' status: 'gr_small'
info GR11: Skipping net 'regB/n_19' status: 'gr_small'
info GR11: Skipping net 'regB/n_17' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[3][29]' status: 'gr_small'
info GR11: Skipping net 'regB/n_11' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[3][27]' status: 'gr_small'
info GR11: Skipping net 'regB/n_3' status: 'gr_small'
info GR11: Skipping net 'regB/sgo__n1' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[3][23]' status: 'gr_small'
info GR11: Skipping net 'regB/slo__n5' status: 'gr_small'
info GR11: Skipping net 'regB/slo__n11' status: 'gr_small'
info GR11: Skipping net 'regB/slo__n20' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[3][17]' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[3][15]' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[3][9]' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[4][34]' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[4][32]' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[4][30]' status: 'gr_small'
info GR11: Skipping net 'regA/sgo__n1' status: 'gr_small'
info GR11: Skipping net 'multiplier/Products/pp[4][28]' status: 'gr_small'
info GR11: Skipping net 'regA/slo__n3' status: 'gr_small'
info GR11: Skipping net 'regA/slo__n12' status: 'gr_small'
info GR11: Skipping net 'regA/slo__n27' status: 'gr_small'
Removed stale global wiring from 1 nets.
Built 4186 nets   (0 seconds elapsed)

Will perform 'repair' routing on 98 nets: 
         94 without global routing
          3 with open pins  
          1 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)
process_soft_la: pmap.size()= 1  cnt= 0  len= 0
 maxLenRat= 0  m_totSlen= 607831  threshold= 182349
Will apply soft layer assignment to 1 repair nets ( 0.2 pct of length)   (0 seconds elapsed)

Repair Routed 98 nets       (0 seconds elapsed)
    WNS =     0,  TNS =          0 
    Edge Overflows = 94 (0.8322 %),  Macro Overflows = 0,  Node Overflows = 48 (0.7812 %) 
Analyzed lengths for soft layer assignment.   (0 seconds elapsed)

Congestion pass 1: may reroute upto 334 nets (may degrade timing)...
    WNS =     0,  TNS =          0 
    Edge Overflows = 94 (0.8322 %),  Macro Overflows = 0,  Node Overflows = 46 (0.7487 %) 
    Routing net stats:    18 skipped,    312 unimproved,      4 routed   (0 seconds elapsed)

Congestion pass 2: may reroute upto 332 nets (may degrade timing)...
    WNS =     0,  TNS =          0 
    Edge Overflows = 94 (0.8322 %),  Macro Overflows = 0,  Node Overflows = 45 (0.7324 %) 
    Routing net stats:    17 skipped,    313 unimproved,      2 routed   (0 seconds elapsed)

Congestion pass 3: may reroute upto 311 nets (may degrade timing)...
    WNS =     0,  TNS =          0 
    Edge Overflows = 94 (0.8322 %),  Macro Overflows = 0,  Node Overflows = 45 (0.7324 %) 
    Routing net stats:     0 skipped,    310 unimproved,      1 routed   (0 seconds elapsed)

Heap: 2G 170M 652k Elapsed Time: 464370:14:11 CPU Time: 0:10:2
    rake server setup complete : Heap: 0G 0M 0k Elapsed Time: 0:0:0 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Thu Dec 22 20:14:11 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 2944        | 2976        | 5376      | 11296       | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 94          | 0         | 94          | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0.832153    | 0         | 0.832153    | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 1           | 8.33333     | 0.555556  | 8.33333     | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.445826    | 0.0475791   | 0.0771556 | 0.128125    | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 45          | -1        | 45          | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 5.37321e+08 | 2.63851e+08 | 18485     | 8.01172e+08 | 
------------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Thu Dec 22 20:14:11 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 80.12  | 1.17   | 24.93  | 52.56  | 1.45   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 1.46   | 31.12  | 65.60  | 1.81   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires  (thousand)   | 9.64   | 0.15   | 5.27   | 4.05   | 0.17   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------


  
------------------------------------------------------------------------------------------------------------
|                                             Vias statistics                                              |
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4 | via5 | via6 | via7 | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Number of vias  (thousand) | 18.48  | 10.73  | 7.43   | 0.33   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Vias (%)                   | 100.00 | 58.03  | 40.18  | 1.79   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+------+------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
------------------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition integrationMult (started at Thu Dec 22 20:14:11 2022)

Congestion ratio stats: min = 0.08, max = 1.63, mean = 0.53 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI: 100 (out of 3492) 'GR11' messages were written to the session log file
info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 512M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 506M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 512M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 506M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 20:14:11 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 512M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 506M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 20:14:11 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 512M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 506M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 512M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 506M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0010 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Stage 'gr' completed successfully
RRT info: User event handler 'after gr' completed successfully
RRT info: Start stage 'tr_opt'
RRT info: User event handler 'before tr_opt' completed successfully
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                        route_track configuration                                                                         |
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| Name                          | Description                                                   | Value | Default | Modified | Value_type | Enum | Persistent | User_level | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| fix_all_drc                   | Use extra strategies to fix rest of violations (versions      | false | true    | true     | N/A        |      | true       | normal     | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| full_drc_pass                 | First path with full DRC check (versions old,new)             | 1     | 2       | true     | N/A        |      | true       | normal     | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate      | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 3 (versions    |       |         |          |            |      |            |            | 
|                               | old,new)                                                      |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate_next | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 2 (version     |       |         |          |            |      |            |            | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_global_layer              | Minimal layer from which follow global metrics have effect    | 4     | 1       | true     | N/A        |      | true       | normal     | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 511M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 506M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 20:14:11 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 511M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 506M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 20:14:11 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 511M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 506M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 511M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 506M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0010 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving statistics from db
------------------------------------------------------------------
| Property Name                | Property Value  | Property Type | 
|------------------------------+-----------------+---------------|
| name                         | sda root        | string        | 
|------------------------------+-----------------+---------------|
| top_hier                     | integrationMult | string        | 
|------------------------------+-----------------+---------------|
| auto_ideal_fanout_threshold* | 1024            | int           | 
|------------------------------+-----------------+---------------|
| mv_is_enabled*               | false           | bool          | 
|------------------------------+-----------------+---------------|
| mxdb.design_state.netlist*   | false           | bool          | 
------------------------------------------------------------------


RRT info: No statistics table in this db
RRT info: Retrieving application info...
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: Detecting non-clock nets
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 512M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 506M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 512M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 506M)
RRT info: Retrieving global routing info...
---------------------------------------------------------------
|                        | tr_opt_init                        | 
|------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 10m                            | 
|------------------------+------------------------------------|
| cpu_time  (min)        | 0.006965277777777777d 00.0h 00.0m  | 
|------------------------+------------------------------------|
| heap_memory  (Mb)      | 1712                               | 
|------------------------+------------------------------------|
| logic_utilization  (%) | 55.95                              | 
|------------------------+------------------------------------|
| WNS  (ps)              | 0.0                                | 
|------------------------+------------------------------------|
| TNS  (ns)              | 0.0                                | 
|------------------------+------------------------------------|
| WHS  (ps)              | 0.0                                | 
|------------------------+------------------------------------|
| THS  (ns)              | 0.0                                | 
|------------------------+------------------------------------|
| setup_viols            | 0                                  | 
|------------------------+------------------------------------|
| hold_viols             | 0                                  | 
|------------------------+------------------------------------|
| slew_viols             | 0                                  | 
|------------------------+------------------------------------|
| worst_slew  (ps)       | 0.0                                | 
|------------------------+------------------------------------|
| total_slew  (ps)       | 0.0                                | 
|------------------------+------------------------------------|
| overflow_edges         | 94                                 | 
|------------------------+------------------------------------|
| overflow_nodes         | 45                                 | 
|------------------------+------------------------------------|
| wire_len_total  (mm)   | 80.1                               | 
|------------------------+------------------------------------|
| via_count_total        | 18485                              | 
---------------------------------------------------------------



info 'twns' objective check is passed.
Collecting clock nets...
Collected 13 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Calculating slew/delay values: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 512M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 506M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------


RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
RRT warning: User-specified value 'false' for option 'cri_gr_cc_derate' overrides previous 'true'
RRT warning: User-specified value 'true' for option 'cri_reuse' overrides previous 'false'
Running full-chip extraction...
info Full-chip area is (0 0 1330000 1330000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.398098 min: 0.000000 avg: 0.198888
info metal2 layer density max: 0.032433 min: 0.000000 avg: 0.012250
info metal3 layer density max: 0.068141 min: 0.000000 avg: 0.015007
info metal4 layer density max: 0.040800 min: 0.000000 avg: 0.020545
info metal5 layer density max: 0.500000 min: 0.000000 avg: 0.399583
info metal6 layer density max: 0.040000 min: 0.000000 avg: 0.003406
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 512M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 506M)
-------------------------
| Current critical nets |
|------------+----------|
| Count      | 77       | 
|------------+----------|
| Count, %   | 1.0      | 
|------------+----------|
| Length, um | 10606    | 
|------------+----------|
| Length, %  | 13.23    | 
-------------------------


---------------------
|  Follow GR nets   |
|------------+------|
| Count      | 1    | 
|------------+------|
| Count, %   | 0.01 | 
|------------+------|
| Length, um | 365  | 
|------------+------|
| Length, %  | 0.45 | 
---------------------


RRT info: Set routing priority of '1' follow_gr nets to '50'
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'true'

Setting all clock networks in partition(s) 'integrationMult':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 20    | 
|-------------------------------+-------|
| Total Sequential cells        | 128   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 12    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 12    | 
-----------------------------------------


Found 12 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 12 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 128 pre-existing "fixed" Sequential leaf cells of clock networks
 128 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition integrationMult.

RRT debug: Executing 'route_track -runs 2 -keep_detail_routing 5 -timing_effort medium -river false'
info UI30: performing track routing on partition integrationMult (started at Thu Dec 22 20:14:12 2022)
Starting route_track for technology class A
Settings initialization ...
-----------------------------------------
|            Nets statistics            |
|-----------------------+-------+-------|
|                       | Nets  | Pins  | 
|-----------------------+-------+-------|
| Total (partition)     | 12601 | 23911 | 
|-----------------------+-------+-------|
| To be routed :        | 7678  | 23754 | 
|-----------------------+-------+-------|
|   - signal            | 7678  | 23754 | 
|-----------------------+-------+-------|
| To be skipped :       | 4923  | 157   | 
|-----------------------+-------+-------|
|   - marked dont_route | 13    | 153   | 
|-----------------------+-------+-------|
|   - less 2 pins       | 4909  | 0     | 
|-----------------------+-------+-------|
|   - tieoff            | 1     | 4     | 
-----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with global wires | 4094 | 
|-----------------------+------|
|   - no any wires      | 3584 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 1    | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
 core  lib cells:   41 with    134 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 123 core library pins:
 Ideal   :   123 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.1 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 2.3G

Initialization ...
Global grid size 32 rows x 24 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 7678 nets with average value 100.00
Property preserve_channel is set on 1 nets with average value 90.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 700X x 950Y
M2:   vertical grid 700X x 950Y
M3: horizontal grid 1150X x 950Y
M4:   vertical grid 475X x 950Y
M5: horizontal grid 475X x 475Y
M6:   vertical grid 475X x 617Y
M7: horizontal grid 617X x 166Y
M8:   vertical grid 166X x 166Y
M9: horizontal grid 166X x 83Y
M10:   vertical grid 83X x 83Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.3G

Reading design data ...
Fixed net wires 1281
Fixed net vias 88474
Core cells 7624
Core cells with unique orientation 125: pin objects 1942, obstructions 608
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 131, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.3G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 4094 nets with global routing
Detected 3584 nets without any routing
Detected 9639 wires, 18485 vias
Detected 23754 pins
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.3G

Set nets timing parameters ...
Updating timing...
Collecting timing bottlenecks: 100%
Collecting timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Setting SI parallel length constraints ...
Determining critical nets for straightening ...
plength_threshold:    16
spread_effort:        1
straightening_effort: 2
Straightening will be performed for 27 critical nets
Calculating slew/delay values: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Initial Track Assignment: 1 2 3 4 5 6 7 done
Cpu time: 00:00:02, Elapsed time: 00:00:02, Memory: 2.3G

Run(1) ...
1.000 Changed    14703 of    37255 tested segments in   133 channels. Unresolved    18700 violations and      253 notes
1.001 Changed    11216 of    33470 tested segments in   185 channels. Unresolved    15050 violations and      554 notes
1.002 Changed    10309 of    29973 tested segments in   221 channels. Unresolved    13102 violations and      492 notes
1.003 Changed     9344 of    27646 tested segments in   216 channels. Unresolved    11826 violations and      422 notes
1.004 Changed     8401 of    25490 tested segments in   233 channels. Unresolved    10864 violations and      413 notes
1.005 Changed     7762 of    23348 tested segments in   234 channels. Unresolved    10233 violations and      392 notes
1.006 Changed     7702 of    22246 tested segments in   234 channels. Unresolved     9753 violations and      385 notes
1.007 Changed     7273 of    21674 tested segments in   228 channels. Unresolved     9448 violations and      369 notes
1.008 Changed     6883 of    20770 tested segments in   232 channels. Unresolved     8876 violations and      386 notes
1.009 Changed     6757 of    20431 tested segments in   236 channels. Unresolved     8599 violations and      387 notes
1.010 Changed     6251 of    19862 tested segments in   234 channels. Unresolved     8253 violations and      459 notes
1.011 Changed     5901 of    18919 tested segments in   229 channels. Unresolved     7774 violations and      518 notes
1.012 Changed     5533 of    18081 tested segments in   229 channels. Unresolved     7425 violations and      603 notes
1.013 Changed     5233 of    17601 tested segments in   238 channels. Unresolved     7084 violations and      726 notes
1.014 Changed     4705 of    16998 tested segments in   236 channels. Unresolved     6707 violations and      900 notes
1.015 Changed     4433 of    16172 tested segments in   234 channels. Unresolved     6317 violations and     1027 notes
1.016 Changed     3915 of    15210 tested segments in   239 channels. Unresolved     5831 violations and     1139 notes
1.017 Changed     3652 of    14302 tested segments in   238 channels. Unresolved     5533 violations and     1317 notes
1.018 Changed     3304 of    13546 tested segments in   236 channels. Unresolved     5165 violations and     1451 notes
1.019 Changed     2877 of    12470 tested segments in   236 channels. Unresolved     4856 violations and     1581 notes
1.020 Changed     2526 of    11410 tested segments in   232 channels. Unresolved     4562 violations and     1705 notes
1.021 Changed     2325 of    10694 tested segments in   234 channels. Unresolved     4348 violations and     1786 notes
1.022 Changed     2142 of    10195 tested segments in   233 channels. Unresolved     4214 violations and     1839 notes
1.023 Changed     1950 of     9738 tested segments in   236 channels. Unresolved     4076 violations and     1895 notes
1.024 Changed     1818 of     9301 tested segments in   230 channels. Unresolved     3962 violations and     1925 notes
1.025 Changed     1630 of     8804 tested segments in   231 channels. Unresolved     3802 violations and     1989 notes
1.026 Changed     1545 of     8324 tested segments in   229 channels. Unresolved     3768 violations and     2025 notes
1.027 Changed     1415 of     7896 tested segments in   222 channels. Unresolved     3742 violations and     2076 notes
1.028 Changed     1249 of     7329 tested segments in   224 channels. Unresolved     3628 violations and     2142 notes
1.029 Changed     1100 of     6666 tested segments in   221 channels. Unresolved     3558 violations and     2181 notes
1.030 Changed      879 of     5735 tested segments in   216 channels. Unresolved     3511 violations and     2230 notes
1.031 Changed      790 of     4777 tested segments in   207 channels. Unresolved     3492 violations and     2294 notes
1.032 Changed      576 of     3862 tested segments in   204 channels. Unresolved     3429 violations and     2304 notes
1.033 Changed      435 of     2741 tested segments in   190 channels. Unresolved     3393 violations and     2332 notes
1.034 Changed      321 of     1727 tested segments in   179 channels. Unresolved     3343 violations and     2343 notes
1.035 Changed      261 of     1275 tested segments in   170 channels. Unresolved     3328 violations and     2367 notes
1.036 Changed      225 of     1060 tested segments in   161 channels. Unresolved     3297 violations and     2383 notes
1.037 Changed      196 of      943 tested segments in   150 channels. Unresolved     3274 violations and     2396 notes
1.038 Changed      185 of      857 tested segments in   146 channels. Unresolved     3251 violations and     2413 notes
1.039 Changed      191 of      812 tested segments in   135 channels. Unresolved     3243 violations and     2421 notes
1.040 Changed      155 of      698 tested segments in   131 channels. Unresolved     3188 violations and     2448 notes
1.041 Changed      121 of      557 tested segments in   122 channels. Unresolved     3141 violations and     2463 notes
1.042 Changed       84 of      423 tested segments in   103 channels. Unresolved     3125 violations and     2474 notes
1.043 Changed       72 of      298 tested segments in    90 channels. Unresolved     3119 violations and     2476 notes
1.044 Changed       57 of      272 tested segments in    87 channels. Unresolved     3112 violations and     2476 notes
1.045 Changed       54 of      245 tested segments in    80 channels. Unresolved     3103 violations and     2479 notes
1.046 Changed       52 of      224 tested segments in    71 channels. Unresolved     3088 violations and     2480 notes
1.047 Changed       34 of      198 tested segments in    64 channels. Unresolved     3076 violations and     2482 notes
1.048 Changed       39 of      161 tested segments in    55 channels. Unresolved     3068 violations and     2484 notes
1.049 Changed       29 of      153 tested segments in    55 channels. Unresolved     3070 violations and     2485 notes
1.050 Changed       18 of      122 tested segments in    49 channels. Unresolved     3054 violations and     2496 notes
1.051 Changed       14 of       74 tested segments in    37 channels. Unresolved     3054 violations and     2496 notes
1.052 Changed        9 of       59 tested segments in    31 channels. Unresolved     3051 violations and     2497 notes
1.053 Changed        4 of       41 tested segments in    23 channels. Unresolved     3049 violations and     2497 notes
1.054 Changed        2 of       24 tested segments in    18 channels. Unresolved     3049 violations and     2497 notes
1.055 Changed        2 of        7 tested segments in     7 channels. Unresolved     3049 violations and     2497 notes
1.056 Changed        1 of        6 tested segments in     6 channels. Unresolved     3049 violations and     2497 notes
1.057 Changed        1 of        5 tested segments in     5 channels. Unresolved     3049 violations and     2497 notes
1.058 Changed        1 of        5 tested segments in     5 channels. Unresolved     3049 violations and     2497 notes
1.059 Changed        0 of        5 tested segments in     5 channels. Unresolved     3049 violations and     2498 notes
1.060 Changed        0 of        3 tested segments in     3 channels. Unresolved     3049 violations and     2498 notes
1.061 Changed        0 of        0 tested segments in     0 channels. Unresolved     3049 violations and     2498 notes
Result=end(begin): viols=3049(18700), notes=2498(253)
Cpu time: 00:07:21, Elapsed time: 00:03:52, Memory: 2.3G

Run(2) ...
2.000 Changed     2532 of    47767 tested segments in   239 channels. Unresolved     3475 violations and     2398 notes
2.001 Changed     2738 of    13078 tested segments in   241 channels. Unresolved     3756 violations and     2699 notes
2.002 Changed     4643 of    13213 tested segments in   241 channels. Unresolved     4259 violations and     2903 notes
2.003 Changed     5224 of    14173 tested segments in   238 channels. Unresolved     5056 violations and     3092 notes
2.004 Changed     4986 of    14945 tested segments in   239 channels. Unresolved     4989 violations and     3383 notes
2.005 Changed     4511 of    14163 tested segments in   244 channels. Unresolved     4813 violations and     3560 notes
2.006 Changed     3927 of    13468 tested segments in   237 channels. Unresolved     4518 violations and     3935 notes
2.007 Changed     3035 of    12225 tested segments in   239 channels. Unresolved     3949 violations and     4342 notes
2.008 Changed     2457 of    10210 tested segments in   238 channels. Unresolved     3538 violations and     4627 notes
2.009 Changed     1917 of     8617 tested segments in   231 channels. Unresolved     3171 violations and     4879 notes
2.010 Changed     1677 of     7475 tested segments in   231 channels. Unresolved     2902 violations and     5041 notes
2.011 Changed     1493 of     6804 tested segments in   232 channels. Unresolved     2706 violations and     5143 notes
2.012 Changed     1323 of     6274 tested segments in   230 channels. Unresolved     2551 violations and     5263 notes
2.013 Changed     1247 of     5853 tested segments in   233 channels. Unresolved     2340 violations and     5412 notes
2.014 Changed     1148 of     5481 tested segments in   231 channels. Unresolved     2210 violations and     5493 notes
2.015 Changed     1113 of     5220 tested segments in   228 channels. Unresolved     2091 violations and     5590 notes
2.016 Changed     1062 of     4991 tested segments in   224 channels. Unresolved     1996 violations and     5716 notes
2.017 Changed      988 of     4757 tested segments in   227 channels. Unresolved     1944 violations and     5796 notes
2.018 Changed     1006 of     4573 tested segments in   220 channels. Unresolved     1875 violations and     5880 notes
2.019 Changed      919 of     4424 tested segments in   229 channels. Unresolved     1742 violations and     5955 notes
2.020 Changed      833 of     4129 tested segments in   225 channels. Unresolved     1657 violations and     6045 notes
2.021 Changed      794 of     3946 tested segments in   229 channels. Unresolved     1579 violations and     6095 notes
2.022 Changed      736 of     3696 tested segments in   222 channels. Unresolved     1481 violations and     6155 notes
2.023 Changed      697 of     3555 tested segments in   218 channels. Unresolved     1402 violations and     6198 notes
2.024 Changed      653 of     3387 tested segments in   222 channels. Unresolved     1347 violations and     6268 notes
2.025 Changed      611 of     3256 tested segments in   217 channels. Unresolved     1279 violations and     6325 notes
2.026 Changed      542 of     3055 tested segments in   218 channels. Unresolved     1269 violations and     6365 notes
2.027 Changed      530 of     2919 tested segments in   218 channels. Unresolved     1236 violations and     6389 notes
2.028 Changed      470 of     2750 tested segments in   215 channels. Unresolved     1193 violations and     6427 notes
2.029 Changed      412 of     2592 tested segments in   207 channels. Unresolved     1136 violations and     6450 notes
2.030 Changed      374 of     2373 tested segments in   211 channels. Unresolved     1104 violations and     6465 notes
2.031 Changed      337 of     2199 tested segments in   207 channels. Unresolved     1059 violations and     6483 notes
2.032 Changed      268 of     1962 tested segments in   205 channels. Unresolved     1017 violations and     6492 notes
2.033 Changed      245 of     1652 tested segments in   194 channels. Unresolved      991 violations and     6504 notes
2.034 Changed      201 of     1328 tested segments in   178 channels. Unresolved      965 violations and     6512 notes
2.035 Changed      177 of     1052 tested segments in   165 channels. Unresolved      936 violations and     6539 notes
2.036 Changed      130 of      868 tested segments in   154 channels. Unresolved      896 violations and     6548 notes
2.037 Changed      117 of      713 tested segments in   141 channels. Unresolved      874 violations and     6557 notes
2.038 Changed       84 of      613 tested segments in   135 channels. Unresolved      848 violations and     6564 notes
2.039 Changed       87 of      542 tested segments in   131 channels. Unresolved      840 violations and     6573 notes
2.040 Changed       80 of      486 tested segments in   126 channels. Unresolved      838 violations and     6575 notes
2.041 Changed       68 of      419 tested segments in   122 channels. Unresolved      829 violations and     6584 notes
2.042 Changed       85 of      407 tested segments in   118 channels. Unresolved      831 violations and     6588 notes
2.043 Changed      104 of      406 tested segments in   115 channels. Unresolved      813 violations and     6588 notes
2.044 Changed      100 of      424 tested segments in   113 channels. Unresolved      807 violations and     6588 notes
2.045 Changed      118 of      418 tested segments in   111 channels. Unresolved      820 violations and     6591 notes
2.046 Changed       98 of      402 tested segments in   107 channels. Unresolved      810 violations and     6594 notes
2.047 Changed       90 of      331 tested segments in    99 channels. Unresolved      797 violations and     6600 notes
2.048 Changed       71 of      339 tested segments in   103 channels. Unresolved      797 violations and     6603 notes
2.049 Changed       58 of      289 tested segments in    95 channels. Unresolved      788 violations and     6606 notes
2.050 Changed       50 of      248 tested segments in    81 channels. Unresolved      781 violations and     6608 notes
2.051 Changed       62 of      242 tested segments in    76 channels. Unresolved      775 violations and     6616 notes
2.052 Changed       26 of      213 tested segments in    72 channels. Unresolved      763 violations and     6618 notes
2.053 Changed       29 of      161 tested segments in    57 channels. Unresolved      769 violations and     6619 notes
2.054 Changed       40 of      158 tested segments in    57 channels. Unresolved      759 violations and     6622 notes
2.055 Changed       24 of      131 tested segments in    54 channels. Unresolved      753 violations and     6625 notes
2.056 Changed       26 of      121 tested segments in    53 channels. Unresolved      742 violations and     6630 notes
2.057 Changed       18 of       97 tested segments in    45 channels. Unresolved      740 violations and     6631 notes
2.058 Changed       16 of       85 tested segments in    33 channels. Unresolved      743 violations and     6630 notes
2.059 Changed       31 of       93 tested segments in    31 channels. Unresolved      745 violations and     6634 notes
2.060 Changed       20 of      106 tested segments in    31 channels. Unresolved      732 violations and     6635 notes
2.061 Changed       24 of      101 tested segments in    34 channels. Unresolved      743 violations and     6633 notes
2.062 Changed       21 of       98 tested segments in    33 channels. Unresolved      734 violations and     6633 notes
2.063 Changed       16 of       80 tested segments in    29 channels. Unresolved      719 violations and     6642 notes
2.064 Changed        6 of       42 tested segments in    17 channels. Unresolved      716 violations and     6646 notes
2.065 Changed        8 of       22 tested segments in    12 channels. Unresolved      711 violations and     6646 notes
2.066 Changed        6 of       19 tested segments in    11 channels. Unresolved      711 violations and     6646 notes
2.067 Changed        5 of       17 tested segments in    11 channels. Unresolved      711 violations and     6646 notes
2.068 Changed        2 of       15 tested segments in    10 channels. Unresolved      711 violations and     6646 notes
2.069 Changed        2 of        8 tested segments in     6 channels. Unresolved      711 violations and     6646 notes
2.070 Changed        0 of        4 tested segments in     3 channels. Unresolved      711 violations and     6646 notes
2.071 Changed        0 of        0 tested segments in     0 channels. Unresolved      711 violations and     6646 notes
Result=end(begin): viols=711(3475), notes=6646(2398)
Cpu time: 00:05:41, Elapsed time: 00:02:59, Memory: 2.3G

Write routing ...
M1: 26363 vias and 4411 wires with length 3.372 (0.608 in non-prefer direction)
M2: 36969 vias and 38520 wires with length 31.997 (1.565 in non-prefer direction)
M3: 3991 vias and 24130 wires with length 51.087 (0.557 in non-prefer direction)
M4: 37 vias and 2941 wires with length 3.344 (1.093 in non-prefer direction)
M5: 4 vias and 23 wires with length 0.152 (0.151 in non-prefer direction)
M6: 6 vias and 7 wires with length 0.026 (0.000 in non-prefer direction)
M7: 4 vias and 9 wires with length 0.008 (0.003 in non-prefer direction)
M8: 0 vias and 2 wires with length 0.025 (0.000 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 67374 vias and 70043 wires with length 90.011 (3.978 in non-prefer direction)

Total 711 violated segments:
Viol: Stat short - 34
Viol: Stat spacing - 174
Viol: Port short - 5
Viol: Twist short - 8
Viol: Diffnet short - 449
Viol: Diffnet spacing - 26
Viol: Samenet spacing - 1
Viol: Cut spacing - 10
Viol: Loop over port - 2
Viol: Loop - 2

Total 6646 notes:
Note: Offgrid - 4231
Note: Fork - 41
Note: Split - 393
Note: Fat merge - 14
Note: Parallel length - 55
Note: Segment orientation - 1912

Info: Via overhang - 136
Info: Detour - 2
info UI33: performed track routing for 6 min 54 sec (CPU time: 13 min 5 sec; MEM: RSS - 533M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 526M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold   | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false  | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false  | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | pruned | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 6 sec (CPU time: 11 sec; MEM: RSS - 553M, CVMEM - 2310M, PVMEM - 3059M, PRSS - 547M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 20:21:12 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 553M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 547M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 20:21:12 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 553M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 547M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 553M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 547M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0230 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   41 with    134 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------------
|            Nets statistics            |
|-----------------------+-------+-------|
|                       | Nets  | Pins  | 
|-----------------------+-------+-------|
| Total (partition)     | 12601 | 23911 | 
|-----------------------+-------+-------|
| To be routed :        | 7678  | 23754 | 
|-----------------------+-------+-------|
|   - signal            | 7678  | 23754 | 
|-----------------------+-------+-------|
| To be skipped :       | 4923  | 157   | 
|-----------------------+-------+-------|
|   - marked dont_route | 13    | 153   | 
|-----------------------+-------+-------|
|   - less 2 pins       | 4909  | 0     | 
|-----------------------+-------+-------|
|   - tieoff            | 1     | 4     | 
-----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7678 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 1    | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1330000 1330000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.398098 min: 0.000000 avg: 0.210869
info metal2 layer density max: 0.223899 min: 0.000000 avg: 0.125363
info metal3 layer density max: 0.374986 min: 0.000000 avg: 0.191987
info metal4 layer density max: 0.106600 min: 0.000000 avg: 0.040611
info metal5 layer density max: 0.500000 min: 0.000000 avg: 0.400566
info metal6 layer density max: 0.060000 min: 0.000000 avg: 0.003575
info metal7 layer density max: 0.003460 min: 0.000000 avg: 0.000100
info metal8 layer density max: 0.011670 min: 0.000000 avg: 0.000387
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 13 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.3G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.3G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 1 sec (CPU time: 1 sec; MEM: RSS - 556M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 549M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 556M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 549M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 20:21:14 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 556M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 549M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 20:21:14 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 556M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 549M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 556M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 549M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0230 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 556M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 549M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 556M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 549M)
RRT info: Retrieving detail routing info...
----------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                                          | 
|------------------------+------------------------------------+------------------------------------------------------|
| elapsed_time  (min)    | 00h 10m                            | 00h 07m                                              | 
|------------------------+------------------------------------+------------------------------------------------------|
| cpu_time  (min)        | 0.006965277777777777d 00.0h 00.0m  | 0.009250000000000001d 0-3.157967714489334e-17h00.0m  | 
|------------------------+------------------------------------+------------------------------------------------------|
| heap_memory  (Mb)      | 1712                               | 1712                                                 | 
|------------------------+------------------------------------+------------------------------------------------------|
| logic_utilization  (%) | 55.95                              | 55.95                                                | 
|------------------------+------------------------------------+------------------------------------------------------|
| WNS  (ps)              | 0.0                                | 0.0                                                  | 
|------------------------+------------------------------------+------------------------------------------------------|
| TNS  (ns)              | 0.0                                | 0.0                                                  | 
|------------------------+------------------------------------+------------------------------------------------------|
| WHS  (ps)              | 0.0                                | 0.0                                                  | 
|------------------------+------------------------------------+------------------------------------------------------|
| THS  (ns)              | 0.0                                | 0.0                                                  | 
|------------------------+------------------------------------+------------------------------------------------------|
| setup_viols            | 0                                  | 0                                                    | 
|------------------------+------------------------------------+------------------------------------------------------|
| hold_viols             | 0                                  | 0                                                    | 
|------------------------+------------------------------------+------------------------------------------------------|
| slew_viols             | 0                                  | 0                                                    | 
|------------------------+------------------------------------+------------------------------------------------------|
| worst_slew  (ps)       | 0.0                                | 0.0                                                  | 
|------------------------+------------------------------------+------------------------------------------------------|
| total_slew  (ps)       | 0.0                                | 0.0                                                  | 
|------------------------+------------------------------------+------------------------------------------------------|
| overflow_edges         | 94                                 |                                                      | 
|------------------------+------------------------------------+------------------------------------------------------|
| overflow_nodes         | 45                                 |                                                      | 
|------------------------+------------------------------------+------------------------------------------------------|
| wire_len_total  (mm)   | 80.1                               | 92.0                                                 | 
|------------------------+------------------------------------+------------------------------------------------------|
| via_count_total        | 18485                              | 68044                                                | 
----------------------------------------------------------------------------------------------------------------------


RRT info: Max util is set to 100.0%
info DUM207: update_cell_density_map: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: update_cell_density_map: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.

Info: Cell density rectangles with ZERO-CAPACITY = 25
Info: Cell density rectangles with ZERO-CAPACITY & LOAD > 0 = 0

Placement Cell Density Distribution - 169 objects 
        --- get_objects cell_density_rect -of [get_objects cell_density_map] --->
0       |==================================================================== 25
3.99018 | 0
7.98036 | 0
11.9705 | 0
15.9607 | 0
19.9509 |== 1
23.9411 | 0
27.9313 |======== 3
31.9214 |========== 4
35.9116 |=================================== 13
39.9018 |============================= 11
43.892  |============================= 11
47.8821 |=========================================== 16
51.8723 |====================================== 14
55.8625 |=========================== 10
59.8527 |===================== 8
63.8429 |======================================== 15
67.833  |============================================================== 23
71.8232 |=========================== 10
75.8134 |============= 5
79.8036 |
        V     get_property -name utilization -object %object%

RRT debug: Executing 'optimize -effort medium'
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu Dec 22 20:21:14 2022)
Report 'integrationMult': Design Report
Generated on Thu Dec 22 20:21:14 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 92    | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7624  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 53    | 0.69       | 
| Inverters      | 215   | 2.82       | 
| Registers      | 132   | 1.73       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1171  | 15.35      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7624  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9536.9                 | 55.95           | 
| Buffers, Inverters | 345.268                | 2.02            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 17044.5                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 12588 | 100        | 
| Orphaned        | 4910  | 39         | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3816  | 30.31      | 
| 2 Fanouts       | 1542  | 12.24      | 
| 3-30 Fanouts    | 2274  | 18.06      | 
| 30-127 Fanouts  | 46    | 0.36       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu Dec 22 20:21:14 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  |=============== 5
35  |============================================== 15
40  |================================================== 16
45  |================================== 11
50  |================================================================= 21
55  |=========================================== 14
60  |===================================== 12
65  |======================================================================== 23
70  |================================================================= 21
75  |=============== 5
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=79.8036%).

WNS:0 TNS:0 TNDD:-18082.0 SLEW:0 CAP:0.0 AREA:9536.9

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
WNS:0 TNS:0 TNDD:-18082.0 SLEW:0 CAP:0.0 AREA:9536.9

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=79.8036%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Thu Dec 22 20:21:14 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 92    | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7624  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 53    | 0.69       | 
| Inverters      | 215   | 2.82       | 
| Registers      | 132   | 1.73       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1171  | 15.35      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7624  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9536.9                 | 55.95           | 
| Buffers, Inverters | 345.268                | 2.02            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 17044.5                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 12588 | 100        | 
| Orphaned        | 4910  | 39         | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3816  | 30.31      | 
| 2 Fanouts       | 1542  | 12.24      | 
| 3-30 Fanouts    | 2274  | 18.06      | 
| 30-127 Fanouts  | 46    | 0.36       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  |=============== 5
35  |============================================== 15
40  |================================================== 16
45  |================================== 11
50  |================================================================= 21
55  |=========================================== 14
60  |===================================== 12
65  |======================================================================== 23
70  |================================================================= 21
75  |=============== 5
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 556M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 549M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 556M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 549M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 556M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 549M)
RRT info: Retrieving detail routing info...
----------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                                          | tr_opt_drc_0                       | 
|------------------------+-----------------------------------+------------------------------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 10m                           | 00h 07m                                              | 00h 00m                            | 
|------------------------+-----------------------------------+------------------------------------------------------+------------------------------------|
| cpu_time  (min)        | 0.006965277777777777d 00.0h00.0m  | 0.009250000000000001d0-3.157967714489334e-17h 00.0m  | 1.3888888888888888e-5d 00.0h00.0m  | 
|------------------------+-----------------------------------+------------------------------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1712                              | 1712                                                 | 1712                               | 
|------------------------+-----------------------------------+------------------------------------------------------+------------------------------------|
| logic_utilization  (%) | 55.95                             | 55.95                                                | 55.95                              | 
|------------------------+-----------------------------------+------------------------------------------------------+------------------------------------|
| WNS  (ps)              | 0.0                               | 0.0                                                  | 0.0                                | 
|------------------------+-----------------------------------+------------------------------------------------------+------------------------------------|
| TNS  (ns)              | 0.0                               | 0.0                                                  | 0.0                                | 
|------------------------+-----------------------------------+------------------------------------------------------+------------------------------------|
| WHS  (ps)              | 0.0                               | 0.0                                                  | 0.0                                | 
|------------------------+-----------------------------------+------------------------------------------------------+------------------------------------|
| THS  (ns)              | 0.0                               | 0.0                                                  | 0.0                                | 
|------------------------+-----------------------------------+------------------------------------------------------+------------------------------------|
| setup_viols            | 0                                 | 0                                                    | 0                                  | 
|------------------------+-----------------------------------+------------------------------------------------------+------------------------------------|
| hold_viols             | 0                                 | 0                                                    | 0                                  | 
|------------------------+-----------------------------------+------------------------------------------------------+------------------------------------|
| slew_viols             | 0                                 | 0                                                    | 0                                  | 
|------------------------+-----------------------------------+------------------------------------------------------+------------------------------------|
| worst_slew  (ps)       | 0.0                               | 0.0                                                  | 0.0                                | 
|------------------------+-----------------------------------+------------------------------------------------------+------------------------------------|
| total_slew  (ps)       | 0.0                               | 0.0                                                  | 0.0                                | 
|------------------------+-----------------------------------+------------------------------------------------------+------------------------------------|
| overflow_edges         | 94                                |                                                      |                                    | 
|------------------------+-----------------------------------+------------------------------------------------------+------------------------------------|
| overflow_nodes         | 45                                |                                                      |                                    | 
|------------------------+-----------------------------------+------------------------------------------------------+------------------------------------|
| wire_len_total  (mm)   | 80.1                              | 92.0                                                 | 92.0                               | 
|------------------------+-----------------------------------+------------------------------------------------------+------------------------------------|
| via_count_total        | 18485                             | 68044                                                | 68044                              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu Dec 22 20:21:15 2022)
Report 'integrationMult': Design Report
Generated on Thu Dec 22 20:21:15 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 92    | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7624  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 53    | 0.69       | 
| Inverters      | 215   | 2.82       | 
| Registers      | 132   | 1.73       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1171  | 15.35      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7624  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9536.9                 | 55.95           | 
| Buffers, Inverters | 345.268                | 2.02            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 17044.5                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 12588 | 100        | 
| Orphaned        | 4910  | 39         | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3816  | 30.31      | 
| 2 Fanouts       | 1542  | 12.24      | 
| 3-30 Fanouts    | 2274  | 18.06      | 
| 30-127 Fanouts  | 46    | 0.36       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu Dec 22 20:21:15 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  |=============== 5
35  |============================================== 15
40  |================================================== 16
45  |================================== 11
50  |================================================================= 21
55  |=========================================== 14
60  |===================================== 12
65  |======================================================================== 23
70  |================================================================= 21
75  |=============== 5
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=79.8036%).

WNS:0 TNS:0 TNDD:-18082.0 SLEW:0 CAP:0.0 AREA:9536.9

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
WNS:0 TNS:0 TNDD:-18082.0 SLEW:0 CAP:0.0 AREA:9536.9

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=79.8036%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Thu Dec 22 20:21:15 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 92    | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7624  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 53    | 0.69       | 
| Inverters      | 215   | 2.82       | 
| Registers      | 132   | 1.73       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1171  | 15.35      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7624  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9536.9                 | 55.95           | 
| Buffers, Inverters | 345.268                | 2.02            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 17044.5                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 12588 | 100        | 
| Orphaned        | 4910  | 39         | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3816  | 30.31      | 
| 2 Fanouts       | 1542  | 12.24      | 
| 3-30 Fanouts    | 2274  | 18.06      | 
| 30-127 Fanouts  | 46    | 0.36       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  |=============== 5
35  |============================================== 15
40  |================================================== 16
45  |================================== 11
50  |================================================================= 21
55  |=========================================== 14
60  |===================================== 12
65  |======================================================================== 23
70  |================================================================= 21
75  |=============== 5
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 556M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 549M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 556M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 549M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 556M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 549M)
RRT info: Retrieving detail routing info...
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                                         | tr_opt_drc_0                       | tr_opt_tns_0                      | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------|
| elapsed_time  (min)    | 00h 10m                           | 00h 07m                                             | 00h 00m                            | 00h 00m                           | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------|
| cpu_time  (min)        | 0.006965277777777777d00.0h 00.0m  | 0.009250000000000001d0-3.157967714489334e-17h00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------|
| heap_memory  (Mb)      | 1712                              | 1712                                                | 1712                               | 1712                              | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------|
| logic_utilization  (%) | 55.95                             | 55.95                                               | 55.95                              | 55.95                             | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------|
| WNS  (ps)              | 0.0                               | 0.0                                                 | 0.0                                | 0.0                               | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------|
| TNS  (ns)              | 0.0                               | 0.0                                                 | 0.0                                | 0.0                               | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------|
| WHS  (ps)              | 0.0                               | 0.0                                                 | 0.0                                | 0.0                               | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------|
| THS  (ns)              | 0.0                               | 0.0                                                 | 0.0                                | 0.0                               | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------|
| setup_viols            | 0                                 | 0                                                   | 0                                  | 0                                 | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------|
| hold_viols             | 0                                 | 0                                                   | 0                                  | 0                                 | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------|
| slew_viols             | 0                                 | 0                                                   | 0                                  | 0                                 | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------|
| worst_slew  (ps)       | 0.0                               | 0.0                                                 | 0.0                                | 0.0                               | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------|
| total_slew  (ps)       | 0.0                               | 0.0                                                 | 0.0                                | 0.0                               | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------|
| overflow_edges         | 94                                |                                                     |                                    |                                   | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------|
| overflow_nodes         | 45                                |                                                     |                                    |                                   | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------|
| wire_len_total  (mm)   | 80.1                              | 92.0                                                | 92.0                               | 92.0                              | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------|
| via_count_total        | 18485                             | 68044                                               | 68044                              | 68044                             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info RPT: Saving properties of path groups
info RPT: Changing path group slack margin to 199
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu Dec 22 20:21:16 2022)
Report 'integrationMult': Design Report
Generated on Thu Dec 22 20:21:16 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 92    | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7624  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 53    | 0.69       | 
| Inverters      | 215   | 2.82       | 
| Registers      | 132   | 1.73       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1171  | 15.35      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7624  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9536.9                 | 55.95           | 
| Buffers, Inverters | 345.268                | 2.02            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 17044.5                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 12588 | 100        | 
| Orphaned        | 4910  | 39         | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3816  | 30.31      | 
| 2 Fanouts       | 1542  | 12.24      | 
| 3-30 Fanouts    | 2274  | 18.06      | 
| 30-127 Fanouts  | 46    | 0.36       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu Dec 22 20:21:16 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 20:21:16 2022
  
--------------------------------------------------------------------------------------------------------------------------------------
|                                                     PATH GROUPS (SETUP) (nano)                                                     |
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|                  | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global**       |     | 1      |        | 0.3000    | 196       | 8                   | 4.1                   | -0.1760 | -0.8290 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**          |     | 1      |        | 0.3000    | 196       | 8                   | 4.1                   | -0.1760 | -0.8290 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| vsysclk_new_mode | *   | 1      | 0.1990 | 0.3000    | 64        | 8                   | 12                    | -0.1760 | -0.8290 | 
--------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 556M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 549M)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  |=============== 5
35  |============================================== 15
40  |================================================== 16
45  |================================== 11
50  |================================================================= 21
55  |=========================================== 14
60  |===================================== 12
65  |======================================================================== 23
70  |================================================================= 21
75  |=============== 5
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=79.8036%).

WNS:-176 TNS:-829 TNDD:-18082.0 SLEW:0 CAP:0.0 AREA:9536.9

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
info OPT5: Optimizing objective DENSITY.
info OPT226: Running optimization with 2 processes.
info OPT23: Collected 307 targets from 5 bins with utilization greater than 76% within partition integrationMult.
warning No default leakage corner enabled for area optimization, leakage power may increase after the optimization
SLEW:0 CAP:0.0 AREA:9536.9

info OPT10: optimized 307 targets
SLEW:0 CAP:0.0 AREA:9535.04

info OPT9: total 307 nets optimized
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=79.8036%).

info OPT6: cpu [0h:0m:0s] memory [2g:140m:128k]
info OPT225: Completed optimization in postroute mode with DENSITY objective and DENSITY step in 0 sec (CPU time: 0 sec; MEM: RSS - 562M, CVMEM - 2310M, PVMEM - 3059M)
WNS:-176 TNS:-829 TNDD:-18179.0 SLEW:0 CAP:0.0 AREA:9535.04

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=79.8036%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Thu Dec 22 20:21:16 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 92    | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7622  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 53    | 0.69       | 
| Inverters      | 213   | 2.79       | 
| Registers      | 132   | 1.73       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1171  | 15.36      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7622  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9535.04                | 55.94           | 
| Buffers, Inverters | 343.938                | 2.01            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 17044.5                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 12586 | 100        | 
| Orphaned        | 4910  | 39.01      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3814  | 30.3       | 
| 2 Fanouts       | 1542  | 12.25      | 
| 3-30 Fanouts    | 2274  | 18.06      | 
| 30-127 Fanouts  | 46    | 0.36       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 20:21:17 2022
  
--------------------------------------------------------------------------------------------------------------------------------------
|                                                     PATH GROUPS (SETUP) (nano)                                                     |
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|                  | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global**       |     | 1      |        | 0.3000    | 196       | 8                   | 4.1                   | -0.1760 | -0.8290 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**          |     | 1      |        | 0.3000    | 196       | 8                   | 4.1                   | -0.1760 | -0.8290 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| vsysclk_new_mode | *   | 1      | 0.1990 | 0.3000    | 64        | 8                   | 12                    | -0.1760 | -0.8290 | 
--------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 555M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 549M)
Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  |=============== 5
35  |============================================== 15
40  |================================================== 16
45  |================================== 11
50  |================================================================= 21
55  |=========================================== 14
60  |===================================== 12
65  |======================================================================== 23
70  |================================================================= 21
75  |=============== 5
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 1 sec; MEM: RSS - 555M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 549M)
info RPT: Restoring properties of path groups
info RPT: Number of path groups 10
Report 'report_path_group': Path Group
Generated on Thu Dec 22 20:21:17 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 555M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 549M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 555M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 549M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 555M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 549M)
RRT info: Retrieving detail routing info...
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                                         | tr_opt_drc_0                       | tr_opt_tns_0                      | tr_opt_density_0                   | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 10m                           | 00h 07m                                             | 00h 00m                            | 00h 00m                           | 00h 00m                            | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| cpu_time  (min)        | 0.006965277777777777d00.0h 00.0m  | 0.009250000000000001d0-3.157967714489334e-17h00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1712                              | 1712                                                | 1712                               | 1712                              | 1712                               | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| logic_utilization  (%) | 55.95                             | 55.95                                               | 55.95                              | 55.95                             | 55.94                              | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| WNS  (ps)              | 0.0                               | 0.0                                                 | 0.0                                | 0.0                               | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| TNS  (ns)              | 0.0                               | 0.0                                                 | 0.0                                | 0.0                               | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| WHS  (ps)              | 0.0                               | 0.0                                                 | 0.0                                | 0.0                               | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| THS  (ns)              | 0.0                               | 0.0                                                 | 0.0                                | 0.0                               | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| setup_viols            | 0                                 | 0                                                   | 0                                  | 0                                 | 0                                  | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| hold_viols             | 0                                 | 0                                                   | 0                                  | 0                                 | 0                                  | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| slew_viols             | 0                                 | 0                                                   | 0                                  | 0                                 | 0                                  | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| worst_slew  (ps)       | 0.0                               | 0.0                                                 | 0.0                                | 0.0                               | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| total_slew  (ps)       | 0.0                               | 0.0                                                 | 0.0                                | 0.0                               | 0.0                                | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| overflow_edges         | 94                                |                                                     |                                    |                                   |                                    | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| overflow_nodes         | 45                                |                                                     |                                    |                                   |                                    | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| wire_len_total  (mm)   | 80.1                              | 92.0                                                | 92.0                               | 92.0                              | 92.0                               | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| via_count_total        | 18485                             | 68044                                               | 68044                              | 68044                             | 68040                              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu Dec 22 20:21:17 2022)
Report 'integrationMult': Design Report
Generated on Thu Dec 22 20:21:17 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 92    | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7622  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 53    | 0.69       | 
| Inverters      | 213   | 2.79       | 
| Registers      | 132   | 1.73       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1171  | 15.36      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7622  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9535.04                | 55.94           | 
| Buffers, Inverters | 343.938                | 2.01            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 17044.5                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 12586 | 100        | 
| Orphaned        | 4910  | 39.01      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3814  | 30.3       | 
| 2 Fanouts       | 1542  | 12.25      | 
| 3-30 Fanouts    | 2274  | 18.06      | 
| 30-127 Fanouts  | 46    | 0.36       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu Dec 22 20:21:17 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  |=============== 5
35  |============================================== 15
40  |================================================== 16
45  |================================== 11
50  |================================================================= 21
55  |=========================================== 14
60  |===================================== 12
65  |======================================================================== 23
70  |================================================================= 21
75  |=============== 5
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=79.8036%).

WNS:0 TNS:0 TNDD:-18179.0 SLEW:0 CAP:0.0 AREA:9535.04

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
WNS:0 TNS:0 TNDD:-18179.0 SLEW:0 CAP:0.0 AREA:9535.04

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=79.8036%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Thu Dec 22 20:21:17 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 92    | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7622  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 53    | 0.69       | 
| Inverters      | 213   | 2.79       | 
| Registers      | 132   | 1.73       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1171  | 15.36      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7622  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9535.04                | 55.94           | 
| Buffers, Inverters | 343.938                | 2.01            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 17044.5                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 12586 | 100        | 
| Orphaned        | 4910  | 39.01      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3814  | 30.3       | 
| 2 Fanouts       | 1542  | 12.25      | 
| 3-30 Fanouts    | 2274  | 18.06      | 
| 30-127 Fanouts  | 46    | 0.36       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  |=============== 5
35  |============================================== 15
40  |================================================== 16
45  |================================== 11
50  |================================================================= 21
55  |=========================================== 14
60  |===================================== 12
65  |======================================================================== 23
70  |================================================================= 21
75  |=============== 5
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 555M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 549M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 555M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 549M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 555M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 549M)
RRT info: Retrieving detail routing info...
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                                         | tr_opt_drc_0                       | tr_opt_tns_0                      | tr_opt_density_0                   | tr_opt_wns_0 | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------|
| elapsed_time  (min)    | 00h 10m                           | 00h 07m                                             | 00h 00m                            | 00h 00m                           | 00h 00m                            | 00h 00m      | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------|
| cpu_time  (min)        | 0.006965277777777777d00.0h 00.0m  | 0.009250000000000001d0-3.157967714489334e-17h00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 00.0h 00.0m  | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------|
| heap_memory  (Mb)      | 1712                              | 1712                                                | 1712                               | 1712                              | 1712                               | 1712         | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------|
| logic_utilization  (%) | 55.95                             | 55.95                                               | 55.95                              | 55.95                             | 55.94                              | 55.94        | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------|
| WNS  (ps)              | 0.0                               | 0.0                                                 | 0.0                                | 0.0                               | 0.0                                | 0.0          | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------|
| TNS  (ns)              | 0.0                               | 0.0                                                 | 0.0                                | 0.0                               | 0.0                                | 0.0          | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------|
| WHS  (ps)              | 0.0                               | 0.0                                                 | 0.0                                | 0.0                               | 0.0                                | 0.0          | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------|
| THS  (ns)              | 0.0                               | 0.0                                                 | 0.0                                | 0.0                               | 0.0                                | 0.0          | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------|
| setup_viols            | 0                                 | 0                                                   | 0                                  | 0                                 | 0                                  | 0            | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------|
| hold_viols             | 0                                 | 0                                                   | 0                                  | 0                                 | 0                                  | 0            | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------|
| slew_viols             | 0                                 | 0                                                   | 0                                  | 0                                 | 0                                  | 0            | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------|
| worst_slew  (ps)       | 0.0                               | 0.0                                                 | 0.0                                | 0.0                               | 0.0                                | 0.0          | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------|
| total_slew  (ps)       | 0.0                               | 0.0                                                 | 0.0                                | 0.0                               | 0.0                                | 0.0          | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------|
| overflow_edges         | 94                                |                                                     |                                    |                                   |                                    |              | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------|
| overflow_nodes         | 45                                |                                                     |                                    |                                   |                                    |              | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------|
| wire_len_total  (mm)   | 80.1                              | 92.0                                                | 92.0                               | 92.0                              | 92.0                               | 92.0         | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------|
| via_count_total        | 18485                             | 68044                                               | 68044                              | 68044                             | 68040                              | 68040        | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 555M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 549M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 555M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 549M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 20:21:18 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 555M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 549M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 20:21:18 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 555M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 549M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 555M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 549M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0230 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info CHK10: Checking placement...
info UI30: performing detailed placement on partition integrationMult (started at Thu Dec 22 20:21:18 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 7482 movable and 140 fixed cells in partition integrationMult
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 202 cut rows, with average utilization 54.2647%, utilization with cell bloats 54.2647%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 7482, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 7482                | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition integrationMult with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 556M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 549M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

info Set 'max_open' and 'total_open' attributes for '4' open nets

Report 'report_lvs': Detail Routing LVS Report
Generated on Thu Dec 22 20:21:19 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 12584      | 4         | 5    | 0     | 0    | 3    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 1         | 4    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 13         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


  
--------------------------------------------------------
|       LVS open distance distribution (micron)        |
|--------+-------------+-------+-------+-------+-------|
|        | Total: 1.91 | 0.00  | 0.15  | 0.30  | 1.52  | 
|--------+-------------+-------+-------+-------+-------|
| % open | 100         | 20.00 | 40.00 | 20.00 | 20.00 | 
|--------+-------------+-------+-------+-------+-------|
| # open | 5           | 1     | 2     | 1     | 1     | 
--------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 557M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 549M)

info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 1330000 1330000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.398098 min: 0.000000 avg: 0.210846
info metal2 layer density max: 0.223899 min: 0.000000 avg: 0.125359
info metal3 layer density max: 0.374986 min: 0.000000 avg: 0.191987
info metal4 layer density max: 0.106600 min: 0.000000 avg: 0.040611
info metal5 layer density max: 0.500000 min: 0.000000 avg: 0.400566
info metal6 layer density max: 0.060000 min: 0.000000 avg: 0.003575
info metal7 layer density max: 0.003460 min: 0.000000 avg: 0.000100
info metal8 layer density max: 0.011670 min: 0.000000 avg: 0.000387
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 13 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 1 sec; MEM: RSS - 560M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 553M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------



info 'si_bump' objective check is passed.
Updating timing...

'si_bump' has 1 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 560M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 553M)
RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 560M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 553M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 20:21:19 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 560M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 553M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 20:21:19 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 560M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 553M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 560M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 553M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0230 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info TDRO: Prepare timing info: SI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 1762 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 37098 pins
Running full-chip extraction...
info Full-chip area is (0 0 1330000 1330000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.398098 min: 0.000000 avg: 0.210846
info metal2 layer density max: 0.223899 min: 0.000000 avg: 0.125359
info metal3 layer density max: 0.374986 min: 0.000000 avg: 0.191987
info metal4 layer density max: 0.106600 min: 0.000000 avg: 0.040611
info metal5 layer density max: 0.500000 min: 0.000000 avg: 0.400566
info metal6 layer density max: 0.060000 min: 0.000000 avg: 0.003575
info metal7 layer density max: 0.003460 min: 0.000000 avg: 0.000100
info metal8 layer density max: 0.011670 min: 0.000000 avg: 0.000387
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 0 sec (CPU time: 1 sec; MEM: RSS - 559M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 553M)
-------------------------
| Current critical nets |
|------------+----------|
| Count      | 63       | 
|------------+----------|
| Count, %   | 0.82     | 
|------------+----------|
| Length, um | 8928     | 
|------------+----------|
| Length, %  | 9.91     | 
-------------------------


--------------------------
| Previous critical nets |
|------------+-----------|
| Count      | 34        | 
|------------+-----------|
| Count, %   | 0.44      | 
|------------+-----------|
| Length, um | 1688      | 
|------------+-----------|
| Length, %  | 1.87      | 
--------------------------


----------------------
| ALL critical nets  |
|------------+-------|
| Count      | 97    | 
|------------+-------|
| Count, %   | 1.26  | 
|------------+-------|
| Length, um | 10616 | 
|------------+-------|
| Length, %  | 11.79 | 
----------------------


---------------------
|  Follow GR nets   |
|------------+------|
| Count      | 1    | 
|------------+------|
| Count, %   | 0.01 | 
|------------+------|
| Length, um | 383  | 
|------------+------|
| Length, %  | 0.42 | 
---------------------


RRT info: Set routing priority of '1' follow_gr nets to '50'
----------------------------
| Follow GR fanout >5 nets |
|------------+-------------|
| Count      | 1           | 
|------------+-------------|
| Count, %   | 0.01        | 
|------------+-------------|
| Length, um | 383         | 
|------------+-------------|
| Length, %  | 0.42        | 
----------------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'true'

Setting all clock networks in partition(s) 'integrationMult':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 20    | 
|-------------------------------+-------|
| Total Sequential cells        | 128   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 12    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 12    | 
-----------------------------------------


Found 12 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 12 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 128 pre-existing "fixed" Sequential leaf cells of clock networks
 128 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition integrationMult.

RRT debug: Executing 'route_track -keep_detail_routing 5 -timing_effort medium -river false'
info UI30: performing track routing on partition integrationMult (started at Thu Dec 22 20:21:20 2022)
Starting route_track for technology class A
Settings initialization ...
-----------------------------------------
|            Nets statistics            |
|-----------------------+-------+-------|
|                       | Nets  | Pins  | 
|-----------------------+-------+-------|
| Total (partition)     | 12599 | 23907 | 
|-----------------------+-------+-------|
| To be routed :        | 7676  | 23750 | 
|-----------------------+-------+-------|
|   - signal            | 7676  | 23750 | 
|-----------------------+-------+-------|
| To be skipped :       | 4923  | 157   | 
|-----------------------+-------+-------|
|   - marked dont_route | 13    | 153   | 
|-----------------------+-------+-------|
|   - less 2 pins       | 4909  | 0     | 
|-----------------------+-------+-------|
|   - tieoff            | 1     | 4     | 
-----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7676 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - detail routed     | 7675 | 
|-----------------------+------|
|   - user              | 1    | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
 core  lib cells:   41 with    164 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 123 core library pins:
 Ideal   :   123 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.3G

Initialization ...
Global grid size 32 rows x 24 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 7676 nets with average value 100.00
Property preserve_channel is set on 1 nets with average value 101.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 700X x 950Y
M2:   vertical grid 700X x 950Y
M3: horizontal grid 1150X x 950Y
M4:   vertical grid 475X x 950Y
M5: horizontal grid 475X x 475Y
M6:   vertical grid 475X x 617Y
M7: horizontal grid 617X x 166Y
M8:   vertical grid 166X x 166Y
M9: horizontal grid 166X x 83Y
M10:   vertical grid 83X x 83Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.3G

Reading design data ...
Fixed net wires 1281
Fixed net vias 88474
Core cells 7622
Core cells with unique orientation 125: pin objects 1942, obstructions 608
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 131, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.3G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 3584 nets with detail routing
Detected 4092 nets with mixed global and detail routing
Detected 79680 wires, 85847 vias
Detected 23750 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.3G

Set nets timing parameters ...
Updating timing...
Collecting timing bottlenecks: 100%
Collecting timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Setting SI parallel length constraints ...
Determining critical nets for straightening ...
plength_threshold:    16
spread_effort:        1
straightening_effort: 2
Straightening will be performed for 13 critical nets
Calculating slew/delay values: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Initial Track Assignment: 1 2 done
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.3G

Run(1) ...
1.000 Changed        4 of    69310 tested segments in   260 channels. Unresolved      725 violations and     6646 notes
1.001 Changed       10 of     7915 tested segments in   246 channels. Unresolved      710 violations and     6651 notes
1.002 Changed        3 of     1431 tested segments in   183 channels. Unresolved      704 violations and     6632 notes
1.003 Changed      365 of     1420 tested segments in   192 channels. Unresolved      758 violations and     6589 notes
1.004 Changed      372 of     1415 tested segments in   177 channels. Unresolved      785 violations and     6530 notes
1.005 Changed      353 of     1451 tested segments in   168 channels. Unresolved      792 violations and     6483 notes
1.006 Changed      381 of     1496 tested segments in   180 channels. Unresolved      831 violations and     6465 notes
1.007 Changed      436 of     1616 tested segments in   170 channels. Unresolved      864 violations and     6439 notes
1.008 Changed      446 of     1638 tested segments in   177 channels. Unresolved      858 violations and     6424 notes
1.009 Changed      508 of     1717 tested segments in   170 channels. Unresolved      927 violations and     6407 notes
1.010 Changed      503 of     1797 tested segments in   171 channels. Unresolved      918 violations and     6393 notes
1.011 Changed      604 of     1866 tested segments in   168 channels. Unresolved      983 violations and     6363 notes
1.012 Changed      608 of     2125 tested segments in   178 channels. Unresolved     1010 violations and     6357 notes
1.013 Changed      627 of     2242 tested segments in   183 channels. Unresolved     1076 violations and     6354 notes
1.014 Changed      678 of     2352 tested segments in   190 channels. Unresolved     1091 violations and     6365 notes
1.015 Changed      618 of     2373 tested segments in   184 channels. Unresolved     1079 violations and     6365 notes
1.016 Changed      638 of     2478 tested segments in   181 channels. Unresolved     1094 violations and     6384 notes
1.017 Changed      661 of     2422 tested segments in   184 channels. Unresolved     1036 violations and     6423 notes
1.018 Changed      585 of     2452 tested segments in   191 channels. Unresolved      998 violations and     6431 notes
1.019 Changed      540 of     2230 tested segments in   184 channels. Unresolved      931 violations and     6465 notes
1.020 Changed      503 of     2090 tested segments in   185 channels. Unresolved      877 violations and     6494 notes
1.021 Changed      467 of     1981 tested segments in   181 channels. Unresolved      881 violations and     6501 notes
1.022 Changed      658 of     1993 tested segments in   177 channels. Unresolved      943 violations and     6514 notes
1.023 Changed      638 of     2373 tested segments in   186 channels. Unresolved      962 violations and     6520 notes
1.024 Changed      587 of     2360 tested segments in   183 channels. Unresolved      936 violations and     6544 notes
1.025 Changed      525 of     2346 tested segments in   189 channels. Unresolved      930 violations and     6580 notes
1.026 Changed      455 of     2169 tested segments in   185 channels. Unresolved      915 violations and     6612 notes
1.027 Changed      383 of     2028 tested segments in   185 channels. Unresolved      867 violations and     6613 notes
1.028 Changed      298 of     1831 tested segments in   180 channels. Unresolved      817 violations and     6642 notes
1.029 Changed      221 of     1614 tested segments in   171 channels. Unresolved      814 violations and     6636 notes
1.030 Changed      177 of     1416 tested segments in   172 channels. Unresolved      804 violations and     6639 notes
1.031 Changed      182 of     1335 tested segments in   165 channels. Unresolved      804 violations and     6662 notes
1.032 Changed      146 of     1234 tested segments in   162 channels. Unresolved      810 violations and     6666 notes
1.033 Changed      154 of     1160 tested segments in   167 channels. Unresolved      818 violations and     6680 notes
1.034 Changed      117 of     1078 tested segments in   158 channels. Unresolved      814 violations and     6691 notes
1.035 Changed       99 of      868 tested segments in   145 channels. Unresolved      812 violations and     6686 notes
1.036 Changed       95 of      758 tested segments in   130 channels. Unresolved      777 violations and     6692 notes
1.037 Changed       92 of      697 tested segments in   132 channels. Unresolved      762 violations and     6705 notes
1.038 Changed       75 of      641 tested segments in   125 channels. Unresolved      752 violations and     6702 notes
1.039 Changed       80 of      602 tested segments in   121 channels. Unresolved      730 violations and     6712 notes
1.040 Changed       64 of      539 tested segments in   118 channels. Unresolved      717 violations and     6722 notes
1.041 Changed       73 of      554 tested segments in   118 channels. Unresolved      728 violations and     6725 notes
1.042 Changed       87 of      527 tested segments in   115 channels. Unresolved      715 violations and     6729 notes
1.043 Changed       80 of      534 tested segments in   112 channels. Unresolved      702 violations and     6730 notes
1.044 Changed       64 of      487 tested segments in   105 channels. Unresolved      700 violations and     6728 notes
1.045 Changed       52 of      460 tested segments in   105 channels. Unresolved      689 violations and     6726 notes
1.046 Changed       46 of      419 tested segments in    95 channels. Unresolved      686 violations and     6731 notes
1.047 Changed       43 of      396 tested segments in    87 channels. Unresolved      676 violations and     6731 notes
1.048 Changed       43 of      371 tested segments in    87 channels. Unresolved      676 violations and     6730 notes
1.049 Changed       38 of      351 tested segments in    81 channels. Unresolved      663 violations and     6740 notes
1.050 Changed       33 of      314 tested segments in    78 channels. Unresolved      660 violations and     6740 notes
1.051 Changed       43 of      301 tested segments in    78 channels. Unresolved      661 violations and     6748 notes
1.052 Changed       48 of      294 tested segments in    74 channels. Unresolved      654 violations and     6753 notes
1.053 Changed       44 of      320 tested segments in    74 channels. Unresolved      658 violations and     6752 notes
1.054 Changed       42 of      305 tested segments in    74 channels. Unresolved      664 violations and     6755 notes
1.055 Changed       47 of      309 tested segments in    75 channels. Unresolved      674 violations and     6762 notes
1.056 Changed       42 of      303 tested segments in    80 channels. Unresolved      671 violations and     6756 notes
1.057 Changed       40 of      283 tested segments in    75 channels. Unresolved      649 violations and     6760 notes
1.058 Changed       27 of      251 tested segments in    73 channels. Unresolved      647 violations and     6758 notes
1.059 Changed       24 of      232 tested segments in    67 channels. Unresolved      640 violations and     6756 notes
1.060 Changed       31 of      200 tested segments in    65 channels. Unresolved      625 violations and     6763 notes
1.061 Changed       18 of      186 tested segments in    69 channels. Unresolved      618 violations and     6762 notes
1.062 Changed       24 of      177 tested segments in    57 channels. Unresolved      622 violations and     6762 notes
1.063 Changed       24 of      196 tested segments in    65 channels. Unresolved      628 violations and     6760 notes
1.064 Changed       22 of      175 tested segments in    56 channels. Unresolved      624 violations and     6767 notes
1.065 Changed       12 of      141 tested segments in    52 channels. Unresolved      622 violations and     6769 notes
1.066 Changed       14 of      123 tested segments in    45 channels. Unresolved      621 violations and     6769 notes
1.067 Changed        9 of      116 tested segments in    46 channels. Unresolved      616 violations and     6767 notes
1.068 Changed        6 of       91 tested segments in    41 channels. Unresolved      612 violations and     6768 notes
1.069 Changed       11 of       85 tested segments in    38 channels. Unresolved      617 violations and     6768 notes
1.070 Changed       10 of       85 tested segments in    37 channels. Unresolved      616 violations and     6768 notes
1.071 Changed        9 of       75 tested segments in    29 channels. Unresolved      613 violations and     6770 notes
1.072 Changed       15 of       76 tested segments in    30 channels. Unresolved      611 violations and     6772 notes
1.073 Changed        8 of       72 tested segments in    27 channels. Unresolved      609 violations and     6774 notes
1.074 Changed        7 of       60 tested segments in    25 channels. Unresolved      607 violations and     6777 notes
1.075 Changed       11 of       64 tested segments in    26 channels. Unresolved      607 violations and     6776 notes
1.076 Changed        5 of       64 tested segments in    24 channels. Unresolved      610 violations and     6774 notes
1.077 Changed        4 of       58 tested segments in    24 channels. Unresolved      606 violations and     6773 notes
1.078 Changed        5 of       55 tested segments in    22 channels. Unresolved      611 violations and     6772 notes
1.079 Changed       11 of       65 tested segments in    25 channels. Unresolved      613 violations and     6774 notes
1.080 Changed        3 of       65 tested segments in    24 channels. Unresolved      615 violations and     6771 notes
1.081 Changed        5 of       63 tested segments in    24 channels. Unresolved      614 violations and     6771 notes
1.082 Changed        5 of       63 tested segments in    25 channels. Unresolved      611 violations and     6774 notes
1.083 Changed        3 of       55 tested segments in    21 channels. Unresolved      610 violations and     6773 notes
1.084 Changed        3 of       51 tested segments in    21 channels. Unresolved      610 violations and     6774 notes
1.085 Changed        5 of       48 tested segments in    19 channels. Unresolved      609 violations and     6775 notes
1.086 Changed        6 of       49 tested segments in    17 channels. Unresolved      610 violations and     6776 notes
1.087 Changed        4 of       55 tested segments in    19 channels. Unresolved      606 violations and     6776 notes
1.088 Changed        6 of       41 tested segments in    15 channels. Unresolved      600 violations and     6775 notes
1.089 Changed        4 of       48 tested segments in    20 channels. Unresolved      604 violations and     6771 notes
1.090 Changed        5 of       38 tested segments in    19 channels. Unresolved      605 violations and     6771 notes
1.091 Changed        5 of       36 tested segments in    19 channels. Unresolved      605 violations and     6771 notes
1.092 Changed        7 of       36 tested segments in    19 channels. Unresolved      605 violations and     6771 notes
1.093 Changed        6 of       39 tested segments in    20 channels. Unresolved      605 violations and     6771 notes
1.094 Changed        5 of       38 tested segments in    19 channels. Unresolved      605 violations and     6771 notes
1.095 Changed        2 of       33 tested segments in    16 channels. Unresolved      603 violations and     6770 notes
1.096 Changed        4 of       31 tested segments in    16 channels. Unresolved      603 violations and     6770 notes
1.097 Changed        1 of       31 tested segments in    15 channels. Unresolved      604 violations and     6770 notes
1.098 Changed        0 of       21 tested segments in    11 channels. Unresolved      604 violations and     6770 notes
1.099 Changed        0 of       18 tested segments in    10 channels. Unresolved      604 violations and     6770 notes
1.100 Changed        2 of       19 tested segments in     9 channels. Unresolved      603 violations and     6772 notes
1.101 Changed        1 of       21 tested segments in    10 channels. Unresolved      603 violations and     6770 notes
1.102 Changed        0 of       14 tested segments in     8 channels. Unresolved      603 violations and     6770 notes
1.103 Changed        0 of        8 tested segments in     5 channels. Unresolved      603 violations and     6770 notes
1.104 Changed        0 of        7 tested segments in     4 channels. Unresolved      603 violations and     6770 notes
1.105 Changed        0 of        7 tested segments in     4 channels. Unresolved      603 violations and     6770 notes
1.106 Changed        0 of        7 tested segments in     4 channels. Unresolved      603 violations and     6770 notes
1.107 Changed        1 of        7 tested segments in     4 channels. Unresolved      603 violations and     6770 notes
1.108 Changed        1 of        7 tested segments in     4 channels. Unresolved      603 violations and     6770 notes
1.109 Changed        0 of        7 tested segments in     4 channels. Unresolved      603 violations and     6770 notes
1.110 Changed        0 of        3 tested segments in     2 channels. Unresolved      603 violations and     6770 notes
1.111 Changed        0 of        3 tested segments in     2 channels. Unresolved      603 violations and     6770 notes
1.112 Changed        0 of        1 tested segments in     1 channels. Unresolved      603 violations and     6770 notes
1.113 Changed        0 of        0 tested segments in     0 channels. Unresolved      603 violations and     6770 notes
Result=end(begin): viols=603(725), notes=6770(6646)
Cpu time: 00:01:12, Elapsed time: 00:00:41, Memory: 2.3G

Run(2) ...
2.000 Changed      436 of    19709 tested segments in   243 channels. Unresolved      638 violations and     6734 notes
2.001 Changed      416 of     7986 tested segments in   241 channels. Unresolved      634 violations and     6745 notes
2.002 Changed      409 of     7885 tested segments in   243 channels. Unresolved      622 violations and     6722 notes
2.003 Changed      366 of     1336 tested segments in   164 channels. Unresolved      614 violations and     6715 notes
2.004 Changed      308 of     1294 tested segments in   167 channels. Unresolved      622 violations and     6733 notes
2.005 Changed      420 of     1304 tested segments in   170 channels. Unresolved      653 violations and     6727 notes
2.006 Changed      406 of     1421 tested segments in   177 channels. Unresolved      657 violations and     6749 notes
2.007 Changed      412 of     1415 tested segments in   182 channels. Unresolved      622 violations and     6763 notes
2.008 Changed      363 of     1342 tested segments in   173 channels. Unresolved      606 violations and     6772 notes
2.009 Changed      362 of     1285 tested segments in   169 channels. Unresolved      596 violations and     6776 notes
2.010 Changed      326 of     1291 tested segments in   168 channels. Unresolved      587 violations and     6793 notes
2.011 Changed      346 of     1284 tested segments in   154 channels. Unresolved      602 violations and     6809 notes
2.012 Changed      400 of     1267 tested segments in   158 channels. Unresolved      594 violations and     6807 notes
2.013 Changed      450 of     1478 tested segments in   167 channels. Unresolved      636 violations and     6824 notes
2.014 Changed      440 of     1610 tested segments in   178 channels. Unresolved      652 violations and     6838 notes
2.015 Changed      427 of     1561 tested segments in   171 channels. Unresolved      600 violations and     6865 notes
2.016 Changed      401 of     1495 tested segments in   168 channels. Unresolved      577 violations and     6905 notes
2.017 Changed      337 of     1411 tested segments in   169 channels. Unresolved      555 violations and     6899 notes
2.018 Changed      266 of     1310 tested segments in   162 channels. Unresolved      511 violations and     6912 notes
2.019 Changed      291 of     1281 tested segments in   168 channels. Unresolved      525 violations and     6927 notes
2.020 Changed      333 of     1325 tested segments in   164 channels. Unresolved      520 violations and     6935 notes
2.021 Changed      333 of     1379 tested segments in   164 channels. Unresolved      518 violations and     6934 notes
2.022 Changed      294 of     1352 tested segments in   162 channels. Unresolved      529 violations and     6932 notes
2.023 Changed      339 of     1386 tested segments in   164 channels. Unresolved      503 violations and     6957 notes
2.024 Changed      317 of     1387 tested segments in   164 channels. Unresolved      499 violations and     6974 notes
2.025 Changed      250 of     1254 tested segments in   158 channels. Unresolved      451 violations and     6999 notes
2.026 Changed      197 of     1097 tested segments in   161 channels. Unresolved      422 violations and     7029 notes
2.027 Changed      158 of     1010 tested segments in   158 channels. Unresolved      407 violations and     7047 notes
2.028 Changed      154 of      984 tested segments in   152 channels. Unresolved      441 violations and     7045 notes
2.029 Changed      198 of     1073 tested segments in   159 channels. Unresolved      445 violations and     7061 notes
2.030 Changed      170 of     1111 tested segments in   158 channels. Unresolved      447 violations and     7070 notes
2.031 Changed      167 of     1046 tested segments in   160 channels. Unresolved      465 violations and     7079 notes
2.032 Changed      132 of     1016 tested segments in   155 channels. Unresolved      501 violations and     7082 notes
2.033 Changed      114 of      964 tested segments in   150 channels. Unresolved      483 violations and     7107 notes
2.034 Changed       83 of      811 tested segments in   132 channels. Unresolved      471 violations and     7122 notes
2.035 Changed       68 of      613 tested segments in   110 channels. Unresolved      437 violations and     7135 notes
2.036 Changed       56 of      521 tested segments in   105 channels. Unresolved      411 violations and     7149 notes
2.037 Changed       45 of      445 tested segments in   100 channels. Unresolved      404 violations and     7149 notes
2.038 Changed       45 of      418 tested segments in    93 channels. Unresolved      399 violations and     7162 notes
2.039 Changed       28 of      389 tested segments in    93 channels. Unresolved      387 violations and     7167 notes
2.040 Changed       33 of      353 tested segments in    86 channels. Unresolved      383 violations and     7173 notes
2.041 Changed       38 of      341 tested segments in    85 channels. Unresolved      371 violations and     7177 notes
2.042 Changed       35 of      327 tested segments in    84 channels. Unresolved      367 violations and     7188 notes
2.043 Changed       33 of      300 tested segments in    80 channels. Unresolved      364 violations and     7192 notes
2.044 Changed       29 of      297 tested segments in    76 channels. Unresolved      365 violations and     7196 notes
2.045 Changed       33 of      302 tested segments in    78 channels. Unresolved      357 violations and     7194 notes
2.046 Changed       36 of      302 tested segments in    75 channels. Unresolved      361 violations and     7186 notes
2.047 Changed       36 of      310 tested segments in    79 channels. Unresolved      360 violations and     7188 notes
2.048 Changed       36 of      291 tested segments in    76 channels. Unresolved      360 violations and     7191 notes
2.049 Changed       38 of      265 tested segments in    73 channels. Unresolved      350 violations and     7201 notes
2.050 Changed       27 of      266 tested segments in    74 channels. Unresolved      354 violations and     7208 notes
2.051 Changed       24 of      251 tested segments in    70 channels. Unresolved      349 violations and     7210 notes
2.052 Changed       20 of      238 tested segments in    62 channels. Unresolved      355 violations and     7212 notes
2.053 Changed       17 of      235 tested segments in    65 channels. Unresolved      359 violations and     7209 notes
2.054 Changed       20 of      231 tested segments in    65 channels. Unresolved      353 violations and     7212 notes
2.055 Changed       13 of      208 tested segments in    69 channels. Unresolved      348 violations and     7220 notes
2.056 Changed       11 of      173 tested segments in    61 channels. Unresolved      344 violations and     7219 notes
2.057 Changed       11 of      174 tested segments in    62 channels. Unresolved      348 violations and     7217 notes
2.058 Changed       10 of      160 tested segments in    55 channels. Unresolved      349 violations and     7217 notes
2.059 Changed        7 of      140 tested segments in    49 channels. Unresolved      344 violations and     7216 notes
2.060 Changed        4 of      119 tested segments in    48 channels. Unresolved      340 violations and     7215 notes
2.061 Changed        3 of      105 tested segments in    45 channels. Unresolved      340 violations and     7215 notes
2.062 Changed        3 of       97 tested segments in    37 channels. Unresolved      344 violations and     7215 notes
2.063 Changed        4 of       90 tested segments in    34 channels. Unresolved      341 violations and     7215 notes
2.064 Changed        3 of       73 tested segments in    32 channels. Unresolved      341 violations and     7218 notes
2.065 Changed        5 of       63 tested segments in    31 channels. Unresolved      342 violations and     7219 notes
2.066 Changed        6 of       52 tested segments in    30 channels. Unresolved      344 violations and     7217 notes
2.067 Changed        0 of       45 tested segments in    27 channels. Unresolved      343 violations and     7217 notes
2.068 Changed        0 of       27 tested segments in    18 channels. Unresolved      344 violations and     7216 notes
2.069 Changed        0 of       26 tested segments in    17 channels. Unresolved      344 violations and     7216 notes
2.070 Changed        0 of       26 tested segments in    17 channels. Unresolved      344 violations and     7216 notes
2.071 Changed        0 of       24 tested segments in    15 channels. Unresolved      344 violations and     7216 notes
2.072 Changed        0 of       21 tested segments in    14 channels. Unresolved      344 violations and     7216 notes
2.073 Changed        0 of       13 tested segments in     8 channels. Unresolved      344 violations and     7216 notes
2.074 Changed        0 of       10 tested segments in     5 channels. Unresolved      344 violations and     7216 notes
2.075 Changed        0 of       10 tested segments in     5 channels. Unresolved      344 violations and     7216 notes
2.076 Changed        0 of       10 tested segments in     5 channels. Unresolved      344 violations and     7216 notes
2.077 Changed        0 of        9 tested segments in     4 channels. Unresolved      344 violations and     7216 notes
2.078 Changed        0 of        9 tested segments in     4 channels. Unresolved      344 violations and     7216 notes
2.079 Changed        0 of        8 tested segments in     4 channels. Unresolved      344 violations and     7216 notes
2.080 Changed        0 of        4 tested segments in     4 channels. Unresolved      344 violations and     7216 notes
2.081 Changed        0 of        4 tested segments in     4 channels. Unresolved      344 violations and     7216 notes
2.082 Changed        0 of        1 tested segments in     1 channels. Unresolved      344 violations and     7216 notes
2.083 Changed        0 of        0 tested segments in     0 channels. Unresolved      344 violations and     7216 notes
Result=end(begin): viols=344(638), notes=7216(6734)
Cpu time: 00:01:30, Elapsed time: 00:00:50, Memory: 2.3G

Run(3) ...
3.000 Changed      388 of    18532 tested segments in   237 channels. Unresolved      357 violations and     7196 notes
3.001 Changed      317 of     7939 tested segments in   237 channels. Unresolved      368 violations and     7133 notes
3.002 Changed      511 of     7990 tested segments in   237 channels. Unresolved      452 violations and     7099 notes
3.003 Changed      510 of     8037 tested segments in   239 channels. Unresolved      497 violations and     7070 notes
3.004 Changed      417 of     1272 tested segments in   173 channels. Unresolved      440 violations and     7075 notes
3.005 Changed      355 of     1160 tested segments in   165 channels. Unresolved      436 violations and     7074 notes
3.006 Changed      324 of     1047 tested segments in   163 channels. Unresolved      412 violations and     7093 notes
3.007 Changed      300 of     1074 tested segments in   157 channels. Unresolved      436 violations and     7078 notes
3.008 Changed      318 of     1058 tested segments in   152 channels. Unresolved      421 violations and     7085 notes
3.009 Changed      289 of     1023 tested segments in   150 channels. Unresolved      410 violations and     7073 notes
3.010 Changed      261 of      998 tested segments in   152 channels. Unresolved      372 violations and     7096 notes
3.011 Changed      220 of      927 tested segments in   147 channels. Unresolved      349 violations and     7107 notes
3.012 Changed      191 of      866 tested segments in   147 channels. Unresolved      340 violations and     7121 notes
3.013 Changed      152 of      796 tested segments in   146 channels. Unresolved      335 violations and     7116 notes
3.014 Changed      181 of      789 tested segments in   141 channels. Unresolved      349 violations and     7115 notes
3.015 Changed      248 of      880 tested segments in   145 channels. Unresolved      366 violations and     7116 notes
3.016 Changed      243 of      964 tested segments in   147 channels. Unresolved      354 violations and     7118 notes
3.017 Changed      233 of      956 tested segments in   151 channels. Unresolved      334 violations and     7131 notes
3.018 Changed      258 of      919 tested segments in   147 channels. Unresolved      325 violations and     7141 notes
3.019 Changed      205 of      889 tested segments in   150 channels. Unresolved      307 violations and     7157 notes
3.020 Changed      176 of      802 tested segments in   137 channels. Unresolved      307 violations and     7164 notes
3.021 Changed      132 of      779 tested segments in   142 channels. Unresolved      290 violations and     7175 notes
3.022 Changed      119 of      686 tested segments in   138 channels. Unresolved      282 violations and     7179 notes
3.023 Changed      102 of      687 tested segments in   138 channels. Unresolved      275 violations and     7191 notes
3.024 Changed       83 of      662 tested segments in   132 channels. Unresolved      273 violations and     7188 notes
3.025 Changed       72 of      645 tested segments in   136 channels. Unresolved      266 violations and     7198 notes
3.026 Changed       78 of      637 tested segments in   129 channels. Unresolved      272 violations and     7206 notes
3.027 Changed      115 of      618 tested segments in   130 channels. Unresolved      249 violations and     7220 notes
3.028 Changed      106 of      627 tested segments in   123 channels. Unresolved      249 violations and     7217 notes
3.029 Changed       96 of      590 tested segments in   125 channels. Unresolved      239 violations and     7217 notes
3.030 Changed       87 of      537 tested segments in   123 channels. Unresolved      235 violations and     7218 notes
3.031 Changed       72 of      486 tested segments in   119 channels. Unresolved      234 violations and     7211 notes
3.032 Changed       50 of      461 tested segments in   114 channels. Unresolved      231 violations and     7212 notes
3.033 Changed       41 of      410 tested segments in   110 channels. Unresolved      225 violations and     7220 notes
3.034 Changed       25 of      360 tested segments in   101 channels. Unresolved      220 violations and     7225 notes
3.035 Changed       19 of      214 tested segments in    77 channels. Unresolved      213 violations and     7223 notes
3.036 Changed       18 of      186 tested segments in    67 channels. Unresolved      211 violations and     7224 notes
3.037 Changed       25 of      191 tested segments in    71 channels. Unresolved      218 violations and     7222 notes
3.038 Changed       37 of      187 tested segments in    64 channels. Unresolved      217 violations and     7231 notes
3.039 Changed       54 of      232 tested segments in    78 channels. Unresolved      224 violations and     7239 notes
3.040 Changed       46 of      221 tested segments in    73 channels. Unresolved      219 violations and     7242 notes
3.041 Changed       36 of      189 tested segments in    69 channels. Unresolved      218 violations and     7241 notes
3.042 Changed       36 of      188 tested segments in    69 channels. Unresolved      213 violations and     7242 notes
3.043 Changed       26 of      150 tested segments in    62 channels. Unresolved      202 violations and     7245 notes
3.044 Changed       21 of      134 tested segments in    57 channels. Unresolved      212 violations and     7240 notes
3.045 Changed       29 of      147 tested segments in    54 channels. Unresolved      209 violations and     7238 notes
3.046 Changed       21 of      156 tested segments in    54 channels. Unresolved      212 violations and     7231 notes
3.047 Changed       18 of      139 tested segments in    54 channels. Unresolved      212 violations and     7230 notes
3.048 Changed       11 of      127 tested segments in    55 channels. Unresolved      206 violations and     7235 notes
3.049 Changed       14 of      108 tested segments in    46 channels. Unresolved      212 violations and     7234 notes
3.050 Changed       15 of      104 tested segments in    43 channels. Unresolved      211 violations and     7234 notes
3.051 Changed        7 of      106 tested segments in    44 channels. Unresolved      206 violations and     7230 notes
3.052 Changed       20 of       97 tested segments in    42 channels. Unresolved      203 violations and     7231 notes
3.053 Changed        9 of       89 tested segments in    44 channels. Unresolved      205 violations and     7230 notes
3.054 Changed       22 of       83 tested segments in    34 channels. Unresolved      207 violations and     7234 notes
3.055 Changed       16 of       96 tested segments in    40 channels. Unresolved      200 violations and     7241 notes
3.056 Changed       15 of       73 tested segments in    41 channels. Unresolved      201 violations and     7237 notes
3.057 Changed       11 of       75 tested segments in    38 channels. Unresolved      209 violations and     7235 notes
3.058 Changed       10 of       64 tested segments in    32 channels. Unresolved      210 violations and     7234 notes
3.059 Changed       11 of       70 tested segments in    34 channels. Unresolved      212 violations and     7235 notes
3.060 Changed       12 of       60 tested segments in    29 channels. Unresolved      206 violations and     7237 notes
3.061 Changed        8 of       66 tested segments in    30 channels. Unresolved      207 violations and     7236 notes
3.062 Changed        7 of       55 tested segments in    28 channels. Unresolved      203 violations and     7238 notes
3.063 Changed        6 of       53 tested segments in    24 channels. Unresolved      203 violations and     7239 notes
3.064 Changed        5 of       43 tested segments in    21 channels. Unresolved      206 violations and     7238 notes
3.065 Changed        3 of       47 tested segments in    19 channels. Unresolved      206 violations and     7238 notes
3.066 Changed        3 of       37 tested segments in    18 channels. Unresolved      204 violations and     7238 notes
3.067 Changed        4 of       35 tested segments in    17 channels. Unresolved      205 violations and     7238 notes
3.068 Changed        5 of       37 tested segments in    18 channels. Unresolved      201 violations and     7237 notes
3.069 Changed        7 of       41 tested segments in    16 channels. Unresolved      202 violations and     7237 notes
3.070 Changed       10 of       51 tested segments in    21 channels. Unresolved      208 violations and     7235 notes
3.071 Changed       12 of       44 tested segments in    20 channels. Unresolved      203 violations and     7237 notes
3.072 Changed        7 of       35 tested segments in    17 channels. Unresolved      199 violations and     7240 notes
3.073 Changed        3 of       28 tested segments in    16 channels. Unresolved      201 violations and     7240 notes
3.074 Changed        3 of       26 tested segments in    21 channels. Unresolved      201 violations and     7240 notes
3.075 Changed        3 of       27 tested segments in    21 channels. Unresolved      199 violations and     7240 notes
3.076 Changed        3 of       19 tested segments in    13 channels. Unresolved      198 violations and     7240 notes
3.077 Changed        5 of       23 tested segments in    18 channels. Unresolved      199 violations and     7240 notes
3.078 Changed        6 of       28 tested segments in    15 channels. Unresolved      199 violations and     7240 notes
3.079 Changed        3 of       26 tested segments in    12 channels. Unresolved      200 violations and     7239 notes
3.080 Changed        2 of       21 tested segments in    11 channels. Unresolved      200 violations and     7237 notes
3.081 Changed        0 of       14 tested segments in     7 channels. Unresolved      203 violations and     7235 notes
3.082 Changed        1 of       16 tested segments in     7 channels. Unresolved      202 violations and     7237 notes
3.083 Changed        0 of       10 tested segments in     4 channels. Unresolved      199 violations and     7238 notes
3.084 Changed        0 of        6 tested segments in     3 channels. Unresolved      199 violations and     7238 notes
3.085 Changed        0 of        6 tested segments in     3 channels. Unresolved      199 violations and     7238 notes
3.086 Changed        0 of        6 tested segments in     3 channels. Unresolved      199 violations and     7238 notes
3.087 Changed        0 of        6 tested segments in     3 channels. Unresolved      199 violations and     7238 notes
3.088 Changed        0 of        6 tested segments in     3 channels. Unresolved      199 violations and     7238 notes
3.089 Changed        0 of        6 tested segments in     3 channels. Unresolved      199 violations and     7238 notes
3.090 Changed        0 of        6 tested segments in     3 channels. Unresolved      199 violations and     7238 notes
3.091 Changed        0 of        6 tested segments in     3 channels. Unresolved      199 violations and     7238 notes
3.092 Changed        0 of        6 tested segments in     3 channels. Unresolved      199 violations and     7238 notes
3.093 Changed        0 of        6 tested segments in     3 channels. Unresolved      199 violations and     7238 notes
3.094 Changed        0 of        6 tested segments in     3 channels. Unresolved      199 violations and     7238 notes
3.095 Changed        0 of        6 tested segments in     3 channels. Unresolved      199 violations and     7238 notes
3.096 Changed        0 of        4 tested segments in     3 channels. Unresolved      199 violations and     7238 notes
3.097 Changed        0 of        1 tested segments in     1 channels. Unresolved      199 violations and     7238 notes
3.098 Changed        0 of        0 tested segments in     0 channels. Unresolved      199 violations and     7238 notes
Result=end(begin): viols=199(357), notes=7238(7196)
Drc convergence rate is 42%
Not enough improvement on this run. Stop.
Cpu time: 00:01:11, Elapsed time: 00:00:41, Memory: 2.3G

Write routing ...
M1: 26456 vias and 4431 wires with length 3.320 (0.540 in non-prefer direction)
M2: 37235 vias and 38892 wires with length 31.945 (1.584 in non-prefer direction)
M3: 4174 vias and 24368 wires with length 51.023 (0.595 in non-prefer direction)
M4: 18 vias and 3092 wires with length 3.468 (1.107 in non-prefer direction)
M5: 6 vias and 9 wires with length 0.163 (0.163 in non-prefer direction)
M6: 8 vias and 9 wires with length 0.068 (0.001 in non-prefer direction)
M7: 6 vias and 12 wires with length 0.019 (0.009 in non-prefer direction)
M8: 0 vias and 4 wires with length 0.027 (0.001 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 67903 vias and 70817 wires with length 90.033 (4.000 in non-prefer direction)

Total 199 violated segments:
Viol: Stat short - 35
Viol: Stat spacing - 53
Viol: Twist short - 9
Viol: Diffnet short - 91
Viol: Diffnet spacing - 9
Viol: Loop over port - 2

Total 7238 notes:
Note: Offgrid - 4774
Note: Fork - 43
Note: Split - 405
Note: Fat merge - 4
Note: Parallel length - 54
Note: Segment orientation - 1958

Info: Via overhang - 150
Info: Detour - 2
info UI33: performed track routing for 2 min 12 sec (CPU time: 3 min 54 sec; MEM: RSS - 576M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 569M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'integrationMult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold   | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false  | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false  | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | pruned | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'true' to 'false'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 7 sec (CPU time: 13 sec; MEM: RSS - 575M, CVMEM - 2310M, PVMEM - 3059M, PRSS - 569M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 20:23:41 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 575M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 569M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 20:23:41 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 575M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 569M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 575M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 569M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0210 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   41 with    164 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------------
|            Nets statistics            |
|-----------------------+-------+-------|
|                       | Nets  | Pins  | 
|-----------------------+-------+-------|
| Total (partition)     | 12599 | 23907 | 
|-----------------------+-------+-------|
| To be routed :        | 7676  | 23750 | 
|-----------------------+-------+-------|
|   - signal            | 7676  | 23750 | 
|-----------------------+-------+-------|
| To be skipped :       | 4923  | 157   | 
|-----------------------+-------+-------|
|   - marked dont_route | 13    | 153   | 
|-----------------------+-------+-------|
|   - less 2 pins       | 4909  | 0     | 
|-----------------------+-------+-------|
|   - tieoff            | 1     | 4     | 
-----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7676 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 1    | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1330000 1330000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.398098 min: 0.000000 avg: 0.210708
info metal2 layer density max: 0.218317 min: 0.000000 avg: 0.125472
info metal3 layer density max: 0.372929 min: 0.000000 avg: 0.191821
info metal4 layer density max: 0.120757 min: 0.000000 avg: 0.042057
info metal5 layer density max: 0.500000 min: 0.000000 avg: 0.400642
info metal6 layer density max: 0.060514 min: 0.000000 avg: 0.003846
info metal7 layer density max: 0.010480 min: 0.000000 avg: 0.000264
info metal8 layer density max: 0.011670 min: 0.000000 avg: 0.000416
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 13 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.3G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.4G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 1 sec (CPU time: 1 sec; MEM: RSS - 569M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 569M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 569M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 569M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 20:23:42 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 569M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 569M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 20:23:42 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 569M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 569M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 569M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 569M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0210 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 569M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 569M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 569M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 569M)
RRT info: Retrieving detail routing info...
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                                         | tr_opt_drc_0                       | tr_opt_tns_0                      | tr_opt_density_0                   | tr_opt_wns_0 | tr_opt_tr_1                                          | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+------------------------------------------------------|
| elapsed_time  (min)    | 00h 10m                           | 00h 07m                                             | 00h 00m                            | 00h 00m                           | 00h 00m                            | 00h 00m      | 00h 02m                                              | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+------------------------------------------------------|
| cpu_time  (min)        | 0.006965277777777777d00.0h 00.0m  | 0.009250000000000001d0-3.157967714489334e-17h00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 00.0h 00.0m  | 0.0029305555555555556d0-7.894919286223335e-18h00.0m  | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+------------------------------------------------------|
| heap_memory  (Mb)      | 1712                              | 1712                                                | 1712                               | 1712                              | 1712                               | 1712         | 1712                                                 | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+------------------------------------------------------|
| logic_utilization  (%) | 55.95                             | 55.95                                               | 55.95                              | 55.95                             | 55.94                              | 55.94        | 55.94                                                | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+------------------------------------------------------|
| WNS  (ps)              | 0.0                               | 0.0                                                 | 0.0                                | 0.0                               | 0.0                                | 0.0          | 0.0                                                  | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+------------------------------------------------------|
| TNS  (ns)              | 0.0                               | 0.0                                                 | 0.0                                | 0.0                               | 0.0                                | 0.0          | 0.0                                                  | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+------------------------------------------------------|
| WHS  (ps)              | 0.0                               | 0.0                                                 | 0.0                                | 0.0                               | 0.0                                | 0.0          | 0.0                                                  | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+------------------------------------------------------|
| THS  (ns)              | 0.0                               | 0.0                                                 | 0.0                                | 0.0                               | 0.0                                | 0.0          | 0.0                                                  | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+------------------------------------------------------|
| setup_viols            | 0                                 | 0                                                   | 0                                  | 0                                 | 0                                  | 0            | 0                                                    | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+------------------------------------------------------|
| hold_viols             | 0                                 | 0                                                   | 0                                  | 0                                 | 0                                  | 0            | 0                                                    | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+------------------------------------------------------|
| slew_viols             | 0                                 | 0                                                   | 0                                  | 0                                 | 0                                  | 0            | 0                                                    | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+------------------------------------------------------|
| worst_slew  (ps)       | 0.0                               | 0.0                                                 | 0.0                                | 0.0                               | 0.0                                | 0.0          | 0.0                                                  | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+------------------------------------------------------|
| total_slew  (ps)       | 0.0                               | 0.0                                                 | 0.0                                | 0.0                               | 0.0                                | 0.0          | 0.0                                                  | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+------------------------------------------------------|
| overflow_edges         | 94                                |                                                     |                                    |                                   |                                    |              |                                                      | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+------------------------------------------------------|
| overflow_nodes         | 45                                |                                                     |                                    |                                   |                                    |              |                                                      | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+------------------------------------------------------|
| wire_len_total  (mm)   | 80.1                              | 92.0                                                | 92.0                               | 92.0                              | 92.0                               | 92.0         | 92.0                                                 | 
|------------------------+-----------------------------------+-----------------------------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------+------------------------------------------------------|
| via_count_total        | 18485                             | 68044                                               | 68044                              | 68044                             | 68040                              | 68040        | 68573                                                | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Iter 1 convergence rate is -0.0%
RRT info: STOP iterations

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'false'
info UI30: performing final routing on partition integrationMult (started at Thu Dec 22 20:23:43 2022)
Start Final Routing in simple DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   41 with    134 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-------------------------------------
|          Nets statistics          |
|-------------------+-------+-------|
|                   | Nets  | Pins  | 
|-------------------+-------+-------|
| Total (partition) | 12599 | 23907 | 
|-------------------+-------+-------|
| To be routed :    | 7690  | 23907 | 
|-------------------+-------+-------|
|   - signal        | 7689  | 23903 | 
|-------------------+-------+-------|
|   - tieoff        | 1     | 4     | 
|-------------------+-------+-------|
| To be skipped :   | 4909  | 0     | 
|-------------------+-------+-------|
|   - less 2 pins   | 4909  | 0     | 
-------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7689 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 14   | 
--------------------------------


Check opens ...
Longest open in net 'VSS' of length=2500
Total opens=4 (nets=1)

Check routing ...
-----------------------
|             | Value | 
|-------------+-------|
| Split wires | 32    | 
-----------------------


Check opens ...
Longest open in net 'VSS' of length=2500
Total opens=4 (nets=1)

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 2.3G


Check violations (4 windows)...
Total viols=207
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.4G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
complete (4/4): opens (4->0), viols (207->210)
Result=end(begin): opens=0(4), viols=210(207)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.3G

Check routing ...
Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (66/66): viols (210->59)
Result=end(begin): opens=0(0), viols=59(210)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.3G

Run(5) 'Objective: fix easy violations' OS_A_1(1,3)_M16_SO_C150  ...
complete (15/15): viols (59->9)
Result=end(begin): opens=0(0), viols=9(59)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.3G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 1) ...
complete (3/3): viols (9->3)
Result=end(begin): opens=0(0), viols=3(9)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.3G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 2) ...
complete (1/1): viols (3->0)
Result=end(begin): opens=0(0), viols=0(3)
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 2.3G

Check routing ...
Check opens ...
Total opens=0 (nets=0)

Routing windows accepted: 88 rejected: 1
Finish Final Routing ...

Changed nets: 157 (1%)
Saving routing in 'eco' mode ...

Number of touched nets: 157
Number of changed nets: 152

22 nets (2 clocks) have got their timing invalidated
31 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 2 sec (CPU time: 4 sec; MEM: RSS - 578M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 572M)
RRT info: Stage 'tr_opt' completed successfully
RRT info: User event handler 'after tr_opt' completed successfully
RRT info: Start stage 'spread'
RRT info: User event handler 'before spread' completed successfully
Updating timing ...
info UI33: performed update timing for 1 sec (CPU time: 1 sec; MEM: RSS - 578M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 572M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 20:23:47 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 578M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 572M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 20:23:47 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 578M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 572M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 578M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 572M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0200 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Spreading '124' critical signal nets
RRT info: Spreading total '124' critical nets
RRT debug: Executing 'route_final -mode full_drc -spread_space 4 -plength_threshold 0'
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'true'
info Only specified nets will be spread. Other nets can be touched.
info Running routing optimization in full DRC mode.
info UI30: performing final routing on partition integrationMult (started at Thu Dec 22 20:23:48 2022)
Start Final Routing in wire spreading mode on 2 cpus
Non default settings:
  Spread spacing: 4
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   41 with    134 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------------
|            Nets statistics            |
|-----------------------+-------+-------|
|                       | Nets  | Pins  | 
|-----------------------+-------+-------|
| Total (partition)     | 12599 | 23907 | 
|-----------------------+-------+-------|
| To be routed :        | 7676  | 23750 | 
|-----------------------+-------+-------|
|   - signal            | 7676  | 23750 | 
|-----------------------+-------+-------|
| To be skipped :       | 4923  | 157   | 
|-----------------------+-------+-------|
|   - marked dont_route | 13    | 153   | 
|-----------------------+-------+-------|
|   - less 2 pins       | 4909  | 0     | 
|-----------------------+-------+-------|
|   - tieoff            | 1     | 4     | 
-----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7676 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 1    | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.3G


Check violations (4 windows)...
Total viols=313
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 2.4G

Run(1) 'Objective: spread wires' OS_I_1(2,2)_M4_SN_C10  ...
complete (118/118): viols (313->132)
Result=end(begin): opens=0(0), viols=132(313)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.4G

Routing windows accepted: 117 rejected: 1
Finish Final Routing ...

Changed nets: 267 (2%)
Saving routing in 'eco' mode ...

Number of touched nets: 267
Number of changed nets: 241

24 nets (0 clocks) have got their timing invalidated
51 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 1 sec (CPU time: 2 sec; MEM: RSS - 576M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 572M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'false'
RRT info: Stage 'spread' completed successfully
RRT info: User event handler 'after spread' completed successfully
RRT info: Start stage 'si'
RRT info: User event handler 'before si' completed successfully
Updating timing ...
info UI33: performed update timing for 1 sec (CPU time: 1 sec; MEM: RSS - 579M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 572M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 20:23:51 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 579M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 572M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 20:23:51 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 579M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 572M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 579M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 572M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0270 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'true'

info 'tns' objective check is passed.
info 'twns' objective check is passed.
info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   41 with    134 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------------
|            Nets statistics            |
|-----------------------+-------+-------|
|                       | Nets  | Pins  | 
|-----------------------+-------+-------|
| Total (partition)     | 12599 | 23907 | 
|-----------------------+-------+-------|
| To be routed :        | 7676  | 23750 | 
|-----------------------+-------+-------|
|   - signal            | 7676  | 23750 | 
|-----------------------+-------+-------|
| To be skipped :       | 4923  | 157   | 
|-----------------------+-------+-------|
|   - marked dont_route | 13    | 153   | 
|-----------------------+-------+-------|
|   - less 2 pins       | 4909  | 0     | 
|-----------------------+-------+-------|
|   - tieoff            | 1     | 4     | 
-----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7676 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 1    | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1330000 1330000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.398098 min: 0.000000 avg: 0.210667
info metal2 layer density max: 0.227819 min: 0.000000 avg: 0.125764
info metal3 layer density max: 0.371000 min: 0.000000 avg: 0.191651
info metal4 layer density max: 0.123986 min: 0.000000 avg: 0.042248
info metal5 layer density max: 0.500000 min: 0.000000 avg: 0.400641
info metal6 layer density max: 0.078014 min: 0.000000 avg: 0.003894
info metal7 layer density max: 0.010480 min: 0.000000 avg: 0.000264
info metal8 layer density max: 0.011670 min: 0.000000 avg: 0.000416
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 13 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...


Si Assist: report has 0 victims with total value of 0
Si Assist: selected 0 victims with total value of 0

'tns' has 0 victims
'twns' has 0 victims
'clock_si' has 0 victims

'tns' score is 0
'twns' score is 0
'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.3G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.3G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 1 sec (CPU time: 1 sec; MEM: RSS - 576M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 572M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 576M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 572M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 20:23:52 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 576M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 572M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 20:23:52 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 576M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 572M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 576M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 572M)
-----------------------------------------------------------------------------
|        MCMM variability report for design 'integrationMult' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0270 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: SI-TNS reduction from 0.0000 to 0.0000

RRT info: Stage 'si' completed successfully
RRT info: User event handler 'after si' completed successfully
RRT info: Start stage 'drc'
RRT info: User event handler 'before drc' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'false'
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition integrationMult (started at Thu Dec 22 20:23:52 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   41 with    134 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-------------------------------------
|          Nets statistics          |
|-------------------+-------+-------|
|                   | Nets  | Pins  | 
|-------------------+-------+-------|
| Total (partition) | 12599 | 23907 | 
|-------------------+-------+-------|
| To be routed :    | 7690  | 23907 | 
|-------------------+-------+-------|
|   - signal        | 7689  | 23903 | 
|-------------------+-------+-------|
|   - tieoff        | 1     | 4     | 
|-------------------+-------+-------|
| To be skipped :   | 4909  | 0     | 
|-------------------+-------+-------|
|   - less 2 pins   | 4909  | 0     | 
-------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7689 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 14   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.3G


Check violations (4 windows)...
Total viols=3
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 2.4G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
Skipped

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (2/2): viols (3->0)
Result=end(begin): opens=0(0), viols=0(3)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.3G

Check routing ...

Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.4G

Routing windows accepted: 2 rejected: 0
Finish Final Routing ...

Changed nets: 2 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 2
Number of changed nets: 2

0 nets (0 clocks) have got their timing invalidated
info UI33: performed final routing for 1 sec (CPU time: 2 sec; MEM: RSS - 590M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 584M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Thu Dec 22 20:23:55 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 593M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 584M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'false'
RRT info: Stage 'drc' completed successfully
RRT info: User event handler 'after drc' completed successfully
RRT info: Start stage 'iopt'
RRT info: User event handler 'before iopt' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
RRT warning: User-specified value 'false' for option 'dvia_clean_drc' overrides previous 'true'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
Processing via2: 10% 20% 40% 50% 70% 80% 100% 
Processing via3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
Processing via4: 20% 40% 60% 80% 100% 
Processing via5: 20% 40% 60% 80% 100% 
Processing via6: 20% 40% 60% 80% 100% 
Processing via7: 50% 100% 

Full timing update

Report 'report_dfm_rvi': DFM via replacement report
Generated on Thu Dec 22 20:24:04 2022
  
------------------------------------------------------------------------------------------------------
|                                     DFM via replacement report                                     |
|-------------------+-------+-------+-------+-------+-------+--------+--------+--------+------+------|
|                   | Total | via1  | via2  | via3  | via4  | via5   | via6   | via7   | via8 | via9 | 
|-------------------+-------+-------+-------+-------+-------+--------+--------+--------+------+------|
| Checked vias      | 68432 | 26616 | 37523 | 4250  | 21    | 8      | 8      | 6      | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+--------+--------+--------+------+------|
| Replaced vias     | 56178 | 22603 | 29510 | 4031  | 12    | 8      | 8      | 6      | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+--------+--------+--------+------+------|
| Replaced vias (%) | 82.09 | 84.92 | 78.65 | 94.85 | 57.14 | 100.00 | 100.00 | 100.00 | 0.00 | 0.00 | 
------------------------------------------------------------------------------------------------------


----------------------------------------------------------------------------------------------------------------
|                                         Via statistics in the design                                         |
|----------------------------+--------+-------+-------+-------+-------+--------+--------+--------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5   | via6   | via7   | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+--------+--------+--------+------+------|
| Number of vias  (thousand) | 68.46  | 26.62 | 37.55 | 4.25  | 0.02  | 0.01   | 0.01   | 0.01   | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+--------+--------+--------+------+------|
| Vias (%)                   | 100.00 | 38.88 | 54.85 | 6.21  | 0.03  | 0.01   | 0.01   | 0.01   | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+--------+--------+--------+------+------|
| Single vias (%)            | 17.94  | 15.08 | 21.42 | 5.15  | 42.86 | 0.00   | 0.00   | 0.00   | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+--------+--------+--------+------+------|
| Double vias (%)            | 82.06  | 84.92 | 78.58 | 94.85 | 57.14 | 100.00 | 100.00 | 100.00 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+--------+--------+--------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00   | 0.00   | 0.00   | 0    | 0    | 
----------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 9 sec (CPU time: 15 sec; MEM: RSS - 594M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 588M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold   | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false  | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false  | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | pruned | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 549M, CVMEM - 2310M, PVMEM - 3059M, PRSS - 588M)
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Thu Dec 22 20:24:04 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 549M, CVMEM - 2310M, PVMEM - 3059M, PRSS - 588M)
warning EXTR600: Extraction configuration 'include_vertical_parallel_coupling' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 7 sec (CPU time: 13 sec; MEM: RSS - 576M, CVMEM - 2310M, PVMEM - 3059M, PRSS - 588M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 20:24:11 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 576M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 588M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 20:24:11 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 576M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 588M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 576M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 588M)
-----------------------------------------------------------------------
|     MCMM variability report for design 'integrationMult' (pico)     |
|-----------------------+------+-----+---------+------+-----+---------|
|                       | WNS  | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 22.0 | 0.0 | 0       | 44.0 | 0.0 | 0       | 
-----------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: No cells is specified for USQ opt. Obtaining cells from clock network ...
RRT info: Using '4' cells for USQ opt

Setting all clock networks in partition(s) 'integrationMult':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 20    | 
|-------------------------------+-------|
| Total Sequential cells        | 128   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 12    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 12    | 
-----------------------------------------


Found 12 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 12 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 128 pre-existing "fixed" Sequential leaf cells of clock networks
 128 Sequential leaf cells of clock networks :
 May be optimized (sized) during optimization 

Clearing dont_modify property from 20 clock nets
Clearing dont_route property from 20 clock nets

All Clock networks set for partition integrationMult.

warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu Dec 22 20:24:11 2022)
Report 'integrationMult': Design Report
Generated on Thu Dec 22 20:24:11 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 92    | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7622  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 53    | 0.69       | 
| Inverters      | 213   | 2.79       | 
| Registers      | 132   | 1.73       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1171  | 15.36      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7622  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9535.04                | 55.94           | 
| Buffers, Inverters | 343.938                | 2.01            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 17044.5                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 12586 | 100        | 
| Orphaned        | 4910  | 39.01      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3814  | 30.3       | 
| 2 Fanouts       | 1542  | 12.25      | 
| 3-30 Fanouts    | 2274  | 18.06      | 
| 30-127 Fanouts  | 46    | 0.36       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu Dec 22 20:24:12 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  |=============== 5
35  |============================================== 15
40  |================================================== 16
45  |================================== 11
50  |================================================================= 21
55  |=========================================== 14
60  |===================================== 12
65  |======================================================================== 23
70  |================================================================= 21
75  |=============== 5
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=79.8036%).

WNS:0 TNS:0 TNDD:-13723.0 WHS:0 THS:0 THDD:-6865.0 SLEW:0 CAP:0.0 AREA:9535.04

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
WNS:0 TNS:0 TNDD:-13723.0 WHS:0 THS:0 THDD:-6865.0 SLEW:0 CAP:0.0 AREA:9535.04
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-13723.0 WHS:0 THS:0 THDD:-6865.0 SLEW:0 CAP:0.0 AREA:9535.04

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=79.8036%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Thu Dec 22 20:24:12 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 92    | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7622  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 53    | 0.69       | 
| Inverters      | 213   | 2.79       | 
| Registers      | 132   | 1.73       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1171  | 15.36      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7622  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9535.04                | 55.94           | 
| Buffers, Inverters | 343.938                | 2.01            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 17044.5                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 12586 | 100        | 
| Orphaned        | 4910  | 39.01      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3814  | 30.3       | 
| 2 Fanouts       | 1542  | 12.25      | 
| 3-30 Fanouts    | 2274  | 18.06      | 
| 30-127 Fanouts  | 46    | 0.36       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  |=============== 5
35  |============================================== 15
40  |================================================== 16
45  |================================== 11
50  |================================================================= 21
55  |=========================================== 14
60  |===================================== 12
65  |======================================================================== 23
70  |================================================================= 21
75  |=============== 5
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 577M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 588M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 577M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 588M)
RRT warning: User-specified value 'white_space' for option 'hold_mode' overrides previous 'normal'
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu Dec 22 20:24:12 2022)
Report 'integrationMult': Design Report
Generated on Thu Dec 22 20:24:12 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 92    | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7622  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 53    | 0.69       | 
| Inverters      | 213   | 2.79       | 
| Registers      | 132   | 1.73       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1171  | 15.36      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7622  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9535.04                | 55.94           | 
| Buffers, Inverters | 343.938                | 2.01            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 17044.5                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 12586 | 100        | 
| Orphaned        | 4910  | 39.01      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3814  | 30.3       | 
| 2 Fanouts       | 1542  | 12.25      | 
| 3-30 Fanouts    | 2274  | 18.06      | 
| 30-127 Fanouts  | 46    | 0.36       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu Dec 22 20:24:12 2022
  
---------------------------------------------------------------
|                      GR Configuration                       |
|-----------------+----------+--------+-----------+-----------|
|                 | Mode     | Tracks | Min Layer | Max Layer | 
|-----------------+----------+--------+-----------+-----------|
| integrationMult | unfolded | 30     | 1         | 8         | 
---------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  |=============== 5
35  |============================================== 15
40  |================================================== 16
45  |================================== 11
50  |================================================================= 21
55  |=========================================== 14
60  |===================================== 12
65  |======================================================================== 23
70  |================================================================= 21
75  |=============== 5
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design integrationMult.
info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=79.8036%).

WNS:0 TNS:0 TNDD:-13723.0 WHS:0 THS:0 THDD:-6865.0 SLEW:0 CAP:0.0 AREA:9535.04

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

Partition 'integrationMult' qualifies for soft timing-driven layer assignment.
WNS:0 TNS:0 TNDD:-13723.0 WHS:0 THS:0 THDD:-6865.0 SLEW:0 CAP:0.0 AREA:9535.04
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-13723.0 WHS:0 THS:0 THDD:-6865.0 SLEW:0 CAP:0.0 AREA:9535.04

info OPT24: optimize_max_util is set to 100% in partition integrationMult (0 density boxes are currently over utilized: max=79.8036%).


info DUM207: optimize: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition integrationMult old max-util 100 new max-util 100.
Report 'integrationMult': Design Report
Generated on Thu Dec 22 20:24:12 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 92    | 
| Constant Cells | 5     | 
| Spare Cells    | 0     | 
| Clock Cells    | 8     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 7622  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 53    | 0.69       | 
| Inverters      | 213   | 2.79       | 
| Registers      | 132   | 1.73       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1171  | 15.36      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 7622  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9535.04                | 55.94           | 
| Buffers, Inverters | 343.938                | 2.01            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 17044.5                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 12586 | 100        | 
| Orphaned        | 4910  | 39.01      | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3814  | 30.3       | 
| 2 Fanouts       | 1542  | 12.25      | 
| 3-30 Fanouts    | 2274  | 18.06      | 
| 30-127 Fanouts  | 46    | 0.36       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 143 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  |=============== 5
35  |============================================== 15
40  |================================================== 16
45  |================================== 11
50  |================================================================= 21
55  |=========================================== 14
60  |===================================== 12
65  |======================================================================== 23
70  |================================================================= 21
75  |=============== 5
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 575M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 588M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 575M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 588M)
info CHK10: Checking placement...
info UI30: performing detailed placement on partition integrationMult (started at Thu Dec 22 20:24:13 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 7610 movable and 12 fixed cells in partition integrationMult
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 102 cut rows, with average utilization 55.8249%, utilization with cell bloats 55.8249%.
info Preplacing cells: able to preplace all 128 fixed_origin cells.
info Displacement: num_cells=128 num_moved=0 max_disp=0 total_disp=0 total_disp/num_moved=0.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP164: None of 128 fixed-origin cells were moved.
info DP111: Legalization summary: total movable cells: 7610, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 7610                | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition integrationMult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition integrationMult with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 577M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 588M)

Setting all clock networks in partition(s) 'integrationMult':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 20    | 
|-------------------------------+-------|
| Total Sequential cells        | 128   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 12    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 12    | 
-----------------------------------------


Found 12 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 12 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 128 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition integrationMult.

info CHK10: Checking placement...
info Found 7482 movable and 140 fixed cells in partition integrationMult
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
Checking boundary overlap with partition: integrationMult; Nmacros=0; overlaps=0 : fpan/mcplace/mcpController.cpp@3946
info Report for partition integrationMult:
--------------------------------------------------------------------------------------------------------------
|                                              Placement Errors                                              |
|------------------------+-------+--------+------------------------------------------------------------------|
| Name                   | Count | Status | Description                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| not_placed             | 0     | Passed | Cell is not placed                                               | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_not_fixed        | 0     | Passed | Macro cell is not fixed                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| cannot_be_legalized    | 0     | Passed | Cell can't be legalized                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_region         | 0     | Passed | Cell is placed outside of its hard region or inside a prohibited | 
|                        |       |        | hard region                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_partition      | 0     | Passed | Cell is placed outside partition                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_boundary      | 0     | Passed | Cell is close to partition boundary                              | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_macro         | 0     | Passed | Cell is close to macro blockages                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_overlap          | 0     | Passed | Macros are overlapping each other                                | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_boundary_overlap | 0     | Passed | Macros are overlapping boundary                                  | 
--------------------------------------------------------------------------------------------------------------


info UI33: performed placement checks for 0 sec (CPU time: 0 sec; MEM: RSS - 577M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 588M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Thu Dec 22 20:24:14 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 12597      | 0         | 0    | 0     | 0    | 1    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 577M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 588M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Thu Dec 22 20:24:14 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 12597      | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 577M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 588M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Thu Dec 22 20:24:14 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 12597      | 0         | 0    | 0     | 0    | 1    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 577M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 588M)
RRT info: Good news! There are no open nets.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 577M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 588M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 20:24:14 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 577M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 588M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 20:24:14 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 577M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 588M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 577M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 588M)
-----------------------------------------------------------------------
|     MCMM variability report for design 'integrationMult' (pico)     |
|-----------------------+------+-----+---------+------+-----+---------|
|                       | WNS  | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 22.0 | 0.0 | 0       | 44.0 | 0.0 | 0       | 
-----------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'twns' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   41 with    164 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-------------------------------------
|          Nets statistics          |
|-------------------+-------+-------|
|                   | Nets  | Pins  | 
|-------------------+-------+-------|
| Total (partition) | 12599 | 23907 | 
|-------------------+-------+-------|
| To be routed :    | 7689  | 23903 | 
|-------------------+-------+-------|
|   - signal        | 7689  | 23903 | 
|-------------------+-------+-------|
| To be skipped :   | 4910  | 4     | 
|-------------------+-------+-------|
|   - less 2 pins   | 4909  | 0     | 
|-------------------+-------+-------|
|   - tieoff        | 1     | 4     | 
-------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7689 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 14   | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1330000 1330000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.404684 min: 0.000000 avg: 0.220915
info metal2 layer density max: 0.244957 min: 0.000000 avg: 0.148056
info metal3 layer density max: 0.379676 min: 0.000000 avg: 0.201573
info metal4 layer density max: 0.135786 min: 0.000000 avg: 0.045268
info metal5 layer density max: 0.500000 min: 0.000000 avg: 0.400671
info metal6 layer density max: 0.078412 min: 0.000000 avg: 0.003914
info metal7 layer density max: 0.011620 min: 0.000000 avg: 0.000350
info metal8 layer density max: 0.011670 min: 0.000000 avg: 0.000436
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 13 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims

'twns' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.3G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 2.3G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 1 sec (CPU time: 1 sec; MEM: RSS - 576M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 588M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'false'
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition integrationMult (started at Thu Dec 22 20:24:15 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   41 with    134 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-------------------------------------
|          Nets statistics          |
|-------------------+-------+-------|
|                   | Nets  | Pins  | 
|-------------------+-------+-------|
| Total (partition) | 12599 | 23907 | 
|-------------------+-------+-------|
| To be routed :    | 7690  | 23907 | 
|-------------------+-------+-------|
|   - signal        | 7689  | 23903 | 
|-------------------+-------+-------|
|   - tieoff        | 1     | 4     | 
|-------------------+-------+-------|
| To be skipped :   | 4909  | 0     | 
|-------------------+-------+-------|
|   - less 2 pins   | 4909  | 0     | 
-------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7689 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 14   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.3G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.4G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.4G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 1 sec (CPU time: 1 sec; MEM: RSS - 590M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 588M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Thu Dec 22 20:24:18 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 592M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 588M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 592M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 588M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 20:24:18 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 592M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 588M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 20:24:18 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 592M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 588M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 592M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 588M)
-----------------------------------------------------------------------
|     MCMM variability report for design 'integrationMult' (pico)     |
|-----------------------+------+-----+---------+------+-----+---------|
|                       | WNS  | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 22.0 | 0.0 | 0       | 44.0 | 0.0 | 0       | 
-----------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


--------------------------

No late violations left!

--------------------------
---------------------------

No early violations left!

---------------------------
RRT info: Stage 'iopt' completed successfully
RRT info: User event handler 'after iopt' completed successfully
RRT info: Start stage 'dvia'
RRT info: User event handler 'before dvia' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
Processing via2: 10% 20% 40% 50% 70% 80% 100% 
Processing via3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
Processing via4: 20% 40% 60% 80% 100% 
Processing via5: 20% 40% 60% 80% 100% 
Processing via6: 20% 40% 60% 80% 100% 
Processing via7: 50% 100% 

Incremental timing update of 110 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Thu Dec 22 20:24:21 2022
  
----------------------------------------------------------------------------------------------
|                                 DFM via replacement report                                 |
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
|                   | Total | via1  | via2  | via3 | via4 | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
| Checked vias      | 68432 | 26616 | 37523 | 4250 | 21   | 8    | 8    | 6    | 0    | 0    | 
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
| Replaced vias     | 110   | 43    | 67    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
| Replaced vias (%) | 0.16  | 0.16  | 0.18  | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
----------------------------------------------------------------------------------------------


----------------------------------------------------------------------------------------------------------------
|                                         Via statistics in the design                                         |
|----------------------------+--------+-------+-------+-------+-------+--------+--------+--------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5   | via6   | via7   | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+--------+--------+--------+------+------|
| Number of vias  (thousand) | 68.46  | 26.62 | 37.55 | 4.25  | 0.02  | 0.01   | 0.01   | 0.01   | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+--------+--------+--------+------+------|
| Vias (%)                   | 100.00 | 38.88 | 54.85 | 6.21  | 0.03  | 0.01   | 0.01   | 0.01   | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+--------+--------+--------+------+------|
| Single vias (%)            | 17.78  | 14.92 | 21.24 | 5.15  | 42.86 | 0.00   | 0.00   | 0.00   | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+--------+--------+--------+------+------|
| Double vias (%)            | 82.22  | 85.08 | 78.76 | 94.85 | 57.14 | 100.00 | 100.00 | 100.00 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+--------+--------+--------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00   | 0.00   | 0.00   | 0    | 0    | 
----------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 3 sec (CPU time: 4 sec; MEM: RSS - 593M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 588M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'false'
RRT warning: User-specified value 'number_improved' for option 'drc_accept' overrides previous ''
RRT debug: Executing 'route_final -accept number_improved'
info UI30: performing final routing on partition integrationMult (started at Thu Dec 22 20:24:21 2022)
Start Final Routing in full DRC mode on 2 cpus
  with 'number' acceptance 

Routing Cell Library initialization ...
 core  lib cells:   41 with    134 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-------------------------------------
|          Nets statistics          |
|-------------------+-------+-------|
|                   | Nets  | Pins  | 
|-------------------+-------+-------|
| Total (partition) | 12599 | 23907 | 
|-------------------+-------+-------|
| To be routed :    | 7690  | 23907 | 
|-------------------+-------+-------|
|   - signal        | 7689  | 23903 | 
|-------------------+-------+-------|
|   - tieoff        | 1     | 4     | 
|-------------------+-------+-------|
| To be skipped :   | 4909  | 0     | 
|-------------------+-------+-------|
|   - less 2 pins   | 4909  | 0     | 
-------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 7689 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 14   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.3G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 2.4G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.4G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 1 sec (CPU time: 1 sec; MEM: RSS - 592M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 588M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Thu Dec 22 20:24:24 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 1 sec (CPU time: 0 sec; MEM: RSS - 592M, CVMEM - 2340M, PVMEM - 3059M, PRSS - 588M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'false'
RRT info: Stage 'dvia' completed successfully
RRT info: User event handler 'after dvia' completed successfully
RRT info: Start stage 'dp'
RRT info: User event handler 'before dp' completed successfully
RRT info: Stage 'dp' skipped
RRT info: Start stage 'finish'
RRT info: User event handler 'before finish' completed successfully
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Stage 'finish' completed successfully
RRT info: User event handler 'after finish' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '13' clock nets to 'false'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt RCT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RCT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_application -cpus 2
Nitro-SoC> # config_timing -cpus 2
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_global -argument messages -value normal
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument messages -value normal
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument messages -value normal
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_default_value -command route_si_repair -argument messages -value normal
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # write_db -data design -file dbs/route.db
Nitro-SoC> # save_db -directory dbs/route.db -overwrite true -data design -cpus 4 -description 
info UI36: Writing folded database file '/home/vlsi/Desktop/WallaceTree/work/dbs/route.db'.
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 591M, CVMEM - 2340M, PVMEM - 3059M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Thu Dec 22 20:24:25 EET 2022
Report 'application': Application Report
Generated on Thu Dec 22 20:24:25 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 2340                                                         | 
| Heap memory (MBytes)     | 1712                                                         | 
| Resident memory (MBytes) | 591                                                          | 
| CPU time (minutes)       | 28.67                                                        | 
| Elapsed time (minutes)   | 20.3                                                         | 
| Load Averages            | 1.34 1.72 1.45                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 4                                                            | 
| Frequency (GHz)          | 2.6                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 4503                                                         | 
| Interaction mode         | window                                                       | 
| Log file                 | LOGs/nitro.log                                               | 
| Journal file             | LOGs/nitro.jou                                               | 
| Working directory        | /home/vlsi/Desktop/WallaceTree/work/.nitro_tmp_localhost.loc | 
|                          aldomain_4503                                                | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
| create_io_path_groups                                       | true       | false      | 
| create_clock_check_path_group                               | false      | false      | 
| derate_annotated_delays                                     | true       | true       | 
| disable_auto_clock_gating_checks                            | false      | false      | 
| disable_case_analysis                                       | false      | false      | 
| disable_clock_gating_checks                                 | false      | false      | 
| disable_recovery_removal_checks                             | false      | false      | 
| disable_seq_case_analysis                                   | true       | true       | 
| enable_clock_gating_propagate                               | true       | true       | 
| early_launch_at_borrowing_latches                           | false      | true       | 
| enable_default_for_cond_arcs                                | true       | true       | 
| enable_default_input_delays                                 | false      | true       | 
| enable_non_unate_clock_paths                                | true       | true       | 
| enable_path_segmentation                                    | true       | true       | 
| enable_port_clock_leaves                                    | false      | false      | 
| enable_preset_clear_arcs                                    | false      | false      | 
| enable_setup_independent_hold_checks                        | true       | true       | 
| estimated_delays                                            | false      | false      | 
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
| sdf_includes_si_delays                                      | false      | false      | 
| report_unconstrained_path                                   | false      | false      | 
| use_si_slew_for_max_transition                              | false      | false      | 
| zero_rc_delays                                              | false      | false      | 
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
| use_annotated_cts_offsets                                   | false      | false      | 
| enable_skew_estimation                                      | false      | false      | 
| valid_skew_estimation                                       | false      | false      | 
| enable_ideal_clock_data_tags                                | true       | true       | 
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
| capacitance_violation_threshold                             | 0          | -2         | 
| derate_output_delay                                         | false      | false      | 
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
| clock_source_use_driver_arc                                 | true       | true       | 
| use_pin_specific_clock_latency_and_propagation              | false      | true       | 
| sdf_is_derated                                              | false      | false      | 
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
| alpine_timing_mode                                          | -1         | -1         | 
| parametric_ocv                                              | false      | false      | 
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
| enforce_explicit_library_association_to_corners             | false      | false      | 
| enable_slew_variation                                       | true       | true       | 
| low_geometry                                                | false      | false      | 
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------


NRF info: Writing Timing Summary Reports Thu Dec 22 20:24:25 EET 2022
NRF info: Writing Detailed Setup Timing Path Reports Thu Dec 22 20:24:25 EET 2022
NRF info: Writing Detailed Hold Timing Path Reports Thu Dec 22 20:24:25 EET 2022
NRF info: Writing Timing Drc Reports Thu Dec 22 20:24:25 EET 2022
NRF info: Writing Physical Reports Thu Dec 22 20:24:25 EET 2022
NRF info: Reports completed Thu Dec 22 20:24:27 EET 2022
info UI33: performed source of flow_scripts/3_route.tcl for 10 min 23 sec (CPU time: 18 min 48 sec; MEM: RSS - 591M, CVMEM - 2340M, PVMEM - 3059M)
