// Seed: 2295581885
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  wire id_3;
endmodule
module module_1 (
    input logic id_0,
    id_2
);
  always_latch id_3[-1] <= id_0;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  wire id_4;
  wire id_5;
endmodule
module module_2 (
    input wand id_0,
    id_2
);
  always #1 $display;
  wire id_3, id_4;
  uwire id_5 = 1'b0, id_6;
  localparam id_7 = -1 || id_7;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
module module_3 (
    input supply0 id_0,
    input wand id_1,
    input tri0 id_2,
    input wor id_3,
    input tri1 id_4,
    output uwire id_5,
    input wor id_6,
    input tri0 id_7
);
  assign id_5 = id_6;
  assign id_5 = -1;
  module_2 modCall_1 (id_2);
endmodule
