INFO: [VRFC 10-2263] Analyzing Verilog file "D:/song/LAB/Vivado/lab_reg/lab_reg.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/song/LAB/Vivado/lab_reg/lab_reg.srcs/sim_1/new/test_regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/song/LAB/Vivado/lab_reg/lab_reg.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
