Command: vcs 2sig_sva.v 2sig_sva_tb.v config.v -sverilog -PP -l compile.log -assert \
enable_diag
                         Chronologic VCS (TM)
           Version X-2005.06-B -- Thu Apr 14 18:33:37 2005
               Copyright (c) 1991-2005 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

***** Warning: ACC/CLI capabilities have been enabled for the entire design.
      For faster performance enable module specific capability in pli.tab file
Parsing design file '2sig_sva.v'
Parsing included file 'config.v'.
Back to file '2sig_sva.v'.
Parsing design file '2sig_sva_tb.v'
Parsing included file 'config.v'.
Back to file '2sig_sva_tb.v'.
Parsing design file 'config.v'
Top Level Modules:
       $root
       sig_sva_tb
No TimeScale specified
Starting vcs inline pass...
2 modules and 0 UDP read.
recompiling module $root because:
	Module parameters have been changed via defparam.
recompiling module sig_sva_tb because:
	Module parameters have been changed via defparam.
	Assertion file changed or assertion compile time options changed.
Both modules done.
if [ -x ../simv ]; then chmod -x ../simv; fi
gcc   -o ../simv  5NrI_d.o 5NrIB_d.o E1gK_1_d.o 7CGl_1_d.o SIM_l.o   /build/SCRATCH_agni/ugaira/X-2005.06-B/VCS/Linux/vcsX-2005.06-B/gui/virsim/linux/vcdplus/vcs7_2/libvirsim.a \
/build/SCRATCH_agni/ugaira/X-2005.06-B/VCS/Linux/vcsX-2005.06-B/linux/lib/libvcsnew.so \
-ldl -lm  -lc -ldl    
../simv up to date
CPU time: .520 seconds to compile + .150 seconds to link
