// Seed: 2253532211
module module_0 (
    id_1,
    id_2,
    module_0
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  genvar id_4;
  tri1 id_5, id_6 = 1'b0;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  tri1 id_5, id_6 = 1, id_7, id_8, id_9, id_10 = !id_8, id_11;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_10
  );
  wire id_12;
endmodule
