;redcode
;assert 1
	SPL 0, <402
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	SPL 0, -1
	SUB @195, -106
	ADD 10, 20
	ADD 10, 20
	ADD 0, @10
	SLT 100, 9
	SUB @121, 106
	SPL 80, <-1
	SPL 80, <-1
	CMP @0, @2
	JMN 12, #10
	SUB @121, 106
	CMP @127, -100
	SLT 100, 9
	CMP @127, -100
	SUB @195, -106
	SUB 80, -1
	SUB 80, -1
	SUB -907, <-420
	SUB @131, 105
	SUB @127, 100
	CMP @127, 100
	CMP @195, -106
	CMP @195, -106
	JMN 0, -3
	CMP #0, 700
	JMN <127, 100
	MOV -105, -20
	SUB @127, 100
	SUB #72, @200
	SLT 30, 9
	JMN 0, -3
	CMP 96, <-720
	ADD 100, 9
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <402
	SUB -907, <-420
	SUB #10, 0
	MOV -1, <-20
	MOV -7, <-20
	SUB -907, <-420
	SUB #10, 0
	SUB #10, 0
	MOV -7, <-20
	MOV -7, <-20
