{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port btn3 -pg 1 -y 1140 -defaultsOSRD
preplace port clk -pg 1 -y 710 -defaultsOSRD
preplace portBus led -pg 1 -y 650 -defaultsOSRD
preplace inst stage_EM_0 -pg 1 -lvl 5 -y 700 -defaultsOSRD
preplace inst instruction_clear_0 -pg 1 -lvl 14 -y 1210 -defaultsOSRD
preplace inst pc_shift_down_0 -pg 1 -lvl 13 -y 710 -defaultsOSRD
preplace inst mux_reg_write_0 -pg 1 -lvl 14 -y 1070 -defaultsOSRD
preplace inst RV32I_0 -pg 1 -lvl 8 -y 280 -defaultsOSRD
preplace inst program_counter_1 -pg 1 -lvl 12 -y 880 -defaultsOSRD
preplace inst pre_memory_logic_0 -pg 1 -lvl 5 -y 960 -defaultsOSRD
preplace inst ALU_0 -pg 1 -lvl 2 -y 470 -defaultsOSRD
preplace inst clock_div_0 -pg 1 -lvl 4 -y 770 -defaultsOSRD
preplace inst post_memory_logic_0 -pg 1 -lvl 6 -y 780 -defaultsOSRD
preplace inst mux_output_0 -pg 1 -lvl 4 -y 630 -defaultsOSRD
preplace inst hazard_logic_0 -pg 1 -lvl 8 -y 660 -defaultsOSRD
preplace inst debounce_0 -pg 1 -lvl 11 -y 1150 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 14 -y 810 -defaultsOSRD
preplace inst stage_FD_0 -pg 1 -lvl 13 -y 870 -defaultsOSRD
preplace inst registers_0 -pg 1 -lvl 15 -y 630 -defaultsOSRD
preplace inst mux_reg_descr_alu_0 -pg 1 -lvl 1 -y 470 -defaultsOSRD
preplace inst Descrambler_0 -pg 1 -lvl 8 -y 100 -defaultsOSRD
preplace inst pc_logic_0 -pg 1 -lvl 11 -y 630 -defaultsOSRD
preplace inst mux_reg_pc_alu_0 -pg 1 -lvl 1 -y 300 -defaultsOSRD
preplace inst hazard_count_0 -pg 1 -lvl 10 -y 720 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 3 -y 710 -defaultsOSRD
preplace inst stage_MW_0 -pg 1 -lvl 7 -y 830 -defaultsOSRD
preplace inst brach_logic_0 -pg 1 -lvl 10 -y 410 -defaultsOSRD
preplace inst alu_signals_0 -pg 1 -lvl 3 -y 470 -defaultsOSRD
preplace inst stage_DE_0 -pg 1 -lvl 9 -y 240 -defaultsOSRD
preplace netloc clk_2 1 3 12 1040 710 1460 830 2020J 680 2560 680 3100J 750 3460 740 4150 900 4530 850 4900 720 5270 770 5640 580 NJ
preplace netloc stage_DE_0_immediate_DE 1 0 10 40 570 NJ 570 NJ 570 1060 500 NJ 500 NJ 500 NJ 500 3070J 520 3520J 540 4020
preplace netloc ALU_0_sum 1 3 1 1030
preplace netloc stage_MW_0_PC_MW 1 7 7 3050 880 NJ 880 NJ 880 NJ 880 4920J 790 5180J 1080 NJ
preplace netloc clk_in1_0_1 1 0 3 NJ 710 NJ 710 NJ
preplace netloc stage_DE_0_reg_1_DE 1 0 10 20 590 NJ 590 NJ 590 1070J 550 1440J 570 NJ 570 NJ 570 NJ 570 NJ 570 4040
preplace netloc ALU_0_zero 1 3 7 NJ 460 NJ 460 NJ 460 NJ 460 NJ 460 NJ 460 4120
preplace netloc RV32I_0_mux_reg_write 1 8 1 3440
preplace netloc RV32I_0_mux_output 1 8 1 N
preplace netloc stage_DE_0_pc_DE 1 0 11 10 580 NJ 580 NJ 580 1040J 530 1450 560 NJ 560 NJ 560 NJ 560 3440J 590 4150 620 NJ
preplace netloc ALU_0_alu_out_33 1 2 1 N
preplace netloc program_counter_0_PC 1 10 3 4530 750 4830J 710 5240
preplace netloc pre_memory_logic_0_byte_enable 1 5 9 N 970 NJ 970 NJ 970 NJ 970 NJ 970 NJ 970 NJ 970 NJ 970 5600J
preplace netloc mux_output_0_output_bus 1 4 7 1440 880 1990J 640 NJ 640 3070J 840 NJ 840 NJ 840 4490
preplace netloc RV32I_0_control_mem_logic 1 8 1 3540
preplace netloc hazard_logic_0_new_hazard 1 8 2 3530 730 NJ
preplace netloc stage_DE_0_control_branch_DE 1 9 1 4140
preplace netloc hazard_shift_counter_0_hazard 1 10 3 4510 740 NJ 740 5250J
preplace netloc post_memory_logic_0_memory_access_out1_out 1 6 1 2520
preplace netloc stage_DE_0_mux_reg_pc_alu_DE 1 0 10 10 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 4050
preplace netloc stage_EM_0_output_bus_EM 1 5 2 1970 870 2540
preplace netloc ALU_0_overflow 1 3 7 1020J 480 NJ 480 NJ 480 NJ 480 NJ 480 NJ 480 4140
preplace netloc brach_logic_0_mux_next_pc 1 10 1 4530
preplace netloc RV32I_0_control_reg_writeenable 1 8 1 N
preplace netloc registers_0_debug_leds 1 15 1 N
preplace netloc brach_logic_0_branch 1 8 5 3560 510 NJ 510 4500 500 NJ 500 5260J
preplace netloc RV32I_0_mux_reg_descr_alu 1 8 1 3490
preplace netloc blk_mem_gen_0_douta1 1 13 1 5650
preplace netloc stage_EM_0_mux_reg_write_EM 1 5 2 2010J 890 2560
preplace netloc stage_DE_0_control_mem_logic_DE 1 4 6 1490 870 1960J 650 NJ 650 3090J 780 NJ 780 4090
preplace netloc stage_DE_0_control_alu_DE 1 1 9 380 560 NJ 560 1010J 510 NJ 510 NJ 510 NJ 510 NJ 510 3510J 580 4050
preplace netloc pc_logic_0_PC_out 1 11 1 4870
preplace netloc RV32I_0_control_branch 1 8 1 3470
preplace netloc stage_EM_0_control_reg_writeenable_EM 1 5 2 2000J 880 N
preplace netloc debounce_0_dbnc 1 11 1 4920
preplace netloc mux_reg_descr_alu_0_alu_B 1 1 1 N
preplace netloc mux_reg_write_0_reg_write_input 1 14 1 6080
preplace netloc stage_MW_0_control_reg_writeenable_MW 1 7 8 N 860 NJ 860 NJ 860 4520J 820 4840J 640 NJ 640 NJ 640 6050J
preplace netloc stage_MW_0_mux_reg_write_MW 1 7 7 3040 850 NJ 850 NJ 850 4510J 770 4860J 750 5220J 1040 NJ
preplace netloc btn_0_1 1 0 11 NJ 1140 NJ 1140 NJ 1140 NJ 1140 NJ 1140 NJ 1140 NJ 1140 NJ 1140 NJ 1140 NJ 1140 NJ
preplace netloc Descrambler_0_descr_imm 1 8 1 3450J
preplace netloc stage_EM_0_PC_EM 1 5 2 1950J 860 2530
preplace netloc stage_MW_0_instruction_MW 1 7 8 3110 830 NJ 830 NJ 830 NJ 830 4890J 770 5200J 990 5640J 980 6060J
preplace netloc mux_reg_pc_alu_0_alu_A 1 1 1 380
preplace netloc RV32I_0_mux_reg_pc_alu 1 8 1 3480
preplace netloc stage_MW_0_output_bus_MW 1 7 7 3060 810 NJ 810 NJ 810 NJ 810 4850J 730 5210J 1100 NJ
preplace netloc stage_EM_0_instruction_EM 1 5 3 1980J 670 2550 670 N
preplace netloc stage_DE_0_mux_output_DE 1 3 7 1080 540 NJ 540 NJ 540 NJ 540 NJ 540 3470J 560 4070
preplace netloc stage_DE_0_control_reg_writeenable_DE 1 4 6 1490 10 NJ 10 NJ 10 NJ 10 NJ 10 4080
preplace netloc stage_DE_0_mux_reg_write_DE 1 4 6 1500 850 2040J 690 NJ 690 3060J 790 NJ 790 4100
preplace netloc stage_FD_0_instruction_clear_out 1 13 1 5590
preplace netloc hazard_logic_0_hazard_stage 1 8 2 3440 720 4140J
preplace netloc stage_DE_0_mux_reg_descr_alu_DE 1 0 10 40 380 NJ 380 NJ 380 NJ 380 NJ 380 NJ 380 NJ 380 3070J 470 NJ 470 4060
preplace netloc stage_DE_0_instruction_DE 1 4 6 1480 860 1940J 660 NJ 660 3120 770 NJ 770 4030
preplace netloc clock_div_0_div_clk 1 4 11 1470 840 2050J 700 2530 700 3080J 760 3500 750 4080 870 NJ 870 4880 700 5280 650 5630 600 NJ
preplace netloc pre_memory_logic_0_addr1_out 1 5 9 1990 960 2540J 1010 NJ 1010 NJ 1010 NJ 1010 NJ 1010 NJ 1010 NJ 1010 5610J
preplace netloc stage_MW_0_memory_access_out1_MW 1 7 7 3040 890 NJ 890 NJ 890 NJ 890 4910J 780 5190J 1060 NJ
preplace netloc ALU_0_sign 1 3 7 1010J 490 NJ 490 NJ 490 NJ 490 NJ 490 NJ 490 4130
preplace netloc stage_FD_0_PC_FD 1 8 6 3550 820 NJ 820 4500 760 NJ 760 5230J 980 5580
preplace netloc registers_0_reg_2_out 1 8 8 3580 520 NJ 520 NJ 520 NJ 520 NJ 520 NJ 520 NJ 520 6420
preplace netloc blk_mem_gen_0_douta 1 7 8 3090 500 3540 500 NJ 500 4490J 490 NJ 490 NJ 490 NJ 490 6070
preplace netloc pc_shift_down_0_pc_out 1 13 1 5610J
preplace netloc blk_mem_gen_0_doutb 1 5 9 2060 1000 NJ 1000 NJ 1000 NJ 1000 NJ 1000 NJ 1000 NJ 1000 NJ 1000 5620J
preplace netloc registers_0_reg_1_out 1 8 8 3570 550 NJ 550 4520J 510 NJ 510 NJ 510 NJ 510 NJ 510 6430
preplace netloc RV32I_0_control_alu 1 8 1 N
preplace netloc stage_DE_0_reg_2_DE 1 0 14 30 600 NJ 600 NJ 600 1050J 520 NJ 520 NJ 520 NJ 520 3060J 530 NJ 530 4110 530 4510J 480 NJ 480 NJ 480 5590J
preplace netloc stage_EM_0_control_mem_logic_EM 1 5 1 2030
levelinfo -pg 1 -10 210 530 850 1260 1720 2290 2800 3280 3800 4320 4680 5050 5430 5850 6250 6450 -top 0 -bot 1280
"
}

