INFO: [VRFC 10-2263] Analyzing Verilog file "/home/strawberrylin/gitrepository/VerilogCourseDesign/mathclockdesign/course_design_1.srcs/sources_1/new/seven_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/strawberrylin/gitrepository/VerilogCourseDesign/mathclockdesign/course_design_1.srcs/sources_1/new/dclock_1000HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dclock_1000HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/strawberrylin/gitrepository/VerilogCourseDesign/mathclockdesign/course_design_1.srcs/sources_1/new/choose_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/strawberrylin/gitrepository/VerilogCourseDesign/mathclockdesign/course_design_1.srcs/sim_1/new/choose_seg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose_seg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/strawberrylin/gitrepository/VerilogCourseDesign/mathclockdesign/course_design_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
