

================================================================
== Vitis HLS Report for 'matrixmul_3_Pipeline_loop1_loop2'
================================================================
* Date:           Thu May 22 14:54:07 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        matrixmul_3
* Solution:       hls (Vivado IP Flow Target)
* Product family: azynq
* Target device:  xa7z020-clg400-1I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       72|       72|  0.720 us|  0.720 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop1_loop2  |       70|       70|         8|          1|          1|    64|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.04>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%col = alloca i32 1" [../mat_mul.cpp:142]   --->   Operation 11 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [../mat_mul.cpp:142]   --->   Operation 12 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten13"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln142 = store i4 0, i4 %row" [../mat_mul.cpp:142]   --->   Operation 15 'store' 'store_ln142' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln142 = store i4 0, i4 %col" [../mat_mul.cpp:142]   --->   Operation 16 'store' 'store_ln142' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop3"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i7 %indvar_flatten13" [../mat_mul.cpp:167]   --->   Operation 18 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.87ns)   --->   "%icmp_ln167 = icmp_eq  i7 %indvar_flatten13_load, i7 64" [../mat_mul.cpp:167]   --->   Operation 19 'icmp' 'icmp_ln167' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.87ns)   --->   "%add_ln167_1 = add i7 %indvar_flatten13_load, i7 1" [../mat_mul.cpp:167]   --->   Operation 20 'add' 'add_ln167_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln167, void %for.inc54, void %for.body62.preheader.exitStub" [../mat_mul.cpp:167]   --->   Operation 21 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln167 = store i7 %add_ln167_1, i7 %indvar_flatten13" [../mat_mul.cpp:167]   --->   Operation 22 'store' 'store_ln167' <Predicate = (!icmp_ln167)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.08>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%col_load = load i4 %col" [../mat_mul.cpp:168]   --->   Operation 23 'load' 'col_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%row_load = load i4 %row" [../mat_mul.cpp:167]   --->   Operation 24 'load' 'row_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.73ns)   --->   "%add_ln167 = add i4 %row_load, i4 1" [../mat_mul.cpp:167]   --->   Operation 25 'add' 'add_ln167' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.73ns)   --->   "%icmp_ln168 = icmp_eq  i4 %col_load, i4 8" [../mat_mul.cpp:168]   --->   Operation 26 'icmp' 'icmp_ln168' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.02ns)   --->   "%select_ln142 = select i1 %icmp_ln168, i4 0, i4 %col_load" [../mat_mul.cpp:142]   --->   Operation 27 'select' 'select_ln142' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.02ns)   --->   "%select_ln167 = select i1 %icmp_ln168, i4 %add_ln167, i4 %row_load" [../mat_mul.cpp:167]   --->   Operation 28 'select' 'select_ln167' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln167 = trunc i4 %select_ln167" [../mat_mul.cpp:167]   --->   Operation 29 'trunc' 'trunc_ln167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i4 %select_ln167" [../mat_mul.cpp:167]   --->   Operation 30 'zext' 'zext_ln167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln167, i3 0" [../mat_mul.cpp:176]   --->   Operation 31 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%input_A_4_addr = getelementptr i32 %input_A_4, i64 0, i64 %zext_ln167" [../mat_mul.cpp:167]   --->   Operation 32 'getelementptr' 'input_A_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (2.32ns)   --->   "%input_A_4_load = load i3 %input_A_4_addr" [../mat_mul.cpp:167]   --->   Operation 33 'load' 'input_A_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%input_A_5_addr = getelementptr i32 %input_A_5, i64 0, i64 %zext_ln167" [../mat_mul.cpp:167]   --->   Operation 34 'getelementptr' 'input_A_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (2.32ns)   --->   "%input_A_5_load = load i3 %input_A_5_addr" [../mat_mul.cpp:167]   --->   Operation 35 'load' 'input_A_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%input_A_6_addr = getelementptr i32 %input_A_6, i64 0, i64 %zext_ln167" [../mat_mul.cpp:167]   --->   Operation 36 'getelementptr' 'input_A_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (2.32ns)   --->   "%input_A_6_load = load i3 %input_A_6_addr" [../mat_mul.cpp:167]   --->   Operation 37 'load' 'input_A_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%input_A_7_addr = getelementptr i32 %input_A_7, i64 0, i64 %zext_ln167" [../mat_mul.cpp:167]   --->   Operation 38 'getelementptr' 'input_A_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (2.32ns)   --->   "%input_A_7_load = load i3 %input_A_7_addr" [../mat_mul.cpp:167]   --->   Operation 39 'load' 'input_A_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i4 %select_ln142" [../mat_mul.cpp:168]   --->   Operation 40 'zext' 'zext_ln168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i4 %select_ln142" [../mat_mul.cpp:176]   --->   Operation 41 'zext' 'zext_ln176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.82ns)   --->   "%add_ln176 = add i6 %tmp_1, i6 %zext_ln176" [../mat_mul.cpp:176]   --->   Operation 42 'add' 'add_ln176' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%input_B_4_addr = getelementptr i32 %input_B_4, i64 0, i64 %zext_ln168" [../mat_mul.cpp:174]   --->   Operation 43 'getelementptr' 'input_B_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (2.32ns)   --->   "%input_B_4_load = load i3 %input_B_4_addr" [../mat_mul.cpp:174]   --->   Operation 44 'load' 'input_B_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%input_B_5_addr = getelementptr i32 %input_B_5, i64 0, i64 %zext_ln168" [../mat_mul.cpp:174]   --->   Operation 45 'getelementptr' 'input_B_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (2.32ns)   --->   "%input_B_5_load = load i3 %input_B_5_addr" [../mat_mul.cpp:174]   --->   Operation 46 'load' 'input_B_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%input_B_6_addr = getelementptr i32 %input_B_6, i64 0, i64 %zext_ln168" [../mat_mul.cpp:174]   --->   Operation 47 'getelementptr' 'input_B_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (2.32ns)   --->   "%input_B_6_load = load i3 %input_B_6_addr" [../mat_mul.cpp:174]   --->   Operation 48 'load' 'input_B_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%input_B_7_addr = getelementptr i32 %input_B_7, i64 0, i64 %zext_ln168" [../mat_mul.cpp:174]   --->   Operation 49 'getelementptr' 'input_B_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (2.32ns)   --->   "%input_B_7_load = load i3 %input_B_7_addr" [../mat_mul.cpp:174]   --->   Operation 50 'load' 'input_B_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 51 [1/1] (1.73ns)   --->   "%add_ln168 = add i4 %select_ln142, i4 1" [../mat_mul.cpp:168]   --->   Operation 51 'add' 'add_ln168' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln142 = store i4 %select_ln167, i4 %row" [../mat_mul.cpp:142]   --->   Operation 52 'store' 'store_ln142' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln142 = store i4 %add_ln168, i4 %col" [../mat_mul.cpp:142]   --->   Operation 53 'store' 'store_ln142' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%input_A_addr = getelementptr i32 %input_A, i64 0, i64 %zext_ln167" [../mat_mul.cpp:174]   --->   Operation 54 'getelementptr' 'input_A_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (2.32ns)   --->   "%input_A_load = load i3 %input_A_addr" [../mat_mul.cpp:174]   --->   Operation 55 'load' 'input_A_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%input_A_1_addr = getelementptr i32 %input_A_1, i64 0, i64 %zext_ln167" [../mat_mul.cpp:167]   --->   Operation 56 'getelementptr' 'input_A_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (2.32ns)   --->   "%input_A_1_load = load i3 %input_A_1_addr" [../mat_mul.cpp:167]   --->   Operation 57 'load' 'input_A_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%input_A_2_addr = getelementptr i32 %input_A_2, i64 0, i64 %zext_ln167" [../mat_mul.cpp:167]   --->   Operation 58 'getelementptr' 'input_A_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (2.32ns)   --->   "%input_A_2_load = load i3 %input_A_2_addr" [../mat_mul.cpp:167]   --->   Operation 59 'load' 'input_A_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%input_A_3_addr = getelementptr i32 %input_A_3, i64 0, i64 %zext_ln167" [../mat_mul.cpp:167]   --->   Operation 60 'getelementptr' 'input_A_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (2.32ns)   --->   "%input_A_3_load = load i3 %input_A_3_addr" [../mat_mul.cpp:167]   --->   Operation 61 'load' 'input_A_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 62 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_A_4_load = load i3 %input_A_4_addr" [../mat_mul.cpp:167]   --->   Operation 62 'load' 'input_A_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 63 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_A_5_load = load i3 %input_A_5_addr" [../mat_mul.cpp:167]   --->   Operation 63 'load' 'input_A_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 64 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_A_6_load = load i3 %input_A_6_addr" [../mat_mul.cpp:167]   --->   Operation 64 'load' 'input_A_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 65 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_A_7_load = load i3 %input_A_7_addr" [../mat_mul.cpp:167]   --->   Operation 65 'load' 'input_A_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%input_B_addr = getelementptr i32 %input_B, i64 0, i64 %zext_ln168" [../mat_mul.cpp:174]   --->   Operation 66 'getelementptr' 'input_B_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (2.32ns)   --->   "%input_B_load = load i3 %input_B_addr" [../mat_mul.cpp:174]   --->   Operation 67 'load' 'input_B_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%input_B_1_addr = getelementptr i32 %input_B_1, i64 0, i64 %zext_ln168" [../mat_mul.cpp:174]   --->   Operation 68 'getelementptr' 'input_B_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [2/2] (2.32ns)   --->   "%input_B_1_load = load i3 %input_B_1_addr" [../mat_mul.cpp:174]   --->   Operation 69 'load' 'input_B_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%input_B_2_addr = getelementptr i32 %input_B_2, i64 0, i64 %zext_ln168" [../mat_mul.cpp:174]   --->   Operation 70 'getelementptr' 'input_B_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [2/2] (2.32ns)   --->   "%input_B_2_load = load i3 %input_B_2_addr" [../mat_mul.cpp:174]   --->   Operation 71 'load' 'input_B_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%input_B_3_addr = getelementptr i32 %input_B_3, i64 0, i64 %zext_ln168" [../mat_mul.cpp:174]   --->   Operation 72 'getelementptr' 'input_B_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (2.32ns)   --->   "%input_B_3_load = load i3 %input_B_3_addr" [../mat_mul.cpp:174]   --->   Operation 73 'load' 'input_B_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 74 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_B_4_load = load i3 %input_B_4_addr" [../mat_mul.cpp:174]   --->   Operation 74 'load' 'input_B_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 75 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_B_5_load = load i3 %input_B_5_addr" [../mat_mul.cpp:174]   --->   Operation 75 'load' 'input_B_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 76 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_B_6_load = load i3 %input_B_6_addr" [../mat_mul.cpp:174]   --->   Operation 76 'load' 'input_B_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 77 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_B_7_load = load i3 %input_B_7_addr" [../mat_mul.cpp:174]   --->   Operation 77 'load' 'input_B_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 78 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_A_load = load i3 %input_A_addr" [../mat_mul.cpp:174]   --->   Operation 78 'load' 'input_A_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 79 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_A_1_load = load i3 %input_A_1_addr" [../mat_mul.cpp:167]   --->   Operation 79 'load' 'input_A_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 80 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_A_2_load = load i3 %input_A_2_addr" [../mat_mul.cpp:167]   --->   Operation 80 'load' 'input_A_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 81 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_A_3_load = load i3 %input_A_3_addr" [../mat_mul.cpp:167]   --->   Operation 81 'load' 'input_A_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 82 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_B_load = load i3 %input_B_addr" [../mat_mul.cpp:174]   --->   Operation 82 'load' 'input_B_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 83 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_B_1_load = load i3 %input_B_1_addr" [../mat_mul.cpp:174]   --->   Operation 83 'load' 'input_B_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 84 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_B_2_load = load i3 %input_B_2_addr" [../mat_mul.cpp:174]   --->   Operation 84 'load' 'input_B_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 85 [1/2] ( I:2.32ns O:2.32ns )   --->   "%input_B_3_load = load i3 %input_B_3_addr" [../mat_mul.cpp:174]   --->   Operation 85 'load' 'input_B_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 86 [2/2] (6.91ns)   --->   "%mul_ln174 = mul i32 %input_B_7_load, i32 %input_A_7_load" [../mat_mul.cpp:174]   --->   Operation 86 'mul' 'mul_ln174' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [2/2] (6.91ns)   --->   "%mul_ln174_2 = mul i32 %input_B_6_load, i32 %input_A_6_load" [../mat_mul.cpp:174]   --->   Operation 87 'mul' 'mul_ln174_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [2/2] (6.91ns)   --->   "%mul_ln174_3 = mul i32 %input_B_4_load, i32 %input_A_4_load" [../mat_mul.cpp:174]   --->   Operation 88 'mul' 'mul_ln174_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [2/2] (6.91ns)   --->   "%mul_ln174_5 = mul i32 %input_B_5_load, i32 %input_A_5_load" [../mat_mul.cpp:174]   --->   Operation 89 'mul' 'mul_ln174_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 90 [1/2] (6.91ns)   --->   "%mul_ln174 = mul i32 %input_B_7_load, i32 %input_A_7_load" [../mat_mul.cpp:174]   --->   Operation 90 'mul' 'mul_ln174' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [2/2] (6.91ns)   --->   "%mul_ln174_1 = mul i32 %input_B_load, i32 %input_A_load" [../mat_mul.cpp:174]   --->   Operation 91 'mul' 'mul_ln174_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/2] (6.91ns)   --->   "%mul_ln174_2 = mul i32 %input_B_6_load, i32 %input_A_6_load" [../mat_mul.cpp:174]   --->   Operation 92 'mul' 'mul_ln174_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/2] (6.91ns)   --->   "%mul_ln174_3 = mul i32 %input_B_4_load, i32 %input_A_4_load" [../mat_mul.cpp:174]   --->   Operation 93 'mul' 'mul_ln174_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [2/2] (6.91ns)   --->   "%mul_ln174_4 = mul i32 %input_B_3_load, i32 %input_A_3_load" [../mat_mul.cpp:174]   --->   Operation 94 'mul' 'mul_ln174_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/2] (6.91ns)   --->   "%mul_ln174_5 = mul i32 %input_B_5_load, i32 %input_A_5_load" [../mat_mul.cpp:174]   --->   Operation 95 'mul' 'mul_ln174_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [2/2] (6.91ns)   --->   "%mul_ln174_6 = mul i32 %input_B_1_load, i32 %input_A_1_load" [../mat_mul.cpp:174]   --->   Operation 96 'mul' 'mul_ln174_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [2/2] (6.91ns)   --->   "%mul_ln174_7 = mul i32 %input_B_2_load, i32 %input_A_2_load" [../mat_mul.cpp:174]   --->   Operation 97 'mul' 'mul_ln174_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.92>
ST_6 : Operation 98 [1/2] (6.91ns)   --->   "%mul_ln174_1 = mul i32 %input_B_load, i32 %input_A_load" [../mat_mul.cpp:174]   --->   Operation 98 'mul' 'mul_ln174_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/2] (6.91ns)   --->   "%mul_ln174_4 = mul i32 %input_B_3_load, i32 %input_A_3_load" [../mat_mul.cpp:174]   --->   Operation 99 'mul' 'mul_ln174_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/2] (6.91ns)   --->   "%mul_ln174_6 = mul i32 %input_B_1_load, i32 %input_A_1_load" [../mat_mul.cpp:174]   --->   Operation 100 'mul' 'mul_ln174_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/2] (6.91ns)   --->   "%mul_ln174_7 = mul i32 %input_B_2_load, i32 %input_A_2_load" [../mat_mul.cpp:174]   --->   Operation 101 'mul' 'mul_ln174_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln174_3 = add i32 %mul_ln174_3, i32 %mul_ln174_5" [../mat_mul.cpp:174]   --->   Operation 102 'add' 'add_ln174_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 103 [1/1] (2.55ns)   --->   "%add_ln174_4 = add i32 %mul_ln174_2, i32 %mul_ln174" [../mat_mul.cpp:174]   --->   Operation 103 'add' 'add_ln174_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln174_5 = add i32 %add_ln174_4, i32 %add_ln174_3" [../mat_mul.cpp:174]   --->   Operation 104 'add' 'add_ln174_5' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 6.92>
ST_7 : Operation 105 [1/1] (2.55ns)   --->   "%add_ln174 = add i32 %mul_ln174_6, i32 %mul_ln174_1" [../mat_mul.cpp:174]   --->   Operation 105 'add' 'add_ln174' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (2.55ns)   --->   "%add_ln174_1 = add i32 %mul_ln174_7, i32 %mul_ln174_4" [../mat_mul.cpp:174]   --->   Operation 106 'add' 'add_ln174_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln174_2 = add i32 %add_ln174_1, i32 %add_ln174" [../mat_mul.cpp:174]   --->   Operation 107 'add' 'add_ln174_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 108 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%res = add i32 %add_ln174_5, i32 %add_ln174_2" [../mat_mul.cpp:174]   --->   Operation 108 'add' 'res' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 116 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 116 'ret' 'ret_ln0' <Predicate = (icmp_ln167)> <Delay = 1.58>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop1_loop2_str"   --->   Operation 109 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 110 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln176_1 = zext i6 %add_ln176" [../mat_mul.cpp:176]   --->   Operation 111 'zext' 'zext_ln176_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%output_C_addr = getelementptr i32 %output_C, i64 0, i64 %zext_ln176_1" [../mat_mul.cpp:176]   --->   Operation 112 'getelementptr' 'output_C_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%specpipeline_ln170 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../mat_mul.cpp:170]   --->   Operation 113 'specpipeline' 'specpipeline_ln170' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln176 = store i32 %res, i6 %output_C_addr" [../mat_mul.cpp:176]   --->   Operation 114 'store' 'store_ln176' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln168 = br void %loop3" [../mat_mul.cpp:168]   --->   Operation 115 'br' 'br_ln168' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.046ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten13' [21]  (1.588 ns)
	'load' operation 7 bit ('indvar_flatten13_load', ../mat_mul.cpp:167) on local variable 'indvar_flatten13' [26]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln167', ../mat_mul.cpp:167) [27]  (1.870 ns)
	'store' operation 0 bit ('store_ln167', ../mat_mul.cpp:167) of variable 'add_ln167_1', ../mat_mul.cpp:167 on local variable 'indvar_flatten13' [97]  (1.588 ns)

 <State 2>: 6.082ns
The critical path consists of the following:
	'load' operation 4 bit ('col_load', ../mat_mul.cpp:168) on local variable 'col', ../mat_mul.cpp:142 [31]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln168', ../mat_mul.cpp:168) [36]  (1.735 ns)
	'select' operation 4 bit ('select_ln142', ../mat_mul.cpp:142) [37]  (1.024 ns)
	'add' operation 4 bit ('add_ln168', ../mat_mul.cpp:168) [96]  (1.735 ns)
	'store' operation 0 bit ('store_ln142', ../mat_mul.cpp:142) of variable 'add_ln168', ../mat_mul.cpp:168 on local variable 'col', ../mat_mul.cpp:142 [99]  (1.588 ns)

 <State 3>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('input_A_addr', ../mat_mul.cpp:174) [42]  (0.000 ns)
	'load' operation 32 bit ('input_A_load', ../mat_mul.cpp:174) on array 'input_A' [43]  (2.322 ns)

 <State 4>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln174', ../mat_mul.cpp:174) [80]  (6.912 ns)

 <State 5>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln174', ../mat_mul.cpp:174) [80]  (6.912 ns)

 <State 6>: 6.923ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln174_4', ../mat_mul.cpp:174) [92]  (2.552 ns)
	'add' operation 32 bit ('add_ln174_5', ../mat_mul.cpp:174) [93]  (4.371 ns)

 <State 7>: 6.923ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln174', ../mat_mul.cpp:174) [88]  (2.552 ns)
	'add' operation 32 bit ('add_ln174_2', ../mat_mul.cpp:174) [90]  (0.000 ns)
	'add' operation 32 bit ('res', ../mat_mul.cpp:174) [94]  (4.371 ns)

 <State 8>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('output_C_addr', ../mat_mul.cpp:176) [62]  (0.000 ns)
	'store' operation 0 bit ('store_ln176', ../mat_mul.cpp:176) of variable 'res', ../mat_mul.cpp:174 on array 'output_C' [95]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
