// Seed: 1111916738
`celldefine
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output logic id_3,
    input logic id_4,
    output id_5,
    output logic id_6,
    output id_7
    , id_24,
    input id_8,
    input logic id_9,
    input id_10,
    input id_11,
    output id_12,
    output logic id_13,
    input logic id_14,
    output id_15,
    input id_16
    , id_25, id_26,
    input logic id_17,
    input id_18,
    input logic id_19,
    input logic id_20,
    input logic id_21,
    input id_22,
    input id_23
);
  assign id_6 = 1;
  logic id_27;
  tri   id_28;
  always @(1'b0) id_28[1 : 1|1] = id_8;
endmodule
