# Generated from /home/mtdsousa/workspace/antlr4-verilog-python/extra/grammars-v4/verilog/verilog/VerilogPreParser.g4 by ANTLR 4.10.1
# encoding: utf-8
from antlr4 import *
from io import StringIO
import sys
if sys.version_info[1] > 5:
	from typing import TextIO
else:
	from typing.io import TextIO

def serializedATN():
    return [
        4,1,236,215,2,0,7,0,2,1,7,1,2,2,7,2,2,3,7,3,2,4,7,4,2,5,7,5,2,6,
        7,6,2,7,7,7,2,8,7,8,2,9,7,9,2,10,7,10,2,11,7,11,2,12,7,12,2,13,7,
        13,2,14,7,14,2,15,7,15,2,16,7,16,2,17,7,17,2,18,7,18,2,19,7,19,2,
        20,7,20,2,21,7,21,2,22,7,22,2,23,7,23,2,24,7,24,2,25,7,25,2,26,7,
        26,2,27,7,27,1,0,5,0,58,8,0,10,0,12,0,61,9,0,1,1,1,1,1,1,1,1,1,1,
        1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,3,1,80,8,1,1,2,1,
        2,1,2,1,2,1,3,1,3,1,3,1,4,1,4,1,4,1,4,1,5,1,5,1,5,1,6,1,6,1,6,1,
        7,1,7,1,7,1,7,1,7,5,7,104,8,7,10,7,12,7,107,9,7,1,7,3,7,110,8,7,
        1,7,1,7,1,8,1,8,1,8,1,8,1,8,5,8,119,8,8,10,8,12,8,122,9,8,1,8,3,
        8,125,8,8,1,8,1,8,1,9,1,9,1,9,1,9,1,10,1,10,1,10,1,10,1,11,1,11,
        1,11,1,12,1,12,1,12,1,12,1,13,1,13,1,13,1,14,1,14,1,14,1,14,1,14,
        1,15,1,15,1,15,1,16,1,16,1,16,1,16,1,17,1,17,1,17,1,17,1,18,1,18,
        1,18,1,18,1,19,1,19,1,19,1,19,1,19,1,20,1,20,1,20,1,20,1,21,1,21,
        1,21,1,22,1,22,1,23,1,23,5,23,183,8,23,10,23,12,23,186,9,23,1,24,
        1,24,5,24,190,8,24,10,24,12,24,193,9,24,1,25,1,25,5,25,197,8,25,
        10,25,12,25,200,9,25,1,26,1,26,5,26,204,8,26,10,26,12,26,207,9,26,
        1,27,5,27,210,8,27,10,27,12,27,213,9,27,1,27,0,0,28,0,2,4,6,8,10,
        12,14,16,18,20,22,24,26,28,30,32,34,36,38,40,42,44,46,48,50,52,54,
        0,1,1,0,234,235,216,0,59,1,0,0,0,2,79,1,0,0,0,4,81,1,0,0,0,6,85,
        1,0,0,0,8,88,1,0,0,0,10,92,1,0,0,0,12,95,1,0,0,0,14,98,1,0,0,0,16,
        113,1,0,0,0,18,128,1,0,0,0,20,132,1,0,0,0,22,136,1,0,0,0,24,139,
        1,0,0,0,26,143,1,0,0,0,28,146,1,0,0,0,30,151,1,0,0,0,32,154,1,0,
        0,0,34,158,1,0,0,0,36,162,1,0,0,0,38,166,1,0,0,0,40,171,1,0,0,0,
        42,175,1,0,0,0,44,178,1,0,0,0,46,184,1,0,0,0,48,191,1,0,0,0,50,198,
        1,0,0,0,52,205,1,0,0,0,54,211,1,0,0,0,56,58,3,2,1,0,57,56,1,0,0,
        0,58,61,1,0,0,0,59,57,1,0,0,0,59,60,1,0,0,0,60,1,1,0,0,0,61,59,1,
        0,0,0,62,80,3,4,2,0,63,80,3,6,3,0,64,80,3,8,4,0,65,80,3,10,5,0,66,
        80,3,12,6,0,67,80,3,14,7,0,68,80,3,16,8,0,69,80,3,18,9,0,70,80,3,
        20,10,0,71,80,3,22,11,0,72,80,3,24,12,0,73,80,3,26,13,0,74,80,3,
        28,14,0,75,80,3,30,15,0,76,80,3,32,16,0,77,80,3,34,17,0,78,80,3,
        36,18,0,79,62,1,0,0,0,79,63,1,0,0,0,79,64,1,0,0,0,79,65,1,0,0,0,
        79,66,1,0,0,0,79,67,1,0,0,0,79,68,1,0,0,0,79,69,1,0,0,0,79,70,1,
        0,0,0,79,71,1,0,0,0,79,72,1,0,0,0,79,73,1,0,0,0,79,74,1,0,0,0,79,
        75,1,0,0,0,79,76,1,0,0,0,79,77,1,0,0,0,79,78,1,0,0,0,80,3,1,0,0,
        0,81,82,5,61,0,0,82,83,5,209,0,0,83,84,5,229,0,0,84,5,1,0,0,0,85,
        86,5,61,0,0,86,87,5,210,0,0,87,7,1,0,0,0,88,89,5,61,0,0,89,90,5,
        211,0,0,90,91,5,229,0,0,91,9,1,0,0,0,92,93,5,61,0,0,93,94,5,216,
        0,0,94,11,1,0,0,0,95,96,5,61,0,0,96,97,5,215,0,0,97,13,1,0,0,0,98,
        99,5,61,0,0,99,100,5,218,0,0,100,101,3,44,22,0,101,105,3,46,23,0,
        102,104,3,38,19,0,103,102,1,0,0,0,104,107,1,0,0,0,105,103,1,0,0,
        0,105,106,1,0,0,0,106,109,1,0,0,0,107,105,1,0,0,0,108,110,3,40,20,
        0,109,108,1,0,0,0,109,110,1,0,0,0,110,111,1,0,0,0,111,112,3,42,21,
        0,112,15,1,0,0,0,113,114,5,61,0,0,114,115,5,219,0,0,115,116,3,44,
        22,0,116,120,3,48,24,0,117,119,3,38,19,0,118,117,1,0,0,0,119,122,
        1,0,0,0,120,118,1,0,0,0,120,121,1,0,0,0,121,124,1,0,0,0,122,120,
        1,0,0,0,123,125,3,40,20,0,124,123,1,0,0,0,124,125,1,0,0,0,125,126,
        1,0,0,0,126,127,3,42,21,0,127,17,1,0,0,0,128,129,5,61,0,0,129,130,
        5,220,0,0,130,131,5,229,0,0,131,19,1,0,0,0,132,133,5,61,0,0,133,
        134,5,221,0,0,134,135,5,229,0,0,135,21,1,0,0,0,136,137,5,61,0,0,
        137,138,5,222,0,0,138,23,1,0,0,0,139,140,5,61,0,0,140,141,5,223,
        0,0,141,142,5,229,0,0,142,25,1,0,0,0,143,144,5,61,0,0,144,145,5,
        224,0,0,145,27,1,0,0,0,146,147,5,61,0,0,147,148,5,212,0,0,148,149,
        3,44,22,0,149,150,3,54,27,0,150,29,1,0,0,0,151,152,5,61,0,0,152,
        153,5,228,0,0,153,31,1,0,0,0,154,155,5,61,0,0,155,156,5,225,0,0,
        156,157,5,229,0,0,157,33,1,0,0,0,158,159,5,61,0,0,159,160,5,226,
        0,0,160,161,5,229,0,0,161,35,1,0,0,0,162,163,5,61,0,0,163,164,5,
        227,0,0,164,165,3,44,22,0,165,37,1,0,0,0,166,167,5,61,0,0,167,168,
        5,214,0,0,168,169,3,44,22,0,169,170,3,50,25,0,170,39,1,0,0,0,171,
        172,5,61,0,0,172,173,5,213,0,0,173,174,3,52,26,0,174,41,1,0,0,0,
        175,176,5,61,0,0,176,177,5,217,0,0,177,43,1,0,0,0,178,179,5,230,
        0,0,179,45,1,0,0,0,180,183,5,236,0,0,181,183,3,2,1,0,182,180,1,0,
        0,0,182,181,1,0,0,0,183,186,1,0,0,0,184,182,1,0,0,0,184,185,1,0,
        0,0,185,47,1,0,0,0,186,184,1,0,0,0,187,190,5,236,0,0,188,190,3,2,
        1,0,189,187,1,0,0,0,189,188,1,0,0,0,190,193,1,0,0,0,191,189,1,0,
        0,0,191,192,1,0,0,0,192,49,1,0,0,0,193,191,1,0,0,0,194,197,5,236,
        0,0,195,197,3,2,1,0,196,194,1,0,0,0,196,195,1,0,0,0,197,200,1,0,
        0,0,198,196,1,0,0,0,198,199,1,0,0,0,199,51,1,0,0,0,200,198,1,0,0,
        0,201,204,5,236,0,0,202,204,3,2,1,0,203,201,1,0,0,0,203,202,1,0,
        0,0,204,207,1,0,0,0,205,203,1,0,0,0,205,206,1,0,0,0,206,53,1,0,0,
        0,207,205,1,0,0,0,208,210,7,0,0,0,209,208,1,0,0,0,210,213,1,0,0,
        0,211,209,1,0,0,0,211,212,1,0,0,0,212,55,1,0,0,0,213,211,1,0,0,0,
        15,59,79,105,109,120,124,182,184,189,191,196,198,203,205,211
    ]

class VerilogPreParser ( Parser ):

    grammarFileName = "VerilogPreParser.g4"

    atn = ATNDeserializer().deserialize(serializedATN())

    decisionsToDFA = [ DFA(ds, i) for i, ds in enumerate(atn.decisionToState) ]

    sharedContextCache = PredictionContextCache()

    literalNames = [ "<INVALID>", "'!'", "'!='", "'!=='", "'\"'", "'#'", 
                     "'$'", "'$fullskew'", "'$hold'", "'$nochange'", "'$period'", 
                     "'$recovery'", "'$recrem'", "'$removal'", "'$setup'", 
                     "'$setuphold'", "'$skew'", "'$timeskew'", "'$width'", 
                     "'%'", "'&'", "'&&'", "'&&&'", "'''", "'('", "')'", 
                     "'*'", "'**'", "'*/'", "'*>'", "'+'", "'+:'", "','", 
                     "'-'", "'-:'", "'->'", "'.'", "'/'", "'/*'", "'//'", 
                     "':'", "';'", "'<'", "'<<'", "'<<<'", "'<='", "'='", 
                     "'=='", "'==='", "'=>'", "'>'", "'>='", "'>>'", "'>>>'", 
                     "'?'", "'@'", "'PATHPULSE$'", "'['", "']'", "'^'", 
                     "'^~'", "<INVALID>", "'always'", "'and'", "'assign'", 
                     "'automatic'", "'begin'", "'buf'", "'bufif0'", "'bufif1'", 
                     "'case'", "'casex'", "'casez'", "'cell'", "'cmos'", 
                     "'config'", "'deassign'", "'default'", "'defparam'", 
                     "'design'", "'disable'", "'edge'", "'else'", "'end'", 
                     "'endcase'", "'endconfig'", "'endfunction'", "'endgenerate'", 
                     "'endmodule'", "'endprimitive'", "'endspecify'", "'endtable'", 
                     "'endtask'", "'event'", "'for'", "'force'", "'forever'", 
                     "'fork'", "'function'", "'generate'", "'genvar'", "'highz0'", 
                     "'highz1'", "'if'", "'ifnone'", "'include'", "'initial'", 
                     "'inout'", "'input'", "'instance'", "'integer'", "'join'", 
                     "'large'", "'liblist'", "'library'", "'localparam'", 
                     "'macromodule'", "'medium'", "'module'", "'nand'", 
                     "'negedge'", "'nmos'", "'nor'", "'noshowcancelled'", 
                     "'not'", "'notif0'", "'notif1'", "'or'", "'output'", 
                     "'parameter'", "'pmos'", "'posedge'", "'primitive'", 
                     "'pull0'", "'pull1'", "'pulldown'", "'pullup'", "'pulsestyle_ondetect'", 
                     "'pulsestyle_onevent'", "'rcmos'", "'real'", "'realtime'", 
                     "'reg'", "'release'", "'repeat'", "'rnmos'", "'rpmos'", 
                     "'rtran'", "'rtranif0'", "'rtranif1'", "'scalared'", 
                     "'showcancelled'", "'signed'", "'small'", "'specify'", 
                     "'specparam'", "'strong0'", "'strong1'", "'supply0'", 
                     "'supply1'", "'table'", "'task'", "'time'", "'tran'", 
                     "'tranif0'", "'tranif1'", "'tri'", "'tri0'", "'tri1'", 
                     "'triand'", "'trior'", "'trireg'", "'use'", "'uwire'", 
                     "'vectored'", "'wait'", "'wand'", "'weak0'", "'weak1'", 
                     "'while'", "'wire'", "'wor'", "'xnor'", "'xor'", "'{'", 
                     "'|'", "'||'", "'}'", "'~'", "'~&'", "'~^'", "'~|'", 
                     "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                     "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                     "<INVALID>", "<INVALID>", "<INVALID>", "'-incdir'", 
                     "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                     "<INVALID>", "<INVALID>", "'celldefine'", "<INVALID>", 
                     "<INVALID>", "<INVALID>", "<INVALID>", "'end_keywords'", 
                     "'endcelldefine'", "<INVALID>", "<INVALID>", "<INVALID>", 
                     "<INVALID>", "<INVALID>", "'nounconnected_drive'", 
                     "<INVALID>", "'resetall'" ]

    symbolicNames = [ "<INVALID>", "EM", "EMEQ", "EMEQEQ", "DQ", "HA", "DL", 
                      "DLFULLSKEW", "DLHOLD", "DLNOCHANGE", "DLPERIOD", 
                      "DLRECOVERY", "DLRECREM", "DLREMOVAL", "DLSETUP", 
                      "DLSETUPHOLD", "DLSKEW", "DLTIMESKEW", "DLWIDTH", 
                      "MO", "AM", "AMAM", "AMAMAM", "AP", "LP", "RP", "AS", 
                      "ASAS", "ASSL", "ASGT", "PL", "PLCL", "CO", "MI", 
                      "MICL", "MIGT", "DT", "SL", "SLAS", "SLSL", "CL", 
                      "SC", "LT", "LTLT", "LTLTLT", "LTEQ", "EQ", "EQEQ", 
                      "EQEQEQ", "EQGT", "GT", "GTEQ", "GTGT", "GTGTGT", 
                      "QM", "AT", "PATHPULSEDL", "LB", "RB", "CA", "CATI", 
                      "GA", "ALWAYS", "AND", "ASSIGN", "AUTOMATIC", "BEGIN", 
                      "BUF", "BUFIFZERO", "BUFIFONE", "CASE", "CASEX", "CASEZ", 
                      "CELL", "CMOS", "CONFIG", "DEASSIGN", "DEFAULT", "DEFPARAM", 
                      "DESIGN", "DISABLE", "EDGE", "ELSE", "END", "ENDCASE", 
                      "ENDCONFIG", "ENDFUNCTION", "ENDGENERATE", "ENDMODULE", 
                      "ENDPRIMITIVE", "ENDSPECIFY", "ENDTABLE", "ENDTASK", 
                      "EVENT", "FOR", "FORCE", "FOREVER", "FORK", "FUNCTION", 
                      "GENERATE", "GENVAR", "HIGHZZERO", "HIGHZONE", "IF", 
                      "IFNONE", "INCLUDE", "INITIAL", "INOUT", "INPUT", 
                      "INSTANCE", "INTEGER", "JOIN", "LARGE", "LIBLIST", 
                      "LIBRARY", "LOCALPARAM", "MACROMODULE", "MEDIUM", 
                      "MODULE", "NAND", "NEGEDGE", "NMOS", "NOR", "NOSHOWCANCELLED", 
                      "NOT", "NOTIFZERO", "NOTIFONE", "OR", "OUTPUT", "PARAMETER", 
                      "PMOS", "POSEDGE", "PRIMITIVE", "PULLZERO", "PULLONE", 
                      "PULLDOWN", "PULLUP", "PULSESTYLE_ONDETECT", "PULSESTYLE_ONEVENT", 
                      "RCMOS", "REAL", "REALTIME", "REG", "RELEASE", "REPEAT", 
                      "RNMOS", "RPMOS", "RTRAN", "RTRANIFZERO", "RTRANIFONE", 
                      "SCALARED", "SHOWCANCELLED", "SIGNED", "SMALL", "SPECIFY", 
                      "SPECPARAM", "STRONGZERO", "STRONGONE", "SUPPLYZERO", 
                      "SUPPLYONE", "TABLE", "TASK", "TIME", "TRAN", "TRANIFZERO", 
                      "TRANIFONE", "TRI", "TRIZERO", "TRIONE", "TRIAND", 
                      "TRIOR", "TRIREG", "USE", "UWIRE", "VECTORED", "WAIT", 
                      "WAND", "WEAKZERO", "WEAKONE", "WHILE", "WIRE", "WOR", 
                      "XNOR", "XOR", "LC", "VL", "VLVL", "RC", "TI", "TIAM", 
                      "TICA", "TIVL", "DECIMAL_NUMBER", "BINARY_NUMBER", 
                      "OCTAL_NUMBER", "HEX_NUMBER", "REAL_NUMBER", "STRING", 
                      "COMMENT", "ESCAPED_IDENTIFIER", "SIMPLE_IDENTIFIER", 
                      "SYSTEM_TF_IDENTIFIER", "WHITE_SPACE", "MIINCDIR", 
                      "FILE_PATH_SPEC", "OUTPUT_OR_LEVEL_SYMBOL", "LEVEL_ONLY_SYMBOL", 
                      "EDGE_SYMBOL", "EDGE_DESCRIPTOR", "BEGIN_KEYWORDS_DIRECTIVE", 
                      "CELLDEFINE_DIRECTIVE", "DEFAULT_NETTYPE_DIRECTIVE", 
                      "DEFINE_DIRECTIVE", "ELSE_DIRECTIVE", "ELSIF_DIRECTIVE", 
                      "END_KEYWORDS_DIRECTIVE", "ENDCELLDEFINE_DIRECTIVE", 
                      "ENDIF_DIRECTIVE", "IFDEF_DIRECTIVE", "IFNDEF_DIRECTIVE", 
                      "INCLUDE_DIRECTIVE", "LINE_DIRECTIVE", "NOUNCONNECTED_DRIVE_DIRECTIVE", 
                      "PRAGMA_DIRECTIVE", "RESETALL_DIRECTIVE", "TIMESCALE_DIRECTIVE", 
                      "UNCONNECTED_DRIVE_DIRECTIVE", "UNDEF_DIRECTIVE", 
                      "MACRO_USAGE", "DIRECTIVE_TEXT", "DIRECTIVE_IDENTIFIER", 
                      "DIRECTIVE_COMMENT", "DIRECTIVE_WHITE_SPACE", "DIRECTIVE_NEWLINE", 
                      "MACRO_TEXT", "MACRO_ESC_NEWLINE", "SOURCE_TEXT" ]

    RULE_source_text = 0
    RULE_compiler_directive = 1
    RULE_begin_keywords_directive = 2
    RULE_celldefine_directive = 3
    RULE_default_nettype_directive = 4
    RULE_endcelldefine_directive = 5
    RULE_end_keywords_directive = 6
    RULE_ifdef_directive = 7
    RULE_ifndef_directive = 8
    RULE_include_directive = 9
    RULE_line_directive = 10
    RULE_nounconnected_drive_directive = 11
    RULE_pragma_directive = 12
    RULE_resetall_directive = 13
    RULE_text_macro_definition = 14
    RULE_text_macro_usage = 15
    RULE_timescale_directive = 16
    RULE_unconnected_drive_directive = 17
    RULE_undef_directive = 18
    RULE_elsif_directive = 19
    RULE_else_directive = 20
    RULE_endif_directive = 21
    RULE_text_macro_identifier = 22
    RULE_ifdef_group_of_lines = 23
    RULE_ifndef_group_of_lines = 24
    RULE_elsif_group_of_lines = 25
    RULE_else_group_of_lines = 26
    RULE_macro_text = 27

    ruleNames =  [ "source_text", "compiler_directive", "begin_keywords_directive", 
                   "celldefine_directive", "default_nettype_directive", 
                   "endcelldefine_directive", "end_keywords_directive", 
                   "ifdef_directive", "ifndef_directive", "include_directive", 
                   "line_directive", "nounconnected_drive_directive", "pragma_directive", 
                   "resetall_directive", "text_macro_definition", "text_macro_usage", 
                   "timescale_directive", "unconnected_drive_directive", 
                   "undef_directive", "elsif_directive", "else_directive", 
                   "endif_directive", "text_macro_identifier", "ifdef_group_of_lines", 
                   "ifndef_group_of_lines", "elsif_group_of_lines", "else_group_of_lines", 
                   "macro_text" ]

    EOF = Token.EOF
    EM=1
    EMEQ=2
    EMEQEQ=3
    DQ=4
    HA=5
    DL=6
    DLFULLSKEW=7
    DLHOLD=8
    DLNOCHANGE=9
    DLPERIOD=10
    DLRECOVERY=11
    DLRECREM=12
    DLREMOVAL=13
    DLSETUP=14
    DLSETUPHOLD=15
    DLSKEW=16
    DLTIMESKEW=17
    DLWIDTH=18
    MO=19
    AM=20
    AMAM=21
    AMAMAM=22
    AP=23
    LP=24
    RP=25
    AS=26
    ASAS=27
    ASSL=28
    ASGT=29
    PL=30
    PLCL=31
    CO=32
    MI=33
    MICL=34
    MIGT=35
    DT=36
    SL=37
    SLAS=38
    SLSL=39
    CL=40
    SC=41
    LT=42
    LTLT=43
    LTLTLT=44
    LTEQ=45
    EQ=46
    EQEQ=47
    EQEQEQ=48
    EQGT=49
    GT=50
    GTEQ=51
    GTGT=52
    GTGTGT=53
    QM=54
    AT=55
    PATHPULSEDL=56
    LB=57
    RB=58
    CA=59
    CATI=60
    GA=61
    ALWAYS=62
    AND=63
    ASSIGN=64
    AUTOMATIC=65
    BEGIN=66
    BUF=67
    BUFIFZERO=68
    BUFIFONE=69
    CASE=70
    CASEX=71
    CASEZ=72
    CELL=73
    CMOS=74
    CONFIG=75
    DEASSIGN=76
    DEFAULT=77
    DEFPARAM=78
    DESIGN=79
    DISABLE=80
    EDGE=81
    ELSE=82
    END=83
    ENDCASE=84
    ENDCONFIG=85
    ENDFUNCTION=86
    ENDGENERATE=87
    ENDMODULE=88
    ENDPRIMITIVE=89
    ENDSPECIFY=90
    ENDTABLE=91
    ENDTASK=92
    EVENT=93
    FOR=94
    FORCE=95
    FOREVER=96
    FORK=97
    FUNCTION=98
    GENERATE=99
    GENVAR=100
    HIGHZZERO=101
    HIGHZONE=102
    IF=103
    IFNONE=104
    INCLUDE=105
    INITIAL=106
    INOUT=107
    INPUT=108
    INSTANCE=109
    INTEGER=110
    JOIN=111
    LARGE=112
    LIBLIST=113
    LIBRARY=114
    LOCALPARAM=115
    MACROMODULE=116
    MEDIUM=117
    MODULE=118
    NAND=119
    NEGEDGE=120
    NMOS=121
    NOR=122
    NOSHOWCANCELLED=123
    NOT=124
    NOTIFZERO=125
    NOTIFONE=126
    OR=127
    OUTPUT=128
    PARAMETER=129
    PMOS=130
    POSEDGE=131
    PRIMITIVE=132
    PULLZERO=133
    PULLONE=134
    PULLDOWN=135
    PULLUP=136
    PULSESTYLE_ONDETECT=137
    PULSESTYLE_ONEVENT=138
    RCMOS=139
    REAL=140
    REALTIME=141
    REG=142
    RELEASE=143
    REPEAT=144
    RNMOS=145
    RPMOS=146
    RTRAN=147
    RTRANIFZERO=148
    RTRANIFONE=149
    SCALARED=150
    SHOWCANCELLED=151
    SIGNED=152
    SMALL=153
    SPECIFY=154
    SPECPARAM=155
    STRONGZERO=156
    STRONGONE=157
    SUPPLYZERO=158
    SUPPLYONE=159
    TABLE=160
    TASK=161
    TIME=162
    TRAN=163
    TRANIFZERO=164
    TRANIFONE=165
    TRI=166
    TRIZERO=167
    TRIONE=168
    TRIAND=169
    TRIOR=170
    TRIREG=171
    USE=172
    UWIRE=173
    VECTORED=174
    WAIT=175
    WAND=176
    WEAKZERO=177
    WEAKONE=178
    WHILE=179
    WIRE=180
    WOR=181
    XNOR=182
    XOR=183
    LC=184
    VL=185
    VLVL=186
    RC=187
    TI=188
    TIAM=189
    TICA=190
    TIVL=191
    DECIMAL_NUMBER=192
    BINARY_NUMBER=193
    OCTAL_NUMBER=194
    HEX_NUMBER=195
    REAL_NUMBER=196
    STRING=197
    COMMENT=198
    ESCAPED_IDENTIFIER=199
    SIMPLE_IDENTIFIER=200
    SYSTEM_TF_IDENTIFIER=201
    WHITE_SPACE=202
    MIINCDIR=203
    FILE_PATH_SPEC=204
    OUTPUT_OR_LEVEL_SYMBOL=205
    LEVEL_ONLY_SYMBOL=206
    EDGE_SYMBOL=207
    EDGE_DESCRIPTOR=208
    BEGIN_KEYWORDS_DIRECTIVE=209
    CELLDEFINE_DIRECTIVE=210
    DEFAULT_NETTYPE_DIRECTIVE=211
    DEFINE_DIRECTIVE=212
    ELSE_DIRECTIVE=213
    ELSIF_DIRECTIVE=214
    END_KEYWORDS_DIRECTIVE=215
    ENDCELLDEFINE_DIRECTIVE=216
    ENDIF_DIRECTIVE=217
    IFDEF_DIRECTIVE=218
    IFNDEF_DIRECTIVE=219
    INCLUDE_DIRECTIVE=220
    LINE_DIRECTIVE=221
    NOUNCONNECTED_DRIVE_DIRECTIVE=222
    PRAGMA_DIRECTIVE=223
    RESETALL_DIRECTIVE=224
    TIMESCALE_DIRECTIVE=225
    UNCONNECTED_DRIVE_DIRECTIVE=226
    UNDEF_DIRECTIVE=227
    MACRO_USAGE=228
    DIRECTIVE_TEXT=229
    DIRECTIVE_IDENTIFIER=230
    DIRECTIVE_COMMENT=231
    DIRECTIVE_WHITE_SPACE=232
    DIRECTIVE_NEWLINE=233
    MACRO_TEXT=234
    MACRO_ESC_NEWLINE=235
    SOURCE_TEXT=236

    def __init__(self, input:TokenStream, output:TextIO = sys.stdout):
        super().__init__(input, output)
        self.checkVersion("4.10.1")
        self._interp = ParserATNSimulator(self, self.atn, self.decisionsToDFA, self.sharedContextCache)
        self._predicates = None




    class Source_textContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def compiler_directive(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(VerilogPreParser.Compiler_directiveContext)
            else:
                return self.getTypedRuleContext(VerilogPreParser.Compiler_directiveContext,i)


        def getRuleIndex(self):
            return VerilogPreParser.RULE_source_text

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterSource_text" ):
                listener.enterSource_text(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitSource_text" ):
                listener.exitSource_text(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitSource_text" ):
                return visitor.visitSource_text(self)
            else:
                return visitor.visitChildren(self)




    def source_text(self):

        localctx = VerilogPreParser.Source_textContext(self, self._ctx, self.state)
        self.enterRule(localctx, 0, self.RULE_source_text)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 59
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            while _la==VerilogPreParser.GA:
                self.state = 56
                self.compiler_directive()
                self.state = 61
                self._errHandler.sync(self)
                _la = self._input.LA(1)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Compiler_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def begin_keywords_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Begin_keywords_directiveContext,0)


        def celldefine_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Celldefine_directiveContext,0)


        def default_nettype_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Default_nettype_directiveContext,0)


        def endcelldefine_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Endcelldefine_directiveContext,0)


        def end_keywords_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.End_keywords_directiveContext,0)


        def ifdef_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Ifdef_directiveContext,0)


        def ifndef_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Ifndef_directiveContext,0)


        def include_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Include_directiveContext,0)


        def line_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Line_directiveContext,0)


        def nounconnected_drive_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Nounconnected_drive_directiveContext,0)


        def pragma_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Pragma_directiveContext,0)


        def resetall_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Resetall_directiveContext,0)


        def text_macro_definition(self):
            return self.getTypedRuleContext(VerilogPreParser.Text_macro_definitionContext,0)


        def text_macro_usage(self):
            return self.getTypedRuleContext(VerilogPreParser.Text_macro_usageContext,0)


        def timescale_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Timescale_directiveContext,0)


        def unconnected_drive_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Unconnected_drive_directiveContext,0)


        def undef_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Undef_directiveContext,0)


        def getRuleIndex(self):
            return VerilogPreParser.RULE_compiler_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterCompiler_directive" ):
                listener.enterCompiler_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitCompiler_directive" ):
                listener.exitCompiler_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitCompiler_directive" ):
                return visitor.visitCompiler_directive(self)
            else:
                return visitor.visitChildren(self)




    def compiler_directive(self):

        localctx = VerilogPreParser.Compiler_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 2, self.RULE_compiler_directive)
        try:
            self.state = 79
            self._errHandler.sync(self)
            la_ = self._interp.adaptivePredict(self._input,1,self._ctx)
            if la_ == 1:
                self.enterOuterAlt(localctx, 1)
                self.state = 62
                self.begin_keywords_directive()
                pass

            elif la_ == 2:
                self.enterOuterAlt(localctx, 2)
                self.state = 63
                self.celldefine_directive()
                pass

            elif la_ == 3:
                self.enterOuterAlt(localctx, 3)
                self.state = 64
                self.default_nettype_directive()
                pass

            elif la_ == 4:
                self.enterOuterAlt(localctx, 4)
                self.state = 65
                self.endcelldefine_directive()
                pass

            elif la_ == 5:
                self.enterOuterAlt(localctx, 5)
                self.state = 66
                self.end_keywords_directive()
                pass

            elif la_ == 6:
                self.enterOuterAlt(localctx, 6)
                self.state = 67
                self.ifdef_directive()
                pass

            elif la_ == 7:
                self.enterOuterAlt(localctx, 7)
                self.state = 68
                self.ifndef_directive()
                pass

            elif la_ == 8:
                self.enterOuterAlt(localctx, 8)
                self.state = 69
                self.include_directive()
                pass

            elif la_ == 9:
                self.enterOuterAlt(localctx, 9)
                self.state = 70
                self.line_directive()
                pass

            elif la_ == 10:
                self.enterOuterAlt(localctx, 10)
                self.state = 71
                self.nounconnected_drive_directive()
                pass

            elif la_ == 11:
                self.enterOuterAlt(localctx, 11)
                self.state = 72
                self.pragma_directive()
                pass

            elif la_ == 12:
                self.enterOuterAlt(localctx, 12)
                self.state = 73
                self.resetall_directive()
                pass

            elif la_ == 13:
                self.enterOuterAlt(localctx, 13)
                self.state = 74
                self.text_macro_definition()
                pass

            elif la_ == 14:
                self.enterOuterAlt(localctx, 14)
                self.state = 75
                self.text_macro_usage()
                pass

            elif la_ == 15:
                self.enterOuterAlt(localctx, 15)
                self.state = 76
                self.timescale_directive()
                pass

            elif la_ == 16:
                self.enterOuterAlt(localctx, 16)
                self.state = 77
                self.unconnected_drive_directive()
                pass

            elif la_ == 17:
                self.enterOuterAlt(localctx, 17)
                self.state = 78
                self.undef_directive()
                pass


        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Begin_keywords_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def BEGIN_KEYWORDS_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.BEGIN_KEYWORDS_DIRECTIVE, 0)

        def DIRECTIVE_TEXT(self):
            return self.getToken(VerilogPreParser.DIRECTIVE_TEXT, 0)

        def getRuleIndex(self):
            return VerilogPreParser.RULE_begin_keywords_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterBegin_keywords_directive" ):
                listener.enterBegin_keywords_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitBegin_keywords_directive" ):
                listener.exitBegin_keywords_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitBegin_keywords_directive" ):
                return visitor.visitBegin_keywords_directive(self)
            else:
                return visitor.visitChildren(self)




    def begin_keywords_directive(self):

        localctx = VerilogPreParser.Begin_keywords_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 4, self.RULE_begin_keywords_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 81
            self.match(VerilogPreParser.GA)
            self.state = 82
            self.match(VerilogPreParser.BEGIN_KEYWORDS_DIRECTIVE)
            self.state = 83
            self.match(VerilogPreParser.DIRECTIVE_TEXT)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Celldefine_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def CELLDEFINE_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.CELLDEFINE_DIRECTIVE, 0)

        def getRuleIndex(self):
            return VerilogPreParser.RULE_celldefine_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterCelldefine_directive" ):
                listener.enterCelldefine_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitCelldefine_directive" ):
                listener.exitCelldefine_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitCelldefine_directive" ):
                return visitor.visitCelldefine_directive(self)
            else:
                return visitor.visitChildren(self)




    def celldefine_directive(self):

        localctx = VerilogPreParser.Celldefine_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 6, self.RULE_celldefine_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 85
            self.match(VerilogPreParser.GA)
            self.state = 86
            self.match(VerilogPreParser.CELLDEFINE_DIRECTIVE)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Default_nettype_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def DEFAULT_NETTYPE_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.DEFAULT_NETTYPE_DIRECTIVE, 0)

        def DIRECTIVE_TEXT(self):
            return self.getToken(VerilogPreParser.DIRECTIVE_TEXT, 0)

        def getRuleIndex(self):
            return VerilogPreParser.RULE_default_nettype_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterDefault_nettype_directive" ):
                listener.enterDefault_nettype_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitDefault_nettype_directive" ):
                listener.exitDefault_nettype_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitDefault_nettype_directive" ):
                return visitor.visitDefault_nettype_directive(self)
            else:
                return visitor.visitChildren(self)




    def default_nettype_directive(self):

        localctx = VerilogPreParser.Default_nettype_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 8, self.RULE_default_nettype_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 88
            self.match(VerilogPreParser.GA)
            self.state = 89
            self.match(VerilogPreParser.DEFAULT_NETTYPE_DIRECTIVE)
            self.state = 90
            self.match(VerilogPreParser.DIRECTIVE_TEXT)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Endcelldefine_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def ENDCELLDEFINE_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.ENDCELLDEFINE_DIRECTIVE, 0)

        def getRuleIndex(self):
            return VerilogPreParser.RULE_endcelldefine_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterEndcelldefine_directive" ):
                listener.enterEndcelldefine_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitEndcelldefine_directive" ):
                listener.exitEndcelldefine_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitEndcelldefine_directive" ):
                return visitor.visitEndcelldefine_directive(self)
            else:
                return visitor.visitChildren(self)




    def endcelldefine_directive(self):

        localctx = VerilogPreParser.Endcelldefine_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 10, self.RULE_endcelldefine_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 92
            self.match(VerilogPreParser.GA)
            self.state = 93
            self.match(VerilogPreParser.ENDCELLDEFINE_DIRECTIVE)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class End_keywords_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def END_KEYWORDS_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.END_KEYWORDS_DIRECTIVE, 0)

        def getRuleIndex(self):
            return VerilogPreParser.RULE_end_keywords_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterEnd_keywords_directive" ):
                listener.enterEnd_keywords_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitEnd_keywords_directive" ):
                listener.exitEnd_keywords_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitEnd_keywords_directive" ):
                return visitor.visitEnd_keywords_directive(self)
            else:
                return visitor.visitChildren(self)




    def end_keywords_directive(self):

        localctx = VerilogPreParser.End_keywords_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 12, self.RULE_end_keywords_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 95
            self.match(VerilogPreParser.GA)
            self.state = 96
            self.match(VerilogPreParser.END_KEYWORDS_DIRECTIVE)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Ifdef_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def IFDEF_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.IFDEF_DIRECTIVE, 0)

        def text_macro_identifier(self):
            return self.getTypedRuleContext(VerilogPreParser.Text_macro_identifierContext,0)


        def ifdef_group_of_lines(self):
            return self.getTypedRuleContext(VerilogPreParser.Ifdef_group_of_linesContext,0)


        def endif_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Endif_directiveContext,0)


        def elsif_directive(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(VerilogPreParser.Elsif_directiveContext)
            else:
                return self.getTypedRuleContext(VerilogPreParser.Elsif_directiveContext,i)


        def else_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Else_directiveContext,0)


        def getRuleIndex(self):
            return VerilogPreParser.RULE_ifdef_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterIfdef_directive" ):
                listener.enterIfdef_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitIfdef_directive" ):
                listener.exitIfdef_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitIfdef_directive" ):
                return visitor.visitIfdef_directive(self)
            else:
                return visitor.visitChildren(self)




    def ifdef_directive(self):

        localctx = VerilogPreParser.Ifdef_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 14, self.RULE_ifdef_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 98
            self.match(VerilogPreParser.GA)
            self.state = 99
            self.match(VerilogPreParser.IFDEF_DIRECTIVE)
            self.state = 100
            self.text_macro_identifier()
            self.state = 101
            self.ifdef_group_of_lines()
            self.state = 105
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,2,self._ctx)
            while _alt!=2 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1:
                    self.state = 102
                    self.elsif_directive() 
                self.state = 107
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,2,self._ctx)

            self.state = 109
            self._errHandler.sync(self)
            la_ = self._interp.adaptivePredict(self._input,3,self._ctx)
            if la_ == 1:
                self.state = 108
                self.else_directive()


            self.state = 111
            self.endif_directive()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Ifndef_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def IFNDEF_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.IFNDEF_DIRECTIVE, 0)

        def text_macro_identifier(self):
            return self.getTypedRuleContext(VerilogPreParser.Text_macro_identifierContext,0)


        def ifndef_group_of_lines(self):
            return self.getTypedRuleContext(VerilogPreParser.Ifndef_group_of_linesContext,0)


        def endif_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Endif_directiveContext,0)


        def elsif_directive(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(VerilogPreParser.Elsif_directiveContext)
            else:
                return self.getTypedRuleContext(VerilogPreParser.Elsif_directiveContext,i)


        def else_directive(self):
            return self.getTypedRuleContext(VerilogPreParser.Else_directiveContext,0)


        def getRuleIndex(self):
            return VerilogPreParser.RULE_ifndef_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterIfndef_directive" ):
                listener.enterIfndef_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitIfndef_directive" ):
                listener.exitIfndef_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitIfndef_directive" ):
                return visitor.visitIfndef_directive(self)
            else:
                return visitor.visitChildren(self)




    def ifndef_directive(self):

        localctx = VerilogPreParser.Ifndef_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 16, self.RULE_ifndef_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 113
            self.match(VerilogPreParser.GA)
            self.state = 114
            self.match(VerilogPreParser.IFNDEF_DIRECTIVE)
            self.state = 115
            self.text_macro_identifier()
            self.state = 116
            self.ifndef_group_of_lines()
            self.state = 120
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,4,self._ctx)
            while _alt!=2 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1:
                    self.state = 117
                    self.elsif_directive() 
                self.state = 122
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,4,self._ctx)

            self.state = 124
            self._errHandler.sync(self)
            la_ = self._interp.adaptivePredict(self._input,5,self._ctx)
            if la_ == 1:
                self.state = 123
                self.else_directive()


            self.state = 126
            self.endif_directive()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Include_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def INCLUDE_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.INCLUDE_DIRECTIVE, 0)

        def DIRECTIVE_TEXT(self):
            return self.getToken(VerilogPreParser.DIRECTIVE_TEXT, 0)

        def getRuleIndex(self):
            return VerilogPreParser.RULE_include_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterInclude_directive" ):
                listener.enterInclude_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitInclude_directive" ):
                listener.exitInclude_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitInclude_directive" ):
                return visitor.visitInclude_directive(self)
            else:
                return visitor.visitChildren(self)




    def include_directive(self):

        localctx = VerilogPreParser.Include_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 18, self.RULE_include_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 128
            self.match(VerilogPreParser.GA)
            self.state = 129
            self.match(VerilogPreParser.INCLUDE_DIRECTIVE)
            self.state = 130
            self.match(VerilogPreParser.DIRECTIVE_TEXT)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Line_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def LINE_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.LINE_DIRECTIVE, 0)

        def DIRECTIVE_TEXT(self):
            return self.getToken(VerilogPreParser.DIRECTIVE_TEXT, 0)

        def getRuleIndex(self):
            return VerilogPreParser.RULE_line_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterLine_directive" ):
                listener.enterLine_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitLine_directive" ):
                listener.exitLine_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitLine_directive" ):
                return visitor.visitLine_directive(self)
            else:
                return visitor.visitChildren(self)




    def line_directive(self):

        localctx = VerilogPreParser.Line_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 20, self.RULE_line_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 132
            self.match(VerilogPreParser.GA)
            self.state = 133
            self.match(VerilogPreParser.LINE_DIRECTIVE)
            self.state = 134
            self.match(VerilogPreParser.DIRECTIVE_TEXT)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Nounconnected_drive_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def NOUNCONNECTED_DRIVE_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.NOUNCONNECTED_DRIVE_DIRECTIVE, 0)

        def getRuleIndex(self):
            return VerilogPreParser.RULE_nounconnected_drive_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterNounconnected_drive_directive" ):
                listener.enterNounconnected_drive_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitNounconnected_drive_directive" ):
                listener.exitNounconnected_drive_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitNounconnected_drive_directive" ):
                return visitor.visitNounconnected_drive_directive(self)
            else:
                return visitor.visitChildren(self)




    def nounconnected_drive_directive(self):

        localctx = VerilogPreParser.Nounconnected_drive_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 22, self.RULE_nounconnected_drive_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 136
            self.match(VerilogPreParser.GA)
            self.state = 137
            self.match(VerilogPreParser.NOUNCONNECTED_DRIVE_DIRECTIVE)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Pragma_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def PRAGMA_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.PRAGMA_DIRECTIVE, 0)

        def DIRECTIVE_TEXT(self):
            return self.getToken(VerilogPreParser.DIRECTIVE_TEXT, 0)

        def getRuleIndex(self):
            return VerilogPreParser.RULE_pragma_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterPragma_directive" ):
                listener.enterPragma_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitPragma_directive" ):
                listener.exitPragma_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitPragma_directive" ):
                return visitor.visitPragma_directive(self)
            else:
                return visitor.visitChildren(self)




    def pragma_directive(self):

        localctx = VerilogPreParser.Pragma_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 24, self.RULE_pragma_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 139
            self.match(VerilogPreParser.GA)
            self.state = 140
            self.match(VerilogPreParser.PRAGMA_DIRECTIVE)
            self.state = 141
            self.match(VerilogPreParser.DIRECTIVE_TEXT)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Resetall_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def RESETALL_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.RESETALL_DIRECTIVE, 0)

        def getRuleIndex(self):
            return VerilogPreParser.RULE_resetall_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterResetall_directive" ):
                listener.enterResetall_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitResetall_directive" ):
                listener.exitResetall_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitResetall_directive" ):
                return visitor.visitResetall_directive(self)
            else:
                return visitor.visitChildren(self)




    def resetall_directive(self):

        localctx = VerilogPreParser.Resetall_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 26, self.RULE_resetall_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 143
            self.match(VerilogPreParser.GA)
            self.state = 144
            self.match(VerilogPreParser.RESETALL_DIRECTIVE)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Text_macro_definitionContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def DEFINE_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.DEFINE_DIRECTIVE, 0)

        def text_macro_identifier(self):
            return self.getTypedRuleContext(VerilogPreParser.Text_macro_identifierContext,0)


        def macro_text(self):
            return self.getTypedRuleContext(VerilogPreParser.Macro_textContext,0)


        def getRuleIndex(self):
            return VerilogPreParser.RULE_text_macro_definition

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterText_macro_definition" ):
                listener.enterText_macro_definition(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitText_macro_definition" ):
                listener.exitText_macro_definition(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitText_macro_definition" ):
                return visitor.visitText_macro_definition(self)
            else:
                return visitor.visitChildren(self)




    def text_macro_definition(self):

        localctx = VerilogPreParser.Text_macro_definitionContext(self, self._ctx, self.state)
        self.enterRule(localctx, 28, self.RULE_text_macro_definition)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 146
            self.match(VerilogPreParser.GA)
            self.state = 147
            self.match(VerilogPreParser.DEFINE_DIRECTIVE)
            self.state = 148
            self.text_macro_identifier()
            self.state = 149
            self.macro_text()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Text_macro_usageContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def MACRO_USAGE(self):
            return self.getToken(VerilogPreParser.MACRO_USAGE, 0)

        def getRuleIndex(self):
            return VerilogPreParser.RULE_text_macro_usage

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterText_macro_usage" ):
                listener.enterText_macro_usage(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitText_macro_usage" ):
                listener.exitText_macro_usage(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitText_macro_usage" ):
                return visitor.visitText_macro_usage(self)
            else:
                return visitor.visitChildren(self)




    def text_macro_usage(self):

        localctx = VerilogPreParser.Text_macro_usageContext(self, self._ctx, self.state)
        self.enterRule(localctx, 30, self.RULE_text_macro_usage)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 151
            self.match(VerilogPreParser.GA)
            self.state = 152
            self.match(VerilogPreParser.MACRO_USAGE)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Timescale_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def TIMESCALE_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.TIMESCALE_DIRECTIVE, 0)

        def DIRECTIVE_TEXT(self):
            return self.getToken(VerilogPreParser.DIRECTIVE_TEXT, 0)

        def getRuleIndex(self):
            return VerilogPreParser.RULE_timescale_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterTimescale_directive" ):
                listener.enterTimescale_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitTimescale_directive" ):
                listener.exitTimescale_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitTimescale_directive" ):
                return visitor.visitTimescale_directive(self)
            else:
                return visitor.visitChildren(self)




    def timescale_directive(self):

        localctx = VerilogPreParser.Timescale_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 32, self.RULE_timescale_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 154
            self.match(VerilogPreParser.GA)
            self.state = 155
            self.match(VerilogPreParser.TIMESCALE_DIRECTIVE)
            self.state = 156
            self.match(VerilogPreParser.DIRECTIVE_TEXT)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Unconnected_drive_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def UNCONNECTED_DRIVE_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.UNCONNECTED_DRIVE_DIRECTIVE, 0)

        def DIRECTIVE_TEXT(self):
            return self.getToken(VerilogPreParser.DIRECTIVE_TEXT, 0)

        def getRuleIndex(self):
            return VerilogPreParser.RULE_unconnected_drive_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterUnconnected_drive_directive" ):
                listener.enterUnconnected_drive_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitUnconnected_drive_directive" ):
                listener.exitUnconnected_drive_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitUnconnected_drive_directive" ):
                return visitor.visitUnconnected_drive_directive(self)
            else:
                return visitor.visitChildren(self)




    def unconnected_drive_directive(self):

        localctx = VerilogPreParser.Unconnected_drive_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 34, self.RULE_unconnected_drive_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 158
            self.match(VerilogPreParser.GA)
            self.state = 159
            self.match(VerilogPreParser.UNCONNECTED_DRIVE_DIRECTIVE)
            self.state = 160
            self.match(VerilogPreParser.DIRECTIVE_TEXT)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Undef_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def UNDEF_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.UNDEF_DIRECTIVE, 0)

        def text_macro_identifier(self):
            return self.getTypedRuleContext(VerilogPreParser.Text_macro_identifierContext,0)


        def getRuleIndex(self):
            return VerilogPreParser.RULE_undef_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterUndef_directive" ):
                listener.enterUndef_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitUndef_directive" ):
                listener.exitUndef_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitUndef_directive" ):
                return visitor.visitUndef_directive(self)
            else:
                return visitor.visitChildren(self)




    def undef_directive(self):

        localctx = VerilogPreParser.Undef_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 36, self.RULE_undef_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 162
            self.match(VerilogPreParser.GA)
            self.state = 163
            self.match(VerilogPreParser.UNDEF_DIRECTIVE)
            self.state = 164
            self.text_macro_identifier()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Elsif_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def ELSIF_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.ELSIF_DIRECTIVE, 0)

        def text_macro_identifier(self):
            return self.getTypedRuleContext(VerilogPreParser.Text_macro_identifierContext,0)


        def elsif_group_of_lines(self):
            return self.getTypedRuleContext(VerilogPreParser.Elsif_group_of_linesContext,0)


        def getRuleIndex(self):
            return VerilogPreParser.RULE_elsif_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterElsif_directive" ):
                listener.enterElsif_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitElsif_directive" ):
                listener.exitElsif_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitElsif_directive" ):
                return visitor.visitElsif_directive(self)
            else:
                return visitor.visitChildren(self)




    def elsif_directive(self):

        localctx = VerilogPreParser.Elsif_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 38, self.RULE_elsif_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 166
            self.match(VerilogPreParser.GA)
            self.state = 167
            self.match(VerilogPreParser.ELSIF_DIRECTIVE)
            self.state = 168
            self.text_macro_identifier()
            self.state = 169
            self.elsif_group_of_lines()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Else_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def ELSE_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.ELSE_DIRECTIVE, 0)

        def else_group_of_lines(self):
            return self.getTypedRuleContext(VerilogPreParser.Else_group_of_linesContext,0)


        def getRuleIndex(self):
            return VerilogPreParser.RULE_else_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterElse_directive" ):
                listener.enterElse_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitElse_directive" ):
                listener.exitElse_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitElse_directive" ):
                return visitor.visitElse_directive(self)
            else:
                return visitor.visitChildren(self)




    def else_directive(self):

        localctx = VerilogPreParser.Else_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 40, self.RULE_else_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 171
            self.match(VerilogPreParser.GA)
            self.state = 172
            self.match(VerilogPreParser.ELSE_DIRECTIVE)
            self.state = 173
            self.else_group_of_lines()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Endif_directiveContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def GA(self):
            return self.getToken(VerilogPreParser.GA, 0)

        def ENDIF_DIRECTIVE(self):
            return self.getToken(VerilogPreParser.ENDIF_DIRECTIVE, 0)

        def getRuleIndex(self):
            return VerilogPreParser.RULE_endif_directive

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterEndif_directive" ):
                listener.enterEndif_directive(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitEndif_directive" ):
                listener.exitEndif_directive(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitEndif_directive" ):
                return visitor.visitEndif_directive(self)
            else:
                return visitor.visitChildren(self)




    def endif_directive(self):

        localctx = VerilogPreParser.Endif_directiveContext(self, self._ctx, self.state)
        self.enterRule(localctx, 42, self.RULE_endif_directive)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 175
            self.match(VerilogPreParser.GA)
            self.state = 176
            self.match(VerilogPreParser.ENDIF_DIRECTIVE)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Text_macro_identifierContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def DIRECTIVE_IDENTIFIER(self):
            return self.getToken(VerilogPreParser.DIRECTIVE_IDENTIFIER, 0)

        def getRuleIndex(self):
            return VerilogPreParser.RULE_text_macro_identifier

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterText_macro_identifier" ):
                listener.enterText_macro_identifier(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitText_macro_identifier" ):
                listener.exitText_macro_identifier(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitText_macro_identifier" ):
                return visitor.visitText_macro_identifier(self)
            else:
                return visitor.visitChildren(self)




    def text_macro_identifier(self):

        localctx = VerilogPreParser.Text_macro_identifierContext(self, self._ctx, self.state)
        self.enterRule(localctx, 44, self.RULE_text_macro_identifier)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 178
            self.match(VerilogPreParser.DIRECTIVE_IDENTIFIER)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Ifdef_group_of_linesContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def SOURCE_TEXT(self, i:int=None):
            if i is None:
                return self.getTokens(VerilogPreParser.SOURCE_TEXT)
            else:
                return self.getToken(VerilogPreParser.SOURCE_TEXT, i)

        def compiler_directive(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(VerilogPreParser.Compiler_directiveContext)
            else:
                return self.getTypedRuleContext(VerilogPreParser.Compiler_directiveContext,i)


        def getRuleIndex(self):
            return VerilogPreParser.RULE_ifdef_group_of_lines

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterIfdef_group_of_lines" ):
                listener.enterIfdef_group_of_lines(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitIfdef_group_of_lines" ):
                listener.exitIfdef_group_of_lines(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitIfdef_group_of_lines" ):
                return visitor.visitIfdef_group_of_lines(self)
            else:
                return visitor.visitChildren(self)




    def ifdef_group_of_lines(self):

        localctx = VerilogPreParser.Ifdef_group_of_linesContext(self, self._ctx, self.state)
        self.enterRule(localctx, 46, self.RULE_ifdef_group_of_lines)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 184
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,7,self._ctx)
            while _alt!=2 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1:
                    self.state = 182
                    self._errHandler.sync(self)
                    token = self._input.LA(1)
                    if token in [VerilogPreParser.SOURCE_TEXT]:
                        self.state = 180
                        self.match(VerilogPreParser.SOURCE_TEXT)
                        pass
                    elif token in [VerilogPreParser.GA]:
                        self.state = 181
                        self.compiler_directive()
                        pass
                    else:
                        raise NoViableAltException(self)
             
                self.state = 186
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,7,self._ctx)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Ifndef_group_of_linesContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def SOURCE_TEXT(self, i:int=None):
            if i is None:
                return self.getTokens(VerilogPreParser.SOURCE_TEXT)
            else:
                return self.getToken(VerilogPreParser.SOURCE_TEXT, i)

        def compiler_directive(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(VerilogPreParser.Compiler_directiveContext)
            else:
                return self.getTypedRuleContext(VerilogPreParser.Compiler_directiveContext,i)


        def getRuleIndex(self):
            return VerilogPreParser.RULE_ifndef_group_of_lines

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterIfndef_group_of_lines" ):
                listener.enterIfndef_group_of_lines(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitIfndef_group_of_lines" ):
                listener.exitIfndef_group_of_lines(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitIfndef_group_of_lines" ):
                return visitor.visitIfndef_group_of_lines(self)
            else:
                return visitor.visitChildren(self)




    def ifndef_group_of_lines(self):

        localctx = VerilogPreParser.Ifndef_group_of_linesContext(self, self._ctx, self.state)
        self.enterRule(localctx, 48, self.RULE_ifndef_group_of_lines)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 191
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,9,self._ctx)
            while _alt!=2 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1:
                    self.state = 189
                    self._errHandler.sync(self)
                    token = self._input.LA(1)
                    if token in [VerilogPreParser.SOURCE_TEXT]:
                        self.state = 187
                        self.match(VerilogPreParser.SOURCE_TEXT)
                        pass
                    elif token in [VerilogPreParser.GA]:
                        self.state = 188
                        self.compiler_directive()
                        pass
                    else:
                        raise NoViableAltException(self)
             
                self.state = 193
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,9,self._ctx)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Elsif_group_of_linesContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def SOURCE_TEXT(self, i:int=None):
            if i is None:
                return self.getTokens(VerilogPreParser.SOURCE_TEXT)
            else:
                return self.getToken(VerilogPreParser.SOURCE_TEXT, i)

        def compiler_directive(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(VerilogPreParser.Compiler_directiveContext)
            else:
                return self.getTypedRuleContext(VerilogPreParser.Compiler_directiveContext,i)


        def getRuleIndex(self):
            return VerilogPreParser.RULE_elsif_group_of_lines

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterElsif_group_of_lines" ):
                listener.enterElsif_group_of_lines(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitElsif_group_of_lines" ):
                listener.exitElsif_group_of_lines(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitElsif_group_of_lines" ):
                return visitor.visitElsif_group_of_lines(self)
            else:
                return visitor.visitChildren(self)




    def elsif_group_of_lines(self):

        localctx = VerilogPreParser.Elsif_group_of_linesContext(self, self._ctx, self.state)
        self.enterRule(localctx, 50, self.RULE_elsif_group_of_lines)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 198
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,11,self._ctx)
            while _alt!=2 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1:
                    self.state = 196
                    self._errHandler.sync(self)
                    token = self._input.LA(1)
                    if token in [VerilogPreParser.SOURCE_TEXT]:
                        self.state = 194
                        self.match(VerilogPreParser.SOURCE_TEXT)
                        pass
                    elif token in [VerilogPreParser.GA]:
                        self.state = 195
                        self.compiler_directive()
                        pass
                    else:
                        raise NoViableAltException(self)
             
                self.state = 200
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,11,self._ctx)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Else_group_of_linesContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def SOURCE_TEXT(self, i:int=None):
            if i is None:
                return self.getTokens(VerilogPreParser.SOURCE_TEXT)
            else:
                return self.getToken(VerilogPreParser.SOURCE_TEXT, i)

        def compiler_directive(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(VerilogPreParser.Compiler_directiveContext)
            else:
                return self.getTypedRuleContext(VerilogPreParser.Compiler_directiveContext,i)


        def getRuleIndex(self):
            return VerilogPreParser.RULE_else_group_of_lines

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterElse_group_of_lines" ):
                listener.enterElse_group_of_lines(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitElse_group_of_lines" ):
                listener.exitElse_group_of_lines(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitElse_group_of_lines" ):
                return visitor.visitElse_group_of_lines(self)
            else:
                return visitor.visitChildren(self)




    def else_group_of_lines(self):

        localctx = VerilogPreParser.Else_group_of_linesContext(self, self._ctx, self.state)
        self.enterRule(localctx, 52, self.RULE_else_group_of_lines)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 205
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,13,self._ctx)
            while _alt!=2 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1:
                    self.state = 203
                    self._errHandler.sync(self)
                    token = self._input.LA(1)
                    if token in [VerilogPreParser.SOURCE_TEXT]:
                        self.state = 201
                        self.match(VerilogPreParser.SOURCE_TEXT)
                        pass
                    elif token in [VerilogPreParser.GA]:
                        self.state = 202
                        self.compiler_directive()
                        pass
                    else:
                        raise NoViableAltException(self)
             
                self.state = 207
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,13,self._ctx)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Macro_textContext(ParserRuleContext):
        __slots__ = 'parser'

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def MACRO_TEXT(self, i:int=None):
            if i is None:
                return self.getTokens(VerilogPreParser.MACRO_TEXT)
            else:
                return self.getToken(VerilogPreParser.MACRO_TEXT, i)

        def MACRO_ESC_NEWLINE(self, i:int=None):
            if i is None:
                return self.getTokens(VerilogPreParser.MACRO_ESC_NEWLINE)
            else:
                return self.getToken(VerilogPreParser.MACRO_ESC_NEWLINE, i)

        def getRuleIndex(self):
            return VerilogPreParser.RULE_macro_text

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterMacro_text" ):
                listener.enterMacro_text(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitMacro_text" ):
                listener.exitMacro_text(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitMacro_text" ):
                return visitor.visitMacro_text(self)
            else:
                return visitor.visitChildren(self)




    def macro_text(self):

        localctx = VerilogPreParser.Macro_textContext(self, self._ctx, self.state)
        self.enterRule(localctx, 54, self.RULE_macro_text)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 211
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            while _la==VerilogPreParser.MACRO_TEXT or _la==VerilogPreParser.MACRO_ESC_NEWLINE:
                self.state = 208
                _la = self._input.LA(1)
                if not(_la==VerilogPreParser.MACRO_TEXT or _la==VerilogPreParser.MACRO_ESC_NEWLINE):
                    self._errHandler.recoverInline(self)
                else:
                    self._errHandler.reportMatch(self)
                    self.consume()
                self.state = 213
                self._errHandler.sync(self)
                _la = self._input.LA(1)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx





