

================================================================
== Vitis HLS Report for 'insert_point2_Pipeline_insert_point_label6'
================================================================
* Date:           Mon Oct 17 15:14:59 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  12.383 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.468 us|  0.468 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- insert_point_label6  |       24|       24|        11|          2|          1|     8|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    270|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     36|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    230|    -|
|Register         |        -|    -|     567|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     567|    600|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_21_32_1_1_U218  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U219  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U220  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U221  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  36|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln348_fu_331_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln349_1_fu_352_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln349_2_fu_363_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln349_3_fu_374_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln349_fu_341_p2     |         +|   0|  0|  12|          12|          12|
    |add_ln352_1_fu_396_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln352_2_fu_407_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln352_3_fu_418_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln352_fu_385_p2     |         +|   0|  0|  12|          12|          12|
    |add_ln355_1_fu_645_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln355_fu_636_p2     |         +|   0|  0|  12|          12|          12|
    |and_ln349_1_fu_548_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln349_fu_542_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln352_1_fu_630_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln352_fu_624_p2     |       and|   0|  0|   2|           1|           1|
    |ap_condition_268        |       and|   0|  0|   2|           1|           1|
    |ap_condition_523        |       and|   0|  0|   2|           1|           1|
    |ap_condition_526        |       and|   0|  0|   2|           1|           1|
    |icmp_ln348_fu_325_p2    |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln349_1_fu_512_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln349_2_fu_524_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln349_3_fu_530_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln349_fu_506_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln352_1_fu_594_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln352_2_fu_606_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln352_3_fu_612_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln352_fu_588_p2    |      icmp|   0|  0|  11|           8|           2|
    |or_ln349_1_fu_536_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln349_fu_518_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln352_1_fu_618_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln352_fu_600_p2      |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 270|         264|         151|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  14|          3|    1|          3|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg        |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_empty_212_reg_282  |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_empty_reg_292      |  14|          3|   32|         96|
    |ap_sig_allocacmp_i_3                    |   9|          2|    4|          8|
    |grp_fu_313_opcode                       |  14|          3|    5|         15|
    |grp_fu_313_p0                           |  14|          3|   32|         96|
    |grp_fu_313_p1                           |  14|          3|   32|         96|
    |i_fu_80                                 |   9|          2|    4|          8|
    |regions_max_0_address0                  |  14|          3|   12|         36|
    |regions_max_1_address0                  |  14|          3|   12|         36|
    |regions_min_0_address0                  |  14|          3|   12|         36|
    |regions_min_1_address0                  |  14|          3|   12|         36|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 230|         50|  198|        578|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |add_reg_773                                 |  32|   0|   32|          0|
    |and_ln349_1_reg_765                         |   1|   0|    1|          0|
    |ap_CS_fsm                                   |   2|   0|    2|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg            |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_empty_212_reg_282      |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_reg_292          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_reg_292          |  32|   0|   32|          0|
    |conv_reg_778                                |  32|   0|   32|          0|
    |empty_212_reg_282                           |  32|   0|   32|          0|
    |i_fu_80                                     |   4|   0|    4|          0|
    |icmp_ln348_reg_683                          |   1|   0|    1|          0|
    |regions_max_0_addr_1_reg_718                |  12|   0|   12|          0|
    |regions_max_0_addr_1_reg_718_pp0_iter1_reg  |  12|   0|   12|          0|
    |regions_max_1_addr_1_reg_728                |  12|   0|   12|          0|
    |regions_max_1_addr_1_reg_728_pp0_iter1_reg  |  12|   0|   12|          0|
    |regions_min_0_addr_1_reg_698                |  12|   0|   12|          0|
    |regions_min_0_addr_1_reg_698_pp0_iter1_reg  |  12|   0|   12|          0|
    |regions_min_1_addr_1_reg_708                |  12|   0|   12|          0|
    |regions_min_1_addr_1_reg_708_pp0_iter1_reg  |  12|   0|   12|          0|
    |tmp_61_reg_742                              |  32|   0|   32|          0|
    |tmp_65_reg_749                              |  32|   0|   32|          0|
    |tmp_66_reg_758                              |  32|   0|   32|          0|
    |tmp_s_reg_733                               |  32|   0|   32|          0|
    |zext_ln349_reg_687                          |   4|   0|   12|          8|
    |icmp_ln348_reg_683                          |  64|  32|    1|          0|
    |zext_ln349_reg_687                          |  64|  32|   12|          8|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 567|  64|  460|         16|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  insert_point2_Pipeline_insert_point_label6|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  insert_point2_Pipeline_insert_point_label6|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  insert_point2_Pipeline_insert_point_label6|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  insert_point2_Pipeline_insert_point_label6|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  insert_point2_Pipeline_insert_point_label6|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  insert_point2_Pipeline_insert_point_label6|  return value|
|grp_fu_2725_p_din0         |  out|   32|  ap_ctrl_hs|  insert_point2_Pipeline_insert_point_label6|  return value|
|grp_fu_2725_p_din1         |  out|   32|  ap_ctrl_hs|  insert_point2_Pipeline_insert_point_label6|  return value|
|grp_fu_2725_p_opcode       |  out|    1|  ap_ctrl_hs|  insert_point2_Pipeline_insert_point_label6|  return value|
|grp_fu_2725_p_dout0        |   in|   32|  ap_ctrl_hs|  insert_point2_Pipeline_insert_point_label6|  return value|
|grp_fu_2725_p_ce           |  out|    1|  ap_ctrl_hs|  insert_point2_Pipeline_insert_point_label6|  return value|
|grp_fu_2729_p_din0         |  out|   32|  ap_ctrl_hs|  insert_point2_Pipeline_insert_point_label6|  return value|
|grp_fu_2729_p_din1         |  out|   32|  ap_ctrl_hs|  insert_point2_Pipeline_insert_point_label6|  return value|
|grp_fu_2729_p_dout0        |   in|   32|  ap_ctrl_hs|  insert_point2_Pipeline_insert_point_label6|  return value|
|grp_fu_2729_p_ce           |  out|    1|  ap_ctrl_hs|  insert_point2_Pipeline_insert_point_label6|  return value|
|grp_fu_2713_p_din0         |  out|   32|  ap_ctrl_hs|  insert_point2_Pipeline_insert_point_label6|  return value|
|grp_fu_2713_p_din1         |  out|   32|  ap_ctrl_hs|  insert_point2_Pipeline_insert_point_label6|  return value|
|grp_fu_2713_p_opcode       |  out|    5|  ap_ctrl_hs|  insert_point2_Pipeline_insert_point_label6|  return value|
|grp_fu_2713_p_dout0        |   in|    1|  ap_ctrl_hs|  insert_point2_Pipeline_insert_point_label6|  return value|
|grp_fu_2713_p_ce           |  out|    1|  ap_ctrl_hs|  insert_point2_Pipeline_insert_point_label6|  return value|
|trunc_ln251_5              |   in|    1|     ap_none|                               trunc_ln251_5|        scalar|
|trunc_ln251_7              |   in|    1|     ap_none|                               trunc_ln251_7|        scalar|
|tmp_190                    |   in|   12|     ap_none|                                     tmp_190|        scalar|
|regions_min_0_address0     |  out|   12|   ap_memory|                               regions_min_0|         array|
|regions_min_0_ce0          |  out|    1|   ap_memory|                               regions_min_0|         array|
|regions_min_0_we0          |  out|    1|   ap_memory|                               regions_min_0|         array|
|regions_min_0_d0           |  out|   32|   ap_memory|                               regions_min_0|         array|
|regions_min_0_q0           |   in|   32|   ap_memory|                               regions_min_0|         array|
|regions_min_0_address1     |  out|   12|   ap_memory|                               regions_min_0|         array|
|regions_min_0_ce1          |  out|    1|   ap_memory|                               regions_min_0|         array|
|regions_min_0_q1           |   in|   32|   ap_memory|                               regions_min_0|         array|
|tmp_203                    |   in|   12|     ap_none|                                     tmp_203|        scalar|
|tmp_192                    |   in|   12|     ap_none|                                     tmp_192|        scalar|
|regions_min_1_address0     |  out|   12|   ap_memory|                               regions_min_1|         array|
|regions_min_1_ce0          |  out|    1|   ap_memory|                               regions_min_1|         array|
|regions_min_1_we0          |  out|    1|   ap_memory|                               regions_min_1|         array|
|regions_min_1_d0           |  out|   32|   ap_memory|                               regions_min_1|         array|
|regions_min_1_q0           |   in|   32|   ap_memory|                               regions_min_1|         array|
|regions_min_1_address1     |  out|   12|   ap_memory|                               regions_min_1|         array|
|regions_min_1_ce1          |  out|    1|   ap_memory|                               regions_min_1|         array|
|regions_min_1_q1           |   in|   32|   ap_memory|                               regions_min_1|         array|
|tmp_205                    |   in|   12|     ap_none|                                     tmp_205|        scalar|
|tmp_194                    |   in|   12|     ap_none|                                     tmp_194|        scalar|
|regions_max_0_address0     |  out|   12|   ap_memory|                               regions_max_0|         array|
|regions_max_0_ce0          |  out|    1|   ap_memory|                               regions_max_0|         array|
|regions_max_0_we0          |  out|    1|   ap_memory|                               regions_max_0|         array|
|regions_max_0_d0           |  out|   32|   ap_memory|                               regions_max_0|         array|
|regions_max_0_q0           |   in|   32|   ap_memory|                               regions_max_0|         array|
|regions_max_0_address1     |  out|   12|   ap_memory|                               regions_max_0|         array|
|regions_max_0_ce1          |  out|    1|   ap_memory|                               regions_max_0|         array|
|regions_max_0_q1           |   in|   32|   ap_memory|                               regions_max_0|         array|
|tmp_207                    |   in|   12|     ap_none|                                     tmp_207|        scalar|
|tmp_196                    |   in|   12|     ap_none|                                     tmp_196|        scalar|
|regions_max_1_address0     |  out|   12|   ap_memory|                               regions_max_1|         array|
|regions_max_1_ce0          |  out|    1|   ap_memory|                               regions_max_1|         array|
|regions_max_1_we0          |  out|    1|   ap_memory|                               regions_max_1|         array|
|regions_max_1_d0           |  out|   32|   ap_memory|                               regions_max_1|         array|
|regions_max_1_q0           |   in|   32|   ap_memory|                               regions_max_1|         array|
|regions_max_1_address1     |  out|   12|   ap_memory|                               regions_max_1|         array|
|regions_max_1_ce1          |  out|    1|   ap_memory|                               regions_max_1|         array|
|regions_max_1_q1           |   in|   32|   ap_memory|                               regions_max_1|         array|
|tmp_209                    |   in|   12|     ap_none|                                     tmp_209|        scalar|
|tmp_211                    |   in|   12|     ap_none|                                     tmp_211|        scalar|
|regions_center_0_address0  |  out|   12|   ap_memory|                            regions_center_0|         array|
|regions_center_0_ce0       |  out|    1|   ap_memory|                            regions_center_0|         array|
|regions_center_0_we0       |  out|    1|   ap_memory|                            regions_center_0|         array|
|regions_center_0_d0        |  out|   32|   ap_memory|                            regions_center_0|         array|
|tmp_213                    |   in|   12|     ap_none|                                     tmp_213|        scalar|
|regions_center_1_address0  |  out|   12|   ap_memory|                            regions_center_1|         array|
|regions_center_1_ce0       |  out|    1|   ap_memory|                            regions_center_1|         array|
|regions_center_1_we0       |  out|    1|   ap_memory|                            regions_center_1|         array|
|regions_center_1_d0        |  out|   32|   ap_memory|                            regions_center_1|         array|
+---------------------------+-----+-----+------------+--------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 2, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.80>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_213_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_213"   --->   Operation 15 'read' 'tmp_213_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_211_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_211"   --->   Operation 16 'read' 'tmp_211_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_209_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_209"   --->   Operation 17 'read' 'tmp_209_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_196_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_196"   --->   Operation 18 'read' 'tmp_196_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_207_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_207"   --->   Operation 19 'read' 'tmp_207_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_194_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_194"   --->   Operation 20 'read' 'tmp_194_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_205_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_205"   --->   Operation 21 'read' 'tmp_205_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_192_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_192"   --->   Operation 22 'read' 'tmp_192_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_203_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_203"   --->   Operation 23 'read' 'tmp_203_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_190_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_190"   --->   Operation 24 'read' 'tmp_190_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln251_7_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln251_7"   --->   Operation 25 'read' 'trunc_ln251_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln251_5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln251_5"   --->   Operation 26 'read' 'trunc_ln251_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body127"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i" [detector_solid/abs_solid_detector.cpp:348]   --->   Operation 29 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.30ns)   --->   "%icmp_ln348 = icmp_eq  i4 %i_3, i4 8" [detector_solid/abs_solid_detector.cpp:348]   --->   Operation 31 'icmp' 'icmp_ln348' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.73ns)   --->   "%add_ln348 = add i4 %i_3, i4 1" [detector_solid/abs_solid_detector.cpp:348]   --->   Operation 33 'add' 'add_ln348' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln348 = br i1 %icmp_ln348, void %for.body127.split, void %for.end193.exitStub" [detector_solid/abs_solid_detector.cpp:348]   --->   Operation 34 'br' 'br_ln348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln349 = zext i4 %i_3" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 35 'zext' 'zext_ln349' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.54ns)   --->   "%add_ln349 = add i12 %tmp_190_read, i12 %zext_ln349" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 36 'add' 'add_ln349' <Predicate = (!icmp_ln348)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln349_1 = zext i12 %add_ln349" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 37 'zext' 'zext_ln349_1' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%regions_min_0_addr = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln349_1" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 38 'getelementptr' 'regions_min_0_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.54ns)   --->   "%add_ln349_1 = add i12 %tmp_203_read, i12 %zext_ln349" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 39 'add' 'add_ln349_1' <Predicate = (!icmp_ln348)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln349_2 = zext i12 %add_ln349_1" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 40 'zext' 'zext_ln349_2' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%regions_min_0_addr_1 = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln349_2" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 41 'getelementptr' 'regions_min_0_addr_1' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.54ns)   --->   "%add_ln349_2 = add i12 %tmp_192_read, i12 %zext_ln349" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 42 'add' 'add_ln349_2' <Predicate = (!icmp_ln348)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln349_3 = zext i12 %add_ln349_2" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 43 'zext' 'zext_ln349_3' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%regions_min_1_addr = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln349_3" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 44 'getelementptr' 'regions_min_1_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.54ns)   --->   "%add_ln349_3 = add i12 %tmp_205_read, i12 %zext_ln349" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 45 'add' 'add_ln349_3' <Predicate = (!icmp_ln348)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln349_4 = zext i12 %add_ln349_3" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 46 'zext' 'zext_ln349_4' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%regions_min_1_addr_1 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln349_4" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 47 'getelementptr' 'regions_min_1_addr_1' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.54ns)   --->   "%add_ln352 = add i12 %tmp_194_read, i12 %zext_ln349" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 48 'add' 'add_ln352' <Predicate = (!icmp_ln348)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln352 = zext i12 %add_ln352" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 49 'zext' 'zext_ln352' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%regions_max_0_addr = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln352" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 50 'getelementptr' 'regions_max_0_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.54ns)   --->   "%add_ln352_1 = add i12 %tmp_207_read, i12 %zext_ln349" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 51 'add' 'add_ln352_1' <Predicate = (!icmp_ln348)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln352_1 = zext i12 %add_ln352_1" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 52 'zext' 'zext_ln352_1' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%regions_max_0_addr_1 = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln352_1" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 53 'getelementptr' 'regions_max_0_addr_1' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.54ns)   --->   "%add_ln352_2 = add i12 %tmp_196_read, i12 %zext_ln349" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 54 'add' 'add_ln352_2' <Predicate = (!icmp_ln348)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln352_2 = zext i12 %add_ln352_2" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 55 'zext' 'zext_ln352_2' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%regions_max_1_addr = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln352_2" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 56 'getelementptr' 'regions_max_1_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.54ns)   --->   "%add_ln352_3 = add i12 %tmp_209_read, i12 %zext_ln349" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 57 'add' 'add_ln352_3' <Predicate = (!icmp_ln348)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln352_3 = zext i12 %add_ln352_3" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 58 'zext' 'zext_ln352_3' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%regions_max_1_addr_1 = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln352_3" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 59 'getelementptr' 'regions_max_1_addr_1' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (3.25ns)   --->   "%regions_min_0_load = load i12 %regions_min_0_addr" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 60 'load' 'regions_min_0_load' <Predicate = (!icmp_ln348)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 61 [2/2] (3.25ns)   --->   "%regions_min_1_load = load i12 %regions_min_1_addr" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 61 'load' 'regions_min_1_load' <Predicate = (!icmp_ln348)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 62 [2/2] (3.25ns)   --->   "%regions_min_0_load_1 = load i12 %regions_min_0_addr_1" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 62 'load' 'regions_min_0_load_1' <Predicate = (!icmp_ln348)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 63 [2/2] (3.25ns)   --->   "%regions_min_1_load_1 = load i12 %regions_min_1_addr_1" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 63 'load' 'regions_min_1_load_1' <Predicate = (!icmp_ln348)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 64 [2/2] (3.25ns)   --->   "%regions_max_0_load = load i12 %regions_max_0_addr" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 64 'load' 'regions_max_0_load' <Predicate = (!icmp_ln348)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 65 [2/2] (3.25ns)   --->   "%regions_max_1_load = load i12 %regions_max_1_addr" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 65 'load' 'regions_max_1_load' <Predicate = (!icmp_ln348)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 66 [2/2] (3.25ns)   --->   "%regions_max_0_load_1 = load i12 %regions_max_0_addr_1" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 66 'load' 'regions_max_0_load_1' <Predicate = (!icmp_ln348)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 67 [2/2] (3.25ns)   --->   "%regions_max_1_load_1 = load i12 %regions_max_1_addr_1" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 67 'load' 'regions_max_1_load_1' <Predicate = (!icmp_ln348)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln348 = store i4 %add_ln348, i4 %i" [detector_solid/abs_solid_detector.cpp:348]   --->   Operation 68 'store' 'store_ln348' <Predicate = (!icmp_ln348)> <Delay = 1.58>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln348 = br void %for.body127" [detector_solid/abs_solid_detector.cpp:348]   --->   Operation 69 'br' 'br_ln348' <Predicate = (!icmp_ln348)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 10.2>
ST_2 : Operation 70 [1/2] (3.25ns)   --->   "%regions_min_0_load = load i12 %regions_min_0_addr" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 70 'load' 'regions_min_0_load' <Predicate = (!icmp_ln348)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 71 [1/2] (3.25ns)   --->   "%regions_min_1_load = load i12 %regions_min_1_addr" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 71 'load' 'regions_min_1_load' <Predicate = (!icmp_ln348)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 72 [1/1] (1.58ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load, i32 %regions_min_1_load, i1 %trunc_ln251_7_read" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 72 'mux' 'tmp_s' <Predicate = (!icmp_ln348)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/2] (3.25ns)   --->   "%regions_min_0_load_1 = load i12 %regions_min_0_addr_1" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 73 'load' 'regions_min_0_load_1' <Predicate = (!icmp_ln348)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 74 [1/2] (3.25ns)   --->   "%regions_min_1_load_1 = load i12 %regions_min_1_addr_1" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 74 'load' 'regions_min_1_load_1' <Predicate = (!icmp_ln348)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 75 [1/1] (1.58ns)   --->   "%tmp_61 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_1, i32 %regions_min_1_load_1, i1 %trunc_ln251_5_read" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 75 'mux' 'tmp_61' <Predicate = (!icmp_ln348)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [2/2] (5.43ns)   --->   "%tmp_64 = fcmp_olt  i32 %tmp_s, i32 %tmp_61" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 76 'fcmp' 'tmp_64' <Predicate = (!icmp_ln348)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/2] (3.25ns)   --->   "%regions_max_0_load = load i12 %regions_max_0_addr" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 77 'load' 'regions_max_0_load' <Predicate = (!icmp_ln348)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 78 [1/2] (3.25ns)   --->   "%regions_max_1_load = load i12 %regions_max_1_addr" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 78 'load' 'regions_max_1_load' <Predicate = (!icmp_ln348)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 79 [1/1] (1.58ns)   --->   "%tmp_65 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load, i32 %regions_max_1_load, i1 %trunc_ln251_7_read" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 79 'mux' 'tmp_65' <Predicate = (!icmp_ln348)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/2] (3.25ns)   --->   "%regions_max_0_load_1 = load i12 %regions_max_0_addr_1" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 80 'load' 'regions_max_0_load_1' <Predicate = (!icmp_ln348)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 81 [1/2] (3.25ns)   --->   "%regions_max_1_load_1 = load i12 %regions_max_1_addr_1" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 81 'load' 'regions_max_1_load_1' <Predicate = (!icmp_ln348)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 82 [1/1] (1.58ns)   --->   "%tmp_66 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_1, i32 %regions_max_1_load_1, i1 %trunc_ln251_5_read" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 82 'mux' 'tmp_66' <Predicate = (!icmp_ln348)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.99>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln349 = bitcast i32 %tmp_s" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 83 'bitcast' 'bitcast_ln349' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln349, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 84 'partselect' 'tmp_62' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln349 = trunc i32 %bitcast_ln349" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 85 'trunc' 'trunc_ln349' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln349_1 = bitcast i32 %tmp_61" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 86 'bitcast' 'bitcast_ln349_1' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln349_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 87 'partselect' 'tmp_63' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln349_1 = trunc i32 %bitcast_ln349_1" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 88 'trunc' 'trunc_ln349_1' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.55ns)   --->   "%icmp_ln349 = icmp_ne  i8 %tmp_62, i8 255" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 89 'icmp' 'icmp_ln349' <Predicate = (!icmp_ln348)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (2.44ns)   --->   "%icmp_ln349_1 = icmp_eq  i23 %trunc_ln349, i23 0" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 90 'icmp' 'icmp_ln349_1' <Predicate = (!icmp_ln348)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln349_1)   --->   "%or_ln349 = or i1 %icmp_ln349_1, i1 %icmp_ln349" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 91 'or' 'or_ln349' <Predicate = (!icmp_ln348)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (1.55ns)   --->   "%icmp_ln349_2 = icmp_ne  i8 %tmp_63, i8 255" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 92 'icmp' 'icmp_ln349_2' <Predicate = (!icmp_ln348)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (2.44ns)   --->   "%icmp_ln349_3 = icmp_eq  i23 %trunc_ln349_1, i23 0" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 93 'icmp' 'icmp_ln349_3' <Predicate = (!icmp_ln348)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln349_1)   --->   "%or_ln349_1 = or i1 %icmp_ln349_3, i1 %icmp_ln349_2" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 94 'or' 'or_ln349_1' <Predicate = (!icmp_ln348)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln349_1)   --->   "%and_ln349 = and i1 %or_ln349, i1 %or_ln349_1" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 95 'and' 'and_ln349' <Predicate = (!icmp_ln348)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/2] (5.43ns)   --->   "%tmp_64 = fcmp_olt  i32 %tmp_s, i32 %tmp_61" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 96 'fcmp' 'tmp_64' <Predicate = (!icmp_ln348)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln349_1 = and i1 %and_ln349, i1 %tmp_64" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 97 'and' 'and_ln349_1' <Predicate = (!icmp_ln348)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (1.58ns)   --->   "%br_ln349 = br i1 %and_ln349_1, void %if.end150, void %if.then139" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 98 'br' 'br_ln349' <Predicate = (!icmp_ln348)> <Delay = 1.58>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln350 = br i1 %trunc_ln251_5_read, void %arrayidx13747.case.0, void %arrayidx13747.case.1" [detector_solid/abs_solid_detector.cpp:350]   --->   Operation 99 'br' 'br_ln350' <Predicate = (and_ln349_1)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.58ns)   --->   "%br_ln351 = br void %if.end150" [detector_solid/abs_solid_detector.cpp:351]   --->   Operation 100 'br' 'br_ln351' <Predicate = (!icmp_ln348 & and_ln349_1)> <Delay = 1.58>
ST_3 : Operation 101 [2/2] (5.43ns)   --->   "%tmp_69 = fcmp_ogt  i32 %tmp_65, i32 %tmp_66" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 101 'fcmp' 'tmp_69' <Predicate = (!icmp_ln348)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 9.66>
ST_4 : Operation 102 [1/1] (3.25ns)   --->   "%store_ln350 = store i32 %tmp_s, i12 %regions_min_0_addr_1" [detector_solid/abs_solid_detector.cpp:350]   --->   Operation 102 'store' 'store_ln350' <Predicate = (and_ln349_1 & !trunc_ln251_5_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln350 = br void %arrayidx13747.exit" [detector_solid/abs_solid_detector.cpp:350]   --->   Operation 103 'br' 'br_ln350' <Predicate = (and_ln349_1 & !trunc_ln251_5_read)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (3.25ns)   --->   "%store_ln350 = store i32 %tmp_s, i12 %regions_min_1_addr_1" [detector_solid/abs_solid_detector.cpp:350]   --->   Operation 104 'store' 'store_ln350' <Predicate = (and_ln349_1 & trunc_ln251_5_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln350 = br void %arrayidx13747.exit" [detector_solid/abs_solid_detector.cpp:350]   --->   Operation 105 'br' 'br_ln350' <Predicate = (and_ln349_1 & trunc_ln251_5_read)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%empty_212 = phi i32 %tmp_s, void %arrayidx13747.exit, i32 %tmp_61, void %for.body127.split" [detector_solid/abs_solid_detector.cpp:349]   --->   Operation 106 'phi' 'empty_212' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln352 = bitcast i32 %tmp_65" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 107 'bitcast' 'bitcast_ln352' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln352, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 108 'partselect' 'tmp_67' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln352 = trunc i32 %bitcast_ln352" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 109 'trunc' 'trunc_ln352' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%bitcast_ln352_1 = bitcast i32 %tmp_66" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 110 'bitcast' 'bitcast_ln352_1' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln352_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 111 'partselect' 'tmp_68' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln352_1 = trunc i32 %bitcast_ln352_1" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 112 'trunc' 'trunc_ln352_1' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (1.55ns)   --->   "%icmp_ln352 = icmp_ne  i8 %tmp_67, i8 255" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 113 'icmp' 'icmp_ln352' <Predicate = (!icmp_ln348)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (2.44ns)   --->   "%icmp_ln352_1 = icmp_eq  i23 %trunc_ln352, i23 0" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 114 'icmp' 'icmp_ln352_1' <Predicate = (!icmp_ln348)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln352_1)   --->   "%or_ln352 = or i1 %icmp_ln352_1, i1 %icmp_ln352" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 115 'or' 'or_ln352' <Predicate = (!icmp_ln348)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (1.55ns)   --->   "%icmp_ln352_2 = icmp_ne  i8 %tmp_68, i8 255" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 116 'icmp' 'icmp_ln352_2' <Predicate = (!icmp_ln348)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (2.44ns)   --->   "%icmp_ln352_3 = icmp_eq  i23 %trunc_ln352_1, i23 0" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 117 'icmp' 'icmp_ln352_3' <Predicate = (!icmp_ln348)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln352_1)   --->   "%or_ln352_1 = or i1 %icmp_ln352_3, i1 %icmp_ln352_2" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 118 'or' 'or_ln352_1' <Predicate = (!icmp_ln348)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln352_1)   --->   "%and_ln352 = and i1 %or_ln352, i1 %or_ln352_1" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 119 'and' 'and_ln352' <Predicate = (!icmp_ln348)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/2] (5.43ns)   --->   "%tmp_69 = fcmp_ogt  i32 %tmp_65, i32 %tmp_66" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 120 'fcmp' 'tmp_69' <Predicate = (!icmp_ln348)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln352_1 = and i1 %and_ln352, i1 %tmp_69" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 121 'and' 'and_ln352_1' <Predicate = (!icmp_ln348)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (1.58ns)   --->   "%br_ln352 = br i1 %and_ln352_1, void %for.inc191, void %if.then162" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 122 'br' 'br_ln352' <Predicate = (!icmp_ln348)> <Delay = 1.58>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln353 = br i1 %trunc_ln251_5_read, void %arrayidx16089.case.0, void %arrayidx16089.case.1" [detector_solid/abs_solid_detector.cpp:353]   --->   Operation 123 'br' 'br_ln353' <Predicate = (and_ln352_1)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (3.25ns)   --->   "%store_ln353 = store i32 %tmp_65, i12 %regions_max_0_addr_1" [detector_solid/abs_solid_detector.cpp:353]   --->   Operation 124 'store' 'store_ln353' <Predicate = (!trunc_ln251_5_read & and_ln352_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln353 = br void %arrayidx16089.exit" [detector_solid/abs_solid_detector.cpp:353]   --->   Operation 125 'br' 'br_ln353' <Predicate = (!trunc_ln251_5_read & and_ln352_1)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (3.25ns)   --->   "%store_ln353 = store i32 %tmp_65, i12 %regions_max_1_addr_1" [detector_solid/abs_solid_detector.cpp:353]   --->   Operation 126 'store' 'store_ln353' <Predicate = (trunc_ln251_5_read & and_ln352_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln353 = br void %arrayidx16089.exit" [detector_solid/abs_solid_detector.cpp:353]   --->   Operation 127 'br' 'br_ln353' <Predicate = (trunc_ln251_5_read & and_ln352_1)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (1.58ns)   --->   "%br_ln354 = br void %for.inc191" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 128 'br' 'br_ln354' <Predicate = (!icmp_ln348 & and_ln352_1)> <Delay = 1.58>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln355 = br i1 %trunc_ln251_5_read, void %arrayidx1901410.case.0, void %arrayidx1901410.case.1" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 129 'br' 'br_ln355' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 10.5>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%empty = phi i32 %tmp_65, void %arrayidx16089.exit, i32 %tmp_66, void %if.end150" [detector_solid/abs_solid_detector.cpp:352]   --->   Operation 130 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [4/4] (10.5ns)   --->   "%add = fadd i32 %empty, i32 %empty_212" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 131 'fadd' 'add' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 10.5>
ST_6 : Operation 132 [3/4] (10.5ns)   --->   "%add = fadd i32 %empty, i32 %empty_212" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 132 'fadd' 'add' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 10.5>
ST_7 : Operation 133 [2/4] (10.5ns)   --->   "%add = fadd i32 %empty, i32 %empty_212" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 133 'fadd' 'add' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 10.5>
ST_8 : Operation 134 [1/4] (10.5ns)   --->   "%add = fadd i32 %empty, i32 %empty_212" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 134 'fadd' 'add' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 12.3>
ST_9 : Operation 135 [2/2] (12.3ns)   --->   "%conv = fmul i32 %add, i32 0.5" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 135 'fmul' 'conv' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 148 'ret' 'ret_ln0' <Predicate = (icmp_ln348)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 12.3>
ST_10 : Operation 136 [1/2] (12.3ns)   --->   "%conv = fmul i32 %add, i32 0.5" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 136 'fmul' 'conv' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.80>
ST_11 : Operation 137 [1/1] (1.54ns)   --->   "%add_ln355 = add i12 %tmp_211_read, i12 %zext_ln349" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 137 'add' 'add_ln355' <Predicate = (!icmp_ln348)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln355 = zext i12 %add_ln355" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 138 'zext' 'zext_ln355' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%regions_center_0_addr = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln355" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 139 'getelementptr' 'regions_center_0_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (1.54ns)   --->   "%add_ln355_1 = add i12 %tmp_213_read, i12 %zext_ln349" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 140 'add' 'add_ln355_1' <Predicate = (!icmp_ln348)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln355_1 = zext i12 %add_ln355_1" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 141 'zext' 'zext_ln355_1' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%regions_center_1_addr = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln355_1" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 142 'getelementptr' 'regions_center_1_addr' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%specloopname_ln348 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [detector_solid/abs_solid_detector.cpp:348]   --->   Operation 143 'specloopname' 'specloopname_ln348' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (3.25ns)   --->   "%store_ln355 = store i32 %conv, i12 %regions_center_0_addr" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 144 'store' 'store_ln355' <Predicate = (!trunc_ln251_5_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln355 = br void %arrayidx1901410.exit" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 145 'br' 'br_ln355' <Predicate = (!trunc_ln251_5_read)> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (3.25ns)   --->   "%store_ln355 = store i32 %conv, i12 %regions_center_1_addr" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 146 'store' 'store_ln355' <Predicate = (trunc_ln251_5_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln355 = br void %arrayidx1901410.exit" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 147 'br' 'br_ln355' <Predicate = (trunc_ln251_5_read)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trunc_ln251_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln251_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_190]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regions_min_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ tmp_203]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_192]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regions_min_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ tmp_205]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_194]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regions_max_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ tmp_207]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_196]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regions_max_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ tmp_209]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_211]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regions_center_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tmp_213]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regions_center_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 010000000000]
tmp_213_read          (read             ) [ 011111111111]
tmp_211_read          (read             ) [ 011111111111]
tmp_209_read          (read             ) [ 000000000000]
tmp_196_read          (read             ) [ 000000000000]
tmp_207_read          (read             ) [ 000000000000]
tmp_194_read          (read             ) [ 000000000000]
tmp_205_read          (read             ) [ 000000000000]
tmp_192_read          (read             ) [ 000000000000]
tmp_203_read          (read             ) [ 000000000000]
tmp_190_read          (read             ) [ 000000000000]
trunc_ln251_7_read    (read             ) [ 001000000000]
trunc_ln251_5_read    (read             ) [ 011111111111]
store_ln0             (store            ) [ 000000000000]
br_ln0                (br               ) [ 000000000000]
i_3                   (load             ) [ 000000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000000]
icmp_ln348            (icmp             ) [ 011111111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000]
add_ln348             (add              ) [ 000000000000]
br_ln348              (br               ) [ 000000000000]
zext_ln349            (zext             ) [ 011111111111]
add_ln349             (add              ) [ 000000000000]
zext_ln349_1          (zext             ) [ 000000000000]
regions_min_0_addr    (getelementptr    ) [ 001000000000]
add_ln349_1           (add              ) [ 000000000000]
zext_ln349_2          (zext             ) [ 000000000000]
regions_min_0_addr_1  (getelementptr    ) [ 011110000000]
add_ln349_2           (add              ) [ 000000000000]
zext_ln349_3          (zext             ) [ 000000000000]
regions_min_1_addr    (getelementptr    ) [ 001000000000]
add_ln349_3           (add              ) [ 000000000000]
zext_ln349_4          (zext             ) [ 000000000000]
regions_min_1_addr_1  (getelementptr    ) [ 011110000000]
add_ln352             (add              ) [ 000000000000]
zext_ln352            (zext             ) [ 000000000000]
regions_max_0_addr    (getelementptr    ) [ 001000000000]
add_ln352_1           (add              ) [ 000000000000]
zext_ln352_1          (zext             ) [ 000000000000]
regions_max_0_addr_1  (getelementptr    ) [ 011110000000]
add_ln352_2           (add              ) [ 000000000000]
zext_ln352_2          (zext             ) [ 000000000000]
regions_max_1_addr    (getelementptr    ) [ 001000000000]
add_ln352_3           (add              ) [ 000000000000]
zext_ln352_3          (zext             ) [ 000000000000]
regions_max_1_addr_1  (getelementptr    ) [ 011110000000]
store_ln348           (store            ) [ 000000000000]
br_ln348              (br               ) [ 000000000000]
regions_min_0_load    (load             ) [ 000000000000]
regions_min_1_load    (load             ) [ 000000000000]
tmp_s                 (mux              ) [ 011110000000]
regions_min_0_load_1  (load             ) [ 000000000000]
regions_min_1_load_1  (load             ) [ 000000000000]
tmp_61                (mux              ) [ 011110000000]
regions_max_0_load    (load             ) [ 000000000000]
regions_max_1_load    (load             ) [ 000000000000]
tmp_65                (mux              ) [ 011111000000]
regions_max_0_load_1  (load             ) [ 000000000000]
regions_max_1_load_1  (load             ) [ 000000000000]
tmp_66                (mux              ) [ 011111000000]
bitcast_ln349         (bitcast          ) [ 000000000000]
tmp_62                (partselect       ) [ 000000000000]
trunc_ln349           (trunc            ) [ 000000000000]
bitcast_ln349_1       (bitcast          ) [ 000000000000]
tmp_63                (partselect       ) [ 000000000000]
trunc_ln349_1         (trunc            ) [ 000000000000]
icmp_ln349            (icmp             ) [ 000000000000]
icmp_ln349_1          (icmp             ) [ 000000000000]
or_ln349              (or               ) [ 000000000000]
icmp_ln349_2          (icmp             ) [ 000000000000]
icmp_ln349_3          (icmp             ) [ 000000000000]
or_ln349_1            (or               ) [ 000000000000]
and_ln349             (and              ) [ 000000000000]
tmp_64                (fcmp             ) [ 000000000000]
and_ln349_1           (and              ) [ 011111111111]
br_ln349              (br               ) [ 011110000000]
br_ln350              (br               ) [ 000000000000]
br_ln351              (br               ) [ 011110000000]
store_ln350           (store            ) [ 000000000000]
br_ln350              (br               ) [ 000000000000]
store_ln350           (store            ) [ 000000000000]
br_ln350              (br               ) [ 000000000000]
empty_212             (phi              ) [ 011011111000]
bitcast_ln352         (bitcast          ) [ 000000000000]
tmp_67                (partselect       ) [ 000000000000]
trunc_ln352           (trunc            ) [ 000000000000]
bitcast_ln352_1       (bitcast          ) [ 000000000000]
tmp_68                (partselect       ) [ 000000000000]
trunc_ln352_1         (trunc            ) [ 000000000000]
icmp_ln352            (icmp             ) [ 000000000000]
icmp_ln352_1          (icmp             ) [ 000000000000]
or_ln352              (or               ) [ 000000000000]
icmp_ln352_2          (icmp             ) [ 000000000000]
icmp_ln352_3          (icmp             ) [ 000000000000]
or_ln352_1            (or               ) [ 000000000000]
and_ln352             (and              ) [ 000000000000]
tmp_69                (fcmp             ) [ 000000000000]
and_ln352_1           (and              ) [ 011011111111]
br_ln352              (br               ) [ 011011000000]
br_ln353              (br               ) [ 000000000000]
store_ln353           (store            ) [ 000000000000]
br_ln353              (br               ) [ 000000000000]
store_ln353           (store            ) [ 000000000000]
br_ln353              (br               ) [ 000000000000]
br_ln354              (br               ) [ 011011000000]
br_ln355              (br               ) [ 000000000000]
empty                 (phi              ) [ 011001111000]
add                   (fadd             ) [ 011000000110]
conv                  (fmul             ) [ 010000000001]
add_ln355             (add              ) [ 000000000000]
zext_ln355            (zext             ) [ 000000000000]
regions_center_0_addr (getelementptr    ) [ 000000000000]
add_ln355_1           (add              ) [ 000000000000]
zext_ln355_1          (zext             ) [ 000000000000]
regions_center_1_addr (getelementptr    ) [ 000000000000]
specloopname_ln348    (specloopname     ) [ 000000000000]
store_ln355           (store            ) [ 000000000000]
br_ln355              (br               ) [ 000000000000]
store_ln355           (store            ) [ 000000000000]
br_ln355              (br               ) [ 000000000000]
ret_ln0               (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trunc_ln251_5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln251_5"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln251_7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln251_7"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp_190">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_190"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="regions_min_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_min_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tmp_203">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_203"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tmp_192">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_192"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="regions_min_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_min_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tmp_205">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_205"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tmp_194">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_194"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="regions_max_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_max_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="tmp_207">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_207"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="tmp_196">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_196"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="regions_max_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_max_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="tmp_209">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_209"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="tmp_211">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_211"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="regions_center_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_center_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="tmp_213">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_213"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="regions_center_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_center_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2float.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_213_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="12" slack="0"/>
<pin id="86" dir="0" index="1" bw="12" slack="0"/>
<pin id="87" dir="1" index="2" bw="12" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_213_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_211_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="12" slack="0"/>
<pin id="92" dir="0" index="1" bw="12" slack="0"/>
<pin id="93" dir="1" index="2" bw="12" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_211_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_209_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="12" slack="0"/>
<pin id="98" dir="0" index="1" bw="12" slack="0"/>
<pin id="99" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_209_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_196_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="12" slack="0"/>
<pin id="104" dir="0" index="1" bw="12" slack="0"/>
<pin id="105" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_196_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_207_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="12" slack="0"/>
<pin id="110" dir="0" index="1" bw="12" slack="0"/>
<pin id="111" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_207_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_194_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="12" slack="0"/>
<pin id="116" dir="0" index="1" bw="12" slack="0"/>
<pin id="117" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_194_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_205_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="12" slack="0"/>
<pin id="122" dir="0" index="1" bw="12" slack="0"/>
<pin id="123" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_205_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_192_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="12" slack="0"/>
<pin id="128" dir="0" index="1" bw="12" slack="0"/>
<pin id="129" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_192_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_203_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="12" slack="0"/>
<pin id="134" dir="0" index="1" bw="12" slack="0"/>
<pin id="135" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_203_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_190_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="12" slack="0"/>
<pin id="140" dir="0" index="1" bw="12" slack="0"/>
<pin id="141" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_190_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="trunc_ln251_7_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln251_7_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="trunc_ln251_5_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln251_5_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="regions_min_0_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="12" slack="0"/>
<pin id="160" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_min_0_addr/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="regions_min_0_addr_1_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="12" slack="0"/>
<pin id="167" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_min_0_addr_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="regions_min_1_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="12" slack="0"/>
<pin id="174" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_min_1_addr/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="regions_min_1_addr_1_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="12" slack="0"/>
<pin id="181" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_min_1_addr_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="regions_max_0_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="12" slack="0"/>
<pin id="188" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_max_0_addr/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="regions_max_0_addr_1_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="12" slack="0"/>
<pin id="195" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_max_0_addr_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="regions_max_1_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="12" slack="0"/>
<pin id="202" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_max_1_addr/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="regions_max_1_addr_1_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="12" slack="0"/>
<pin id="209" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_max_1_addr_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="12" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="2"/>
<pin id="215" dir="0" index="2" bw="0" slack="0"/>
<pin id="217" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="218" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="0"/>
<pin id="220" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="regions_min_0_load/1 regions_min_0_load_1/1 store_ln350/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="12" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="2"/>
<pin id="225" dir="0" index="2" bw="0" slack="0"/>
<pin id="227" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="228" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="229" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="32" slack="0"/>
<pin id="230" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="regions_min_1_load/1 regions_min_1_load_1/1 store_ln350/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="12" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="2"/>
<pin id="237" dir="0" index="2" bw="0" slack="0"/>
<pin id="239" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="240" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="241" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="32" slack="0"/>
<pin id="242" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="regions_max_0_load/1 regions_max_0_load_1/1 store_ln353/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="12" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="2"/>
<pin id="247" dir="0" index="2" bw="0" slack="0"/>
<pin id="249" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="250" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="251" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="32" slack="0"/>
<pin id="252" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="regions_max_1_load/1 regions_max_1_load_1/1 store_ln353/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="regions_center_0_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="12" slack="0"/>
<pin id="260" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_center_0_addr/11 "/>
</bind>
</comp>

<comp id="263" class="1004" name="regions_center_1_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="12" slack="0"/>
<pin id="267" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_center_1_addr/11 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln355_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="12" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="1"/>
<pin id="273" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln355/11 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln355_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="12" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="1"/>
<pin id="279" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln355/11 "/>
</bind>
</comp>

<comp id="282" class="1005" name="empty_212_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_212 (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="empty_212_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="2"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="32" slack="2"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_212/4 "/>
</bind>
</comp>

<comp id="292" class="1005" name="empty_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="empty_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="3"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="32" slack="3"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="1"/>
<pin id="305" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="conv/9 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_64/2 tmp_69/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln0_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="4" slack="0"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="i_3_load_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_ln348_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="0"/>
<pin id="327" dir="0" index="1" bw="4" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln348/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="add_ln348_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln348/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln349_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="0"/>
<pin id="339" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln349/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln349_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="12" slack="0"/>
<pin id="343" dir="0" index="1" bw="4" slack="0"/>
<pin id="344" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln349/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln349_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="12" slack="0"/>
<pin id="349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln349_1/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="add_ln349_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="12" slack="0"/>
<pin id="354" dir="0" index="1" bw="4" slack="0"/>
<pin id="355" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln349_1/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln349_2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="12" slack="0"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln349_2/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="add_ln349_2_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="12" slack="0"/>
<pin id="365" dir="0" index="1" bw="4" slack="0"/>
<pin id="366" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln349_2/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln349_3_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="12" slack="0"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln349_3/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="add_ln349_3_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="12" slack="0"/>
<pin id="376" dir="0" index="1" bw="4" slack="0"/>
<pin id="377" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln349_3/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln349_4_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="12" slack="0"/>
<pin id="382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln349_4/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln352_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="12" slack="0"/>
<pin id="387" dir="0" index="1" bw="4" slack="0"/>
<pin id="388" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln352/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln352_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="12" slack="0"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln352/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln352_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="12" slack="0"/>
<pin id="398" dir="0" index="1" bw="4" slack="0"/>
<pin id="399" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln352_1/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln352_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="12" slack="0"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln352_1/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln352_2_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="12" slack="0"/>
<pin id="409" dir="0" index="1" bw="4" slack="0"/>
<pin id="410" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln352_2/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln352_2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="12" slack="0"/>
<pin id="415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln352_2/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln352_3_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="12" slack="0"/>
<pin id="420" dir="0" index="1" bw="4" slack="0"/>
<pin id="421" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln352_3/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln352_3_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="12" slack="0"/>
<pin id="426" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln352_3/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="store_ln348_store_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="0"/>
<pin id="431" dir="0" index="1" bw="4" slack="0"/>
<pin id="432" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln348/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_s_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="0" index="2" bw="32" slack="0"/>
<pin id="438" dir="0" index="3" bw="1" slack="1"/>
<pin id="439" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_61_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="0" index="2" bw="32" slack="0"/>
<pin id="448" dir="0" index="3" bw="1" slack="1"/>
<pin id="449" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_61/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_65_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="0"/>
<pin id="457" dir="0" index="2" bw="32" slack="0"/>
<pin id="458" dir="0" index="3" bw="1" slack="1"/>
<pin id="459" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_65/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_66_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="0"/>
<pin id="466" dir="0" index="2" bw="32" slack="0"/>
<pin id="467" dir="0" index="3" bw="1" slack="1"/>
<pin id="468" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_66/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="bitcast_ln349_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln349/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_62_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="0"/>
<pin id="478" dir="0" index="2" bw="6" slack="0"/>
<pin id="479" dir="0" index="3" bw="6" slack="0"/>
<pin id="480" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_62/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="trunc_ln349_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln349/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="bitcast_ln349_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="1"/>
<pin id="491" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln349_1/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_63_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="0"/>
<pin id="495" dir="0" index="2" bw="6" slack="0"/>
<pin id="496" dir="0" index="3" bw="6" slack="0"/>
<pin id="497" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_63/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="trunc_ln349_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln349_1/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="icmp_ln349_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="8" slack="0"/>
<pin id="508" dir="0" index="1" bw="8" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln349/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="icmp_ln349_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="23" slack="0"/>
<pin id="514" dir="0" index="1" bw="23" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln349_1/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="or_ln349_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln349/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="icmp_ln349_2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="0"/>
<pin id="526" dir="0" index="1" bw="8" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln349_2/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="icmp_ln349_3_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="23" slack="0"/>
<pin id="532" dir="0" index="1" bw="23" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln349_3/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="or_ln349_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln349_1/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="and_ln349_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln349/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="and_ln349_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln349_1/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="bitcast_ln352_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="2"/>
<pin id="556" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln352/4 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_67_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="0"/>
<pin id="559" dir="0" index="1" bw="32" slack="0"/>
<pin id="560" dir="0" index="2" bw="6" slack="0"/>
<pin id="561" dir="0" index="3" bw="6" slack="0"/>
<pin id="562" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_67/4 "/>
</bind>
</comp>

<comp id="567" class="1004" name="trunc_ln352_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="0"/>
<pin id="569" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln352/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="bitcast_ln352_1_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="2"/>
<pin id="573" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln352_1/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_68_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="0" index="1" bw="32" slack="0"/>
<pin id="577" dir="0" index="2" bw="6" slack="0"/>
<pin id="578" dir="0" index="3" bw="6" slack="0"/>
<pin id="579" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_68/4 "/>
</bind>
</comp>

<comp id="584" class="1004" name="trunc_ln352_1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="0"/>
<pin id="586" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln352_1/4 "/>
</bind>
</comp>

<comp id="588" class="1004" name="icmp_ln352_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="8" slack="0"/>
<pin id="590" dir="0" index="1" bw="8" slack="0"/>
<pin id="591" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln352/4 "/>
</bind>
</comp>

<comp id="594" class="1004" name="icmp_ln352_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="23" slack="0"/>
<pin id="596" dir="0" index="1" bw="23" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln352_1/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="or_ln352_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln352/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="icmp_ln352_2_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="0"/>
<pin id="608" dir="0" index="1" bw="8" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln352_2/4 "/>
</bind>
</comp>

<comp id="612" class="1004" name="icmp_ln352_3_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="23" slack="0"/>
<pin id="614" dir="0" index="1" bw="23" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln352_3/4 "/>
</bind>
</comp>

<comp id="618" class="1004" name="or_ln352_1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln352_1/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="and_ln352_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln352/4 "/>
</bind>
</comp>

<comp id="630" class="1004" name="and_ln352_1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln352_1/4 "/>
</bind>
</comp>

<comp id="636" class="1004" name="add_ln355_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="12" slack="10"/>
<pin id="638" dir="0" index="1" bw="4" slack="10"/>
<pin id="639" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln355/11 "/>
</bind>
</comp>

<comp id="640" class="1004" name="zext_ln355_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="12" slack="0"/>
<pin id="642" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln355/11 "/>
</bind>
</comp>

<comp id="645" class="1004" name="add_ln355_1_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="12" slack="10"/>
<pin id="647" dir="0" index="1" bw="4" slack="10"/>
<pin id="648" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln355_1/11 "/>
</bind>
</comp>

<comp id="649" class="1004" name="zext_ln355_1_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="12" slack="0"/>
<pin id="651" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln355_1/11 "/>
</bind>
</comp>

<comp id="654" class="1005" name="i_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="4" slack="0"/>
<pin id="656" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="661" class="1005" name="tmp_213_read_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="12" slack="10"/>
<pin id="663" dir="1" index="1" bw="12" slack="10"/>
</pin_list>
<bind>
<opset="tmp_213_read "/>
</bind>
</comp>

<comp id="666" class="1005" name="tmp_211_read_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="12" slack="10"/>
<pin id="668" dir="1" index="1" bw="12" slack="10"/>
</pin_list>
<bind>
<opset="tmp_211_read "/>
</bind>
</comp>

<comp id="671" class="1005" name="trunc_ln251_7_read_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="1"/>
<pin id="673" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln251_7_read "/>
</bind>
</comp>

<comp id="677" class="1005" name="trunc_ln251_5_read_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="1"/>
<pin id="679" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln251_5_read "/>
</bind>
</comp>

<comp id="683" class="1005" name="icmp_ln348_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="1"/>
<pin id="685" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln348 "/>
</bind>
</comp>

<comp id="687" class="1005" name="zext_ln349_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="12" slack="10"/>
<pin id="689" dir="1" index="1" bw="12" slack="10"/>
</pin_list>
<bind>
<opset="zext_ln349 "/>
</bind>
</comp>

<comp id="693" class="1005" name="regions_min_0_addr_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="12" slack="1"/>
<pin id="695" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="regions_min_0_addr "/>
</bind>
</comp>

<comp id="698" class="1005" name="regions_min_0_addr_1_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="12" slack="1"/>
<pin id="700" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="regions_min_0_addr_1 "/>
</bind>
</comp>

<comp id="703" class="1005" name="regions_min_1_addr_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="12" slack="1"/>
<pin id="705" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="regions_min_1_addr "/>
</bind>
</comp>

<comp id="708" class="1005" name="regions_min_1_addr_1_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="12" slack="1"/>
<pin id="710" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="regions_min_1_addr_1 "/>
</bind>
</comp>

<comp id="713" class="1005" name="regions_max_0_addr_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="12" slack="1"/>
<pin id="715" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="regions_max_0_addr "/>
</bind>
</comp>

<comp id="718" class="1005" name="regions_max_0_addr_1_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="12" slack="1"/>
<pin id="720" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="regions_max_0_addr_1 "/>
</bind>
</comp>

<comp id="723" class="1005" name="regions_max_1_addr_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="12" slack="1"/>
<pin id="725" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="regions_max_1_addr "/>
</bind>
</comp>

<comp id="728" class="1005" name="regions_max_1_addr_1_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="12" slack="1"/>
<pin id="730" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="regions_max_1_addr_1 "/>
</bind>
</comp>

<comp id="733" class="1005" name="tmp_s_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="1"/>
<pin id="735" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="742" class="1005" name="tmp_61_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="1"/>
<pin id="744" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61 "/>
</bind>
</comp>

<comp id="749" class="1005" name="tmp_65_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="1"/>
<pin id="751" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_65 "/>
</bind>
</comp>

<comp id="758" class="1005" name="tmp_66_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="1"/>
<pin id="760" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_66 "/>
</bind>
</comp>

<comp id="765" class="1005" name="and_ln349_1_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="1"/>
<pin id="767" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln349_1 "/>
</bind>
</comp>

<comp id="769" class="1005" name="and_ln352_1_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="1"/>
<pin id="771" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln352_1 "/>
</bind>
</comp>

<comp id="773" class="1005" name="add_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="1"/>
<pin id="775" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="778" class="1005" name="conv_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="1"/>
<pin id="780" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="36" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="38" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="32" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="38" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="38" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="38" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="38" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="38" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="38" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="38" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="40" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="40" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="60" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="60" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="60" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="12" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="60" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="60" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="18" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="60" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="60" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="24" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="60" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="221"><net_src comp="156" pin="3"/><net_sink comp="212" pin=2"/></net>

<net id="231"><net_src comp="170" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="232"><net_src comp="163" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="233"><net_src comp="177" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="243"><net_src comp="184" pin="3"/><net_sink comp="234" pin=2"/></net>

<net id="253"><net_src comp="198" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="254"><net_src comp="191" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="255"><net_src comp="205" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="261"><net_src comp="30" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="60" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="34" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="60" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="256" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="281"><net_src comp="263" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="291"><net_src comp="285" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="301"><net_src comp="295" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="306"><net_src comp="295" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="282" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="74" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="321"><net_src comp="42" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="329"><net_src comp="322" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="52" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="322" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="58" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="322" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="138" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="337" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="356"><net_src comp="132" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="337" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="367"><net_src comp="126" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="337" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="372"><net_src comp="363" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="378"><net_src comp="120" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="337" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="374" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="389"><net_src comp="114" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="337" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="385" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="400"><net_src comp="108" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="337" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="396" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="411"><net_src comp="102" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="337" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="422"><net_src comp="96" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="337" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="433"><net_src comp="331" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="440"><net_src comp="62" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="212" pin="7"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="222" pin="7"/><net_sink comp="434" pin=2"/></net>

<net id="443"><net_src comp="434" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="450"><net_src comp="62" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="212" pin="3"/><net_sink comp="444" pin=1"/></net>

<net id="452"><net_src comp="222" pin="3"/><net_sink comp="444" pin=2"/></net>

<net id="453"><net_src comp="444" pin="4"/><net_sink comp="313" pin=1"/></net>

<net id="460"><net_src comp="62" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="234" pin="7"/><net_sink comp="454" pin=1"/></net>

<net id="462"><net_src comp="244" pin="7"/><net_sink comp="454" pin=2"/></net>

<net id="469"><net_src comp="62" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="234" pin="3"/><net_sink comp="463" pin=1"/></net>

<net id="471"><net_src comp="244" pin="3"/><net_sink comp="463" pin=2"/></net>

<net id="481"><net_src comp="64" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="472" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="483"><net_src comp="66" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="484"><net_src comp="68" pin="0"/><net_sink comp="475" pin=3"/></net>

<net id="488"><net_src comp="472" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="498"><net_src comp="64" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="489" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="500"><net_src comp="66" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="501"><net_src comp="68" pin="0"/><net_sink comp="492" pin=3"/></net>

<net id="505"><net_src comp="489" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="475" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="70" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="485" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="72" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="512" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="506" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="492" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="70" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="502" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="72" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="524" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="518" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="536" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="542" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="313" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="563"><net_src comp="64" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="554" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="565"><net_src comp="66" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="566"><net_src comp="68" pin="0"/><net_sink comp="557" pin=3"/></net>

<net id="570"><net_src comp="554" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="580"><net_src comp="64" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="571" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="582"><net_src comp="66" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="583"><net_src comp="68" pin="0"/><net_sink comp="574" pin=3"/></net>

<net id="587"><net_src comp="571" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="592"><net_src comp="557" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="70" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="567" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="72" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="594" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="588" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="574" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="70" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="584" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="72" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="612" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="606" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="600" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="618" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="624" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="313" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="643"><net_src comp="636" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="652"><net_src comp="645" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="657"><net_src comp="80" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="660"><net_src comp="654" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="664"><net_src comp="84" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="669"><net_src comp="90" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="674"><net_src comp="144" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="434" pin=3"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="454" pin=3"/></net>

<net id="680"><net_src comp="150" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="444" pin=3"/></net>

<net id="682"><net_src comp="677" pin="1"/><net_sink comp="463" pin=3"/></net>

<net id="686"><net_src comp="325" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="690"><net_src comp="337" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="696"><net_src comp="156" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="701"><net_src comp="163" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="706"><net_src comp="170" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="711"><net_src comp="177" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="716"><net_src comp="184" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="721"><net_src comp="191" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="726"><net_src comp="198" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="731"><net_src comp="205" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="736"><net_src comp="434" pin="4"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="739"><net_src comp="733" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="740"><net_src comp="733" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="741"><net_src comp="733" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="745"><net_src comp="444" pin="4"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="748"><net_src comp="742" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="752"><net_src comp="454" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="754"><net_src comp="749" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="755"><net_src comp="749" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="756"><net_src comp="749" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="757"><net_src comp="749" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="761"><net_src comp="463" pin="4"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="764"><net_src comp="758" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="768"><net_src comp="548" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="772"><net_src comp="630" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="776"><net_src comp="302" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="781"><net_src comp="308" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="783"><net_src comp="778" pin="1"/><net_sink comp="276" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: regions_min_0 | {4 }
	Port: regions_min_1 | {4 }
	Port: regions_max_0 | {4 }
	Port: regions_max_1 | {4 }
	Port: regions_center_0 | {11 }
	Port: regions_center_1 | {11 }
 - Input state : 
	Port: insert_point2_Pipeline_insert_point_label6 : trunc_ln251_5 | {1 }
	Port: insert_point2_Pipeline_insert_point_label6 : trunc_ln251_7 | {1 }
	Port: insert_point2_Pipeline_insert_point_label6 : tmp_190 | {1 }
	Port: insert_point2_Pipeline_insert_point_label6 : regions_min_0 | {1 2 }
	Port: insert_point2_Pipeline_insert_point_label6 : tmp_203 | {1 }
	Port: insert_point2_Pipeline_insert_point_label6 : tmp_192 | {1 }
	Port: insert_point2_Pipeline_insert_point_label6 : regions_min_1 | {1 2 }
	Port: insert_point2_Pipeline_insert_point_label6 : tmp_205 | {1 }
	Port: insert_point2_Pipeline_insert_point_label6 : tmp_194 | {1 }
	Port: insert_point2_Pipeline_insert_point_label6 : regions_max_0 | {1 2 }
	Port: insert_point2_Pipeline_insert_point_label6 : tmp_207 | {1 }
	Port: insert_point2_Pipeline_insert_point_label6 : tmp_196 | {1 }
	Port: insert_point2_Pipeline_insert_point_label6 : regions_max_1 | {1 2 }
	Port: insert_point2_Pipeline_insert_point_label6 : tmp_209 | {1 }
	Port: insert_point2_Pipeline_insert_point_label6 : tmp_211 | {1 }
	Port: insert_point2_Pipeline_insert_point_label6 : regions_center_0 | {}
	Port: insert_point2_Pipeline_insert_point_label6 : tmp_213 | {1 }
	Port: insert_point2_Pipeline_insert_point_label6 : regions_center_1 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_3 : 1
		icmp_ln348 : 2
		add_ln348 : 2
		br_ln348 : 3
		zext_ln349 : 2
		add_ln349 : 3
		zext_ln349_1 : 4
		regions_min_0_addr : 5
		add_ln349_1 : 3
		zext_ln349_2 : 4
		regions_min_0_addr_1 : 5
		add_ln349_2 : 3
		zext_ln349_3 : 4
		regions_min_1_addr : 5
		add_ln349_3 : 3
		zext_ln349_4 : 4
		regions_min_1_addr_1 : 5
		add_ln352 : 3
		zext_ln352 : 4
		regions_max_0_addr : 5
		add_ln352_1 : 3
		zext_ln352_1 : 4
		regions_max_0_addr_1 : 5
		add_ln352_2 : 3
		zext_ln352_2 : 4
		regions_max_1_addr : 5
		add_ln352_3 : 3
		zext_ln352_3 : 4
		regions_max_1_addr_1 : 5
		regions_min_0_load : 6
		regions_min_1_load : 6
		regions_min_0_load_1 : 6
		regions_min_1_load_1 : 6
		regions_max_0_load : 6
		regions_max_1_load : 6
		regions_max_0_load_1 : 6
		regions_max_1_load_1 : 6
		store_ln348 : 3
	State 2
		tmp_s : 1
		tmp_61 : 1
		tmp_64 : 2
		tmp_65 : 1
		tmp_66 : 1
	State 3
		tmp_62 : 1
		trunc_ln349 : 1
		tmp_63 : 1
		trunc_ln349_1 : 1
		icmp_ln349 : 2
		icmp_ln349_1 : 2
		or_ln349 : 3
		icmp_ln349_2 : 2
		icmp_ln349_3 : 2
		or_ln349_1 : 3
		and_ln349 : 3
		and_ln349_1 : 3
		br_ln349 : 3
	State 4
		tmp_67 : 1
		trunc_ln352 : 1
		tmp_68 : 1
		trunc_ln352_1 : 1
		icmp_ln352 : 2
		icmp_ln352_1 : 2
		or_ln352 : 3
		icmp_ln352_2 : 2
		icmp_ln352_3 : 2
		or_ln352_1 : 3
		and_ln352 : 3
		and_ln352_1 : 3
		br_ln352 : 3
	State 5
		add : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		zext_ln355 : 1
		regions_center_0_addr : 2
		zext_ln355_1 : 1
		regions_center_1_addr : 2
		store_ln355 : 3
		store_ln355 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_302           |    2    |   227   |   403   |
|----------|--------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_308           |    3    |   128   |   320   |
|----------|--------------------------------|---------|---------|---------|
|          |        add_ln348_fu_331        |    0    |    0    |    13   |
|          |        add_ln349_fu_341        |    0    |    0    |    12   |
|          |       add_ln349_1_fu_352       |    0    |    0    |    12   |
|          |       add_ln349_2_fu_363       |    0    |    0    |    12   |
|          |       add_ln349_3_fu_374       |    0    |    0    |    12   |
|    add   |        add_ln352_fu_385        |    0    |    0    |    12   |
|          |       add_ln352_1_fu_396       |    0    |    0    |    12   |
|          |       add_ln352_2_fu_407       |    0    |    0    |    12   |
|          |       add_ln352_3_fu_418       |    0    |    0    |    12   |
|          |        add_ln355_fu_636        |    0    |    0    |    12   |
|          |       add_ln355_1_fu_645       |    0    |    0    |    12   |
|----------|--------------------------------|---------|---------|---------|
|          |        icmp_ln348_fu_325       |    0    |    0    |    9    |
|          |        icmp_ln349_fu_506       |    0    |    0    |    11   |
|          |       icmp_ln349_1_fu_512      |    0    |    0    |    15   |
|          |       icmp_ln349_2_fu_524      |    0    |    0    |    11   |
|   icmp   |       icmp_ln349_3_fu_530      |    0    |    0    |    15   |
|          |        icmp_ln352_fu_588       |    0    |    0    |    11   |
|          |       icmp_ln352_1_fu_594      |    0    |    0    |    15   |
|          |       icmp_ln352_2_fu_606      |    0    |    0    |    11   |
|          |       icmp_ln352_3_fu_612      |    0    |    0    |    15   |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_s_fu_434          |    0    |    0    |    9    |
|    mux   |          tmp_61_fu_444         |    0    |    0    |    9    |
|          |          tmp_65_fu_454         |    0    |    0    |    9    |
|          |          tmp_66_fu_463         |    0    |    0    |    9    |
|----------|--------------------------------|---------|---------|---------|
|          |         or_ln349_fu_518        |    0    |    0    |    2    |
|    or    |        or_ln349_1_fu_536       |    0    |    0    |    2    |
|          |         or_ln352_fu_600        |    0    |    0    |    2    |
|          |        or_ln352_1_fu_618       |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |        and_ln349_fu_542        |    0    |    0    |    2    |
|    and   |       and_ln349_1_fu_548       |    0    |    0    |    2    |
|          |        and_ln352_fu_624        |    0    |    0    |    2    |
|          |       and_ln352_1_fu_630       |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |     tmp_213_read_read_fu_84    |    0    |    0    |    0    |
|          |     tmp_211_read_read_fu_90    |    0    |    0    |    0    |
|          |     tmp_209_read_read_fu_96    |    0    |    0    |    0    |
|          |    tmp_196_read_read_fu_102    |    0    |    0    |    0    |
|          |    tmp_207_read_read_fu_108    |    0    |    0    |    0    |
|   read   |    tmp_194_read_read_fu_114    |    0    |    0    |    0    |
|          |    tmp_205_read_read_fu_120    |    0    |    0    |    0    |
|          |    tmp_192_read_read_fu_126    |    0    |    0    |    0    |
|          |    tmp_203_read_read_fu_132    |    0    |    0    |    0    |
|          |    tmp_190_read_read_fu_138    |    0    |    0    |    0    |
|          | trunc_ln251_7_read_read_fu_144 |    0    |    0    |    0    |
|          | trunc_ln251_5_read_read_fu_150 |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   fcmp   |           grp_fu_313           |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        zext_ln349_fu_337       |    0    |    0    |    0    |
|          |       zext_ln349_1_fu_347      |    0    |    0    |    0    |
|          |       zext_ln349_2_fu_358      |    0    |    0    |    0    |
|          |       zext_ln349_3_fu_369      |    0    |    0    |    0    |
|          |       zext_ln349_4_fu_380      |    0    |    0    |    0    |
|   zext   |        zext_ln352_fu_391       |    0    |    0    |    0    |
|          |       zext_ln352_1_fu_402      |    0    |    0    |    0    |
|          |       zext_ln352_2_fu_413      |    0    |    0    |    0    |
|          |       zext_ln352_3_fu_424      |    0    |    0    |    0    |
|          |        zext_ln355_fu_640       |    0    |    0    |    0    |
|          |       zext_ln355_1_fu_649      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_62_fu_475         |    0    |    0    |    0    |
|partselect|          tmp_63_fu_492         |    0    |    0    |    0    |
|          |          tmp_67_fu_557         |    0    |    0    |    0    |
|          |          tmp_68_fu_574         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       trunc_ln349_fu_485       |    0    |    0    |    0    |
|   trunc  |      trunc_ln349_1_fu_502      |    0    |    0    |    0    |
|          |       trunc_ln352_fu_567       |    0    |    0    |    0    |
|          |      trunc_ln352_1_fu_584      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    5    |   355   |   1021  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|         add_reg_773        |   32   |
|     and_ln349_1_reg_765    |    1   |
|     and_ln352_1_reg_769    |    1   |
|        conv_reg_778        |   32   |
|      empty_212_reg_282     |   32   |
|        empty_reg_292       |   32   |
|          i_reg_654         |    4   |
|     icmp_ln348_reg_683     |    1   |
|regions_max_0_addr_1_reg_718|   12   |
| regions_max_0_addr_reg_713 |   12   |
|regions_max_1_addr_1_reg_728|   12   |
| regions_max_1_addr_reg_723 |   12   |
|regions_min_0_addr_1_reg_698|   12   |
| regions_min_0_addr_reg_693 |   12   |
|regions_min_1_addr_1_reg_708|   12   |
| regions_min_1_addr_reg_703 |   12   |
|    tmp_211_read_reg_666    |   12   |
|    tmp_213_read_reg_661    |   12   |
|       tmp_61_reg_742       |   32   |
|       tmp_65_reg_749       |   32   |
|       tmp_66_reg_758       |   32   |
|        tmp_s_reg_733       |   32   |
| trunc_ln251_5_read_reg_677 |    1   |
| trunc_ln251_7_read_reg_671 |    1   |
|     zext_ln349_reg_687     |   12   |
+----------------------------+--------+
|            Total           |   397  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_212 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_212 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_222 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_222 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_234 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_234 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_244 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_244 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_313    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_313    |  p1  |   3  |  32  |   96   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   288  || 16.1186 ||   100   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |  1021  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   100  |
|  Register |    -   |    -   |   397  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   16   |   752  |  1121  |
+-----------+--------+--------+--------+--------+
