{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "PLL.qsys PLL.BAK.qsys " "Backing up file \"PLL.qsys\" to \"PLL.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1655357078034 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "PLL/synthesis/PLL.v PLL.BAK.v " "Backing up file \"PLL/synthesis/PLL.v\" to \"PLL.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1655357078039 ""}
{ "Info" "IIPMAN_IPRGEN_START" "qsys PLL.qsys " "Started upgrading IP component qsys with file \"PLL.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1655357078040 ""}
{ "Info" "" "" "2022.06.16.00:24:41 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2022.06.16.00:24:41 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1655357081077 ""}
{ "Info" "" "" "2022.06.16.00:24:41 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2022.06.16.00:24:41 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1655357081083 ""}
{ "Info" "PLL_generation.rpt" "" "2022.06.16.00:24:43 Info: Saving generation log to C:/Users/link0/Desktop/ESCOM-Works/CursoArquitectura_Computadoras/Practica4_RectangulosVGA/Practica4_RectangulosVGA/PLL" {  } {  } 0 0 "2022.06.16.00:24:43 Info: Saving generation log to C:/Users/link0/Desktop/ESCOM-Works/CursoArquitectura_Computadoras/Practica4_RectangulosVGA/Practica4_RectangulosVGA/PLL" 0 0 "Shell" 0 -1 1655357083912 ""}
{ "Info" "" "" "2022.06.16.00:24:43 Info: Starting: Create simulation model" {  } {  } 0 0 "2022.06.16.00:24:43 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1655357083912 ""}
{ "Info" "" "" "2022.06.16.00:24:43 Info: qsys-generate C:\\Users\\link0\\Desktop\\ESCOM-Works\\CursoArquitectura_Computadoras\\Practica4_RectangulosVGA\\Practica4_RectangulosVGA\\PLL.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\link0\\Desktop\\ESCOM-Works\\CursoArquitectura_Computadoras\\Practica4_RectangulosVGA\\Practica4_RectangulosVGA\\PLL\\simulation --family=\"Cyclone IV E\" --part=EP4CE115F29C7" {  } {  } 0 0 "2022.06.16.00:24:43 Info: qsys-generate C:\\Users\\link0\\Desktop\\ESCOM-Works\\CursoArquitectura_Computadoras\\Practica4_RectangulosVGA\\Practica4_RectangulosVGA\\PLL.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\link0\\Desktop\\ESCOM-Works\\CursoArquitectura_Computadoras\\Practica4_RectangulosVGA\\Practica4_RectangulosVGA\\PLL\\simulation --family=\"Cyclone IV E\" --part=EP4CE115F29C7" 0 0 "Shell" 0 -1 1655357083916 ""}
{ "Info" "PLL.qsys" "" "2022.06.16.00:24:43 Info: Loading Practica4_RectangulosVGA" {  } {  } 0 0 "2022.06.16.00:24:43 Info: Loading Practica4_RectangulosVGA" 0 0 "Shell" 0 -1 1655357083946 ""}
{ "Info" "" "" "2022.06.16.00:24:44 Info: Reading input file" {  } {  } 0 0 "2022.06.16.00:24:44 Info: Reading input file" 0 0 "Shell" 0 -1 1655357084069 ""}
{ "Info" "" "" "2022.06.16.00:24:44 Info: Adding altpll_0 \[altpll 21.1\]" {  } {  } 0 0 "2022.06.16.00:24:44 Info: Adding altpll_0 \[altpll 21.1\]" 0 0 "Shell" 0 -1 1655357084069 ""}
{ "Info" "" "" "2022.06.16.00:24:44 Info: Parameterizing module altpll_0" {  } {  } 0 0 "2022.06.16.00:24:44 Info: Parameterizing module altpll_0" 0 0 "Shell" 0 -1 1655357084070 ""}
{ "Info" "" "" "2022.06.16.00:24:44 Info: Building connections" {  } {  } 0 0 "2022.06.16.00:24:44 Info: Building connections" 0 0 "Shell" 0 -1 1655357084074 ""}
{ "Info" "" "" "2022.06.16.00:24:44 Info: Parameterizing connections" {  } {  } 0 0 "2022.06.16.00:24:44 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1655357084074 ""}
{ "Info" "" "" "2022.06.16.00:24:44 Info: Validating" {  } {  } 0 0 "2022.06.16.00:24:44 Info: Validating" 0 0 "Shell" 0 -1 1655357084074 ""}
{ "Info" "" "" "2022.06.16.00:24:44 Info: Done reading input file" {  } {  } 0 0 "2022.06.16.00:24:44 Info: Done reading input file" 0 0 "Shell" 0 -1 1655357084095 ""}
{ "Warning" "" "" "2022.06.16.00:24:44 Warning: PLL.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2022.06.16.00:24:44 Warning: PLL.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1655357084274 ""}
{ "Info" "" "" "2022.06.16.00:24:44 Info: PLL: Generating PLL \"PLL\" for SIM_VERILOG" {  } {  } 0 0 "2022.06.16.00:24:44 Info: PLL: Generating PLL \"PLL\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1655357084363 ""}
{ "Info" "" "" "2022.06.16.00:24:47 Info: altpll_0: Generating Verilog simulation model" {  } {  } 0 0 "2022.06.16.00:24:47 Info: altpll_0: Generating Verilog simulation model" 0 0 "Shell" 0 -1 1655357087756 ""}
{ "Warning" "" "" "2022.06.16.00:24:53 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 0 "2022.06.16.00:24:53 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Shell" 0 -1 1655357093662 ""}
{ "Info" "" "" "2022.06.16.00:24:53 Info: altpll_0: Generated simulation model PLL_altpll_0.vo" {  } {  } 0 0 "2022.06.16.00:24:53 Info: altpll_0: Generated simulation model PLL_altpll_0.vo" 0 0 "Shell" 0 -1 1655357093671 ""}
{ "Info" "" "" "2022.06.16.00:24:53 Info: altpll_0: \"PLL\" instantiated altpll \"altpll_0\"" {  } {  } 0 0 "2022.06.16.00:24:53 Info: altpll_0: \"PLL\" instantiated altpll \"altpll_0\"" 0 0 "Shell" 0 -1 1655357093678 ""}
{ "Info" "" "" "2022.06.16.00:24:53 Info: PLL: Done \"PLL\" with 2 modules, 2 files" {  } {  } 0 0 "2022.06.16.00:24:53 Info: PLL: Done \"PLL\" with 2 modules, 2 files" 0 0 "Shell" 0 -1 1655357093679 ""}
{ "Info" "" "" "2022.06.16.00:24:53 Info: qsys-generate succeeded." {  } {  } 0 0 "2022.06.16.00:24:53 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1655357093736 ""}
{ "Info" "" "" "2022.06.16.00:24:53 Info: Finished: Create simulation model" {  } {  } 0 0 "2022.06.16.00:24:53 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1655357093736 ""}
{ "Info" "" "" "2022.06.16.00:24:53 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2022.06.16.00:24:53 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1655357093736 ""}
{ "Info" " --use-relative-paths=true" "" "2022.06.16.00:24:53 Info: sim-script-gen --spd=C:\\Users\\link0\\Desktop\\ESCOM-Works\\CursoArquitectura_Computadoras\\Practica4_RectangulosVGA\\Practica4_RectangulosVGA\\PLL\\PLL.spd --output-directory=C:/Users/link0/Desktop/ESCOM-Works/CursoArquitectura_Computadoras/Practica4_RectangulosVGA/Practica4_RectangulosVGA/PLL/simulation" {  } {  } 0 0 "2022.06.16.00:24:53 Info: sim-script-gen --spd=C:\\Users\\link0\\Desktop\\ESCOM-Works\\CursoArquitectura_Computadoras\\Practica4_RectangulosVGA\\Practica4_RectangulosVGA\\PLL\\PLL.spd --output-directory=C:/Users/link0/Desktop/ESCOM-Works/CursoArquitectura_Computadoras/Practica4_RectangulosVGA/Practica4_RectangulosVGA/PLL/simulation" 0 0 "Shell" 0 -1 1655357093736 ""}
{ "Info" " --use-relative-paths=true" "" "2022.06.16.00:24:53 Info: Doing: ip-make-simscript --spd=C:\\Users\\link0\\Desktop\\ESCOM-Works\\CursoArquitectura_Computadoras\\Practica4_RectangulosVGA\\Practica4_RectangulosVGA\\PLL\\PLL.spd --output-directory=C:/Users/link0/Desktop/ESCOM-Works/CursoArquitectura_Computadoras/Practica4_RectangulosVGA/Practica4_RectangulosVGA/PLL/simulation" {  } {  } 0 0 "2022.06.16.00:24:53 Info: Doing: ip-make-simscript --spd=C:\\Users\\link0\\Desktop\\ESCOM-Works\\CursoArquitectura_Computadoras\\Practica4_RectangulosVGA\\Practica4_RectangulosVGA\\PLL\\PLL.spd --output-directory=C:/Users/link0/Desktop/ESCOM-Works/CursoArquitectura_Computadoras/Practica4_RectangulosVGA/Practica4_RectangulosVGA/PLL/simulation" 0 0 "Shell" 0 -1 1655357093739 ""}
{ "Info" " directory:" "" "2022.06.16.00:24:54 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/link0/Desktop/ESCOM-Works/CursoArquitectura_Computadoras/Practica4_RectangulosVGA/Practica4_RectangulosVGA/PLL/simulation" {  } {  } 0 0 "2022.06.16.00:24:54 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/link0/Desktop/ESCOM-Works/CursoArquitectura_Computadoras/Practica4_RectangulosVGA/Practica4_RectangulosVGA/PLL/simulation" 0 0 "Shell" 0 -1 1655357094313 ""}
{ "Info" "msim_setup.tcl" "" "2022.06.16.00:24:54 Info:     mentor" {  } {  } 0 0 "2022.06.16.00:24:54 Info:     mentor" 0 0 "Shell" 0 -1 1655357094314 ""}
{ "Info" " directory:" "" "2022.06.16.00:24:54 Info: Generating the following file(s) for VCS simulator in C:/Users/link0/Desktop/ESCOM-Works/CursoArquitectura_Computadoras/Practica4_RectangulosVGA/Practica4_RectangulosVGA/PLL/simulation" {  } {  } 0 0 "2022.06.16.00:24:54 Info: Generating the following file(s) for VCS simulator in C:/Users/link0/Desktop/ESCOM-Works/CursoArquitectura_Computadoras/Practica4_RectangulosVGA/Practica4_RectangulosVGA/PLL/simulation" 0 0 "Shell" 0 -1 1655357094317 ""}
{ "Info" "vcs_setup.sh" "" "2022.06.16.00:24:54 Info:     synopsys/vcs" {  } {  } 0 0 "2022.06.16.00:24:54 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1655357094318 ""}
{ "Info" " directory:" "" "2022.06.16.00:24:54 Info: Generating the following file(s) for VCSMX simulator in C:/Users/link0/Desktop/ESCOM-Works/CursoArquitectura_Computadoras/Practica4_RectangulosVGA/Practica4_RectangulosVGA/PLL/simulation" {  } {  } 0 0 "2022.06.16.00:24:54 Info: Generating the following file(s) for VCSMX simulator in C:/Users/link0/Desktop/ESCOM-Works/CursoArquitectura_Computadoras/Practica4_RectangulosVGA/Practica4_RectangulosVGA/PLL/simulation" 0 0 "Shell" 0 -1 1655357094319 ""}
{ "Info" "synopsys_sim.setup" "" "2022.06.16.00:24:54 Info:     synopsys/vcsmx" {  } {  } 0 0 "2022.06.16.00:24:54 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1655357094320 ""}
{ "Info" "vcsmx_setup.sh" "" "2022.06.16.00:24:54 Info:     synopsys/vcsmx" {  } {  } 0 0 "2022.06.16.00:24:54 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1655357094321 ""}
{ "Info" " directory:" "" "2022.06.16.00:24:54 Info: Generating the following file(s) for NCSIM simulator in C:/Users/link0/Desktop/ESCOM-Works/CursoArquitectura_Computadoras/Practica4_RectangulosVGA/Practica4_RectangulosVGA/PLL/simulation" {  } {  } 0 0 "2022.06.16.00:24:54 Info: Generating the following file(s) for NCSIM simulator in C:/Users/link0/Desktop/ESCOM-Works/CursoArquitectura_Computadoras/Practica4_RectangulosVGA/Practica4_RectangulosVGA/PLL/simulation" 0 0 "Shell" 0 -1 1655357094328 ""}
{ "Info" "cds.lib" "" "2022.06.16.00:24:54 Info:     cadence" {  } {  } 0 0 "2022.06.16.00:24:54 Info:     cadence" 0 0 "Shell" 0 -1 1655357094329 ""}
{ "Info" "hdl.var" "" "2022.06.16.00:24:54 Info:     cadence" {  } {  } 0 0 "2022.06.16.00:24:54 Info:     cadence" 0 0 "Shell" 0 -1 1655357094329 ""}
{ "Info" "ncsim_setup.sh" "" "2022.06.16.00:24:54 Info:     cadence" {  } {  } 0 0 "2022.06.16.00:24:54 Info:     cadence" 0 0 "Shell" 0 -1 1655357094330 ""}
{ "Info" " directory" "" "2022.06.16.00:24:54 Info:     1 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2022.06.16.00:24:54 Info:     1 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1655357094330 ""}
{ "Info" " directory:" "" "2022.06.16.00:24:54 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/link0/Desktop/ESCOM-Works/CursoArquitectura_Computadoras/Practica4_RectangulosVGA/Practica4_RectangulosVGA/PLL/simulation" {  } {  } 0 0 "2022.06.16.00:24:54 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/link0/Desktop/ESCOM-Works/CursoArquitectura_Computadoras/Practica4_RectangulosVGA/Practica4_RectangulosVGA/PLL/simulation" 0 0 "Shell" 0 -1 1655357094331 ""}
{ "Info" "rivierapro_setup.tcl" "" "2022.06.16.00:24:54 Info:     aldec" {  } {  } 0 0 "2022.06.16.00:24:54 Info:     aldec" 0 0 "Shell" 0 -1 1655357094332 ""}
{ "Info" "." "" "2022.06.16.00:24:54 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/link0/Desktop/ESCOM-Works/CursoArquitectura_Computadoras/Practica4_RectangulosVGA/Practica4_RectangulosVGA/PLL/simulation" {  } {  } 0 0 "2022.06.16.00:24:54 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/link0/Desktop/ESCOM-Works/CursoArquitectura_Computadoras/Practica4_RectangulosVGA/Practica4_RectangulosVGA/PLL/simulation" 0 0 "Shell" 0 -1 1655357094332 ""}
{ "Info" "" "" "2022.06.16.00:24:54 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2022.06.16.00:24:54 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1655357094332 ""}
{ "Info" "" "" "2022.06.16.00:24:54 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2022.06.16.00:24:54 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1655357094333 ""}
{ "Info" "" "" "2022.06.16.00:24:54 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2022.06.16.00:24:54 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1655357094333 ""}
{ "Info" "" "" "2022.06.16.00:24:54 Info: qsys-generate C:\\Users\\link0\\Desktop\\ESCOM-Works\\CursoArquitectura_Computadoras\\Practica4_RectangulosVGA\\Practica4_RectangulosVGA\\PLL.qsys --block-symbol-file --output-directory=C:\\Users\\link0\\Desktop\\ESCOM-Works\\CursoArquitectura_Computadoras\\Practica4_RectangulosVGA\\Practica4_RectangulosVGA\\PLL --family=\"Cyclone IV E\" --part=EP4CE115F29C7" {  } {  } 0 0 "2022.06.16.00:24:54 Info: qsys-generate C:\\Users\\link0\\Desktop\\ESCOM-Works\\CursoArquitectura_Computadoras\\Practica4_RectangulosVGA\\Practica4_RectangulosVGA\\PLL.qsys --block-symbol-file --output-directory=C:\\Users\\link0\\Desktop\\ESCOM-Works\\CursoArquitectura_Computadoras\\Practica4_RectangulosVGA\\Practica4_RectangulosVGA\\PLL --family=\"Cyclone IV E\" --part=EP4CE115F29C7" 0 0 "Shell" 0 -1 1655357094333 ""}
{ "Info" "PLL.qsys" "" "2022.06.16.00:24:54 Info: Loading Practica4_RectangulosVGA" {  } {  } 0 0 "2022.06.16.00:24:54 Info: Loading Practica4_RectangulosVGA" 0 0 "Shell" 0 -1 1655357094335 ""}
{ "Info" "" "" "2022.06.16.00:24:54 Info: Reading input file" {  } {  } 0 0 "2022.06.16.00:24:54 Info: Reading input file" 0 0 "Shell" 0 -1 1655357094437 ""}
{ "Info" "" "" "2022.06.16.00:24:54 Info: Adding altpll_0 \[altpll 21.1\]" {  } {  } 0 0 "2022.06.16.00:24:54 Info: Adding altpll_0 \[altpll 21.1\]" 0 0 "Shell" 0 -1 1655357094438 ""}
{ "Info" "" "" "2022.06.16.00:24:54 Info: Parameterizing module altpll_0" {  } {  } 0 0 "2022.06.16.00:24:54 Info: Parameterizing module altpll_0" 0 0 "Shell" 0 -1 1655357094438 ""}
{ "Info" "" "" "2022.06.16.00:24:54 Info: Building connections" {  } {  } 0 0 "2022.06.16.00:24:54 Info: Building connections" 0 0 "Shell" 0 -1 1655357094439 ""}
{ "Info" "" "" "2022.06.16.00:24:54 Info: Parameterizing connections" {  } {  } 0 0 "2022.06.16.00:24:54 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1655357094439 ""}
{ "Info" "" "" "2022.06.16.00:24:54 Info: Validating" {  } {  } 0 0 "2022.06.16.00:24:54 Info: Validating" 0 0 "Shell" 0 -1 1655357094439 ""}
{ "Info" "" "" "2022.06.16.00:24:54 Info: Done reading input file" {  } {  } 0 0 "2022.06.16.00:24:54 Info: Done reading input file" 0 0 "Shell" 0 -1 1655357094456 ""}
{ "Warning" "" "" "2022.06.16.00:24:54 Warning: PLL.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2022.06.16.00:24:54 Warning: PLL.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1655357094591 ""}
{ "Info" "" "" "2022.06.16.00:24:54 Info: qsys-generate succeeded." {  } {  } 0 0 "2022.06.16.00:24:54 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1655357094973 ""}
{ "Info" "" "" "2022.06.16.00:24:54 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2022.06.16.00:24:54 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1655357094973 ""}
{ "Info" "" "" "2022.06.16.00:24:54 Info:" {  } {  } 0 0 "2022.06.16.00:24:54 Info:" 0 0 "Shell" 0 -1 1655357094973 ""}
{ "Info" "" "" "2022.06.16.00:24:54 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2022.06.16.00:24:54 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1655357094973 ""}
{ "Info" "" "" "2022.06.16.00:24:54 Info: qsys-generate C:\\Users\\link0\\Desktop\\ESCOM-Works\\CursoArquitectura_Computadoras\\Practica4_RectangulosVGA\\Practica4_RectangulosVGA\\PLL.qsys --synthesis=VERILOG --output-directory=C:\\Users\\link0\\Desktop\\ESCOM-Works\\CursoArquitectura_Computadoras\\Practica4_RectangulosVGA\\Practica4_RectangulosVGA\\PLL\\synthesis --family=\"Cyclone IV E\" --part=EP4CE115F29C7" {  } {  } 0 0 "2022.06.16.00:24:54 Info: qsys-generate C:\\Users\\link0\\Desktop\\ESCOM-Works\\CursoArquitectura_Computadoras\\Practica4_RectangulosVGA\\Practica4_RectangulosVGA\\PLL.qsys --synthesis=VERILOG --output-directory=C:\\Users\\link0\\Desktop\\ESCOM-Works\\CursoArquitectura_Computadoras\\Practica4_RectangulosVGA\\Practica4_RectangulosVGA\\PLL\\synthesis --family=\"Cyclone IV E\" --part=EP4CE115F29C7" 0 0 "Shell" 0 -1 1655357094973 ""}
{ "Info" "PLL.qsys" "" "2022.06.16.00:24:54 Info: Loading Practica4_RectangulosVGA" {  } {  } 0 0 "2022.06.16.00:24:54 Info: Loading Practica4_RectangulosVGA" 0 0 "Shell" 0 -1 1655357094976 ""}
{ "Info" "" "" "2022.06.16.00:24:55 Info: Reading input file" {  } {  } 0 0 "2022.06.16.00:24:55 Info: Reading input file" 0 0 "Shell" 0 -1 1655357095081 ""}
{ "Info" "" "" "2022.06.16.00:24:55 Info: Adding altpll_0 \[altpll 21.1\]" {  } {  } 0 0 "2022.06.16.00:24:55 Info: Adding altpll_0 \[altpll 21.1\]" 0 0 "Shell" 0 -1 1655357095083 ""}
{ "Info" "" "" "2022.06.16.00:24:55 Info: Parameterizing module altpll_0" {  } {  } 0 0 "2022.06.16.00:24:55 Info: Parameterizing module altpll_0" 0 0 "Shell" 0 -1 1655357095083 ""}
{ "Info" "" "" "2022.06.16.00:24:55 Info: Building connections" {  } {  } 0 0 "2022.06.16.00:24:55 Info: Building connections" 0 0 "Shell" 0 -1 1655357095084 ""}
{ "Info" "" "" "2022.06.16.00:24:55 Info: Parameterizing connections" {  } {  } 0 0 "2022.06.16.00:24:55 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1655357095084 ""}
{ "Info" "" "" "2022.06.16.00:24:55 Info: Validating" {  } {  } 0 0 "2022.06.16.00:24:55 Info: Validating" 0 0 "Shell" 0 -1 1655357095085 ""}
{ "Info" "" "" "2022.06.16.00:24:55 Info: Done reading input file" {  } {  } 0 0 "2022.06.16.00:24:55 Info: Done reading input file" 0 0 "Shell" 0 -1 1655357095095 ""}
{ "Warning" "" "" "2022.06.16.00:24:55 Warning: PLL.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2022.06.16.00:24:55 Warning: PLL.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1655357095219 ""}
{ "Info" "" "" "2022.06.16.00:24:55 Info: PLL: Generating PLL \"PLL\" for QUARTUS_SYNTH" {  } {  } 0 0 "2022.06.16.00:24:55 Info: PLL: Generating PLL \"PLL\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1655357095260 ""}
{ "Info" "" "" "2022.06.16.00:24:56 Info: altpll_0: \"PLL\" instantiated altpll \"altpll_0\"" {  } {  } 0 0 "2022.06.16.00:24:56 Info: altpll_0: \"PLL\" instantiated altpll \"altpll_0\"" 0 0 "Shell" 0 -1 1655357096087 ""}
{ "Info" "" "" "2022.06.16.00:24:56 Info: PLL: Done \"PLL\" with 2 modules, 2 files" {  } {  } 0 0 "2022.06.16.00:24:56 Info: PLL: Done \"PLL\" with 2 modules, 2 files" 0 0 "Shell" 0 -1 1655357096088 ""}
{ "Info" "" "" "2022.06.16.00:24:56 Info: qsys-generate succeeded." {  } {  } 0 0 "2022.06.16.00:24:56 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1655357096117 ""}
{ "Info" "" "" "2022.06.16.00:24:56 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2022.06.16.00:24:56 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1655357096118 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "qsys PLL.qsys " "Completed upgrading IP component qsys with file \"PLL.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1655357096162 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/quartus/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script d:/quartus/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1655357096291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 4 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655357096292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 16 00:24:56 2022 " "Processing ended: Thu Jun 16 00:24:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655357096292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655357096292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655357096292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1655357096292 ""}
