/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* A */
#define A__0__DR CYREG_GPIO_PRT6_DR
#define A__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define A__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define A__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define A__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define A__0__HSIOM_MASK 0x0000F000u
#define A__0__HSIOM_SHIFT 12u
#define A__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define A__0__INTR CYREG_GPIO_PRT6_INTR
#define A__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define A__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define A__0__MASK 0x08u
#define A__0__PC CYREG_GPIO_PRT6_PC
#define A__0__PC2 CYREG_GPIO_PRT6_PC2
#define A__0__PORT 6u
#define A__0__PS CYREG_GPIO_PRT6_PS
#define A__0__SHIFT 3u
#define A__DR CYREG_GPIO_PRT6_DR
#define A__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define A__DR_INV CYREG_GPIO_PRT6_DR_INV
#define A__DR_SET CYREG_GPIO_PRT6_DR_SET
#define A__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define A__INTR CYREG_GPIO_PRT6_INTR
#define A__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define A__INTSTAT CYREG_GPIO_PRT6_INTR
#define A__MASK 0x08u
#define A__PC CYREG_GPIO_PRT6_PC
#define A__PC2 CYREG_GPIO_PRT6_PC2
#define A__PORT 6u
#define A__PS CYREG_GPIO_PRT6_PS
#define A__SHIFT 3u

/* B */
#define B__0__DR CYREG_GPIO_PRT6_DR
#define B__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define B__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define B__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define B__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define B__0__HSIOM_MASK 0x0000000Fu
#define B__0__HSIOM_SHIFT 0u
#define B__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define B__0__INTR CYREG_GPIO_PRT6_INTR
#define B__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define B__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define B__0__MASK 0x01u
#define B__0__PC CYREG_GPIO_PRT6_PC
#define B__0__PC2 CYREG_GPIO_PRT6_PC2
#define B__0__PORT 6u
#define B__0__PS CYREG_GPIO_PRT6_PS
#define B__0__SHIFT 0u
#define B__DR CYREG_GPIO_PRT6_DR
#define B__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define B__DR_INV CYREG_GPIO_PRT6_DR_INV
#define B__DR_SET CYREG_GPIO_PRT6_DR_SET
#define B__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define B__INTR CYREG_GPIO_PRT6_INTR
#define B__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define B__INTSTAT CYREG_GPIO_PRT6_INTR
#define B__MASK 0x01u
#define B__PC CYREG_GPIO_PRT6_PC
#define B__PC2 CYREG_GPIO_PRT6_PC2
#define B__PORT 6u
#define B__PS CYREG_GPIO_PRT6_PS
#define B__SHIFT 0u

/* C */
#define C__0__DR CYREG_GPIO_PRT6_DR
#define C__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define C__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define C__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define C__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define C__0__HSIOM_MASK 0x000000F0u
#define C__0__HSIOM_SHIFT 4u
#define C__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define C__0__INTR CYREG_GPIO_PRT6_INTR
#define C__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define C__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define C__0__MASK 0x02u
#define C__0__PC CYREG_GPIO_PRT6_PC
#define C__0__PC2 CYREG_GPIO_PRT6_PC2
#define C__0__PORT 6u
#define C__0__PS CYREG_GPIO_PRT6_PS
#define C__0__SHIFT 1u
#define C__DR CYREG_GPIO_PRT6_DR
#define C__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define C__DR_INV CYREG_GPIO_PRT6_DR_INV
#define C__DR_SET CYREG_GPIO_PRT6_DR_SET
#define C__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define C__INTR CYREG_GPIO_PRT6_INTR
#define C__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define C__INTSTAT CYREG_GPIO_PRT6_INTR
#define C__MASK 0x02u
#define C__PC CYREG_GPIO_PRT6_PC
#define C__PC2 CYREG_GPIO_PRT6_PC2
#define C__PORT 6u
#define C__PS CYREG_GPIO_PRT6_PS
#define C__SHIFT 1u

/* D */
#define D__0__DR CYREG_GPIO_PRT6_DR
#define D__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define D__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define D__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define D__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define D__0__HSIOM_MASK 0x00000F00u
#define D__0__HSIOM_SHIFT 8u
#define D__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define D__0__INTR CYREG_GPIO_PRT6_INTR
#define D__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define D__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define D__0__MASK 0x04u
#define D__0__PC CYREG_GPIO_PRT6_PC
#define D__0__PC2 CYREG_GPIO_PRT6_PC2
#define D__0__PORT 6u
#define D__0__PS CYREG_GPIO_PRT6_PS
#define D__0__SHIFT 2u
#define D__DR CYREG_GPIO_PRT6_DR
#define D__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define D__DR_INV CYREG_GPIO_PRT6_DR_INV
#define D__DR_SET CYREG_GPIO_PRT6_DR_SET
#define D__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define D__INTR CYREG_GPIO_PRT6_INTR
#define D__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define D__INTSTAT CYREG_GPIO_PRT6_INTR
#define D__MASK 0x04u
#define D__PC CYREG_GPIO_PRT6_PC
#define D__PC2 CYREG_GPIO_PRT6_PC2
#define D__PORT 6u
#define D__PS CYREG_GPIO_PRT6_PS
#define D__SHIFT 2u

/* E */
#define E__0__DR CYREG_GPIO_PRT3_DR
#define E__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define E__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define E__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define E__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define E__0__HSIOM_MASK 0x000F0000u
#define E__0__HSIOM_SHIFT 16u
#define E__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define E__0__INTR CYREG_GPIO_PRT3_INTR
#define E__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define E__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define E__0__MASK 0x10u
#define E__0__PA__CFG0 CYREG_UDB_PA7_CFG0
#define E__0__PA__CFG1 CYREG_UDB_PA7_CFG1
#define E__0__PA__CFG10 CYREG_UDB_PA7_CFG10
#define E__0__PA__CFG11 CYREG_UDB_PA7_CFG11
#define E__0__PA__CFG12 CYREG_UDB_PA7_CFG12
#define E__0__PA__CFG13 CYREG_UDB_PA7_CFG13
#define E__0__PA__CFG14 CYREG_UDB_PA7_CFG14
#define E__0__PA__CFG2 CYREG_UDB_PA7_CFG2
#define E__0__PA__CFG3 CYREG_UDB_PA7_CFG3
#define E__0__PA__CFG4 CYREG_UDB_PA7_CFG4
#define E__0__PA__CFG5 CYREG_UDB_PA7_CFG5
#define E__0__PA__CFG6 CYREG_UDB_PA7_CFG6
#define E__0__PA__CFG7 CYREG_UDB_PA7_CFG7
#define E__0__PA__CFG8 CYREG_UDB_PA7_CFG8
#define E__0__PA__CFG9 CYREG_UDB_PA7_CFG9
#define E__0__PC CYREG_GPIO_PRT3_PC
#define E__0__PC2 CYREG_GPIO_PRT3_PC2
#define E__0__PORT 3u
#define E__0__PS CYREG_GPIO_PRT3_PS
#define E__0__SHIFT 4u
#define E__DR CYREG_GPIO_PRT3_DR
#define E__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define E__DR_INV CYREG_GPIO_PRT3_DR_INV
#define E__DR_SET CYREG_GPIO_PRT3_DR_SET
#define E__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define E__INTR CYREG_GPIO_PRT3_INTR
#define E__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define E__INTSTAT CYREG_GPIO_PRT3_INTR
#define E__MASK 0x10u
#define E__PA__CFG0 CYREG_UDB_PA7_CFG0
#define E__PA__CFG1 CYREG_UDB_PA7_CFG1
#define E__PA__CFG10 CYREG_UDB_PA7_CFG10
#define E__PA__CFG11 CYREG_UDB_PA7_CFG11
#define E__PA__CFG12 CYREG_UDB_PA7_CFG12
#define E__PA__CFG13 CYREG_UDB_PA7_CFG13
#define E__PA__CFG14 CYREG_UDB_PA7_CFG14
#define E__PA__CFG2 CYREG_UDB_PA7_CFG2
#define E__PA__CFG3 CYREG_UDB_PA7_CFG3
#define E__PA__CFG4 CYREG_UDB_PA7_CFG4
#define E__PA__CFG5 CYREG_UDB_PA7_CFG5
#define E__PA__CFG6 CYREG_UDB_PA7_CFG6
#define E__PA__CFG7 CYREG_UDB_PA7_CFG7
#define E__PA__CFG8 CYREG_UDB_PA7_CFG8
#define E__PA__CFG9 CYREG_UDB_PA7_CFG9
#define E__PC CYREG_GPIO_PRT3_PC
#define E__PC2 CYREG_GPIO_PRT3_PC2
#define E__PORT 3u
#define E__PS CYREG_GPIO_PRT3_PS
#define E__SHIFT 4u

/* F */
#define F__0__DR CYREG_GPIO_PRT6_DR
#define F__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define F__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define F__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define F__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define F__0__HSIOM_MASK 0x00F00000u
#define F__0__HSIOM_SHIFT 20u
#define F__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define F__0__INTR CYREG_GPIO_PRT6_INTR
#define F__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define F__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define F__0__MASK 0x20u
#define F__0__PC CYREG_GPIO_PRT6_PC
#define F__0__PC2 CYREG_GPIO_PRT6_PC2
#define F__0__PORT 6u
#define F__0__PS CYREG_GPIO_PRT6_PS
#define F__0__SHIFT 5u
#define F__DR CYREG_GPIO_PRT6_DR
#define F__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define F__DR_INV CYREG_GPIO_PRT6_DR_INV
#define F__DR_SET CYREG_GPIO_PRT6_DR_SET
#define F__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define F__INTR CYREG_GPIO_PRT6_INTR
#define F__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define F__INTSTAT CYREG_GPIO_PRT6_INTR
#define F__MASK 0x20u
#define F__PC CYREG_GPIO_PRT6_PC
#define F__PC2 CYREG_GPIO_PRT6_PC2
#define F__PORT 6u
#define F__PS CYREG_GPIO_PRT6_PS
#define F__SHIFT 5u

/* G */
#define G__0__DR CYREG_GPIO_PRT0_DR
#define G__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define G__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define G__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define G__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define G__0__HSIOM_MASK 0x00000F00u
#define G__0__HSIOM_SHIFT 8u
#define G__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define G__0__INTR CYREG_GPIO_PRT0_INTR
#define G__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define G__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define G__0__MASK 0x04u
#define G__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define G__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define G__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define G__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define G__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define G__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define G__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define G__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define G__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define G__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define G__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define G__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define G__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define G__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define G__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define G__0__PC CYREG_GPIO_PRT0_PC
#define G__0__PC2 CYREG_GPIO_PRT0_PC2
#define G__0__PORT 0u
#define G__0__PS CYREG_GPIO_PRT0_PS
#define G__0__SHIFT 2u
#define G__DR CYREG_GPIO_PRT0_DR
#define G__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define G__DR_INV CYREG_GPIO_PRT0_DR_INV
#define G__DR_SET CYREG_GPIO_PRT0_DR_SET
#define G__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define G__INTR CYREG_GPIO_PRT0_INTR
#define G__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define G__INTSTAT CYREG_GPIO_PRT0_INTR
#define G__MASK 0x04u
#define G__PA__CFG0 CYREG_UDB_PA4_CFG0
#define G__PA__CFG1 CYREG_UDB_PA4_CFG1
#define G__PA__CFG10 CYREG_UDB_PA4_CFG10
#define G__PA__CFG11 CYREG_UDB_PA4_CFG11
#define G__PA__CFG12 CYREG_UDB_PA4_CFG12
#define G__PA__CFG13 CYREG_UDB_PA4_CFG13
#define G__PA__CFG14 CYREG_UDB_PA4_CFG14
#define G__PA__CFG2 CYREG_UDB_PA4_CFG2
#define G__PA__CFG3 CYREG_UDB_PA4_CFG3
#define G__PA__CFG4 CYREG_UDB_PA4_CFG4
#define G__PA__CFG5 CYREG_UDB_PA4_CFG5
#define G__PA__CFG6 CYREG_UDB_PA4_CFG6
#define G__PA__CFG7 CYREG_UDB_PA4_CFG7
#define G__PA__CFG8 CYREG_UDB_PA4_CFG8
#define G__PA__CFG9 CYREG_UDB_PA4_CFG9
#define G__PC CYREG_GPIO_PRT0_PC
#define G__PC2 CYREG_GPIO_PRT0_PC2
#define G__PORT 0u
#define G__PS CYREG_GPIO_PRT0_PS
#define G__SHIFT 2u

/* H */
#define H__0__DR CYREG_GPIO_PRT0_DR
#define H__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define H__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define H__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define H__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define H__0__HSIOM_MASK 0x0000F000u
#define H__0__HSIOM_SHIFT 12u
#define H__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define H__0__INTR CYREG_GPIO_PRT0_INTR
#define H__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define H__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define H__0__MASK 0x08u
#define H__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define H__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define H__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define H__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define H__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define H__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define H__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define H__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define H__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define H__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define H__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define H__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define H__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define H__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define H__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define H__0__PC CYREG_GPIO_PRT0_PC
#define H__0__PC2 CYREG_GPIO_PRT0_PC2
#define H__0__PORT 0u
#define H__0__PS CYREG_GPIO_PRT0_PS
#define H__0__SHIFT 3u
#define H__DR CYREG_GPIO_PRT0_DR
#define H__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define H__DR_INV CYREG_GPIO_PRT0_DR_INV
#define H__DR_SET CYREG_GPIO_PRT0_DR_SET
#define H__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define H__INTR CYREG_GPIO_PRT0_INTR
#define H__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define H__INTSTAT CYREG_GPIO_PRT0_INTR
#define H__MASK 0x08u
#define H__PA__CFG0 CYREG_UDB_PA4_CFG0
#define H__PA__CFG1 CYREG_UDB_PA4_CFG1
#define H__PA__CFG10 CYREG_UDB_PA4_CFG10
#define H__PA__CFG11 CYREG_UDB_PA4_CFG11
#define H__PA__CFG12 CYREG_UDB_PA4_CFG12
#define H__PA__CFG13 CYREG_UDB_PA4_CFG13
#define H__PA__CFG14 CYREG_UDB_PA4_CFG14
#define H__PA__CFG2 CYREG_UDB_PA4_CFG2
#define H__PA__CFG3 CYREG_UDB_PA4_CFG3
#define H__PA__CFG4 CYREG_UDB_PA4_CFG4
#define H__PA__CFG5 CYREG_UDB_PA4_CFG5
#define H__PA__CFG6 CYREG_UDB_PA4_CFG6
#define H__PA__CFG7 CYREG_UDB_PA4_CFG7
#define H__PA__CFG8 CYREG_UDB_PA4_CFG8
#define H__PA__CFG9 CYREG_UDB_PA4_CFG9
#define H__PC CYREG_GPIO_PRT0_PC
#define H__PC2 CYREG_GPIO_PRT0_PC2
#define H__PORT 0u
#define H__PS CYREG_GPIO_PRT0_PS
#define H__SHIFT 3u

/* I */
#define I__0__DR CYREG_GPIO_PRT8_DR
#define I__0__DR_CLR CYREG_GPIO_PRT8_DR_CLR
#define I__0__DR_INV CYREG_GPIO_PRT8_DR_INV
#define I__0__DR_SET CYREG_GPIO_PRT8_DR_SET
#define I__0__HSIOM CYREG_HSIOM_PORT_SEL8
#define I__0__HSIOM_MASK 0x000F0000u
#define I__0__HSIOM_SHIFT 16u
#define I__0__INTCFG CYREG_GPIO_PRT8_INTR_CFG
#define I__0__INTR CYREG_GPIO_PRT8_INTR
#define I__0__INTR_CFG CYREG_GPIO_PRT8_INTR_CFG
#define I__0__INTSTAT CYREG_GPIO_PRT8_INTR
#define I__0__MASK 0x10u
#define I__0__PC CYREG_GPIO_PRT8_PC
#define I__0__PC2 CYREG_GPIO_PRT8_PC2
#define I__0__PORT 8u
#define I__0__PS CYREG_GPIO_PRT8_PS
#define I__0__SHIFT 4u
#define I__DR CYREG_GPIO_PRT8_DR
#define I__DR_CLR CYREG_GPIO_PRT8_DR_CLR
#define I__DR_INV CYREG_GPIO_PRT8_DR_INV
#define I__DR_SET CYREG_GPIO_PRT8_DR_SET
#define I__INTCFG CYREG_GPIO_PRT8_INTR_CFG
#define I__INTR CYREG_GPIO_PRT8_INTR
#define I__INTR_CFG CYREG_GPIO_PRT8_INTR_CFG
#define I__INTSTAT CYREG_GPIO_PRT8_INTR
#define I__MASK 0x10u
#define I__PC CYREG_GPIO_PRT8_PC
#define I__PC2 CYREG_GPIO_PRT8_PC2
#define I__PORT 8u
#define I__PS CYREG_GPIO_PRT8_PS
#define I__SHIFT 4u

/* J */
#define J__0__DR CYREG_GPIO_PRT8_DR
#define J__0__DR_CLR CYREG_GPIO_PRT8_DR_CLR
#define J__0__DR_INV CYREG_GPIO_PRT8_DR_INV
#define J__0__DR_SET CYREG_GPIO_PRT8_DR_SET
#define J__0__HSIOM CYREG_HSIOM_PORT_SEL8
#define J__0__HSIOM_MASK 0x00F00000u
#define J__0__HSIOM_SHIFT 20u
#define J__0__INTCFG CYREG_GPIO_PRT8_INTR_CFG
#define J__0__INTR CYREG_GPIO_PRT8_INTR
#define J__0__INTR_CFG CYREG_GPIO_PRT8_INTR_CFG
#define J__0__INTSTAT CYREG_GPIO_PRT8_INTR
#define J__0__MASK 0x20u
#define J__0__PC CYREG_GPIO_PRT8_PC
#define J__0__PC2 CYREG_GPIO_PRT8_PC2
#define J__0__PORT 8u
#define J__0__PS CYREG_GPIO_PRT8_PS
#define J__0__SHIFT 5u
#define J__DR CYREG_GPIO_PRT8_DR
#define J__DR_CLR CYREG_GPIO_PRT8_DR_CLR
#define J__DR_INV CYREG_GPIO_PRT8_DR_INV
#define J__DR_SET CYREG_GPIO_PRT8_DR_SET
#define J__INTCFG CYREG_GPIO_PRT8_INTR_CFG
#define J__INTR CYREG_GPIO_PRT8_INTR
#define J__INTR_CFG CYREG_GPIO_PRT8_INTR_CFG
#define J__INTSTAT CYREG_GPIO_PRT8_INTR
#define J__MASK 0x20u
#define J__PC CYREG_GPIO_PRT8_PC
#define J__PC2 CYREG_GPIO_PRT8_PC2
#define J__PORT 8u
#define J__PS CYREG_GPIO_PRT8_PS
#define J__SHIFT 5u

/* K */
#define K__0__DR CYREG_GPIO_PRT8_DR
#define K__0__DR_CLR CYREG_GPIO_PRT8_DR_CLR
#define K__0__DR_INV CYREG_GPIO_PRT8_DR_INV
#define K__0__DR_SET CYREG_GPIO_PRT8_DR_SET
#define K__0__HSIOM CYREG_HSIOM_PORT_SEL8
#define K__0__HSIOM_MASK 0x0F000000u
#define K__0__HSIOM_SHIFT 24u
#define K__0__INTCFG CYREG_GPIO_PRT8_INTR_CFG
#define K__0__INTR CYREG_GPIO_PRT8_INTR
#define K__0__INTR_CFG CYREG_GPIO_PRT8_INTR_CFG
#define K__0__INTSTAT CYREG_GPIO_PRT8_INTR
#define K__0__MASK 0x40u
#define K__0__PC CYREG_GPIO_PRT8_PC
#define K__0__PC2 CYREG_GPIO_PRT8_PC2
#define K__0__PORT 8u
#define K__0__PS CYREG_GPIO_PRT8_PS
#define K__0__SHIFT 6u
#define K__DR CYREG_GPIO_PRT8_DR
#define K__DR_CLR CYREG_GPIO_PRT8_DR_CLR
#define K__DR_INV CYREG_GPIO_PRT8_DR_INV
#define K__DR_SET CYREG_GPIO_PRT8_DR_SET
#define K__INTCFG CYREG_GPIO_PRT8_INTR_CFG
#define K__INTR CYREG_GPIO_PRT8_INTR
#define K__INTR_CFG CYREG_GPIO_PRT8_INTR_CFG
#define K__INTSTAT CYREG_GPIO_PRT8_INTR
#define K__MASK 0x40u
#define K__PC CYREG_GPIO_PRT8_PC
#define K__PC2 CYREG_GPIO_PRT8_PC2
#define K__PORT 8u
#define K__PS CYREG_GPIO_PRT8_PS
#define K__SHIFT 6u

/* L */
#define L__0__DR CYREG_GPIO_PRT8_DR
#define L__0__DR_CLR CYREG_GPIO_PRT8_DR_CLR
#define L__0__DR_INV CYREG_GPIO_PRT8_DR_INV
#define L__0__DR_SET CYREG_GPIO_PRT8_DR_SET
#define L__0__HSIOM CYREG_HSIOM_PORT_SEL8
#define L__0__HSIOM_MASK 0xF0000000u
#define L__0__HSIOM_SHIFT 28u
#define L__0__INTCFG CYREG_GPIO_PRT8_INTR_CFG
#define L__0__INTR CYREG_GPIO_PRT8_INTR
#define L__0__INTR_CFG CYREG_GPIO_PRT8_INTR_CFG
#define L__0__INTSTAT CYREG_GPIO_PRT8_INTR
#define L__0__MASK 0x80u
#define L__0__PC CYREG_GPIO_PRT8_PC
#define L__0__PC2 CYREG_GPIO_PRT8_PC2
#define L__0__PORT 8u
#define L__0__PS CYREG_GPIO_PRT8_PS
#define L__0__SHIFT 7u
#define L__DR CYREG_GPIO_PRT8_DR
#define L__DR_CLR CYREG_GPIO_PRT8_DR_CLR
#define L__DR_INV CYREG_GPIO_PRT8_DR_INV
#define L__DR_SET CYREG_GPIO_PRT8_DR_SET
#define L__INTCFG CYREG_GPIO_PRT8_INTR_CFG
#define L__INTR CYREG_GPIO_PRT8_INTR
#define L__INTR_CFG CYREG_GPIO_PRT8_INTR_CFG
#define L__INTSTAT CYREG_GPIO_PRT8_INTR
#define L__MASK 0x80u
#define L__PC CYREG_GPIO_PRT8_PC
#define L__PC2 CYREG_GPIO_PRT8_PC2
#define L__PORT 8u
#define L__PS CYREG_GPIO_PRT8_PS
#define L__SHIFT 7u

/* M */
#define M__0__DR CYREG_GPIO_PRT8_DR
#define M__0__DR_CLR CYREG_GPIO_PRT8_DR_CLR
#define M__0__DR_INV CYREG_GPIO_PRT8_DR_INV
#define M__0__DR_SET CYREG_GPIO_PRT8_DR_SET
#define M__0__HSIOM CYREG_HSIOM_PORT_SEL8
#define M__0__HSIOM_MASK 0x0000000Fu
#define M__0__HSIOM_SHIFT 0u
#define M__0__INTCFG CYREG_GPIO_PRT8_INTR_CFG
#define M__0__INTR CYREG_GPIO_PRT8_INTR
#define M__0__INTR_CFG CYREG_GPIO_PRT8_INTR_CFG
#define M__0__INTSTAT CYREG_GPIO_PRT8_INTR
#define M__0__MASK 0x01u
#define M__0__PC CYREG_GPIO_PRT8_PC
#define M__0__PC2 CYREG_GPIO_PRT8_PC2
#define M__0__PORT 8u
#define M__0__PS CYREG_GPIO_PRT8_PS
#define M__0__SHIFT 0u
#define M__DR CYREG_GPIO_PRT8_DR
#define M__DR_CLR CYREG_GPIO_PRT8_DR_CLR
#define M__DR_INV CYREG_GPIO_PRT8_DR_INV
#define M__DR_SET CYREG_GPIO_PRT8_DR_SET
#define M__INTCFG CYREG_GPIO_PRT8_INTR_CFG
#define M__INTR CYREG_GPIO_PRT8_INTR
#define M__INTR_CFG CYREG_GPIO_PRT8_INTR_CFG
#define M__INTSTAT CYREG_GPIO_PRT8_INTR
#define M__MASK 0x01u
#define M__PC CYREG_GPIO_PRT8_PC
#define M__PC2 CYREG_GPIO_PRT8_PC2
#define M__PORT 8u
#define M__PS CYREG_GPIO_PRT8_PS
#define M__SHIFT 0u

/* N */
#define N__0__DR CYREG_GPIO_PRT8_DR
#define N__0__DR_CLR CYREG_GPIO_PRT8_DR_CLR
#define N__0__DR_INV CYREG_GPIO_PRT8_DR_INV
#define N__0__DR_SET CYREG_GPIO_PRT8_DR_SET
#define N__0__HSIOM CYREG_HSIOM_PORT_SEL8
#define N__0__HSIOM_MASK 0x000000F0u
#define N__0__HSIOM_SHIFT 4u
#define N__0__INTCFG CYREG_GPIO_PRT8_INTR_CFG
#define N__0__INTR CYREG_GPIO_PRT8_INTR
#define N__0__INTR_CFG CYREG_GPIO_PRT8_INTR_CFG
#define N__0__INTSTAT CYREG_GPIO_PRT8_INTR
#define N__0__MASK 0x02u
#define N__0__PC CYREG_GPIO_PRT8_PC
#define N__0__PC2 CYREG_GPIO_PRT8_PC2
#define N__0__PORT 8u
#define N__0__PS CYREG_GPIO_PRT8_PS
#define N__0__SHIFT 1u
#define N__DR CYREG_GPIO_PRT8_DR
#define N__DR_CLR CYREG_GPIO_PRT8_DR_CLR
#define N__DR_INV CYREG_GPIO_PRT8_DR_INV
#define N__DR_SET CYREG_GPIO_PRT8_DR_SET
#define N__INTCFG CYREG_GPIO_PRT8_INTR_CFG
#define N__INTR CYREG_GPIO_PRT8_INTR
#define N__INTR_CFG CYREG_GPIO_PRT8_INTR_CFG
#define N__INTSTAT CYREG_GPIO_PRT8_INTR
#define N__MASK 0x02u
#define N__PC CYREG_GPIO_PRT8_PC
#define N__PC2 CYREG_GPIO_PRT8_PC2
#define N__PORT 8u
#define N__PS CYREG_GPIO_PRT8_PS
#define N__SHIFT 1u

/* O */
#define O__0__DR CYREG_GPIO_PRT8_DR
#define O__0__DR_CLR CYREG_GPIO_PRT8_DR_CLR
#define O__0__DR_INV CYREG_GPIO_PRT8_DR_INV
#define O__0__DR_SET CYREG_GPIO_PRT8_DR_SET
#define O__0__HSIOM CYREG_HSIOM_PORT_SEL8
#define O__0__HSIOM_MASK 0x00000F00u
#define O__0__HSIOM_SHIFT 8u
#define O__0__INTCFG CYREG_GPIO_PRT8_INTR_CFG
#define O__0__INTR CYREG_GPIO_PRT8_INTR
#define O__0__INTR_CFG CYREG_GPIO_PRT8_INTR_CFG
#define O__0__INTSTAT CYREG_GPIO_PRT8_INTR
#define O__0__MASK 0x04u
#define O__0__PC CYREG_GPIO_PRT8_PC
#define O__0__PC2 CYREG_GPIO_PRT8_PC2
#define O__0__PORT 8u
#define O__0__PS CYREG_GPIO_PRT8_PS
#define O__0__SHIFT 2u
#define O__DR CYREG_GPIO_PRT8_DR
#define O__DR_CLR CYREG_GPIO_PRT8_DR_CLR
#define O__DR_INV CYREG_GPIO_PRT8_DR_INV
#define O__DR_SET CYREG_GPIO_PRT8_DR_SET
#define O__INTCFG CYREG_GPIO_PRT8_INTR_CFG
#define O__INTR CYREG_GPIO_PRT8_INTR
#define O__INTR_CFG CYREG_GPIO_PRT8_INTR_CFG
#define O__INTSTAT CYREG_GPIO_PRT8_INTR
#define O__MASK 0x04u
#define O__PC CYREG_GPIO_PRT8_PC
#define O__PC2 CYREG_GPIO_PRT8_PC2
#define O__PORT 8u
#define O__PS CYREG_GPIO_PRT8_PS
#define O__SHIFT 2u

/* P */
#define P__0__DR CYREG_GPIO_PRT8_DR
#define P__0__DR_CLR CYREG_GPIO_PRT8_DR_CLR
#define P__0__DR_INV CYREG_GPIO_PRT8_DR_INV
#define P__0__DR_SET CYREG_GPIO_PRT8_DR_SET
#define P__0__HSIOM CYREG_HSIOM_PORT_SEL8
#define P__0__HSIOM_MASK 0x0000F000u
#define P__0__HSIOM_SHIFT 12u
#define P__0__INTCFG CYREG_GPIO_PRT8_INTR_CFG
#define P__0__INTR CYREG_GPIO_PRT8_INTR
#define P__0__INTR_CFG CYREG_GPIO_PRT8_INTR_CFG
#define P__0__INTSTAT CYREG_GPIO_PRT8_INTR
#define P__0__MASK 0x08u
#define P__0__PC CYREG_GPIO_PRT8_PC
#define P__0__PC2 CYREG_GPIO_PRT8_PC2
#define P__0__PORT 8u
#define P__0__PS CYREG_GPIO_PRT8_PS
#define P__0__SHIFT 3u
#define P__DR CYREG_GPIO_PRT8_DR
#define P__DR_CLR CYREG_GPIO_PRT8_DR_CLR
#define P__DR_INV CYREG_GPIO_PRT8_DR_INV
#define P__DR_SET CYREG_GPIO_PRT8_DR_SET
#define P__INTCFG CYREG_GPIO_PRT8_INTR_CFG
#define P__INTR CYREG_GPIO_PRT8_INTR
#define P__INTR_CFG CYREG_GPIO_PRT8_INTR_CFG
#define P__INTSTAT CYREG_GPIO_PRT8_INTR
#define P__MASK 0x08u
#define P__PC CYREG_GPIO_PRT8_PC
#define P__PC2 CYREG_GPIO_PRT8_PC2
#define P__PORT 8u
#define P__PS CYREG_GPIO_PRT8_PS
#define P__SHIFT 3u

/* Q */
#define Q__0__DR CYREG_GPIO_PRT1_DR
#define Q__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Q__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Q__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Q__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Q__0__HSIOM_MASK 0x00000F00u
#define Q__0__HSIOM_SHIFT 8u
#define Q__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Q__0__INTR CYREG_GPIO_PRT1_INTR
#define Q__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Q__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Q__0__MASK 0x04u
#define Q__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Q__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Q__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Q__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Q__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Q__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Q__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Q__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Q__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Q__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Q__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Q__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Q__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Q__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Q__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Q__0__PC CYREG_GPIO_PRT1_PC
#define Q__0__PC2 CYREG_GPIO_PRT1_PC2
#define Q__0__PORT 1u
#define Q__0__PS CYREG_GPIO_PRT1_PS
#define Q__0__SHIFT 2u
#define Q__DR CYREG_GPIO_PRT1_DR
#define Q__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Q__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Q__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Q__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Q__INTR CYREG_GPIO_PRT1_INTR
#define Q__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Q__INTSTAT CYREG_GPIO_PRT1_INTR
#define Q__MASK 0x04u
#define Q__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Q__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Q__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Q__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Q__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Q__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Q__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Q__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Q__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Q__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Q__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Q__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Q__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Q__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Q__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Q__PC CYREG_GPIO_PRT1_PC
#define Q__PC2 CYREG_GPIO_PRT1_PC2
#define Q__PORT 1u
#define Q__PS CYREG_GPIO_PRT1_PS
#define Q__SHIFT 2u

/* R */
#define R__0__DR CYREG_GPIO_PRT1_DR
#define R__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define R__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define R__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define R__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define R__0__HSIOM_MASK 0x0000F000u
#define R__0__HSIOM_SHIFT 12u
#define R__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define R__0__INTR CYREG_GPIO_PRT1_INTR
#define R__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define R__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define R__0__MASK 0x08u
#define R__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define R__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define R__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define R__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define R__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define R__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define R__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define R__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define R__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define R__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define R__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define R__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define R__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define R__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define R__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define R__0__PC CYREG_GPIO_PRT1_PC
#define R__0__PC2 CYREG_GPIO_PRT1_PC2
#define R__0__PORT 1u
#define R__0__PS CYREG_GPIO_PRT1_PS
#define R__0__SHIFT 3u
#define R__DR CYREG_GPIO_PRT1_DR
#define R__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define R__DR_INV CYREG_GPIO_PRT1_DR_INV
#define R__DR_SET CYREG_GPIO_PRT1_DR_SET
#define R__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define R__INTR CYREG_GPIO_PRT1_INTR
#define R__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define R__INTSTAT CYREG_GPIO_PRT1_INTR
#define R__MASK 0x08u
#define R__PA__CFG0 CYREG_UDB_PA1_CFG0
#define R__PA__CFG1 CYREG_UDB_PA1_CFG1
#define R__PA__CFG10 CYREG_UDB_PA1_CFG10
#define R__PA__CFG11 CYREG_UDB_PA1_CFG11
#define R__PA__CFG12 CYREG_UDB_PA1_CFG12
#define R__PA__CFG13 CYREG_UDB_PA1_CFG13
#define R__PA__CFG14 CYREG_UDB_PA1_CFG14
#define R__PA__CFG2 CYREG_UDB_PA1_CFG2
#define R__PA__CFG3 CYREG_UDB_PA1_CFG3
#define R__PA__CFG4 CYREG_UDB_PA1_CFG4
#define R__PA__CFG5 CYREG_UDB_PA1_CFG5
#define R__PA__CFG6 CYREG_UDB_PA1_CFG6
#define R__PA__CFG7 CYREG_UDB_PA1_CFG7
#define R__PA__CFG8 CYREG_UDB_PA1_CFG8
#define R__PA__CFG9 CYREG_UDB_PA1_CFG9
#define R__PC CYREG_GPIO_PRT1_PC
#define R__PC2 CYREG_GPIO_PRT1_PC2
#define R__PORT 1u
#define R__PS CYREG_GPIO_PRT1_PS
#define R__SHIFT 3u

/* S */
#define S__0__DR CYREG_GPIO_PRT5_DR
#define S__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define S__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define S__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define S__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define S__0__HSIOM_MASK 0x0F000000u
#define S__0__HSIOM_SHIFT 24u
#define S__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define S__0__INTR CYREG_GPIO_PRT5_INTR
#define S__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define S__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define S__0__MASK 0x40u
#define S__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define S__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define S__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define S__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define S__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define S__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define S__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define S__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define S__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define S__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define S__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define S__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define S__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define S__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define S__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define S__0__PC CYREG_GPIO_PRT5_PC
#define S__0__PC2 CYREG_GPIO_PRT5_PC2
#define S__0__PORT 5u
#define S__0__PS CYREG_GPIO_PRT5_PS
#define S__0__SHIFT 6u
#define S__DR CYREG_GPIO_PRT5_DR
#define S__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define S__DR_INV CYREG_GPIO_PRT5_DR_INV
#define S__DR_SET CYREG_GPIO_PRT5_DR_SET
#define S__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define S__INTR CYREG_GPIO_PRT5_INTR
#define S__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define S__INTSTAT CYREG_GPIO_PRT5_INTR
#define S__MASK 0x40u
#define S__PA__CFG0 CYREG_UDB_PA0_CFG0
#define S__PA__CFG1 CYREG_UDB_PA0_CFG1
#define S__PA__CFG10 CYREG_UDB_PA0_CFG10
#define S__PA__CFG11 CYREG_UDB_PA0_CFG11
#define S__PA__CFG12 CYREG_UDB_PA0_CFG12
#define S__PA__CFG13 CYREG_UDB_PA0_CFG13
#define S__PA__CFG14 CYREG_UDB_PA0_CFG14
#define S__PA__CFG2 CYREG_UDB_PA0_CFG2
#define S__PA__CFG3 CYREG_UDB_PA0_CFG3
#define S__PA__CFG4 CYREG_UDB_PA0_CFG4
#define S__PA__CFG5 CYREG_UDB_PA0_CFG5
#define S__PA__CFG6 CYREG_UDB_PA0_CFG6
#define S__PA__CFG7 CYREG_UDB_PA0_CFG7
#define S__PA__CFG8 CYREG_UDB_PA0_CFG8
#define S__PA__CFG9 CYREG_UDB_PA0_CFG9
#define S__PC CYREG_GPIO_PRT5_PC
#define S__PC2 CYREG_GPIO_PRT5_PC2
#define S__PORT 5u
#define S__PS CYREG_GPIO_PRT5_PS
#define S__SHIFT 6u

/* T */
#define T__0__DR CYREG_GPIO_PRT5_DR
#define T__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define T__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define T__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define T__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define T__0__HSIOM_MASK 0x00F00000u
#define T__0__HSIOM_SHIFT 20u
#define T__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define T__0__INTR CYREG_GPIO_PRT5_INTR
#define T__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define T__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define T__0__MASK 0x20u
#define T__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define T__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define T__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define T__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define T__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define T__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define T__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define T__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define T__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define T__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define T__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define T__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define T__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define T__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define T__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define T__0__PC CYREG_GPIO_PRT5_PC
#define T__0__PC2 CYREG_GPIO_PRT5_PC2
#define T__0__PORT 5u
#define T__0__PS CYREG_GPIO_PRT5_PS
#define T__0__SHIFT 5u
#define T__DR CYREG_GPIO_PRT5_DR
#define T__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define T__DR_INV CYREG_GPIO_PRT5_DR_INV
#define T__DR_SET CYREG_GPIO_PRT5_DR_SET
#define T__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define T__INTR CYREG_GPIO_PRT5_INTR
#define T__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define T__INTSTAT CYREG_GPIO_PRT5_INTR
#define T__MASK 0x20u
#define T__PA__CFG0 CYREG_UDB_PA0_CFG0
#define T__PA__CFG1 CYREG_UDB_PA0_CFG1
#define T__PA__CFG10 CYREG_UDB_PA0_CFG10
#define T__PA__CFG11 CYREG_UDB_PA0_CFG11
#define T__PA__CFG12 CYREG_UDB_PA0_CFG12
#define T__PA__CFG13 CYREG_UDB_PA0_CFG13
#define T__PA__CFG14 CYREG_UDB_PA0_CFG14
#define T__PA__CFG2 CYREG_UDB_PA0_CFG2
#define T__PA__CFG3 CYREG_UDB_PA0_CFG3
#define T__PA__CFG4 CYREG_UDB_PA0_CFG4
#define T__PA__CFG5 CYREG_UDB_PA0_CFG5
#define T__PA__CFG6 CYREG_UDB_PA0_CFG6
#define T__PA__CFG7 CYREG_UDB_PA0_CFG7
#define T__PA__CFG8 CYREG_UDB_PA0_CFG8
#define T__PA__CFG9 CYREG_UDB_PA0_CFG9
#define T__PC CYREG_GPIO_PRT5_PC
#define T__PC2 CYREG_GPIO_PRT5_PC2
#define T__PORT 5u
#define T__PS CYREG_GPIO_PRT5_PS
#define T__SHIFT 5u

/* U */
#define U__0__DR CYREG_GPIO_PRT3_DR
#define U__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define U__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define U__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define U__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define U__0__HSIOM_MASK 0x0000000Fu
#define U__0__HSIOM_SHIFT 0u
#define U__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define U__0__INTR CYREG_GPIO_PRT3_INTR
#define U__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define U__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define U__0__MASK 0x01u
#define U__0__PA__CFG0 CYREG_UDB_PA7_CFG0
#define U__0__PA__CFG1 CYREG_UDB_PA7_CFG1
#define U__0__PA__CFG10 CYREG_UDB_PA7_CFG10
#define U__0__PA__CFG11 CYREG_UDB_PA7_CFG11
#define U__0__PA__CFG12 CYREG_UDB_PA7_CFG12
#define U__0__PA__CFG13 CYREG_UDB_PA7_CFG13
#define U__0__PA__CFG14 CYREG_UDB_PA7_CFG14
#define U__0__PA__CFG2 CYREG_UDB_PA7_CFG2
#define U__0__PA__CFG3 CYREG_UDB_PA7_CFG3
#define U__0__PA__CFG4 CYREG_UDB_PA7_CFG4
#define U__0__PA__CFG5 CYREG_UDB_PA7_CFG5
#define U__0__PA__CFG6 CYREG_UDB_PA7_CFG6
#define U__0__PA__CFG7 CYREG_UDB_PA7_CFG7
#define U__0__PA__CFG8 CYREG_UDB_PA7_CFG8
#define U__0__PA__CFG9 CYREG_UDB_PA7_CFG9
#define U__0__PC CYREG_GPIO_PRT3_PC
#define U__0__PC2 CYREG_GPIO_PRT3_PC2
#define U__0__PORT 3u
#define U__0__PS CYREG_GPIO_PRT3_PS
#define U__0__SHIFT 0u
#define U__DR CYREG_GPIO_PRT3_DR
#define U__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define U__DR_INV CYREG_GPIO_PRT3_DR_INV
#define U__DR_SET CYREG_GPIO_PRT3_DR_SET
#define U__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define U__INTR CYREG_GPIO_PRT3_INTR
#define U__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define U__INTSTAT CYREG_GPIO_PRT3_INTR
#define U__MASK 0x01u
#define U__PA__CFG0 CYREG_UDB_PA7_CFG0
#define U__PA__CFG1 CYREG_UDB_PA7_CFG1
#define U__PA__CFG10 CYREG_UDB_PA7_CFG10
#define U__PA__CFG11 CYREG_UDB_PA7_CFG11
#define U__PA__CFG12 CYREG_UDB_PA7_CFG12
#define U__PA__CFG13 CYREG_UDB_PA7_CFG13
#define U__PA__CFG14 CYREG_UDB_PA7_CFG14
#define U__PA__CFG2 CYREG_UDB_PA7_CFG2
#define U__PA__CFG3 CYREG_UDB_PA7_CFG3
#define U__PA__CFG4 CYREG_UDB_PA7_CFG4
#define U__PA__CFG5 CYREG_UDB_PA7_CFG5
#define U__PA__CFG6 CYREG_UDB_PA7_CFG6
#define U__PA__CFG7 CYREG_UDB_PA7_CFG7
#define U__PA__CFG8 CYREG_UDB_PA7_CFG8
#define U__PA__CFG9 CYREG_UDB_PA7_CFG9
#define U__PC CYREG_GPIO_PRT3_PC
#define U__PC2 CYREG_GPIO_PRT3_PC2
#define U__PORT 3u
#define U__PS CYREG_GPIO_PRT3_PS
#define U__SHIFT 0u

/* V */
#define V__0__DR CYREG_GPIO_PRT3_DR
#define V__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define V__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define V__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define V__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define V__0__HSIOM_MASK 0x000000F0u
#define V__0__HSIOM_SHIFT 4u
#define V__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define V__0__INTR CYREG_GPIO_PRT3_INTR
#define V__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define V__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define V__0__MASK 0x02u
#define V__0__PA__CFG0 CYREG_UDB_PA7_CFG0
#define V__0__PA__CFG1 CYREG_UDB_PA7_CFG1
#define V__0__PA__CFG10 CYREG_UDB_PA7_CFG10
#define V__0__PA__CFG11 CYREG_UDB_PA7_CFG11
#define V__0__PA__CFG12 CYREG_UDB_PA7_CFG12
#define V__0__PA__CFG13 CYREG_UDB_PA7_CFG13
#define V__0__PA__CFG14 CYREG_UDB_PA7_CFG14
#define V__0__PA__CFG2 CYREG_UDB_PA7_CFG2
#define V__0__PA__CFG3 CYREG_UDB_PA7_CFG3
#define V__0__PA__CFG4 CYREG_UDB_PA7_CFG4
#define V__0__PA__CFG5 CYREG_UDB_PA7_CFG5
#define V__0__PA__CFG6 CYREG_UDB_PA7_CFG6
#define V__0__PA__CFG7 CYREG_UDB_PA7_CFG7
#define V__0__PA__CFG8 CYREG_UDB_PA7_CFG8
#define V__0__PA__CFG9 CYREG_UDB_PA7_CFG9
#define V__0__PC CYREG_GPIO_PRT3_PC
#define V__0__PC2 CYREG_GPIO_PRT3_PC2
#define V__0__PORT 3u
#define V__0__PS CYREG_GPIO_PRT3_PS
#define V__0__SHIFT 1u
#define V__DR CYREG_GPIO_PRT3_DR
#define V__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define V__DR_INV CYREG_GPIO_PRT3_DR_INV
#define V__DR_SET CYREG_GPIO_PRT3_DR_SET
#define V__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define V__INTR CYREG_GPIO_PRT3_INTR
#define V__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define V__INTSTAT CYREG_GPIO_PRT3_INTR
#define V__MASK 0x02u
#define V__PA__CFG0 CYREG_UDB_PA7_CFG0
#define V__PA__CFG1 CYREG_UDB_PA7_CFG1
#define V__PA__CFG10 CYREG_UDB_PA7_CFG10
#define V__PA__CFG11 CYREG_UDB_PA7_CFG11
#define V__PA__CFG12 CYREG_UDB_PA7_CFG12
#define V__PA__CFG13 CYREG_UDB_PA7_CFG13
#define V__PA__CFG14 CYREG_UDB_PA7_CFG14
#define V__PA__CFG2 CYREG_UDB_PA7_CFG2
#define V__PA__CFG3 CYREG_UDB_PA7_CFG3
#define V__PA__CFG4 CYREG_UDB_PA7_CFG4
#define V__PA__CFG5 CYREG_UDB_PA7_CFG5
#define V__PA__CFG6 CYREG_UDB_PA7_CFG6
#define V__PA__CFG7 CYREG_UDB_PA7_CFG7
#define V__PA__CFG8 CYREG_UDB_PA7_CFG8
#define V__PA__CFG9 CYREG_UDB_PA7_CFG9
#define V__PC CYREG_GPIO_PRT3_PC
#define V__PC2 CYREG_GPIO_PRT3_PC2
#define V__PORT 3u
#define V__PS CYREG_GPIO_PRT3_PS
#define V__SHIFT 1u

/* W */
#define W__0__DR CYREG_GPIO_PRT1_DR
#define W__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define W__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define W__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define W__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define W__0__HSIOM_MASK 0x0000000Fu
#define W__0__HSIOM_SHIFT 0u
#define W__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define W__0__INTR CYREG_GPIO_PRT1_INTR
#define W__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define W__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define W__0__MASK 0x01u
#define W__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define W__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define W__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define W__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define W__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define W__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define W__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define W__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define W__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define W__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define W__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define W__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define W__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define W__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define W__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define W__0__PC CYREG_GPIO_PRT1_PC
#define W__0__PC2 CYREG_GPIO_PRT1_PC2
#define W__0__PORT 1u
#define W__0__PS CYREG_GPIO_PRT1_PS
#define W__0__SHIFT 0u
#define W__DR CYREG_GPIO_PRT1_DR
#define W__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define W__DR_INV CYREG_GPIO_PRT1_DR_INV
#define W__DR_SET CYREG_GPIO_PRT1_DR_SET
#define W__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define W__INTR CYREG_GPIO_PRT1_INTR
#define W__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define W__INTSTAT CYREG_GPIO_PRT1_INTR
#define W__MASK 0x01u
#define W__PA__CFG0 CYREG_UDB_PA1_CFG0
#define W__PA__CFG1 CYREG_UDB_PA1_CFG1
#define W__PA__CFG10 CYREG_UDB_PA1_CFG10
#define W__PA__CFG11 CYREG_UDB_PA1_CFG11
#define W__PA__CFG12 CYREG_UDB_PA1_CFG12
#define W__PA__CFG13 CYREG_UDB_PA1_CFG13
#define W__PA__CFG14 CYREG_UDB_PA1_CFG14
#define W__PA__CFG2 CYREG_UDB_PA1_CFG2
#define W__PA__CFG3 CYREG_UDB_PA1_CFG3
#define W__PA__CFG4 CYREG_UDB_PA1_CFG4
#define W__PA__CFG5 CYREG_UDB_PA1_CFG5
#define W__PA__CFG6 CYREG_UDB_PA1_CFG6
#define W__PA__CFG7 CYREG_UDB_PA1_CFG7
#define W__PA__CFG8 CYREG_UDB_PA1_CFG8
#define W__PA__CFG9 CYREG_UDB_PA1_CFG9
#define W__PC CYREG_GPIO_PRT1_PC
#define W__PC2 CYREG_GPIO_PRT1_PC2
#define W__PORT 1u
#define W__PS CYREG_GPIO_PRT1_PS
#define W__SHIFT 0u

/* X */
#define X__0__DR CYREG_GPIO_PRT1_DR
#define X__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define X__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define X__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define X__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define X__0__HSIOM_MASK 0x000000F0u
#define X__0__HSIOM_SHIFT 4u
#define X__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define X__0__INTR CYREG_GPIO_PRT1_INTR
#define X__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define X__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define X__0__MASK 0x02u
#define X__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define X__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define X__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define X__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define X__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define X__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define X__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define X__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define X__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define X__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define X__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define X__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define X__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define X__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define X__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define X__0__PC CYREG_GPIO_PRT1_PC
#define X__0__PC2 CYREG_GPIO_PRT1_PC2
#define X__0__PORT 1u
#define X__0__PS CYREG_GPIO_PRT1_PS
#define X__0__SHIFT 1u
#define X__DR CYREG_GPIO_PRT1_DR
#define X__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define X__DR_INV CYREG_GPIO_PRT1_DR_INV
#define X__DR_SET CYREG_GPIO_PRT1_DR_SET
#define X__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define X__INTR CYREG_GPIO_PRT1_INTR
#define X__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define X__INTSTAT CYREG_GPIO_PRT1_INTR
#define X__MASK 0x02u
#define X__PA__CFG0 CYREG_UDB_PA1_CFG0
#define X__PA__CFG1 CYREG_UDB_PA1_CFG1
#define X__PA__CFG10 CYREG_UDB_PA1_CFG10
#define X__PA__CFG11 CYREG_UDB_PA1_CFG11
#define X__PA__CFG12 CYREG_UDB_PA1_CFG12
#define X__PA__CFG13 CYREG_UDB_PA1_CFG13
#define X__PA__CFG14 CYREG_UDB_PA1_CFG14
#define X__PA__CFG2 CYREG_UDB_PA1_CFG2
#define X__PA__CFG3 CYREG_UDB_PA1_CFG3
#define X__PA__CFG4 CYREG_UDB_PA1_CFG4
#define X__PA__CFG5 CYREG_UDB_PA1_CFG5
#define X__PA__CFG6 CYREG_UDB_PA1_CFG6
#define X__PA__CFG7 CYREG_UDB_PA1_CFG7
#define X__PA__CFG8 CYREG_UDB_PA1_CFG8
#define X__PA__CFG9 CYREG_UDB_PA1_CFG9
#define X__PC CYREG_GPIO_PRT1_PC
#define X__PC2 CYREG_GPIO_PRT1_PC2
#define X__PORT 1u
#define X__PS CYREG_GPIO_PRT1_PS
#define X__SHIFT 1u

/* PB */
#define PB__0__DR CYREG_GPIO_PRT0_DR
#define PB__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define PB__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define PB__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define PB__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define PB__0__HSIOM_MASK 0xF0000000u
#define PB__0__HSIOM_SHIFT 28u
#define PB__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define PB__0__INTR CYREG_GPIO_PRT0_INTR
#define PB__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define PB__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define PB__0__MASK 0x80u
#define PB__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define PB__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define PB__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define PB__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define PB__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define PB__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define PB__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define PB__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define PB__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define PB__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define PB__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define PB__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define PB__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define PB__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define PB__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define PB__0__PC CYREG_GPIO_PRT0_PC
#define PB__0__PC2 CYREG_GPIO_PRT0_PC2
#define PB__0__PORT 0u
#define PB__0__PS CYREG_GPIO_PRT0_PS
#define PB__0__SHIFT 7u
#define PB__DR CYREG_GPIO_PRT0_DR
#define PB__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define PB__DR_INV CYREG_GPIO_PRT0_DR_INV
#define PB__DR_SET CYREG_GPIO_PRT0_DR_SET
#define PB__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define PB__INTR CYREG_GPIO_PRT0_INTR
#define PB__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define PB__INTSTAT CYREG_GPIO_PRT0_INTR
#define PB__MASK 0x80u
#define PB__PA__CFG0 CYREG_UDB_PA4_CFG0
#define PB__PA__CFG1 CYREG_UDB_PA4_CFG1
#define PB__PA__CFG10 CYREG_UDB_PA4_CFG10
#define PB__PA__CFG11 CYREG_UDB_PA4_CFG11
#define PB__PA__CFG12 CYREG_UDB_PA4_CFG12
#define PB__PA__CFG13 CYREG_UDB_PA4_CFG13
#define PB__PA__CFG14 CYREG_UDB_PA4_CFG14
#define PB__PA__CFG2 CYREG_UDB_PA4_CFG2
#define PB__PA__CFG3 CYREG_UDB_PA4_CFG3
#define PB__PA__CFG4 CYREG_UDB_PA4_CFG4
#define PB__PA__CFG5 CYREG_UDB_PA4_CFG5
#define PB__PA__CFG6 CYREG_UDB_PA4_CFG6
#define PB__PA__CFG7 CYREG_UDB_PA4_CFG7
#define PB__PA__CFG8 CYREG_UDB_PA4_CFG8
#define PB__PA__CFG9 CYREG_UDB_PA4_CFG9
#define PB__PC CYREG_GPIO_PRT0_PC
#define PB__PC2 CYREG_GPIO_PRT0_PC2
#define PB__PORT 0u
#define PB__PS CYREG_GPIO_PRT0_PS
#define PB__SHIFT 7u

/* led */
#define led__0__DR CYREG_GPIO_PRT5_DR
#define led__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define led__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define led__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define led__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define led__0__HSIOM_MASK 0x0000F000u
#define led__0__HSIOM_SHIFT 12u
#define led__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define led__0__INTR CYREG_GPIO_PRT5_INTR
#define led__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define led__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define led__0__MASK 0x08u
#define led__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define led__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define led__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define led__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define led__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define led__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define led__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define led__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define led__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define led__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define led__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define led__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define led__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define led__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define led__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define led__0__PC CYREG_GPIO_PRT5_PC
#define led__0__PC2 CYREG_GPIO_PRT5_PC2
#define led__0__PORT 5u
#define led__0__PS CYREG_GPIO_PRT5_PS
#define led__0__SHIFT 3u
#define led__DR CYREG_GPIO_PRT5_DR
#define led__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define led__DR_INV CYREG_GPIO_PRT5_DR_INV
#define led__DR_SET CYREG_GPIO_PRT5_DR_SET
#define led__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define led__INTR CYREG_GPIO_PRT5_INTR
#define led__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define led__INTSTAT CYREG_GPIO_PRT5_INTR
#define led__MASK 0x08u
#define led__PA__CFG0 CYREG_UDB_PA0_CFG0
#define led__PA__CFG1 CYREG_UDB_PA0_CFG1
#define led__PA__CFG10 CYREG_UDB_PA0_CFG10
#define led__PA__CFG11 CYREG_UDB_PA0_CFG11
#define led__PA__CFG12 CYREG_UDB_PA0_CFG12
#define led__PA__CFG13 CYREG_UDB_PA0_CFG13
#define led__PA__CFG14 CYREG_UDB_PA0_CFG14
#define led__PA__CFG2 CYREG_UDB_PA0_CFG2
#define led__PA__CFG3 CYREG_UDB_PA0_CFG3
#define led__PA__CFG4 CYREG_UDB_PA0_CFG4
#define led__PA__CFG5 CYREG_UDB_PA0_CFG5
#define led__PA__CFG6 CYREG_UDB_PA0_CFG6
#define led__PA__CFG7 CYREG_UDB_PA0_CFG7
#define led__PA__CFG8 CYREG_UDB_PA0_CFG8
#define led__PA__CFG9 CYREG_UDB_PA0_CFG9
#define led__PC CYREG_GPIO_PRT5_PC
#define led__PC2 CYREG_GPIO_PRT5_PC2
#define led__PORT 5u
#define led__PS CYREG_GPIO_PRT5_PS
#define led__SHIFT 3u
#define led_4__0__DR CYREG_GPIO_PRT5_DR
#define led_4__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define led_4__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define led_4__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define led_4__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define led_4__0__HSIOM_MASK 0x000F0000u
#define led_4__0__HSIOM_SHIFT 16u
#define led_4__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define led_4__0__INTR CYREG_GPIO_PRT5_INTR
#define led_4__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define led_4__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define led_4__0__MASK 0x10u
#define led_4__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define led_4__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define led_4__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define led_4__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define led_4__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define led_4__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define led_4__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define led_4__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define led_4__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define led_4__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define led_4__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define led_4__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define led_4__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define led_4__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define led_4__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define led_4__0__PC CYREG_GPIO_PRT5_PC
#define led_4__0__PC2 CYREG_GPIO_PRT5_PC2
#define led_4__0__PORT 5u
#define led_4__0__PS CYREG_GPIO_PRT5_PS
#define led_4__0__SHIFT 4u
#define led_4__DR CYREG_GPIO_PRT5_DR
#define led_4__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define led_4__DR_INV CYREG_GPIO_PRT5_DR_INV
#define led_4__DR_SET CYREG_GPIO_PRT5_DR_SET
#define led_4__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define led_4__INTR CYREG_GPIO_PRT5_INTR
#define led_4__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define led_4__INTSTAT CYREG_GPIO_PRT5_INTR
#define led_4__MASK 0x10u
#define led_4__PA__CFG0 CYREG_UDB_PA0_CFG0
#define led_4__PA__CFG1 CYREG_UDB_PA0_CFG1
#define led_4__PA__CFG10 CYREG_UDB_PA0_CFG10
#define led_4__PA__CFG11 CYREG_UDB_PA0_CFG11
#define led_4__PA__CFG12 CYREG_UDB_PA0_CFG12
#define led_4__PA__CFG13 CYREG_UDB_PA0_CFG13
#define led_4__PA__CFG14 CYREG_UDB_PA0_CFG14
#define led_4__PA__CFG2 CYREG_UDB_PA0_CFG2
#define led_4__PA__CFG3 CYREG_UDB_PA0_CFG3
#define led_4__PA__CFG4 CYREG_UDB_PA0_CFG4
#define led_4__PA__CFG5 CYREG_UDB_PA0_CFG5
#define led_4__PA__CFG6 CYREG_UDB_PA0_CFG6
#define led_4__PA__CFG7 CYREG_UDB_PA0_CFG7
#define led_4__PA__CFG8 CYREG_UDB_PA0_CFG8
#define led_4__PA__CFG9 CYREG_UDB_PA0_CFG9
#define led_4__PC CYREG_GPIO_PRT5_PC
#define led_4__PC2 CYREG_GPIO_PRT5_PC2
#define led_4__PORT 5u
#define led_4__PS CYREG_GPIO_PRT5_PS
#define led_4__SHIFT 4u
#define led_red__0__DR CYREG_GPIO_PRT5_DR
#define led_red__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define led_red__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define led_red__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define led_red__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define led_red__0__HSIOM_MASK 0x00000F00u
#define led_red__0__HSIOM_SHIFT 8u
#define led_red__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define led_red__0__INTR CYREG_GPIO_PRT5_INTR
#define led_red__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define led_red__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define led_red__0__MASK 0x04u
#define led_red__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define led_red__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define led_red__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define led_red__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define led_red__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define led_red__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define led_red__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define led_red__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define led_red__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define led_red__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define led_red__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define led_red__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define led_red__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define led_red__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define led_red__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define led_red__0__PC CYREG_GPIO_PRT5_PC
#define led_red__0__PC2 CYREG_GPIO_PRT5_PC2
#define led_red__0__PORT 5u
#define led_red__0__PS CYREG_GPIO_PRT5_PS
#define led_red__0__SHIFT 2u
#define led_red__DR CYREG_GPIO_PRT5_DR
#define led_red__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define led_red__DR_INV CYREG_GPIO_PRT5_DR_INV
#define led_red__DR_SET CYREG_GPIO_PRT5_DR_SET
#define led_red__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define led_red__INTR CYREG_GPIO_PRT5_INTR
#define led_red__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define led_red__INTSTAT CYREG_GPIO_PRT5_INTR
#define led_red__MASK 0x04u
#define led_red__PA__CFG0 CYREG_UDB_PA0_CFG0
#define led_red__PA__CFG1 CYREG_UDB_PA0_CFG1
#define led_red__PA__CFG10 CYREG_UDB_PA0_CFG10
#define led_red__PA__CFG11 CYREG_UDB_PA0_CFG11
#define led_red__PA__CFG12 CYREG_UDB_PA0_CFG12
#define led_red__PA__CFG13 CYREG_UDB_PA0_CFG13
#define led_red__PA__CFG14 CYREG_UDB_PA0_CFG14
#define led_red__PA__CFG2 CYREG_UDB_PA0_CFG2
#define led_red__PA__CFG3 CYREG_UDB_PA0_CFG3
#define led_red__PA__CFG4 CYREG_UDB_PA0_CFG4
#define led_red__PA__CFG5 CYREG_UDB_PA0_CFG5
#define led_red__PA__CFG6 CYREG_UDB_PA0_CFG6
#define led_red__PA__CFG7 CYREG_UDB_PA0_CFG7
#define led_red__PA__CFG8 CYREG_UDB_PA0_CFG8
#define led_red__PA__CFG9 CYREG_UDB_PA0_CFG9
#define led_red__PC CYREG_GPIO_PRT5_PC
#define led_red__PC2 CYREG_GPIO_PRT5_PC2
#define led_red__PORT 5u
#define led_red__PS CYREG_GPIO_PRT5_PS
#define led_red__SHIFT 2u

/* Pin_1 */
#define Pin_1__0__DR CYREG_GPIO_PRT2_DR
#define Pin_1__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Pin_1__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Pin_1__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Pin_1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Pin_1__0__HSIOM_MASK 0x0000F000u
#define Pin_1__0__HSIOM_SHIFT 12u
#define Pin_1__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_1__0__INTR CYREG_GPIO_PRT2_INTR
#define Pin_1__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_1__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Pin_1__0__MASK 0x08u
#define Pin_1__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define Pin_1__0__OUT_SEL_SHIFT 6u
#define Pin_1__0__OUT_SEL_VAL 2u
#define Pin_1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_1__0__PC CYREG_GPIO_PRT2_PC
#define Pin_1__0__PC2 CYREG_GPIO_PRT2_PC2
#define Pin_1__0__PORT 2u
#define Pin_1__0__PS CYREG_GPIO_PRT2_PS
#define Pin_1__0__SHIFT 3u
#define Pin_1__DR CYREG_GPIO_PRT2_DR
#define Pin_1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Pin_1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Pin_1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Pin_1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_1__INTR CYREG_GPIO_PRT2_INTR
#define Pin_1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_1__INTSTAT CYREG_GPIO_PRT2_INTR
#define Pin_1__MASK 0x08u
#define Pin_1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_1__PC CYREG_GPIO_PRT2_PC
#define Pin_1__PC2 CYREG_GPIO_PRT2_PC2
#define Pin_1__PORT 2u
#define Pin_1__PS CYREG_GPIO_PRT2_PS
#define Pin_1__SHIFT 3u

/* Timer */
#define Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL5
#define Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST5
#define Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_UDB_W8_MSK5
#define Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL5
#define Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_UDB_W8_ST5
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL3
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL3
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL3
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL3
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL3
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK3
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK3
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK3
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK3
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL3
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL3
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_COUNT_REG CYREG_UDB_W32_CTL3
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK3
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL3
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL3
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK3
#define Timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_UDB_W16_A02
#define Timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_UDB_W16_A12
#define Timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_UDB_W16_D02
#define Timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_UDB_W16_D12
#define Timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define Timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_UDB_W16_F02
#define Timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_UDB_W16_F12
#define Timer_TimerUDB_sT32_timerdp_u0__32BIT_A0_REG CYREG_UDB_W32_A02
#define Timer_TimerUDB_sT32_timerdp_u0__32BIT_A1_REG CYREG_UDB_W32_A12
#define Timer_TimerUDB_sT32_timerdp_u0__32BIT_D0_REG CYREG_UDB_W32_D02
#define Timer_TimerUDB_sT32_timerdp_u0__32BIT_D1_REG CYREG_UDB_W32_D12
#define Timer_TimerUDB_sT32_timerdp_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL2
#define Timer_TimerUDB_sT32_timerdp_u0__32BIT_F0_REG CYREG_UDB_W32_F02
#define Timer_TimerUDB_sT32_timerdp_u0__32BIT_F1_REG CYREG_UDB_W32_F12
#define Timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_UDB_CAT16_A2
#define Timer_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_UDB_W8_A02
#define Timer_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_UDB_W8_A12
#define Timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_UDB_CAT16_D2
#define Timer_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_UDB_W8_D02
#define Timer_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_UDB_W8_D12
#define Timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define Timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_UDB_CAT16_F2
#define Timer_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_UDB_W8_F02
#define Timer_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_UDB_W8_F12
#define Timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_UDB_W16_A03
#define Timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_UDB_W16_A13
#define Timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_UDB_W16_D03
#define Timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_UDB_W16_D13
#define Timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL3
#define Timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_UDB_W16_F03
#define Timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_UDB_W16_F13
#define Timer_TimerUDB_sT32_timerdp_u1__32BIT_A0_REG CYREG_UDB_W32_A03
#define Timer_TimerUDB_sT32_timerdp_u1__32BIT_A1_REG CYREG_UDB_W32_A13
#define Timer_TimerUDB_sT32_timerdp_u1__32BIT_D0_REG CYREG_UDB_W32_D03
#define Timer_TimerUDB_sT32_timerdp_u1__32BIT_D1_REG CYREG_UDB_W32_D13
#define Timer_TimerUDB_sT32_timerdp_u1__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL3
#define Timer_TimerUDB_sT32_timerdp_u1__32BIT_F0_REG CYREG_UDB_W32_F03
#define Timer_TimerUDB_sT32_timerdp_u1__32BIT_F1_REG CYREG_UDB_W32_F13
#define Timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_UDB_CAT16_A3
#define Timer_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_UDB_W8_A03
#define Timer_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_UDB_W8_A13
#define Timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_UDB_CAT16_D3
#define Timer_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_UDB_W8_D03
#define Timer_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_UDB_W8_D13
#define Timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define Timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_UDB_CAT16_F3
#define Timer_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_UDB_W8_F03
#define Timer_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_UDB_W8_F13
#define Timer_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define Timer_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define Timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_UDB_W16_A04
#define Timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_UDB_W16_A14
#define Timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_UDB_W16_D04
#define Timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_UDB_W16_D14
#define Timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL4
#define Timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_UDB_W16_F04
#define Timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_UDB_W16_F14
#define Timer_TimerUDB_sT32_timerdp_u2__32BIT_A0_REG CYREG_UDB_W32_A04
#define Timer_TimerUDB_sT32_timerdp_u2__32BIT_A1_REG CYREG_UDB_W32_A14
#define Timer_TimerUDB_sT32_timerdp_u2__32BIT_D0_REG CYREG_UDB_W32_D04
#define Timer_TimerUDB_sT32_timerdp_u2__32BIT_D1_REG CYREG_UDB_W32_D14
#define Timer_TimerUDB_sT32_timerdp_u2__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL4
#define Timer_TimerUDB_sT32_timerdp_u2__32BIT_F0_REG CYREG_UDB_W32_F04
#define Timer_TimerUDB_sT32_timerdp_u2__32BIT_F1_REG CYREG_UDB_W32_F14
#define Timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_UDB_CAT16_A4
#define Timer_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_UDB_W8_A04
#define Timer_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_UDB_W8_A14
#define Timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_UDB_CAT16_D4
#define Timer_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_UDB_W8_D04
#define Timer_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_UDB_W8_D14
#define Timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL4
#define Timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_UDB_CAT16_F4
#define Timer_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_UDB_W8_F04
#define Timer_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_UDB_W8_F14
#define Timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG CYREG_UDB_W16_A05
#define Timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG CYREG_UDB_W16_A15
#define Timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG CYREG_UDB_W16_D05
#define Timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG CYREG_UDB_W16_D15
#define Timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL5
#define Timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG CYREG_UDB_W16_F05
#define Timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG CYREG_UDB_W16_F15
#define Timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_UDB_CAT16_A5
#define Timer_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_UDB_W8_A05
#define Timer_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_UDB_W8_A15
#define Timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_UDB_CAT16_D5
#define Timer_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_UDB_W8_D05
#define Timer_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_UDB_W8_D15
#define Timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL5
#define Timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_UDB_CAT16_F5
#define Timer_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_UDB_W8_F05
#define Timer_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_UDB_W8_F15

/* Clock_1 */
#define Clock_1__CTRL_REGISTER CYREG_PERI_PCLK_CTL19
#define Clock_1__DIV_ID 0x00000040u
#define Clock_1__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define Clock_1__PA_DIV_ID 0x000000FFu

/* Miscellaneous */
#define CY_PROJECT_NAME "nixie_control"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x101311A0u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4L
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4L_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_UNCOMPRESSED
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 8u
#define CYDEV_DFT_SELECT_CLK1 9u
#define CYDEV_DMA_CHANNELS_AVAILABLE 32
#define CYDEV_HEAP_SIZE 0x0100
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 14u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_RTC_SOURCE_DIV 32768
#define CYDEV_RTC_SOURCE_WDT 0u
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VBUS 5.0
#define CYDEV_VBUS_MV 5000
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO 3.3
#define CYDEV_VDDIO_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYDEV_WDT0_DIV 32768
#define CYIPBLOCK_m0s8can_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 2
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udb_VERSION 1
#define CYIPBLOCK_m0s8usbdss_VERSION 2
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
