<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/tallguydesi/Documents/Dino-Game-128x64-OLED-using-FPGA/impl/gwsynthesis/Functional_60FPS.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/tallguydesi/Documents/Dino-Game-128x64-OLED-using-FPGA/src/Functional_60FPS.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/tallguydesi/Documents/Dino-Game-128x64-OLED-using-FPGA/src/Functional_60FPS.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Dec  5 20:47:38 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>666</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>529</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>24</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>11</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>frameNumbers[0]</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>driver/frameNumber_0_s1/Q </td>
</tr>
<tr>
<td>3</td>
<td>score_tick</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>score_counter_only/score_clock_s1/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">23.671(MHz)</td>
<td>18</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>frameNumbers[0]</td>
<td>50.000(MHz)</td>
<td>82.552(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>score_tick</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">40.237(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-157.435</td>
<td>8</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>frameNumbers[0]</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>frameNumbers[0]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>score_tick</td>
<td>Setup</td>
<td>-46.833</td>
<td>14</td>
</tr>
<tr>
<td>score_tick</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-39.600</td>
<td>patternGen/score_10_s3/Q</td>
<td>patternGen/currentState_0_s0/CE</td>
<td>score_tick:[R]</td>
<td>frameNumbers[0]:[R]</td>
<td>20.000</td>
<td>0.498</td>
<td>59.028</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-39.600</td>
<td>patternGen/score_10_s3/Q</td>
<td>patternGen/currentState_1_s0/CE</td>
<td>score_tick:[R]</td>
<td>frameNumbers[0]:[R]</td>
<td>20.000</td>
<td>0.498</td>
<td>59.028</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-39.365</td>
<td>patternGen/score_10_s3/Q</td>
<td>driver/dataToSend_3_s7/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-3.029</td>
<td>61.964</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-38.713</td>
<td>patternGen/score_10_s3/Q</td>
<td>driver/dataToSend_6_s7/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-3.029</td>
<td>61.311</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-37.610</td>
<td>patternGen/score_10_s3/Q</td>
<td>driver/dataToSend_5_s7/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-3.029</td>
<td>60.209</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-36.984</td>
<td>patternGen/score_10_s3/Q</td>
<td>driver/dataToSend_1_s7/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-3.029</td>
<td>59.583</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-36.492</td>
<td>patternGen/score_10_s3/Q</td>
<td>driver/dataToSend_2_s7/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-3.029</td>
<td>59.090</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-35.598</td>
<td>patternGen/score_10_s3/Q</td>
<td>driver/dataToSend_4_s7/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-3.029</td>
<td>58.197</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-35.593</td>
<td>patternGen/score_10_s3/Q</td>
<td>driver/dataToSend_7_s7/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-3.029</td>
<td>58.192</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-34.045</td>
<td>patternGen/score_10_s3/Q</td>
<td>driver/dataToSend_0_s8/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-3.029</td>
<td>56.644</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-4.853</td>
<td>patternGen/score_10_s3/Q</td>
<td>patternGen/score_6_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.453</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-4.762</td>
<td>patternGen/score_10_s3/Q</td>
<td>patternGen/score_10_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.362</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-4.643</td>
<td>patternGen/score_10_s3/Q</td>
<td>patternGen/score_9_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.243</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-4.591</td>
<td>patternGen/score_10_s3/Q</td>
<td>patternGen/score_7_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.191</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-4.499</td>
<td>patternGen/score_10_s3/Q</td>
<td>patternGen/score_8_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.099</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-4.427</td>
<td>patternGen/score_10_s3/Q</td>
<td>patternGen/score_11_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.027</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-4.123</td>
<td>patternGen/score_10_s3/Q</td>
<td>patternGen/score_13_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>23.723</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-3.763</td>
<td>patternGen/score_10_s3/Q</td>
<td>patternGen/score_5_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>23.363</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-3.593</td>
<td>patternGen/score_10_s3/Q</td>
<td>patternGen/score_12_s4/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>23.193</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-2.537</td>
<td>patternGen/score_10_s3/Q</td>
<td>patternGen/score_3_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.137</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-2.441</td>
<td>patternGen/score_10_s3/Q</td>
<td>patternGen/score_4_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>22.041</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.663</td>
<td>patternGen/score_10_s3/Q</td>
<td>patternGen/score_1_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>21.263</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.490</td>
<td>patternGen/score_10_s3/Q</td>
<td>patternGen/score_0_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>20.090</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.448</td>
<td>patternGen/score_10_s3/Q</td>
<td>patternGen/score_2_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>20.048</td>
</tr>
<tr>
<td>25</td>
<td>0.652</td>
<td>patternGen/score_11_s3/Q</td>
<td>patternGen/numerics_numerics_0_0_s/AD[6]</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-3.029</td>
<td>22.303</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.613</td>
<td>score_counter_only/n45_s2/I0</td>
<td>score_counter_only/score_clock_s1/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>0.728</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.756</td>
<td>driver/n947_s14/I0</td>
<td>driver/frameNumber_0_s1/D</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>1.585</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.753</td>
<td>driver/n947_s14/I0</td>
<td>patternGen/n95_s0/A[0]</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>1.511</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.407</td>
<td>driver/n946_s14/I2</td>
<td>driver/frameNumber_1_s1/D</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>1.934</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.001</td>
<td>driver/n945_s14/I1</td>
<td>driver/frameNumber_2_s1/D</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>2.340</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.905</td>
<td>driver/n946_s14/I2</td>
<td>patternGen/n95_s0/A[1]</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>2.359</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.763</td>
<td>driver/n945_s14/I1</td>
<td>patternGen/n95_s0/A[2]</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>2.502</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.623</td>
<td>driver/n944_s15/I1</td>
<td>driver/frameNumber_3_s1/D</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>2.718</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.433</td>
<td>patternGen/score_13_s3/Q</td>
<td>patternGen/numerics_numerics_0_0_s/AD[9]</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.274</td>
<td>2.025</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.314</td>
<td>driver/n944_s15/I1</td>
<td>patternGen/n95_s0/A[3]</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>2.950</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.030</td>
<td>driver/n943_s15/I1</td>
<td>driver/frameNumber_5_s1/D</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>3.311</td>
</tr>
<tr>
<td>12</td>
<td>0.313</td>
<td>driver/n943_s15/I1</td>
<td>driver/frameNumber_4_s1/D</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>3.654</td>
</tr>
<tr>
<td>13</td>
<td>0.321</td>
<td>driver/n943_s15/I1</td>
<td>patternGen/n95_s0/A[4]</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>3.587</td>
</tr>
<tr>
<td>14</td>
<td>0.471</td>
<td>driver/n943_s15/I1</td>
<td>driver/frameNumber_6_s1/D</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>3.812</td>
</tr>
<tr>
<td>15</td>
<td>0.478</td>
<td>patternGen/currentState_0_s0/Q</td>
<td>jump_inst/jumpCounter_0_s0/RESET</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.627</td>
<td>3.147</td>
</tr>
<tr>
<td>16</td>
<td>0.522</td>
<td>driver/n943_s15/I1</td>
<td>patternGen/n95_s0/A[5]</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>3.787</td>
</tr>
<tr>
<td>17</td>
<td>0.566</td>
<td>driver/dataToSend_0_s3/Q</td>
<td>driver/dataToSend_5_s4/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.578</td>
</tr>
<tr>
<td>18</td>
<td>0.566</td>
<td>driver/dataToSend_0_s3/Q</td>
<td>driver/dataToSend_4_s4/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.578</td>
</tr>
<tr>
<td>19</td>
<td>0.566</td>
<td>driver/dataToSend_0_s3/Q</td>
<td>driver/dataToSend_3_s4/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.578</td>
</tr>
<tr>
<td>20</td>
<td>0.614</td>
<td>patternGen/score_13_s3/Q</td>
<td>patternGen/numerics_numerics_0_0_s/AD[7]</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.274</td>
<td>3.072</td>
</tr>
<tr>
<td>21</td>
<td>0.629</td>
<td>patternGen/score_11_s3/Q</td>
<td>patternGen/numerics_numerics_0_0_s/AD[8]</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.274</td>
<td>3.086</td>
</tr>
<tr>
<td>22</td>
<td>0.690</td>
<td>patternGen/prevFrame_0_s0/D</td>
<td>patternGen/prevFrame_0_s0/D</td>
<td>frameNumbers[0]:[R]</td>
<td>frameNumbers[0]:[R]</td>
<td>0.000</td>
<td>-0.684</td>
<td>1.375</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>jump_inst/jumpCounter_0_s0/Q</td>
<td>jump_inst/jumpCounter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>driver/counter_0_s1/Q</td>
<td>driver/counter_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>driver/bitNumber_3_s1/Q</td>
<td>driver/bitNumber_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>driver/frameWaitCounter_30_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>driver/frameWaitCounter_29_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>driver/frameWaitCounter_27_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>driver/frameWaitCounter_23_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>driver/frameWaitCounter_15_s0</td>
</tr>
<tr>
<td>6</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>driver/sdin_s0</td>
</tr>
<tr>
<td>7</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>driver/counter_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>jump_inst/jumpCounter_22_s0</td>
</tr>
<tr>
<td>9</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>jump_inst/jumpCounter_23_s0</td>
</tr>
<tr>
<td>10</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>driver/counter_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-39.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/currentState_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/score_10_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R18C12[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_10_s3/Q</td>
</tr>
<tr>
<td>3.703</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>patternGen/speedFactor_4_s18/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s18/F</td>
</tr>
<tr>
<td>5.025</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>patternGen/speedFactor_3_s20/I1</td>
</tr>
<tr>
<td>5.847</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s20/F</td>
</tr>
<tr>
<td>5.852</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/speedFactor_3_s13/I2</td>
</tr>
<tr>
<td>6.884</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s13/F</td>
</tr>
<tr>
<td>8.184</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/speedFactor_3_s12/I3</td>
</tr>
<tr>
<td>9.216</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s12/F</td>
</tr>
<tr>
<td>9.743</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>patternGen/speedFactor_2_s17/I2</td>
</tr>
<tr>
<td>10.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s17/F</td>
</tr>
<tr>
<td>11.589</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/n79_s38/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s38/F</td>
</tr>
<tr>
<td>12.637</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>patternGen/n79_s30/I2</td>
</tr>
<tr>
<td>13.736</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s30/F</td>
</tr>
<tr>
<td>14.552</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>patternGen/n79_s24/I3</td>
</tr>
<tr>
<td>15.374</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>15.384</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>patternGen/n79_s21/I2</td>
</tr>
<tr>
<td>16.416</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>17.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td>patternGen/speedFactor_3_s27/I1</td>
</tr>
<tr>
<td>17.851</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s27/F</td>
</tr>
<tr>
<td>18.272</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>patternGen/speedFactor_4_s8/I1</td>
</tr>
<tr>
<td>19.094</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s8/F</td>
</tr>
<tr>
<td>19.904</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>patternGen/speedFactor_6_s8/I3</td>
</tr>
<tr>
<td>20.706</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s8/F</td>
</tr>
<tr>
<td>21.127</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>patternGen/speedFactor_6_s9/I0</td>
</tr>
<tr>
<td>22.226</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s9/F</td>
</tr>
<tr>
<td>23.370</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/B[6]</td>
</tr>
<tr>
<td>23.876</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n95_s0/DOUT[11]</td>
</tr>
<tr>
<td>27.455</td>
<td>3.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td>driver/n975_s86/I2</td>
</tr>
<tr>
<td>28.481</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td style=" background: #97FFFF;">driver/n975_s86/F</td>
</tr>
<tr>
<td>28.900</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[3][B]</td>
<td>driver/n975_s82/I1</td>
</tr>
<tr>
<td>29.999</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C20[3][B]</td>
<td style=" background: #97FFFF;">driver/n975_s82/F</td>
</tr>
<tr>
<td>33.725</td>
<td>3.725</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>patternGen/currentState_1_s48/I1</td>
</tr>
<tr>
<td>34.351</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s48/F</td>
</tr>
<tr>
<td>35.336</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>driver/n975_s80/I1</td>
</tr>
<tr>
<td>36.435</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">driver/n975_s80/F</td>
</tr>
<tr>
<td>36.441</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>driver/n975_s76/I1</td>
</tr>
<tr>
<td>37.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C16[2][A]</td>
<td style=" background: #97FFFF;">driver/n975_s76/F</td>
</tr>
<tr>
<td>38.698</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>patternGen/currentState_1_s25/I3</td>
</tr>
<tr>
<td>39.797</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s25/F</td>
</tr>
<tr>
<td>41.607</td>
<td>1.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>patternGen/currentState_1_s14/I2</td>
</tr>
<tr>
<td>42.232</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C15[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s14/F</td>
</tr>
<tr>
<td>42.654</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>driver/n975_s65/I0</td>
</tr>
<tr>
<td>43.753</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C14[0][B]</td>
<td style=" background: #97FFFF;">driver/n975_s65/F</td>
</tr>
<tr>
<td>44.578</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>driver/n975_s51/I0</td>
</tr>
<tr>
<td>45.610</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C15[0][B]</td>
<td style=" background: #97FFFF;">driver/n975_s51/F</td>
</tr>
<tr>
<td>46.430</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>patternGen/currentState_1_s16/I0</td>
</tr>
<tr>
<td>47.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s16/F</td>
</tr>
<tr>
<td>48.437</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>driver/n975_s91/I2</td>
</tr>
<tr>
<td>49.536</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C23[0][A]</td>
<td style=" background: #97FFFF;">driver/n975_s91/F</td>
</tr>
<tr>
<td>51.169</td>
<td>1.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>driver/n975_s28/I0</td>
</tr>
<tr>
<td>52.268</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C18[2][B]</td>
<td style=" background: #97FFFF;">driver/n975_s28/F</td>
</tr>
<tr>
<td>53.277</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td>driver/n975_s31/I0</td>
</tr>
<tr>
<td>54.099</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">driver/n975_s31/F</td>
</tr>
<tr>
<td>55.243</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>patternGen/currentState_1_s7/I3</td>
</tr>
<tr>
<td>56.065</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s7/F</td>
</tr>
<tr>
<td>56.401</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][B]</td>
<td>patternGen/currentState_1_s5/I2</td>
</tr>
<tr>
<td>57.433</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s5/F</td>
</tr>
<tr>
<td>59.057</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td>patternGen/currentState_1_s3/I2</td>
</tr>
<tr>
<td>59.682</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C12[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s3/F</td>
</tr>
<tr>
<td>60.473</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td style=" font-weight:bold;">patternGen/currentState_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R17C19[0][A]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>20.947</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>patternGen/currentState_0_s0/CLK</td>
</tr>
<tr>
<td>20.917</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>patternGen/currentState_0_s0</td>
</tr>
<tr>
<td>20.874</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>patternGen/currentState_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.498</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>31</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 27.034, 45.798%; route: 31.536, 53.425%; tC2Q: 0.458, 0.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.947, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-39.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/currentState_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/score_10_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R18C12[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_10_s3/Q</td>
</tr>
<tr>
<td>3.703</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>patternGen/speedFactor_4_s18/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s18/F</td>
</tr>
<tr>
<td>5.025</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>patternGen/speedFactor_3_s20/I1</td>
</tr>
<tr>
<td>5.847</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s20/F</td>
</tr>
<tr>
<td>5.852</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/speedFactor_3_s13/I2</td>
</tr>
<tr>
<td>6.884</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s13/F</td>
</tr>
<tr>
<td>8.184</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/speedFactor_3_s12/I3</td>
</tr>
<tr>
<td>9.216</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s12/F</td>
</tr>
<tr>
<td>9.743</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>patternGen/speedFactor_2_s17/I2</td>
</tr>
<tr>
<td>10.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s17/F</td>
</tr>
<tr>
<td>11.589</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/n79_s38/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s38/F</td>
</tr>
<tr>
<td>12.637</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>patternGen/n79_s30/I2</td>
</tr>
<tr>
<td>13.736</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s30/F</td>
</tr>
<tr>
<td>14.552</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>patternGen/n79_s24/I3</td>
</tr>
<tr>
<td>15.374</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>15.384</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>patternGen/n79_s21/I2</td>
</tr>
<tr>
<td>16.416</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>17.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td>patternGen/speedFactor_3_s27/I1</td>
</tr>
<tr>
<td>17.851</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s27/F</td>
</tr>
<tr>
<td>18.272</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>patternGen/speedFactor_4_s8/I1</td>
</tr>
<tr>
<td>19.094</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s8/F</td>
</tr>
<tr>
<td>19.904</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>patternGen/speedFactor_6_s8/I3</td>
</tr>
<tr>
<td>20.706</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s8/F</td>
</tr>
<tr>
<td>21.127</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>patternGen/speedFactor_6_s9/I0</td>
</tr>
<tr>
<td>22.226</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s9/F</td>
</tr>
<tr>
<td>23.370</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/B[6]</td>
</tr>
<tr>
<td>23.876</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n95_s0/DOUT[11]</td>
</tr>
<tr>
<td>27.455</td>
<td>3.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td>driver/n975_s86/I2</td>
</tr>
<tr>
<td>28.481</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td style=" background: #97FFFF;">driver/n975_s86/F</td>
</tr>
<tr>
<td>28.900</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[3][B]</td>
<td>driver/n975_s82/I1</td>
</tr>
<tr>
<td>29.999</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C20[3][B]</td>
<td style=" background: #97FFFF;">driver/n975_s82/F</td>
</tr>
<tr>
<td>33.725</td>
<td>3.725</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>patternGen/currentState_1_s48/I1</td>
</tr>
<tr>
<td>34.351</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s48/F</td>
</tr>
<tr>
<td>35.336</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>driver/n975_s80/I1</td>
</tr>
<tr>
<td>36.435</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">driver/n975_s80/F</td>
</tr>
<tr>
<td>36.441</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>driver/n975_s76/I1</td>
</tr>
<tr>
<td>37.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C16[2][A]</td>
<td style=" background: #97FFFF;">driver/n975_s76/F</td>
</tr>
<tr>
<td>38.698</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>patternGen/currentState_1_s25/I3</td>
</tr>
<tr>
<td>39.797</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s25/F</td>
</tr>
<tr>
<td>41.607</td>
<td>1.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>patternGen/currentState_1_s14/I2</td>
</tr>
<tr>
<td>42.232</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C15[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s14/F</td>
</tr>
<tr>
<td>42.654</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>driver/n975_s65/I0</td>
</tr>
<tr>
<td>43.753</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C14[0][B]</td>
<td style=" background: #97FFFF;">driver/n975_s65/F</td>
</tr>
<tr>
<td>44.578</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>driver/n975_s51/I0</td>
</tr>
<tr>
<td>45.610</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C15[0][B]</td>
<td style=" background: #97FFFF;">driver/n975_s51/F</td>
</tr>
<tr>
<td>46.430</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>patternGen/currentState_1_s16/I0</td>
</tr>
<tr>
<td>47.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s16/F</td>
</tr>
<tr>
<td>48.437</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>driver/n975_s91/I2</td>
</tr>
<tr>
<td>49.536</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C23[0][A]</td>
<td style=" background: #97FFFF;">driver/n975_s91/F</td>
</tr>
<tr>
<td>51.169</td>
<td>1.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>driver/n975_s28/I0</td>
</tr>
<tr>
<td>52.268</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C18[2][B]</td>
<td style=" background: #97FFFF;">driver/n975_s28/F</td>
</tr>
<tr>
<td>53.277</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td>driver/n975_s31/I0</td>
</tr>
<tr>
<td>54.099</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">driver/n975_s31/F</td>
</tr>
<tr>
<td>55.243</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>patternGen/currentState_1_s7/I3</td>
</tr>
<tr>
<td>56.065</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s7/F</td>
</tr>
<tr>
<td>56.401</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][B]</td>
<td>patternGen/currentState_1_s5/I2</td>
</tr>
<tr>
<td>57.433</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s5/F</td>
</tr>
<tr>
<td>59.057</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td>patternGen/currentState_1_s3/I2</td>
</tr>
<tr>
<td>59.682</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C12[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s3/F</td>
</tr>
<tr>
<td>60.473</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td style=" font-weight:bold;">patternGen/currentState_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R17C19[0][A]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>20.947</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>patternGen/currentState_1_s0/CLK</td>
</tr>
<tr>
<td>20.917</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>patternGen/currentState_1_s0</td>
</tr>
<tr>
<td>20.874</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>patternGen/currentState_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.498</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>31</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 27.034, 45.798%; route: 31.536, 53.425%; tC2Q: 0.458, 0.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.947, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-39.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>63.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_3_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/score_10_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R18C12[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_10_s3/Q</td>
</tr>
<tr>
<td>3.703</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>patternGen/speedFactor_4_s18/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s18/F</td>
</tr>
<tr>
<td>5.025</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>patternGen/speedFactor_3_s20/I1</td>
</tr>
<tr>
<td>5.847</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s20/F</td>
</tr>
<tr>
<td>5.852</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/speedFactor_3_s13/I2</td>
</tr>
<tr>
<td>6.884</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s13/F</td>
</tr>
<tr>
<td>8.184</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/speedFactor_3_s12/I3</td>
</tr>
<tr>
<td>9.216</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s12/F</td>
</tr>
<tr>
<td>9.743</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>patternGen/speedFactor_2_s17/I2</td>
</tr>
<tr>
<td>10.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s17/F</td>
</tr>
<tr>
<td>11.589</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/n79_s38/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s38/F</td>
</tr>
<tr>
<td>12.637</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>patternGen/n79_s30/I2</td>
</tr>
<tr>
<td>13.736</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s30/F</td>
</tr>
<tr>
<td>14.552</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>patternGen/n79_s24/I3</td>
</tr>
<tr>
<td>15.374</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>15.384</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>patternGen/n79_s21/I2</td>
</tr>
<tr>
<td>16.416</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>17.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td>patternGen/speedFactor_3_s27/I1</td>
</tr>
<tr>
<td>17.851</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s27/F</td>
</tr>
<tr>
<td>18.272</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>patternGen/speedFactor_4_s8/I1</td>
</tr>
<tr>
<td>19.094</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s8/F</td>
</tr>
<tr>
<td>19.904</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>patternGen/speedFactor_6_s8/I3</td>
</tr>
<tr>
<td>20.706</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s8/F</td>
</tr>
<tr>
<td>21.127</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>patternGen/speedFactor_6_s9/I0</td>
</tr>
<tr>
<td>22.226</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s9/F</td>
</tr>
<tr>
<td>23.370</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/B[6]</td>
</tr>
<tr>
<td>23.876</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n95_s0/DOUT[11]</td>
</tr>
<tr>
<td>27.455</td>
<td>3.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td>driver/n975_s86/I2</td>
</tr>
<tr>
<td>28.481</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td style=" background: #97FFFF;">driver/n975_s86/F</td>
</tr>
<tr>
<td>28.900</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[3][B]</td>
<td>driver/n975_s82/I1</td>
</tr>
<tr>
<td>29.999</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C20[3][B]</td>
<td style=" background: #97FFFF;">driver/n975_s82/F</td>
</tr>
<tr>
<td>33.725</td>
<td>3.725</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>patternGen/currentState_1_s48/I1</td>
</tr>
<tr>
<td>34.351</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s48/F</td>
</tr>
<tr>
<td>35.336</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>driver/n975_s80/I1</td>
</tr>
<tr>
<td>36.435</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">driver/n975_s80/F</td>
</tr>
<tr>
<td>36.441</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>driver/n975_s76/I1</td>
</tr>
<tr>
<td>37.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C16[2][A]</td>
<td style=" background: #97FFFF;">driver/n975_s76/F</td>
</tr>
<tr>
<td>38.698</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>patternGen/currentState_1_s25/I3</td>
</tr>
<tr>
<td>39.797</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s25/F</td>
</tr>
<tr>
<td>41.607</td>
<td>1.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>patternGen/currentState_1_s14/I2</td>
</tr>
<tr>
<td>42.232</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C15[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s14/F</td>
</tr>
<tr>
<td>42.654</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>driver/n975_s65/I0</td>
</tr>
<tr>
<td>43.753</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C14[0][B]</td>
<td style=" background: #97FFFF;">driver/n975_s65/F</td>
</tr>
<tr>
<td>44.578</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>driver/n975_s51/I0</td>
</tr>
<tr>
<td>45.610</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C15[0][B]</td>
<td style=" background: #97FFFF;">driver/n975_s51/F</td>
</tr>
<tr>
<td>46.430</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>patternGen/currentState_1_s16/I0</td>
</tr>
<tr>
<td>47.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s16/F</td>
</tr>
<tr>
<td>48.437</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>driver/n975_s91/I2</td>
</tr>
<tr>
<td>49.536</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C23[0][A]</td>
<td style=" background: #97FFFF;">driver/n975_s91/F</td>
</tr>
<tr>
<td>51.169</td>
<td>1.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>driver/n975_s28/I0</td>
</tr>
<tr>
<td>52.268</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C18[2][B]</td>
<td style=" background: #97FFFF;">driver/n975_s28/F</td>
</tr>
<tr>
<td>53.277</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td>driver/n975_s31/I0</td>
</tr>
<tr>
<td>54.099</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">driver/n975_s31/F</td>
</tr>
<tr>
<td>54.110</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td>driver/n975_s16/I2</td>
</tr>
<tr>
<td>55.136</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td style=" background: #97FFFF;">driver/n975_s16/F</td>
</tr>
<tr>
<td>55.554</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[3][A]</td>
<td>driver/n975_s10/I2</td>
</tr>
<tr>
<td>56.180</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R16C26[3][A]</td>
<td style=" background: #97FFFF;">driver/n975_s10/F</td>
</tr>
<tr>
<td>60.897</td>
<td>4.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][B]</td>
<td>driver/n972_s12/I0</td>
</tr>
<tr>
<td>61.958</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C35[1][B]</td>
<td style=" background: #97FFFF;">driver/n972_s12/F</td>
</tr>
<tr>
<td>62.377</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>driver/n972_s9/I2</td>
</tr>
<tr>
<td>63.409</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">driver/n972_s9/F</td>
</tr>
<tr>
<td>63.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_3_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>driver/dataToSend_3_s7/CLK</td>
</tr>
<tr>
<td>24.444</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/dataToSend_3_s7</td>
</tr>
<tr>
<td>24.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C36[1][A]</td>
<td>driver/dataToSend_3_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 28.300, 45.672%; route: 33.206, 53.589%; tC2Q: 0.458, 0.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-38.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>62.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_6_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/score_10_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R18C12[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_10_s3/Q</td>
</tr>
<tr>
<td>3.703</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>patternGen/speedFactor_4_s18/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s18/F</td>
</tr>
<tr>
<td>5.025</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>patternGen/speedFactor_3_s20/I1</td>
</tr>
<tr>
<td>5.847</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s20/F</td>
</tr>
<tr>
<td>5.852</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/speedFactor_3_s13/I2</td>
</tr>
<tr>
<td>6.884</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s13/F</td>
</tr>
<tr>
<td>8.184</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/speedFactor_3_s12/I3</td>
</tr>
<tr>
<td>9.216</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s12/F</td>
</tr>
<tr>
<td>9.743</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>patternGen/speedFactor_2_s17/I2</td>
</tr>
<tr>
<td>10.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s17/F</td>
</tr>
<tr>
<td>11.589</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/n79_s38/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s38/F</td>
</tr>
<tr>
<td>12.637</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>patternGen/n79_s30/I2</td>
</tr>
<tr>
<td>13.736</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s30/F</td>
</tr>
<tr>
<td>14.552</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>patternGen/n79_s24/I3</td>
</tr>
<tr>
<td>15.374</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>15.384</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>patternGen/n79_s21/I2</td>
</tr>
<tr>
<td>16.416</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>17.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td>patternGen/speedFactor_3_s27/I1</td>
</tr>
<tr>
<td>17.851</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s27/F</td>
</tr>
<tr>
<td>18.272</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>patternGen/speedFactor_4_s8/I1</td>
</tr>
<tr>
<td>19.094</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s8/F</td>
</tr>
<tr>
<td>19.904</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>patternGen/speedFactor_6_s8/I3</td>
</tr>
<tr>
<td>20.706</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s8/F</td>
</tr>
<tr>
<td>21.127</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>patternGen/speedFactor_6_s9/I0</td>
</tr>
<tr>
<td>22.226</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s9/F</td>
</tr>
<tr>
<td>23.370</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/B[6]</td>
</tr>
<tr>
<td>23.876</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n95_s0/DOUT[11]</td>
</tr>
<tr>
<td>27.455</td>
<td>3.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td>driver/n975_s86/I2</td>
</tr>
<tr>
<td>28.481</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td style=" background: #97FFFF;">driver/n975_s86/F</td>
</tr>
<tr>
<td>28.900</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[3][B]</td>
<td>driver/n975_s82/I1</td>
</tr>
<tr>
<td>29.999</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C20[3][B]</td>
<td style=" background: #97FFFF;">driver/n975_s82/F</td>
</tr>
<tr>
<td>33.725</td>
<td>3.725</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>patternGen/currentState_1_s48/I1</td>
</tr>
<tr>
<td>34.351</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s48/F</td>
</tr>
<tr>
<td>35.336</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>driver/n975_s80/I1</td>
</tr>
<tr>
<td>36.435</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">driver/n975_s80/F</td>
</tr>
<tr>
<td>36.441</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>driver/n975_s76/I1</td>
</tr>
<tr>
<td>37.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C16[2][A]</td>
<td style=" background: #97FFFF;">driver/n975_s76/F</td>
</tr>
<tr>
<td>38.698</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>patternGen/currentState_1_s25/I3</td>
</tr>
<tr>
<td>39.797</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s25/F</td>
</tr>
<tr>
<td>41.607</td>
<td>1.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>patternGen/currentState_1_s14/I2</td>
</tr>
<tr>
<td>42.232</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C15[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s14/F</td>
</tr>
<tr>
<td>42.654</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>driver/n975_s65/I0</td>
</tr>
<tr>
<td>43.753</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C14[0][B]</td>
<td style=" background: #97FFFF;">driver/n975_s65/F</td>
</tr>
<tr>
<td>44.578</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>driver/n975_s51/I0</td>
</tr>
<tr>
<td>45.610</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C15[0][B]</td>
<td style=" background: #97FFFF;">driver/n975_s51/F</td>
</tr>
<tr>
<td>46.430</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>patternGen/currentState_1_s16/I0</td>
</tr>
<tr>
<td>47.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s16/F</td>
</tr>
<tr>
<td>48.437</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>driver/n975_s91/I2</td>
</tr>
<tr>
<td>49.536</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C23[0][A]</td>
<td style=" background: #97FFFF;">driver/n975_s91/F</td>
</tr>
<tr>
<td>51.169</td>
<td>1.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>driver/n975_s28/I0</td>
</tr>
<tr>
<td>52.268</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C18[2][B]</td>
<td style=" background: #97FFFF;">driver/n975_s28/F</td>
</tr>
<tr>
<td>53.277</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td>driver/n975_s31/I0</td>
</tr>
<tr>
<td>54.099</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">driver/n975_s31/F</td>
</tr>
<tr>
<td>54.110</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td>driver/n975_s16/I2</td>
</tr>
<tr>
<td>55.136</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td style=" background: #97FFFF;">driver/n975_s16/F</td>
</tr>
<tr>
<td>55.554</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[3][A]</td>
<td>driver/n975_s10/I2</td>
</tr>
<tr>
<td>56.180</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R16C26[3][A]</td>
<td style=" background: #97FFFF;">driver/n975_s10/F</td>
</tr>
<tr>
<td>60.897</td>
<td>4.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][B]</td>
<td>driver/n969_s12/I0</td>
</tr>
<tr>
<td>61.719</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][B]</td>
<td style=" background: #97FFFF;">driver/n969_s12/F</td>
</tr>
<tr>
<td>61.724</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>driver/n969_s9/I2</td>
</tr>
<tr>
<td>62.756</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">driver/n969_s9/F</td>
</tr>
<tr>
<td>62.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_6_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>driver/dataToSend_6_s7/CLK</td>
</tr>
<tr>
<td>24.444</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/dataToSend_6_s7</td>
</tr>
<tr>
<td>24.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>driver/dataToSend_6_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 28.061, 45.768%; route: 32.792, 53.485%; tC2Q: 0.458, 0.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-37.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_5_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/score_10_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R18C12[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_10_s3/Q</td>
</tr>
<tr>
<td>3.703</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>patternGen/speedFactor_4_s18/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s18/F</td>
</tr>
<tr>
<td>5.025</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>patternGen/speedFactor_3_s20/I1</td>
</tr>
<tr>
<td>5.847</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s20/F</td>
</tr>
<tr>
<td>5.852</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/speedFactor_3_s13/I2</td>
</tr>
<tr>
<td>6.884</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s13/F</td>
</tr>
<tr>
<td>8.184</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/speedFactor_3_s12/I3</td>
</tr>
<tr>
<td>9.216</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s12/F</td>
</tr>
<tr>
<td>9.743</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>patternGen/speedFactor_2_s17/I2</td>
</tr>
<tr>
<td>10.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s17/F</td>
</tr>
<tr>
<td>11.589</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/n79_s38/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s38/F</td>
</tr>
<tr>
<td>12.637</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>patternGen/n79_s30/I2</td>
</tr>
<tr>
<td>13.736</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s30/F</td>
</tr>
<tr>
<td>14.552</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>patternGen/n79_s24/I3</td>
</tr>
<tr>
<td>15.374</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>15.384</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>patternGen/n79_s21/I2</td>
</tr>
<tr>
<td>16.416</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>17.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td>patternGen/speedFactor_3_s27/I1</td>
</tr>
<tr>
<td>17.851</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s27/F</td>
</tr>
<tr>
<td>18.272</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>patternGen/speedFactor_4_s8/I1</td>
</tr>
<tr>
<td>19.094</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s8/F</td>
</tr>
<tr>
<td>19.904</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>patternGen/speedFactor_6_s8/I3</td>
</tr>
<tr>
<td>20.706</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s8/F</td>
</tr>
<tr>
<td>21.127</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>patternGen/speedFactor_6_s9/I0</td>
</tr>
<tr>
<td>22.226</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s9/F</td>
</tr>
<tr>
<td>23.370</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/B[6]</td>
</tr>
<tr>
<td>23.876</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n95_s0/DOUT[11]</td>
</tr>
<tr>
<td>27.455</td>
<td>3.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td>driver/n975_s86/I2</td>
</tr>
<tr>
<td>28.481</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td style=" background: #97FFFF;">driver/n975_s86/F</td>
</tr>
<tr>
<td>28.900</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[3][B]</td>
<td>driver/n975_s82/I1</td>
</tr>
<tr>
<td>29.999</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C20[3][B]</td>
<td style=" background: #97FFFF;">driver/n975_s82/F</td>
</tr>
<tr>
<td>33.725</td>
<td>3.725</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>patternGen/currentState_1_s48/I1</td>
</tr>
<tr>
<td>34.351</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s48/F</td>
</tr>
<tr>
<td>35.336</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>driver/n975_s80/I1</td>
</tr>
<tr>
<td>36.435</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">driver/n975_s80/F</td>
</tr>
<tr>
<td>36.441</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>driver/n975_s76/I1</td>
</tr>
<tr>
<td>37.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C16[2][A]</td>
<td style=" background: #97FFFF;">driver/n975_s76/F</td>
</tr>
<tr>
<td>38.698</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>patternGen/currentState_1_s25/I3</td>
</tr>
<tr>
<td>39.797</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s25/F</td>
</tr>
<tr>
<td>41.607</td>
<td>1.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>patternGen/currentState_1_s14/I2</td>
</tr>
<tr>
<td>42.232</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C15[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s14/F</td>
</tr>
<tr>
<td>42.654</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>driver/n975_s65/I0</td>
</tr>
<tr>
<td>43.753</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C14[0][B]</td>
<td style=" background: #97FFFF;">driver/n975_s65/F</td>
</tr>
<tr>
<td>44.578</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>driver/n975_s51/I0</td>
</tr>
<tr>
<td>45.610</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C15[0][B]</td>
<td style=" background: #97FFFF;">driver/n975_s51/F</td>
</tr>
<tr>
<td>46.430</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>patternGen/currentState_1_s16/I0</td>
</tr>
<tr>
<td>47.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s16/F</td>
</tr>
<tr>
<td>48.437</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>driver/n975_s91/I2</td>
</tr>
<tr>
<td>49.536</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C23[0][A]</td>
<td style=" background: #97FFFF;">driver/n975_s91/F</td>
</tr>
<tr>
<td>51.169</td>
<td>1.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>driver/n975_s28/I0</td>
</tr>
<tr>
<td>52.268</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C18[2][B]</td>
<td style=" background: #97FFFF;">driver/n975_s28/F</td>
</tr>
<tr>
<td>53.277</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td>driver/n975_s31/I0</td>
</tr>
<tr>
<td>54.099</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">driver/n975_s31/F</td>
</tr>
<tr>
<td>54.110</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td>driver/n975_s16/I2</td>
</tr>
<tr>
<td>55.136</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td style=" background: #97FFFF;">driver/n975_s16/F</td>
</tr>
<tr>
<td>55.554</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[3][A]</td>
<td>driver/n975_s10/I2</td>
</tr>
<tr>
<td>56.180</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R16C26[3][A]</td>
<td style=" background: #97FFFF;">driver/n975_s10/F</td>
</tr>
<tr>
<td>59.592</td>
<td>3.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][B]</td>
<td>driver/n970_s12/I2</td>
</tr>
<tr>
<td>60.691</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[3][B]</td>
<td style=" background: #97FFFF;">driver/n970_s12/F</td>
</tr>
<tr>
<td>61.028</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>driver/n970_s9/I2</td>
</tr>
<tr>
<td>61.654</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">driver/n970_s9/F</td>
</tr>
<tr>
<td>61.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_5_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>driver/dataToSend_5_s7/CLK</td>
</tr>
<tr>
<td>24.444</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/dataToSend_5_s7</td>
</tr>
<tr>
<td>24.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>driver/dataToSend_5_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 27.932, 46.392%; route: 31.818, 52.847%; tC2Q: 0.458, 0.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-36.984</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_1_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/score_10_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R18C12[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_10_s3/Q</td>
</tr>
<tr>
<td>3.703</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>patternGen/speedFactor_4_s18/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s18/F</td>
</tr>
<tr>
<td>5.025</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>patternGen/speedFactor_3_s20/I1</td>
</tr>
<tr>
<td>5.847</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s20/F</td>
</tr>
<tr>
<td>5.852</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/speedFactor_3_s13/I2</td>
</tr>
<tr>
<td>6.884</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s13/F</td>
</tr>
<tr>
<td>8.184</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/speedFactor_3_s12/I3</td>
</tr>
<tr>
<td>9.216</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s12/F</td>
</tr>
<tr>
<td>9.743</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>patternGen/speedFactor_2_s17/I2</td>
</tr>
<tr>
<td>10.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s17/F</td>
</tr>
<tr>
<td>11.589</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/n79_s38/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s38/F</td>
</tr>
<tr>
<td>12.637</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>patternGen/n79_s30/I2</td>
</tr>
<tr>
<td>13.736</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s30/F</td>
</tr>
<tr>
<td>14.552</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>patternGen/n79_s24/I3</td>
</tr>
<tr>
<td>15.374</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>15.384</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>patternGen/n79_s21/I2</td>
</tr>
<tr>
<td>16.416</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>17.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td>patternGen/speedFactor_3_s27/I1</td>
</tr>
<tr>
<td>17.851</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s27/F</td>
</tr>
<tr>
<td>18.272</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>patternGen/speedFactor_4_s8/I1</td>
</tr>
<tr>
<td>19.094</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s8/F</td>
</tr>
<tr>
<td>19.904</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>patternGen/speedFactor_6_s8/I3</td>
</tr>
<tr>
<td>20.706</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s8/F</td>
</tr>
<tr>
<td>21.127</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>patternGen/speedFactor_6_s9/I0</td>
</tr>
<tr>
<td>22.226</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s9/F</td>
</tr>
<tr>
<td>23.370</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/B[6]</td>
</tr>
<tr>
<td>23.876</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n95_s0/DOUT[11]</td>
</tr>
<tr>
<td>27.455</td>
<td>3.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td>driver/n975_s86/I2</td>
</tr>
<tr>
<td>28.481</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td style=" background: #97FFFF;">driver/n975_s86/F</td>
</tr>
<tr>
<td>28.900</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[3][B]</td>
<td>driver/n975_s82/I1</td>
</tr>
<tr>
<td>29.999</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C20[3][B]</td>
<td style=" background: #97FFFF;">driver/n975_s82/F</td>
</tr>
<tr>
<td>33.725</td>
<td>3.725</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>patternGen/currentState_1_s48/I1</td>
</tr>
<tr>
<td>34.351</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s48/F</td>
</tr>
<tr>
<td>35.336</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>driver/n975_s80/I1</td>
</tr>
<tr>
<td>36.435</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">driver/n975_s80/F</td>
</tr>
<tr>
<td>36.441</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>driver/n975_s76/I1</td>
</tr>
<tr>
<td>37.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C16[2][A]</td>
<td style=" background: #97FFFF;">driver/n975_s76/F</td>
</tr>
<tr>
<td>38.698</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>patternGen/currentState_1_s25/I3</td>
</tr>
<tr>
<td>39.797</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s25/F</td>
</tr>
<tr>
<td>41.607</td>
<td>1.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>patternGen/currentState_1_s14/I2</td>
</tr>
<tr>
<td>42.232</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C15[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s14/F</td>
</tr>
<tr>
<td>42.654</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>driver/n975_s65/I0</td>
</tr>
<tr>
<td>43.753</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C14[0][B]</td>
<td style=" background: #97FFFF;">driver/n975_s65/F</td>
</tr>
<tr>
<td>44.578</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>driver/n975_s51/I0</td>
</tr>
<tr>
<td>45.610</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C15[0][B]</td>
<td style=" background: #97FFFF;">driver/n975_s51/F</td>
</tr>
<tr>
<td>46.430</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>patternGen/currentState_1_s16/I0</td>
</tr>
<tr>
<td>47.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s16/F</td>
</tr>
<tr>
<td>48.437</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>driver/n975_s91/I2</td>
</tr>
<tr>
<td>49.536</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C23[0][A]</td>
<td style=" background: #97FFFF;">driver/n975_s91/F</td>
</tr>
<tr>
<td>51.169</td>
<td>1.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>driver/n975_s28/I0</td>
</tr>
<tr>
<td>52.268</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C18[2][B]</td>
<td style=" background: #97FFFF;">driver/n975_s28/F</td>
</tr>
<tr>
<td>53.277</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td>driver/n975_s31/I0</td>
</tr>
<tr>
<td>54.099</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">driver/n975_s31/F</td>
</tr>
<tr>
<td>54.110</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td>driver/n975_s16/I2</td>
</tr>
<tr>
<td>55.136</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td style=" background: #97FFFF;">driver/n975_s16/F</td>
</tr>
<tr>
<td>55.554</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[3][A]</td>
<td>driver/n975_s10/I2</td>
</tr>
<tr>
<td>56.180</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R16C26[3][A]</td>
<td style=" background: #97FFFF;">driver/n975_s10/F</td>
</tr>
<tr>
<td>58.959</td>
<td>2.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[3][B]</td>
<td>driver/n974_s12/I0</td>
</tr>
<tr>
<td>59.991</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[3][B]</td>
<td style=" background: #97FFFF;">driver/n974_s12/F</td>
</tr>
<tr>
<td>59.996</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>driver/n974_s9/I2</td>
</tr>
<tr>
<td>61.028</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">driver/n974_s9/F</td>
</tr>
<tr>
<td>61.028</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_1_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>driver/dataToSend_1_s7/CLK</td>
</tr>
<tr>
<td>24.444</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/dataToSend_1_s7</td>
</tr>
<tr>
<td>24.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>driver/dataToSend_1_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 28.271, 47.448%; route: 30.854, 51.783%; tC2Q: 0.458, 0.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-36.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_2_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/score_10_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R18C12[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_10_s3/Q</td>
</tr>
<tr>
<td>3.703</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>patternGen/speedFactor_4_s18/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s18/F</td>
</tr>
<tr>
<td>5.025</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>patternGen/speedFactor_3_s20/I1</td>
</tr>
<tr>
<td>5.847</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s20/F</td>
</tr>
<tr>
<td>5.852</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/speedFactor_3_s13/I2</td>
</tr>
<tr>
<td>6.884</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s13/F</td>
</tr>
<tr>
<td>8.184</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/speedFactor_3_s12/I3</td>
</tr>
<tr>
<td>9.216</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s12/F</td>
</tr>
<tr>
<td>9.743</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>patternGen/speedFactor_2_s17/I2</td>
</tr>
<tr>
<td>10.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s17/F</td>
</tr>
<tr>
<td>11.589</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/n79_s38/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s38/F</td>
</tr>
<tr>
<td>12.637</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>patternGen/n79_s30/I2</td>
</tr>
<tr>
<td>13.736</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s30/F</td>
</tr>
<tr>
<td>14.552</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>patternGen/n79_s24/I3</td>
</tr>
<tr>
<td>15.374</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>15.384</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>patternGen/n79_s21/I2</td>
</tr>
<tr>
<td>16.416</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>17.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td>patternGen/speedFactor_3_s27/I1</td>
</tr>
<tr>
<td>17.851</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s27/F</td>
</tr>
<tr>
<td>18.272</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>patternGen/speedFactor_4_s8/I1</td>
</tr>
<tr>
<td>19.094</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s8/F</td>
</tr>
<tr>
<td>19.904</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>patternGen/speedFactor_6_s8/I3</td>
</tr>
<tr>
<td>20.706</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s8/F</td>
</tr>
<tr>
<td>21.127</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>patternGen/speedFactor_6_s9/I0</td>
</tr>
<tr>
<td>22.226</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s9/F</td>
</tr>
<tr>
<td>23.370</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/B[6]</td>
</tr>
<tr>
<td>23.876</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n95_s0/DOUT[11]</td>
</tr>
<tr>
<td>27.455</td>
<td>3.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td>driver/n975_s86/I2</td>
</tr>
<tr>
<td>28.481</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td style=" background: #97FFFF;">driver/n975_s86/F</td>
</tr>
<tr>
<td>28.900</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[3][B]</td>
<td>driver/n975_s82/I1</td>
</tr>
<tr>
<td>29.999</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C20[3][B]</td>
<td style=" background: #97FFFF;">driver/n975_s82/F</td>
</tr>
<tr>
<td>33.725</td>
<td>3.725</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>patternGen/currentState_1_s48/I1</td>
</tr>
<tr>
<td>34.351</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s48/F</td>
</tr>
<tr>
<td>35.336</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>driver/n975_s80/I1</td>
</tr>
<tr>
<td>36.435</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">driver/n975_s80/F</td>
</tr>
<tr>
<td>36.441</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>driver/n975_s76/I1</td>
</tr>
<tr>
<td>37.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C16[2][A]</td>
<td style=" background: #97FFFF;">driver/n975_s76/F</td>
</tr>
<tr>
<td>38.698</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>patternGen/currentState_1_s25/I3</td>
</tr>
<tr>
<td>39.797</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s25/F</td>
</tr>
<tr>
<td>41.607</td>
<td>1.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>patternGen/currentState_1_s14/I2</td>
</tr>
<tr>
<td>42.232</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C15[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s14/F</td>
</tr>
<tr>
<td>42.654</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>driver/n975_s65/I0</td>
</tr>
<tr>
<td>43.753</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C14[0][B]</td>
<td style=" background: #97FFFF;">driver/n975_s65/F</td>
</tr>
<tr>
<td>44.578</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>driver/n975_s51/I0</td>
</tr>
<tr>
<td>45.610</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C15[0][B]</td>
<td style=" background: #97FFFF;">driver/n975_s51/F</td>
</tr>
<tr>
<td>46.430</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>patternGen/currentState_1_s16/I0</td>
</tr>
<tr>
<td>47.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s16/F</td>
</tr>
<tr>
<td>48.437</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>driver/n975_s91/I2</td>
</tr>
<tr>
<td>49.536</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C23[0][A]</td>
<td style=" background: #97FFFF;">driver/n975_s91/F</td>
</tr>
<tr>
<td>51.169</td>
<td>1.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>driver/n975_s28/I0</td>
</tr>
<tr>
<td>52.268</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C18[2][B]</td>
<td style=" background: #97FFFF;">driver/n975_s28/F</td>
</tr>
<tr>
<td>53.277</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td>driver/n975_s31/I0</td>
</tr>
<tr>
<td>54.099</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">driver/n975_s31/F</td>
</tr>
<tr>
<td>54.110</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td>driver/n975_s16/I2</td>
</tr>
<tr>
<td>55.136</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td style=" background: #97FFFF;">driver/n975_s16/F</td>
</tr>
<tr>
<td>55.554</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[3][A]</td>
<td>driver/n975_s10/I2</td>
</tr>
<tr>
<td>56.180</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R16C26[3][A]</td>
<td style=" background: #97FFFF;">driver/n975_s10/F</td>
</tr>
<tr>
<td>58.474</td>
<td>2.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>driver/n973_s12/I2</td>
</tr>
<tr>
<td>59.573</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">driver/n973_s12/F</td>
</tr>
<tr>
<td>59.909</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>driver/n973_s9/I2</td>
</tr>
<tr>
<td>60.535</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">driver/n973_s9/F</td>
</tr>
<tr>
<td>60.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_2_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>driver/dataToSend_2_s7/CLK</td>
</tr>
<tr>
<td>24.444</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/dataToSend_2_s7</td>
</tr>
<tr>
<td>24.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>driver/dataToSend_2_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 27.932, 47.270%; route: 30.700, 51.955%; tC2Q: 0.458, 0.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-35.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_4_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/score_10_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R18C12[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_10_s3/Q</td>
</tr>
<tr>
<td>3.703</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>patternGen/speedFactor_4_s18/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s18/F</td>
</tr>
<tr>
<td>5.025</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>patternGen/speedFactor_3_s20/I1</td>
</tr>
<tr>
<td>5.847</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s20/F</td>
</tr>
<tr>
<td>5.852</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/speedFactor_3_s13/I2</td>
</tr>
<tr>
<td>6.884</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s13/F</td>
</tr>
<tr>
<td>8.184</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/speedFactor_3_s12/I3</td>
</tr>
<tr>
<td>9.216</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s12/F</td>
</tr>
<tr>
<td>9.743</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>patternGen/speedFactor_2_s17/I2</td>
</tr>
<tr>
<td>10.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s17/F</td>
</tr>
<tr>
<td>11.589</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/n79_s38/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s38/F</td>
</tr>
<tr>
<td>12.637</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>patternGen/n79_s30/I2</td>
</tr>
<tr>
<td>13.736</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s30/F</td>
</tr>
<tr>
<td>14.552</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>patternGen/n79_s24/I3</td>
</tr>
<tr>
<td>15.374</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>15.384</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>patternGen/n79_s21/I2</td>
</tr>
<tr>
<td>16.416</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>17.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td>patternGen/speedFactor_3_s27/I1</td>
</tr>
<tr>
<td>17.851</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s27/F</td>
</tr>
<tr>
<td>18.272</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>patternGen/speedFactor_4_s8/I1</td>
</tr>
<tr>
<td>19.094</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s8/F</td>
</tr>
<tr>
<td>19.904</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>patternGen/speedFactor_6_s8/I3</td>
</tr>
<tr>
<td>20.706</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s8/F</td>
</tr>
<tr>
<td>21.127</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>patternGen/speedFactor_6_s9/I0</td>
</tr>
<tr>
<td>22.226</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s9/F</td>
</tr>
<tr>
<td>23.370</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/B[6]</td>
</tr>
<tr>
<td>23.876</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n95_s0/DOUT[11]</td>
</tr>
<tr>
<td>27.455</td>
<td>3.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td>driver/n975_s86/I2</td>
</tr>
<tr>
<td>28.481</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td style=" background: #97FFFF;">driver/n975_s86/F</td>
</tr>
<tr>
<td>28.900</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[3][B]</td>
<td>driver/n975_s82/I1</td>
</tr>
<tr>
<td>29.999</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C20[3][B]</td>
<td style=" background: #97FFFF;">driver/n975_s82/F</td>
</tr>
<tr>
<td>33.725</td>
<td>3.725</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>patternGen/currentState_1_s48/I1</td>
</tr>
<tr>
<td>34.351</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s48/F</td>
</tr>
<tr>
<td>35.336</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>driver/n975_s80/I1</td>
</tr>
<tr>
<td>36.435</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">driver/n975_s80/F</td>
</tr>
<tr>
<td>36.441</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>driver/n975_s76/I1</td>
</tr>
<tr>
<td>37.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C16[2][A]</td>
<td style=" background: #97FFFF;">driver/n975_s76/F</td>
</tr>
<tr>
<td>38.698</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>patternGen/currentState_1_s25/I3</td>
</tr>
<tr>
<td>39.797</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s25/F</td>
</tr>
<tr>
<td>41.607</td>
<td>1.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>patternGen/currentState_1_s14/I2</td>
</tr>
<tr>
<td>42.232</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C15[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s14/F</td>
</tr>
<tr>
<td>42.654</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>driver/n975_s65/I0</td>
</tr>
<tr>
<td>43.753</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C14[0][B]</td>
<td style=" background: #97FFFF;">driver/n975_s65/F</td>
</tr>
<tr>
<td>44.578</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>driver/n975_s51/I0</td>
</tr>
<tr>
<td>45.610</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C15[0][B]</td>
<td style=" background: #97FFFF;">driver/n975_s51/F</td>
</tr>
<tr>
<td>46.430</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>patternGen/currentState_1_s16/I0</td>
</tr>
<tr>
<td>47.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s16/F</td>
</tr>
<tr>
<td>48.437</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>driver/n975_s91/I2</td>
</tr>
<tr>
<td>49.536</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C23[0][A]</td>
<td style=" background: #97FFFF;">driver/n975_s91/F</td>
</tr>
<tr>
<td>51.169</td>
<td>1.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>driver/n975_s28/I0</td>
</tr>
<tr>
<td>52.268</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C18[2][B]</td>
<td style=" background: #97FFFF;">driver/n975_s28/F</td>
</tr>
<tr>
<td>53.277</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td>driver/n975_s31/I0</td>
</tr>
<tr>
<td>54.099</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">driver/n975_s31/F</td>
</tr>
<tr>
<td>54.110</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td>driver/n975_s16/I2</td>
</tr>
<tr>
<td>55.136</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td style=" background: #97FFFF;">driver/n975_s16/F</td>
</tr>
<tr>
<td>55.554</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[3][A]</td>
<td>driver/n975_s10/I2</td>
</tr>
<tr>
<td>56.180</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R16C26[3][A]</td>
<td style=" background: #97FFFF;">driver/n975_s10/F</td>
</tr>
<tr>
<td>57.165</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>driver/n971_s13/I0</td>
</tr>
<tr>
<td>58.191</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td style=" background: #97FFFF;">driver/n971_s13/F</td>
</tr>
<tr>
<td>58.610</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[2][B]</td>
<td>driver/n971_s9/I3</td>
</tr>
<tr>
<td>59.642</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C29[2][B]</td>
<td style=" background: #97FFFF;">driver/n971_s9/F</td>
</tr>
<tr>
<td>59.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[2][B]</td>
<td style=" font-weight:bold;">driver/dataToSend_4_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[2][B]</td>
<td>driver/dataToSend_4_s7/CLK</td>
</tr>
<tr>
<td>24.444</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/dataToSend_4_s7</td>
</tr>
<tr>
<td>24.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C29[2][B]</td>
<td>driver/dataToSend_4_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 28.265, 48.568%; route: 29.474, 50.645%; tC2Q: 0.458, 0.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-35.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_7_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/score_10_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R18C12[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_10_s3/Q</td>
</tr>
<tr>
<td>3.703</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>patternGen/speedFactor_4_s18/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s18/F</td>
</tr>
<tr>
<td>5.025</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>patternGen/speedFactor_3_s20/I1</td>
</tr>
<tr>
<td>5.847</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s20/F</td>
</tr>
<tr>
<td>5.852</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/speedFactor_3_s13/I2</td>
</tr>
<tr>
<td>6.884</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s13/F</td>
</tr>
<tr>
<td>8.184</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/speedFactor_3_s12/I3</td>
</tr>
<tr>
<td>9.216</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s12/F</td>
</tr>
<tr>
<td>9.743</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>patternGen/speedFactor_2_s17/I2</td>
</tr>
<tr>
<td>10.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s17/F</td>
</tr>
<tr>
<td>11.589</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/n79_s38/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s38/F</td>
</tr>
<tr>
<td>12.637</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>patternGen/n79_s30/I2</td>
</tr>
<tr>
<td>13.736</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s30/F</td>
</tr>
<tr>
<td>14.552</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>patternGen/n79_s24/I3</td>
</tr>
<tr>
<td>15.374</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>15.384</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>patternGen/n79_s21/I2</td>
</tr>
<tr>
<td>16.416</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>17.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td>patternGen/speedFactor_3_s27/I1</td>
</tr>
<tr>
<td>17.851</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s27/F</td>
</tr>
<tr>
<td>18.272</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>patternGen/speedFactor_4_s8/I1</td>
</tr>
<tr>
<td>19.094</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s8/F</td>
</tr>
<tr>
<td>19.904</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>patternGen/speedFactor_6_s8/I3</td>
</tr>
<tr>
<td>20.706</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s8/F</td>
</tr>
<tr>
<td>21.127</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>patternGen/speedFactor_6_s9/I0</td>
</tr>
<tr>
<td>22.226</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s9/F</td>
</tr>
<tr>
<td>23.370</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/B[6]</td>
</tr>
<tr>
<td>23.876</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n95_s0/DOUT[11]</td>
</tr>
<tr>
<td>27.455</td>
<td>3.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td>driver/n975_s86/I2</td>
</tr>
<tr>
<td>28.481</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td style=" background: #97FFFF;">driver/n975_s86/F</td>
</tr>
<tr>
<td>28.900</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[3][B]</td>
<td>driver/n975_s82/I1</td>
</tr>
<tr>
<td>29.999</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C20[3][B]</td>
<td style=" background: #97FFFF;">driver/n975_s82/F</td>
</tr>
<tr>
<td>33.725</td>
<td>3.725</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>patternGen/currentState_1_s48/I1</td>
</tr>
<tr>
<td>34.351</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s48/F</td>
</tr>
<tr>
<td>35.336</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>driver/n975_s80/I1</td>
</tr>
<tr>
<td>36.435</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">driver/n975_s80/F</td>
</tr>
<tr>
<td>36.441</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>driver/n975_s76/I1</td>
</tr>
<tr>
<td>37.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C16[2][A]</td>
<td style=" background: #97FFFF;">driver/n975_s76/F</td>
</tr>
<tr>
<td>38.698</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>patternGen/currentState_1_s25/I3</td>
</tr>
<tr>
<td>39.797</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s25/F</td>
</tr>
<tr>
<td>41.607</td>
<td>1.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>patternGen/currentState_1_s14/I2</td>
</tr>
<tr>
<td>42.232</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C15[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s14/F</td>
</tr>
<tr>
<td>42.654</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>driver/n975_s65/I0</td>
</tr>
<tr>
<td>43.753</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C14[0][B]</td>
<td style=" background: #97FFFF;">driver/n975_s65/F</td>
</tr>
<tr>
<td>44.578</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>driver/n975_s51/I0</td>
</tr>
<tr>
<td>45.610</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C15[0][B]</td>
<td style=" background: #97FFFF;">driver/n975_s51/F</td>
</tr>
<tr>
<td>46.430</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>patternGen/currentState_1_s16/I0</td>
</tr>
<tr>
<td>47.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s16/F</td>
</tr>
<tr>
<td>48.437</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>driver/n975_s91/I2</td>
</tr>
<tr>
<td>49.536</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C23[0][A]</td>
<td style=" background: #97FFFF;">driver/n975_s91/F</td>
</tr>
<tr>
<td>51.169</td>
<td>1.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>driver/n975_s28/I0</td>
</tr>
<tr>
<td>52.268</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C18[2][B]</td>
<td style=" background: #97FFFF;">driver/n975_s28/F</td>
</tr>
<tr>
<td>53.277</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td>driver/n975_s31/I0</td>
</tr>
<tr>
<td>54.099</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">driver/n975_s31/F</td>
</tr>
<tr>
<td>54.110</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td>driver/n975_s16/I2</td>
</tr>
<tr>
<td>55.136</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td style=" background: #97FFFF;">driver/n975_s16/F</td>
</tr>
<tr>
<td>55.554</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[3][A]</td>
<td>driver/n975_s10/I2</td>
</tr>
<tr>
<td>56.180</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R16C26[3][A]</td>
<td style=" background: #97FFFF;">driver/n975_s10/F</td>
</tr>
<tr>
<td>57.500</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td>driver/n968_s12/I2</td>
</tr>
<tr>
<td>58.532</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td style=" background: #97FFFF;">driver/n968_s12/F</td>
</tr>
<tr>
<td>58.538</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>driver/n968_s9/I2</td>
</tr>
<tr>
<td>59.637</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" background: #97FFFF;">driver/n968_s9/F</td>
</tr>
<tr>
<td>59.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_7_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>driver/dataToSend_7_s7/CLK</td>
</tr>
<tr>
<td>24.444</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/dataToSend_7_s7</td>
</tr>
<tr>
<td>24.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>driver/dataToSend_7_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 28.338, 48.697%; route: 29.396, 50.515%; tC2Q: 0.458, 0.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-34.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>58.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/score_10_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R18C12[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_10_s3/Q</td>
</tr>
<tr>
<td>3.703</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>patternGen/speedFactor_4_s18/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s18/F</td>
</tr>
<tr>
<td>5.025</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>patternGen/speedFactor_3_s20/I1</td>
</tr>
<tr>
<td>5.847</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s20/F</td>
</tr>
<tr>
<td>5.852</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/speedFactor_3_s13/I2</td>
</tr>
<tr>
<td>6.884</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s13/F</td>
</tr>
<tr>
<td>8.184</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/speedFactor_3_s12/I3</td>
</tr>
<tr>
<td>9.216</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s12/F</td>
</tr>
<tr>
<td>9.743</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>patternGen/speedFactor_2_s17/I2</td>
</tr>
<tr>
<td>10.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s17/F</td>
</tr>
<tr>
<td>11.589</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/n79_s38/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s38/F</td>
</tr>
<tr>
<td>12.637</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>patternGen/n79_s30/I2</td>
</tr>
<tr>
<td>13.736</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s30/F</td>
</tr>
<tr>
<td>14.552</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>patternGen/n79_s24/I3</td>
</tr>
<tr>
<td>15.374</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>15.384</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>patternGen/n79_s21/I2</td>
</tr>
<tr>
<td>16.416</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>17.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td>patternGen/speedFactor_3_s27/I1</td>
</tr>
<tr>
<td>17.851</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s27/F</td>
</tr>
<tr>
<td>18.272</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>patternGen/speedFactor_4_s8/I1</td>
</tr>
<tr>
<td>19.094</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s8/F</td>
</tr>
<tr>
<td>19.904</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>patternGen/speedFactor_6_s8/I3</td>
</tr>
<tr>
<td>20.706</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s8/F</td>
</tr>
<tr>
<td>21.127</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>patternGen/speedFactor_6_s9/I0</td>
</tr>
<tr>
<td>22.226</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s9/F</td>
</tr>
<tr>
<td>23.370</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/B[6]</td>
</tr>
<tr>
<td>23.876</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n95_s0/DOUT[11]</td>
</tr>
<tr>
<td>27.455</td>
<td>3.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td>driver/n975_s86/I2</td>
</tr>
<tr>
<td>28.481</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td style=" background: #97FFFF;">driver/n975_s86/F</td>
</tr>
<tr>
<td>28.900</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[3][B]</td>
<td>driver/n975_s82/I1</td>
</tr>
<tr>
<td>29.999</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R18C20[3][B]</td>
<td style=" background: #97FFFF;">driver/n975_s82/F</td>
</tr>
<tr>
<td>33.725</td>
<td>3.725</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>patternGen/currentState_1_s48/I1</td>
</tr>
<tr>
<td>34.351</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s48/F</td>
</tr>
<tr>
<td>35.336</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>driver/n975_s80/I1</td>
</tr>
<tr>
<td>36.435</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">driver/n975_s80/F</td>
</tr>
<tr>
<td>36.441</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>driver/n975_s76/I1</td>
</tr>
<tr>
<td>37.067</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C16[2][A]</td>
<td style=" background: #97FFFF;">driver/n975_s76/F</td>
</tr>
<tr>
<td>38.698</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>patternGen/currentState_1_s25/I3</td>
</tr>
<tr>
<td>39.797</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s25/F</td>
</tr>
<tr>
<td>41.607</td>
<td>1.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>patternGen/currentState_1_s14/I2</td>
</tr>
<tr>
<td>42.232</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C15[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s14/F</td>
</tr>
<tr>
<td>42.654</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>driver/n975_s65/I0</td>
</tr>
<tr>
<td>43.753</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C14[0][B]</td>
<td style=" background: #97FFFF;">driver/n975_s65/F</td>
</tr>
<tr>
<td>44.578</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>driver/n975_s51/I0</td>
</tr>
<tr>
<td>45.610</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C15[0][B]</td>
<td style=" background: #97FFFF;">driver/n975_s51/F</td>
</tr>
<tr>
<td>46.430</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>patternGen/currentState_1_s16/I0</td>
</tr>
<tr>
<td>47.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s16/F</td>
</tr>
<tr>
<td>48.437</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>driver/n975_s91/I2</td>
</tr>
<tr>
<td>49.536</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C23[0][A]</td>
<td style=" background: #97FFFF;">driver/n975_s91/F</td>
</tr>
<tr>
<td>51.169</td>
<td>1.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>driver/n975_s28/I0</td>
</tr>
<tr>
<td>52.268</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C18[2][B]</td>
<td style=" background: #97FFFF;">driver/n975_s28/F</td>
</tr>
<tr>
<td>53.277</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td>driver/n975_s31/I0</td>
</tr>
<tr>
<td>54.099</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">driver/n975_s31/F</td>
</tr>
<tr>
<td>54.110</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td>driver/n975_s16/I2</td>
</tr>
<tr>
<td>55.136</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td style=" background: #97FFFF;">driver/n975_s16/F</td>
</tr>
<tr>
<td>55.554</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[3][A]</td>
<td>driver/n975_s10/I2</td>
</tr>
<tr>
<td>56.180</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R16C26[3][A]</td>
<td style=" background: #97FFFF;">driver/n975_s10/F</td>
</tr>
<tr>
<td>56.990</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td>driver/n975_s9/I0</td>
</tr>
<tr>
<td>58.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td style=" background: #97FFFF;">driver/n975_s9/F</td>
</tr>
<tr>
<td>58.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_0_s8/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td>driver/dataToSend_0_s8/CLK</td>
</tr>
<tr>
<td>24.444</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/dataToSend_0_s8</td>
</tr>
<tr>
<td>24.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C27[2][A]</td>
<td>driver/dataToSend_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>31</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 27.306, 48.206%; route: 28.880, 50.985%; tC2Q: 0.458, 0.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/score_10_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R18C12[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_10_s3/Q</td>
</tr>
<tr>
<td>3.703</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>patternGen/speedFactor_4_s18/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s18/F</td>
</tr>
<tr>
<td>5.025</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>patternGen/speedFactor_3_s20/I1</td>
</tr>
<tr>
<td>5.847</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s20/F</td>
</tr>
<tr>
<td>5.852</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/speedFactor_3_s13/I2</td>
</tr>
<tr>
<td>6.884</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s13/F</td>
</tr>
<tr>
<td>8.184</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/speedFactor_3_s12/I3</td>
</tr>
<tr>
<td>9.216</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s12/F</td>
</tr>
<tr>
<td>9.743</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>patternGen/speedFactor_2_s17/I2</td>
</tr>
<tr>
<td>10.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s17/F</td>
</tr>
<tr>
<td>11.589</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/n79_s38/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s38/F</td>
</tr>
<tr>
<td>12.637</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>patternGen/n79_s30/I2</td>
</tr>
<tr>
<td>13.736</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s30/F</td>
</tr>
<tr>
<td>14.552</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>patternGen/n79_s24/I3</td>
</tr>
<tr>
<td>15.374</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>15.384</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>patternGen/n79_s21/I2</td>
</tr>
<tr>
<td>16.416</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>17.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td>patternGen/speedFactor_3_s27/I1</td>
</tr>
<tr>
<td>17.851</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s27/F</td>
</tr>
<tr>
<td>18.272</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>patternGen/speedFactor_4_s8/I1</td>
</tr>
<tr>
<td>19.094</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s8/F</td>
</tr>
<tr>
<td>19.904</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>patternGen/speedFactor_6_s8/I3</td>
</tr>
<tr>
<td>20.726</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s8/F</td>
</tr>
<tr>
<td>21.536</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][A]</td>
<td>patternGen/speedFactor_5_s6/I1</td>
</tr>
<tr>
<td>22.162</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C15[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s6/F</td>
</tr>
<tr>
<td>22.504</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C15[2][B]</td>
<td>patternGen/n353_s/I1</td>
</tr>
<tr>
<td>23.054</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C15[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n353_s/COUT</td>
</tr>
<tr>
<td>23.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C16[0][A]</td>
<td>patternGen/n352_s/CIN</td>
</tr>
<tr>
<td>23.617</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n352_s/SUM</td>
</tr>
<tr>
<td>25.076</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][A]</td>
<td>patternGen/n367_s5/I1</td>
</tr>
<tr>
<td>25.898</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n367_s5/F</td>
</tr>
<tr>
<td>25.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][A]</td>
<td style=" font-weight:bold;">patternGen/score_6_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[1][A]</td>
<td>patternGen/score_6_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C21[1][A]</td>
<td>patternGen/score_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.148, 53.769%; route: 10.846, 44.356%; tC2Q: 0.458, 1.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_10_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/score_10_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R18C12[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_10_s3/Q</td>
</tr>
<tr>
<td>3.703</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>patternGen/speedFactor_4_s18/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s18/F</td>
</tr>
<tr>
<td>5.025</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>patternGen/speedFactor_3_s20/I1</td>
</tr>
<tr>
<td>5.847</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s20/F</td>
</tr>
<tr>
<td>5.852</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/speedFactor_3_s13/I2</td>
</tr>
<tr>
<td>6.884</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s13/F</td>
</tr>
<tr>
<td>8.184</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/speedFactor_3_s12/I3</td>
</tr>
<tr>
<td>9.216</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s12/F</td>
</tr>
<tr>
<td>9.743</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>patternGen/speedFactor_2_s17/I2</td>
</tr>
<tr>
<td>10.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s17/F</td>
</tr>
<tr>
<td>11.589</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/n79_s38/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s38/F</td>
</tr>
<tr>
<td>12.637</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>patternGen/n79_s30/I2</td>
</tr>
<tr>
<td>13.736</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s30/F</td>
</tr>
<tr>
<td>14.552</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>patternGen/n79_s24/I3</td>
</tr>
<tr>
<td>15.374</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>15.384</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>patternGen/n79_s21/I2</td>
</tr>
<tr>
<td>16.416</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>17.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td>patternGen/speedFactor_3_s27/I1</td>
</tr>
<tr>
<td>17.851</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s27/F</td>
</tr>
<tr>
<td>18.272</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>patternGen/speedFactor_4_s8/I1</td>
</tr>
<tr>
<td>19.094</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s8/F</td>
</tr>
<tr>
<td>19.904</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>patternGen/speedFactor_6_s8/I3</td>
</tr>
<tr>
<td>20.706</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s8/F</td>
</tr>
<tr>
<td>21.127</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>patternGen/speedFactor_6_s9/I0</td>
</tr>
<tr>
<td>22.188</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s9/F</td>
</tr>
<tr>
<td>22.609</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C16[0][A]</td>
<td>patternGen/n352_s/I1</td>
</tr>
<tr>
<td>23.159</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n352_s/COUT</td>
</tr>
<tr>
<td>23.159</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C16[0][B]</td>
<td>patternGen/n351_s/CIN</td>
</tr>
<tr>
<td>23.216</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n351_s/COUT</td>
</tr>
<tr>
<td>23.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C16[1][A]</td>
<td>patternGen/n350_s/CIN</td>
</tr>
<tr>
<td>23.273</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n350_s/COUT</td>
</tr>
<tr>
<td>23.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C16[1][B]</td>
<td>patternGen/n349_s/CIN</td>
</tr>
<tr>
<td>23.330</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n349_s/COUT</td>
</tr>
<tr>
<td>23.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C16[2][A]</td>
<td>patternGen/n348_s/CIN</td>
</tr>
<tr>
<td>23.893</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n348_s/SUM</td>
</tr>
<tr>
<td>25.182</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/n363_s5/I1</td>
</tr>
<tr>
<td>25.808</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n363_s5/F</td>
</tr>
<tr>
<td>25.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_10_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/score_10_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/score_10_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.538, 55.569%; route: 10.366, 42.550%; tC2Q: 0.458, 1.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.643</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_9_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/score_10_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R18C12[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_10_s3/Q</td>
</tr>
<tr>
<td>3.703</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>patternGen/speedFactor_4_s18/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s18/F</td>
</tr>
<tr>
<td>5.025</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>patternGen/speedFactor_3_s20/I1</td>
</tr>
<tr>
<td>5.847</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s20/F</td>
</tr>
<tr>
<td>5.852</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/speedFactor_3_s13/I2</td>
</tr>
<tr>
<td>6.884</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s13/F</td>
</tr>
<tr>
<td>8.184</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/speedFactor_3_s12/I3</td>
</tr>
<tr>
<td>9.216</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s12/F</td>
</tr>
<tr>
<td>9.743</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>patternGen/speedFactor_2_s17/I2</td>
</tr>
<tr>
<td>10.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s17/F</td>
</tr>
<tr>
<td>11.589</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/n79_s38/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s38/F</td>
</tr>
<tr>
<td>12.637</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>patternGen/n79_s30/I2</td>
</tr>
<tr>
<td>13.736</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s30/F</td>
</tr>
<tr>
<td>14.552</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>patternGen/n79_s24/I3</td>
</tr>
<tr>
<td>15.374</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>15.384</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>patternGen/n79_s21/I2</td>
</tr>
<tr>
<td>16.416</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>17.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td>patternGen/speedFactor_3_s27/I1</td>
</tr>
<tr>
<td>17.851</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s27/F</td>
</tr>
<tr>
<td>18.272</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>patternGen/speedFactor_4_s8/I1</td>
</tr>
<tr>
<td>19.094</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s8/F</td>
</tr>
<tr>
<td>19.904</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>patternGen/speedFactor_6_s8/I3</td>
</tr>
<tr>
<td>20.706</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s8/F</td>
</tr>
<tr>
<td>21.127</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>patternGen/speedFactor_6_s9/I0</td>
</tr>
<tr>
<td>22.188</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s9/F</td>
</tr>
<tr>
<td>22.609</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C16[0][A]</td>
<td>patternGen/n352_s/I1</td>
</tr>
<tr>
<td>23.159</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n352_s/COUT</td>
</tr>
<tr>
<td>23.159</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C16[0][B]</td>
<td>patternGen/n351_s/CIN</td>
</tr>
<tr>
<td>23.216</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n351_s/COUT</td>
</tr>
<tr>
<td>23.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C16[1][A]</td>
<td>patternGen/n350_s/CIN</td>
</tr>
<tr>
<td>23.273</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n350_s/COUT</td>
</tr>
<tr>
<td>23.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C16[1][B]</td>
<td>patternGen/n349_s/CIN</td>
</tr>
<tr>
<td>23.836</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n349_s/SUM</td>
</tr>
<tr>
<td>24.656</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[0][B]</td>
<td>patternGen/n364_s5/I1</td>
</tr>
<tr>
<td>25.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n364_s5/F</td>
</tr>
<tr>
<td>25.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[0][B]</td>
<td style=" font-weight:bold;">patternGen/score_9_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[0][B]</td>
<td>patternGen/score_9_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C18[0][B]</td>
<td>patternGen/score_9_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.887, 57.282%; route: 9.898, 40.828%; tC2Q: 0.458, 1.891%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/score_10_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R18C12[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_10_s3/Q</td>
</tr>
<tr>
<td>3.703</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>patternGen/speedFactor_4_s18/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s18/F</td>
</tr>
<tr>
<td>5.025</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>patternGen/speedFactor_3_s20/I1</td>
</tr>
<tr>
<td>5.847</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s20/F</td>
</tr>
<tr>
<td>5.852</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/speedFactor_3_s13/I2</td>
</tr>
<tr>
<td>6.884</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s13/F</td>
</tr>
<tr>
<td>8.184</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/speedFactor_3_s12/I3</td>
</tr>
<tr>
<td>9.216</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s12/F</td>
</tr>
<tr>
<td>9.743</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>patternGen/speedFactor_2_s17/I2</td>
</tr>
<tr>
<td>10.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s17/F</td>
</tr>
<tr>
<td>11.589</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/n79_s38/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s38/F</td>
</tr>
<tr>
<td>12.637</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>patternGen/n79_s30/I2</td>
</tr>
<tr>
<td>13.736</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s30/F</td>
</tr>
<tr>
<td>14.552</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>patternGen/n79_s24/I3</td>
</tr>
<tr>
<td>15.374</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>15.384</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>patternGen/n79_s21/I2</td>
</tr>
<tr>
<td>16.416</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>17.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td>patternGen/speedFactor_3_s27/I1</td>
</tr>
<tr>
<td>17.851</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s27/F</td>
</tr>
<tr>
<td>18.272</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>patternGen/speedFactor_4_s8/I1</td>
</tr>
<tr>
<td>19.094</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s8/F</td>
</tr>
<tr>
<td>19.904</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>patternGen/speedFactor_6_s8/I3</td>
</tr>
<tr>
<td>20.706</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s8/F</td>
</tr>
<tr>
<td>21.127</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>patternGen/speedFactor_6_s9/I0</td>
</tr>
<tr>
<td>22.188</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s9/F</td>
</tr>
<tr>
<td>22.609</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C16[0][A]</td>
<td>patternGen/n352_s/I1</td>
</tr>
<tr>
<td>23.159</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n352_s/COUT</td>
</tr>
<tr>
<td>23.159</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C16[0][B]</td>
<td>patternGen/n351_s/CIN</td>
</tr>
<tr>
<td>23.722</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n351_s/SUM</td>
</tr>
<tr>
<td>25.011</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td>patternGen/n366_s5/I1</td>
</tr>
<tr>
<td>25.637</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n366_s5/F</td>
</tr>
<tr>
<td>25.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td>patternGen/score_7_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C21[1][B]</td>
<td>patternGen/score_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.367, 55.255%; route: 10.366, 42.850%; tC2Q: 0.458, 1.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_8_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/score_10_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R18C12[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_10_s3/Q</td>
</tr>
<tr>
<td>3.703</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>patternGen/speedFactor_4_s18/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s18/F</td>
</tr>
<tr>
<td>5.025</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>patternGen/speedFactor_3_s20/I1</td>
</tr>
<tr>
<td>5.847</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s20/F</td>
</tr>
<tr>
<td>5.852</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/speedFactor_3_s13/I2</td>
</tr>
<tr>
<td>6.884</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s13/F</td>
</tr>
<tr>
<td>8.184</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/speedFactor_3_s12/I3</td>
</tr>
<tr>
<td>9.216</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s12/F</td>
</tr>
<tr>
<td>9.743</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>patternGen/speedFactor_2_s17/I2</td>
</tr>
<tr>
<td>10.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s17/F</td>
</tr>
<tr>
<td>11.589</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/n79_s38/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s38/F</td>
</tr>
<tr>
<td>12.637</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>patternGen/n79_s30/I2</td>
</tr>
<tr>
<td>13.736</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s30/F</td>
</tr>
<tr>
<td>14.552</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>patternGen/n79_s24/I3</td>
</tr>
<tr>
<td>15.374</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>15.384</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>patternGen/n79_s21/I2</td>
</tr>
<tr>
<td>16.416</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>17.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td>patternGen/speedFactor_3_s27/I1</td>
</tr>
<tr>
<td>17.851</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s27/F</td>
</tr>
<tr>
<td>18.272</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>patternGen/speedFactor_4_s8/I1</td>
</tr>
<tr>
<td>19.094</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s8/F</td>
</tr>
<tr>
<td>19.904</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>patternGen/speedFactor_6_s8/I3</td>
</tr>
<tr>
<td>20.706</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s8/F</td>
</tr>
<tr>
<td>21.127</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>patternGen/speedFactor_6_s9/I0</td>
</tr>
<tr>
<td>22.188</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s9/F</td>
</tr>
<tr>
<td>22.609</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C16[0][A]</td>
<td>patternGen/n352_s/I1</td>
</tr>
<tr>
<td>23.159</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n352_s/COUT</td>
</tr>
<tr>
<td>23.159</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C16[0][B]</td>
<td>patternGen/n351_s/CIN</td>
</tr>
<tr>
<td>23.216</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n351_s/COUT</td>
</tr>
<tr>
<td>23.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C16[1][A]</td>
<td>patternGen/n350_s/CIN</td>
</tr>
<tr>
<td>23.779</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n350_s/SUM</td>
</tr>
<tr>
<td>24.918</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[1][B]</td>
<td>patternGen/n365_s5/I1</td>
</tr>
<tr>
<td>25.544</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n365_s5/F</td>
</tr>
<tr>
<td>25.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_8_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[1][B]</td>
<td>patternGen/score_8_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C16[1][B]</td>
<td>patternGen/score_8_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.424, 55.704%; route: 10.216, 42.394%; tC2Q: 0.458, 1.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_11_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/score_10_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R18C12[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_10_s3/Q</td>
</tr>
<tr>
<td>3.703</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>patternGen/speedFactor_4_s18/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s18/F</td>
</tr>
<tr>
<td>5.025</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>patternGen/speedFactor_3_s20/I1</td>
</tr>
<tr>
<td>5.847</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s20/F</td>
</tr>
<tr>
<td>5.852</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/speedFactor_3_s13/I2</td>
</tr>
<tr>
<td>6.884</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s13/F</td>
</tr>
<tr>
<td>8.184</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/speedFactor_3_s12/I3</td>
</tr>
<tr>
<td>9.216</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s12/F</td>
</tr>
<tr>
<td>9.743</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>patternGen/speedFactor_2_s17/I2</td>
</tr>
<tr>
<td>10.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s17/F</td>
</tr>
<tr>
<td>11.589</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/n79_s38/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s38/F</td>
</tr>
<tr>
<td>12.637</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>patternGen/n79_s30/I2</td>
</tr>
<tr>
<td>13.736</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s30/F</td>
</tr>
<tr>
<td>14.552</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>patternGen/n79_s24/I3</td>
</tr>
<tr>
<td>15.374</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>15.384</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>patternGen/n79_s21/I2</td>
</tr>
<tr>
<td>16.416</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>17.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td>patternGen/speedFactor_3_s27/I1</td>
</tr>
<tr>
<td>17.851</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s27/F</td>
</tr>
<tr>
<td>18.272</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>patternGen/speedFactor_4_s8/I1</td>
</tr>
<tr>
<td>19.094</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s8/F</td>
</tr>
<tr>
<td>19.904</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>patternGen/speedFactor_6_s8/I3</td>
</tr>
<tr>
<td>20.706</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s8/F</td>
</tr>
<tr>
<td>21.127</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>patternGen/speedFactor_6_s9/I0</td>
</tr>
<tr>
<td>22.188</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s9/F</td>
</tr>
<tr>
<td>22.609</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C16[0][A]</td>
<td>patternGen/n352_s/I1</td>
</tr>
<tr>
<td>23.159</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n352_s/COUT</td>
</tr>
<tr>
<td>23.159</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C16[0][B]</td>
<td>patternGen/n351_s/CIN</td>
</tr>
<tr>
<td>23.216</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n351_s/COUT</td>
</tr>
<tr>
<td>23.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C16[1][A]</td>
<td>patternGen/n350_s/CIN</td>
</tr>
<tr>
<td>23.273</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n350_s/COUT</td>
</tr>
<tr>
<td>23.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C16[1][B]</td>
<td>patternGen/n349_s/CIN</td>
</tr>
<tr>
<td>23.330</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n349_s/COUT</td>
</tr>
<tr>
<td>23.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C16[2][A]</td>
<td>patternGen/n348_s/CIN</td>
</tr>
<tr>
<td>23.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n348_s/COUT</td>
</tr>
<tr>
<td>23.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C16[2][B]</td>
<td>patternGen/n347_s/CIN</td>
</tr>
<tr>
<td>23.950</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n347_s/SUM</td>
</tr>
<tr>
<td>24.440</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[1][A]</td>
<td>patternGen/n362_s5/I1</td>
</tr>
<tr>
<td>25.472</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n362_s5/F</td>
</tr>
<tr>
<td>25.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[1][A]</td>
<td style=" font-weight:bold;">patternGen/score_11_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[1][A]</td>
<td>patternGen/score_11_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C18[1][A]</td>
<td>patternGen/score_11_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.001, 58.273%; route: 9.567, 39.819%; tC2Q: 0.458, 1.908%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_13_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/score_10_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R18C12[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_10_s3/Q</td>
</tr>
<tr>
<td>3.703</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>patternGen/speedFactor_4_s18/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s18/F</td>
</tr>
<tr>
<td>5.025</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>patternGen/speedFactor_3_s20/I1</td>
</tr>
<tr>
<td>5.847</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s20/F</td>
</tr>
<tr>
<td>5.852</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/speedFactor_3_s13/I2</td>
</tr>
<tr>
<td>6.884</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s13/F</td>
</tr>
<tr>
<td>8.184</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/speedFactor_3_s12/I3</td>
</tr>
<tr>
<td>9.216</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s12/F</td>
</tr>
<tr>
<td>9.743</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>patternGen/speedFactor_2_s17/I2</td>
</tr>
<tr>
<td>10.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s17/F</td>
</tr>
<tr>
<td>11.589</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/n79_s38/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s38/F</td>
</tr>
<tr>
<td>12.637</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>patternGen/n79_s30/I2</td>
</tr>
<tr>
<td>13.736</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s30/F</td>
</tr>
<tr>
<td>14.552</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>patternGen/n79_s24/I3</td>
</tr>
<tr>
<td>15.374</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>15.384</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>patternGen/n79_s21/I2</td>
</tr>
<tr>
<td>16.416</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>17.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td>patternGen/speedFactor_3_s27/I1</td>
</tr>
<tr>
<td>17.851</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s27/F</td>
</tr>
<tr>
<td>18.272</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>patternGen/speedFactor_4_s8/I1</td>
</tr>
<tr>
<td>19.094</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s8/F</td>
</tr>
<tr>
<td>19.904</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>patternGen/speedFactor_6_s8/I3</td>
</tr>
<tr>
<td>20.706</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s8/F</td>
</tr>
<tr>
<td>21.127</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>patternGen/speedFactor_6_s9/I0</td>
</tr>
<tr>
<td>22.188</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s9/F</td>
</tr>
<tr>
<td>22.609</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C16[0][A]</td>
<td>patternGen/n352_s/I1</td>
</tr>
<tr>
<td>23.159</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n352_s/COUT</td>
</tr>
<tr>
<td>23.159</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C16[0][B]</td>
<td>patternGen/n351_s/CIN</td>
</tr>
<tr>
<td>23.216</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n351_s/COUT</td>
</tr>
<tr>
<td>23.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C16[1][A]</td>
<td>patternGen/n350_s/CIN</td>
</tr>
<tr>
<td>23.273</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n350_s/COUT</td>
</tr>
<tr>
<td>23.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C16[1][B]</td>
<td>patternGen/n349_s/CIN</td>
</tr>
<tr>
<td>23.330</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n349_s/COUT</td>
</tr>
<tr>
<td>23.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C16[2][A]</td>
<td>patternGen/n348_s/CIN</td>
</tr>
<tr>
<td>23.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n348_s/COUT</td>
</tr>
<tr>
<td>23.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C16[2][B]</td>
<td>patternGen/n347_s/CIN</td>
</tr>
<tr>
<td>23.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n347_s/COUT</td>
</tr>
<tr>
<td>23.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C17[0][A]</td>
<td>patternGen/n346_s/CIN</td>
</tr>
<tr>
<td>23.501</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n346_s/COUT</td>
</tr>
<tr>
<td>23.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C17[0][B]</td>
<td>patternGen/n345_s/CIN</td>
</tr>
<tr>
<td>24.064</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n345_s/SUM</td>
</tr>
<tr>
<td>24.069</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>patternGen/n360_s5/I1</td>
</tr>
<tr>
<td>25.168</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n360_s5/F</td>
</tr>
<tr>
<td>25.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" font-weight:bold;">patternGen/score_13_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>patternGen/score_13_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>patternGen/score_13_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.182, 59.782%; route: 9.083, 38.286%; tC2Q: 0.458, 1.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/score_10_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R18C12[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_10_s3/Q</td>
</tr>
<tr>
<td>3.703</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>patternGen/speedFactor_4_s18/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s18/F</td>
</tr>
<tr>
<td>5.025</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>patternGen/speedFactor_3_s20/I1</td>
</tr>
<tr>
<td>5.847</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s20/F</td>
</tr>
<tr>
<td>5.852</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/speedFactor_3_s13/I2</td>
</tr>
<tr>
<td>6.884</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s13/F</td>
</tr>
<tr>
<td>8.184</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/speedFactor_3_s12/I3</td>
</tr>
<tr>
<td>9.216</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s12/F</td>
</tr>
<tr>
<td>9.743</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>patternGen/speedFactor_2_s17/I2</td>
</tr>
<tr>
<td>10.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s17/F</td>
</tr>
<tr>
<td>11.589</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/n79_s38/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s38/F</td>
</tr>
<tr>
<td>12.637</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>patternGen/n79_s30/I2</td>
</tr>
<tr>
<td>13.736</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s30/F</td>
</tr>
<tr>
<td>14.552</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>patternGen/n79_s24/I3</td>
</tr>
<tr>
<td>15.374</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>15.384</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>patternGen/n79_s21/I2</td>
</tr>
<tr>
<td>16.416</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>17.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td>patternGen/speedFactor_3_s27/I1</td>
</tr>
<tr>
<td>17.851</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s27/F</td>
</tr>
<tr>
<td>18.272</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>patternGen/speedFactor_4_s8/I1</td>
</tr>
<tr>
<td>19.094</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s8/F</td>
</tr>
<tr>
<td>19.904</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>patternGen/speedFactor_6_s8/I3</td>
</tr>
<tr>
<td>20.726</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s8/F</td>
</tr>
<tr>
<td>21.536</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][A]</td>
<td>patternGen/speedFactor_5_s6/I1</td>
</tr>
<tr>
<td>22.162</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C15[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s6/F</td>
</tr>
<tr>
<td>22.504</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C15[2][B]</td>
<td>patternGen/n353_s/I1</td>
</tr>
<tr>
<td>23.043</td>
<td>0.539</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C15[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n353_s/SUM</td>
</tr>
<tr>
<td>24.182</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][B]</td>
<td>patternGen/n368_s5/I1</td>
</tr>
<tr>
<td>24.808</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n368_s5/F</td>
</tr>
<tr>
<td>24.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][B]</td>
<td style=" font-weight:bold;">patternGen/score_5_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[2][B]</td>
<td>patternGen/score_5_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C15[2][B]</td>
<td>patternGen/score_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.378, 52.982%; route: 10.526, 45.056%; tC2Q: 0.458, 1.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_12_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/score_10_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R18C12[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_10_s3/Q</td>
</tr>
<tr>
<td>3.703</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>patternGen/speedFactor_4_s18/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s18/F</td>
</tr>
<tr>
<td>5.025</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>patternGen/speedFactor_3_s20/I1</td>
</tr>
<tr>
<td>5.847</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s20/F</td>
</tr>
<tr>
<td>5.852</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/speedFactor_3_s13/I2</td>
</tr>
<tr>
<td>6.884</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s13/F</td>
</tr>
<tr>
<td>8.184</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/speedFactor_3_s12/I3</td>
</tr>
<tr>
<td>9.216</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s12/F</td>
</tr>
<tr>
<td>9.743</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>patternGen/speedFactor_2_s17/I2</td>
</tr>
<tr>
<td>10.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s17/F</td>
</tr>
<tr>
<td>11.589</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/n79_s38/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s38/F</td>
</tr>
<tr>
<td>12.637</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>patternGen/n79_s30/I2</td>
</tr>
<tr>
<td>13.736</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s30/F</td>
</tr>
<tr>
<td>14.552</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>patternGen/n79_s24/I3</td>
</tr>
<tr>
<td>15.374</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>15.384</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>patternGen/n79_s21/I2</td>
</tr>
<tr>
<td>16.416</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>17.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td>patternGen/speedFactor_3_s27/I1</td>
</tr>
<tr>
<td>17.851</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s27/F</td>
</tr>
<tr>
<td>18.272</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>patternGen/speedFactor_4_s8/I1</td>
</tr>
<tr>
<td>19.094</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s8/F</td>
</tr>
<tr>
<td>19.904</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>patternGen/speedFactor_6_s8/I3</td>
</tr>
<tr>
<td>20.706</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s8/F</td>
</tr>
<tr>
<td>21.127</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>patternGen/speedFactor_6_s9/I0</td>
</tr>
<tr>
<td>22.188</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s9/F</td>
</tr>
<tr>
<td>22.609</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C16[0][A]</td>
<td>patternGen/n352_s/I1</td>
</tr>
<tr>
<td>23.159</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n352_s/COUT</td>
</tr>
<tr>
<td>23.159</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C16[0][B]</td>
<td>patternGen/n351_s/CIN</td>
</tr>
<tr>
<td>23.216</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n351_s/COUT</td>
</tr>
<tr>
<td>23.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C16[1][A]</td>
<td>patternGen/n350_s/CIN</td>
</tr>
<tr>
<td>23.273</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n350_s/COUT</td>
</tr>
<tr>
<td>23.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C16[1][B]</td>
<td>patternGen/n349_s/CIN</td>
</tr>
<tr>
<td>23.330</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n349_s/COUT</td>
</tr>
<tr>
<td>23.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C16[2][A]</td>
<td>patternGen/n348_s/CIN</td>
</tr>
<tr>
<td>23.387</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n348_s/COUT</td>
</tr>
<tr>
<td>23.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C16[2][B]</td>
<td>patternGen/n347_s/CIN</td>
</tr>
<tr>
<td>23.444</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n347_s/COUT</td>
</tr>
<tr>
<td>23.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C17[0][A]</td>
<td>patternGen/n346_s/CIN</td>
</tr>
<tr>
<td>24.007</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n346_s/SUM</td>
</tr>
<tr>
<td>24.012</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][B]</td>
<td>patternGen/n361_s5/I0</td>
</tr>
<tr>
<td>24.638</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n361_s5/F</td>
</tr>
<tr>
<td>24.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_12_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][B]</td>
<td>patternGen/score_12_s4/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C17[1][B]</td>
<td>patternGen/score_12_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.652, 58.863%; route: 9.083, 39.161%; tC2Q: 0.458, 1.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/score_10_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R18C12[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_10_s3/Q</td>
</tr>
<tr>
<td>3.703</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>patternGen/speedFactor_4_s18/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s18/F</td>
</tr>
<tr>
<td>5.025</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>patternGen/speedFactor_3_s20/I1</td>
</tr>
<tr>
<td>5.847</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s20/F</td>
</tr>
<tr>
<td>5.852</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/speedFactor_3_s13/I2</td>
</tr>
<tr>
<td>6.884</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s13/F</td>
</tr>
<tr>
<td>8.184</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/speedFactor_3_s12/I3</td>
</tr>
<tr>
<td>9.216</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s12/F</td>
</tr>
<tr>
<td>9.743</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>patternGen/speedFactor_2_s17/I2</td>
</tr>
<tr>
<td>10.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s17/F</td>
</tr>
<tr>
<td>11.589</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/n79_s38/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s38/F</td>
</tr>
<tr>
<td>12.637</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>patternGen/n79_s30/I2</td>
</tr>
<tr>
<td>13.736</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s30/F</td>
</tr>
<tr>
<td>14.552</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>patternGen/n79_s24/I3</td>
</tr>
<tr>
<td>15.374</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>15.384</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>patternGen/n79_s21/I2</td>
</tr>
<tr>
<td>16.416</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>17.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td>patternGen/speedFactor_3_s27/I1</td>
</tr>
<tr>
<td>17.851</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s27/F</td>
</tr>
<tr>
<td>18.272</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[2][A]</td>
<td>patternGen/speedFactor_3_s6/I1</td>
</tr>
<tr>
<td>19.304</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C18[2][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s6/F</td>
</tr>
<tr>
<td>20.598</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C15[1][B]</td>
<td>patternGen/n355_s/I1</td>
</tr>
<tr>
<td>21.299</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C15[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n355_s/SUM</td>
</tr>
<tr>
<td>22.550</td>
<td>1.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[0][B]</td>
<td>patternGen/n370_s5/I1</td>
</tr>
<tr>
<td>23.582</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C22[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n370_s5/F</td>
</tr>
<tr>
<td>23.582</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][B]</td>
<td style=" font-weight:bold;">patternGen/score_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[0][B]</td>
<td>patternGen/score_3_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C22[0][B]</td>
<td>patternGen/score_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.708, 52.889%; route: 9.970, 45.040%; tC2Q: 0.458, 2.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/score_10_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R18C12[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_10_s3/Q</td>
</tr>
<tr>
<td>3.703</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>patternGen/speedFactor_4_s18/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s18/F</td>
</tr>
<tr>
<td>5.025</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>patternGen/speedFactor_3_s20/I1</td>
</tr>
<tr>
<td>5.847</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s20/F</td>
</tr>
<tr>
<td>5.852</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/speedFactor_3_s13/I2</td>
</tr>
<tr>
<td>6.884</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s13/F</td>
</tr>
<tr>
<td>8.184</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/speedFactor_3_s12/I3</td>
</tr>
<tr>
<td>9.216</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s12/F</td>
</tr>
<tr>
<td>9.743</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>patternGen/speedFactor_2_s17/I2</td>
</tr>
<tr>
<td>10.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s17/F</td>
</tr>
<tr>
<td>11.589</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/n79_s38/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s38/F</td>
</tr>
<tr>
<td>12.637</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>patternGen/n79_s30/I2</td>
</tr>
<tr>
<td>13.736</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s30/F</td>
</tr>
<tr>
<td>14.552</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>patternGen/n79_s24/I3</td>
</tr>
<tr>
<td>15.374</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>15.384</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>patternGen/n79_s21/I2</td>
</tr>
<tr>
<td>16.416</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>17.226</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td>patternGen/speedFactor_3_s27/I1</td>
</tr>
<tr>
<td>17.851</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s27/F</td>
</tr>
<tr>
<td>18.272</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>patternGen/speedFactor_4_s8/I1</td>
</tr>
<tr>
<td>19.094</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s8/F</td>
</tr>
<tr>
<td>19.904</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[3][B]</td>
<td>patternGen/speedFactor_4_s22/I3</td>
</tr>
<tr>
<td>20.936</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s22/F</td>
</tr>
<tr>
<td>21.740</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C15[2][A]</td>
<td>patternGen/n354_s/I1</td>
</tr>
<tr>
<td>22.441</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C15[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n354_s/SUM</td>
</tr>
<tr>
<td>22.860</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td>patternGen/n369_s5/I1</td>
</tr>
<tr>
<td>23.486</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n369_s5/F</td>
</tr>
<tr>
<td>23.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td style=" font-weight:bold;">patternGen/score_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td>patternGen/score_4_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C14[0][B]</td>
<td>patternGen/score_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.124, 55.006%; route: 9.459, 42.914%; tC2Q: 0.458, 2.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/score_10_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R18C12[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_10_s3/Q</td>
</tr>
<tr>
<td>3.703</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>patternGen/speedFactor_4_s18/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s18/F</td>
</tr>
<tr>
<td>5.025</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>patternGen/speedFactor_3_s20/I1</td>
</tr>
<tr>
<td>5.847</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s20/F</td>
</tr>
<tr>
<td>5.852</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/speedFactor_3_s13/I2</td>
</tr>
<tr>
<td>6.884</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s13/F</td>
</tr>
<tr>
<td>8.184</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/speedFactor_3_s12/I3</td>
</tr>
<tr>
<td>9.216</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s12/F</td>
</tr>
<tr>
<td>9.743</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>patternGen/speedFactor_2_s17/I2</td>
</tr>
<tr>
<td>10.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s17/F</td>
</tr>
<tr>
<td>11.589</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/n79_s38/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s38/F</td>
</tr>
<tr>
<td>12.637</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>patternGen/n79_s30/I2</td>
</tr>
<tr>
<td>13.736</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s30/F</td>
</tr>
<tr>
<td>14.552</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>patternGen/n79_s24/I3</td>
</tr>
<tr>
<td>15.374</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>15.384</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>patternGen/n79_s21/I2</td>
</tr>
<tr>
<td>16.416</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>19.031</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C15[0][A]</td>
<td>patternGen/n358_s/I1</td>
</tr>
<tr>
<td>19.581</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n358_s/COUT</td>
</tr>
<tr>
<td>19.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C15[0][B]</td>
<td>patternGen/n357_s/CIN</td>
</tr>
<tr>
<td>20.144</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C15[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n357_s/SUM</td>
</tr>
<tr>
<td>22.082</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>patternGen/n372_s5/I1</td>
</tr>
<tr>
<td>22.708</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n372_s5/F</td>
</tr>
<tr>
<td>22.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>patternGen/score_1_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>patternGen/score_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.057, 47.298%; route: 10.748, 50.547%; tC2Q: 0.458, 2.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/score_10_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R18C12[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_10_s3/Q</td>
</tr>
<tr>
<td>3.703</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>patternGen/speedFactor_4_s18/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s18/F</td>
</tr>
<tr>
<td>5.025</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>patternGen/speedFactor_3_s20/I1</td>
</tr>
<tr>
<td>5.847</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s20/F</td>
</tr>
<tr>
<td>5.852</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/speedFactor_3_s13/I2</td>
</tr>
<tr>
<td>6.884</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s13/F</td>
</tr>
<tr>
<td>8.184</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/speedFactor_3_s12/I3</td>
</tr>
<tr>
<td>9.216</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s12/F</td>
</tr>
<tr>
<td>9.743</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>patternGen/speedFactor_2_s17/I2</td>
</tr>
<tr>
<td>10.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s17/F</td>
</tr>
<tr>
<td>11.589</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/n79_s38/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s38/F</td>
</tr>
<tr>
<td>12.637</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>patternGen/n79_s30/I2</td>
</tr>
<tr>
<td>13.736</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s30/F</td>
</tr>
<tr>
<td>14.552</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>patternGen/n79_s24/I3</td>
</tr>
<tr>
<td>15.374</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>15.384</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>patternGen/n79_s21/I2</td>
</tr>
<tr>
<td>16.416</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>19.031</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C15[0][A]</td>
<td>patternGen/n358_s/I1</td>
</tr>
<tr>
<td>19.732</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n358_s/SUM</td>
</tr>
<tr>
<td>20.436</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[0][A]</td>
<td>patternGen/n373_s5/I1</td>
</tr>
<tr>
<td>21.535</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C13[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n373_s5/F</td>
</tr>
<tr>
<td>21.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[0][A]</td>
<td style=" font-weight:bold;">patternGen/score_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[0][A]</td>
<td>patternGen/score_0_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C13[0][A]</td>
<td>patternGen/score_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.118, 50.363%; route: 9.514, 47.355%; tC2Q: 0.458, 2.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>patternGen/score_10_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R18C12[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_10_s3/Q</td>
</tr>
<tr>
<td>3.703</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>patternGen/speedFactor_4_s18/I0</td>
</tr>
<tr>
<td>4.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s18/F</td>
</tr>
<tr>
<td>5.025</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>patternGen/speedFactor_3_s20/I1</td>
</tr>
<tr>
<td>5.847</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s20/F</td>
</tr>
<tr>
<td>5.852</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/speedFactor_3_s13/I2</td>
</tr>
<tr>
<td>6.884</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s13/F</td>
</tr>
<tr>
<td>8.184</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>patternGen/speedFactor_3_s12/I3</td>
</tr>
<tr>
<td>9.216</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s12/F</td>
</tr>
<tr>
<td>9.743</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>patternGen/speedFactor_2_s17/I2</td>
</tr>
<tr>
<td>10.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s17/F</td>
</tr>
<tr>
<td>11.589</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/n79_s38/I2</td>
</tr>
<tr>
<td>12.214</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s38/F</td>
</tr>
<tr>
<td>12.637</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>patternGen/n79_s30/I2</td>
</tr>
<tr>
<td>13.736</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s30/F</td>
</tr>
<tr>
<td>14.552</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>patternGen/n79_s24/I3</td>
</tr>
<tr>
<td>15.374</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s24/F</td>
</tr>
<tr>
<td>15.384</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>patternGen/n79_s21/I2</td>
</tr>
<tr>
<td>16.416</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s21/F</td>
</tr>
<tr>
<td>18.216</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][A]</td>
<td>patternGen/speedFactor_1_s14/I0</td>
</tr>
<tr>
<td>18.841</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C16[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_1_s14/F</td>
</tr>
<tr>
<td>19.264</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C15[0][B]</td>
<td>patternGen/n357_s/I1</td>
</tr>
<tr>
<td>19.814</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C15[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n357_s/COUT</td>
</tr>
<tr>
<td>19.814</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C15[1][A]</td>
<td>patternGen/n356_s/CIN</td>
</tr>
<tr>
<td>20.377</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C15[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n356_s/SUM</td>
</tr>
<tr>
<td>20.867</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[0][B]</td>
<td>patternGen/n371_s5/I1</td>
</tr>
<tr>
<td>21.493</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C13[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n371_s5/F</td>
</tr>
<tr>
<td>21.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[0][B]</td>
<td style=" font-weight:bold;">patternGen/score_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[0][B]</td>
<td>patternGen/score_2_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C13[0][B]</td>
<td>patternGen/score_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.682, 53.283%; route: 8.907, 44.431%; tC2Q: 0.458, 2.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_11_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/numerics_numerics_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[1][A]</td>
<td>patternGen/score_11_s3/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R18C18[1][A]</td>
<td style=" font-weight:bold;">patternGen/score_11_s3/Q</td>
</tr>
<tr>
<td>4.845</td>
<td>2.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>patternGen/score_thousands_3_s18/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C14[0][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_3_s18/F</td>
</tr>
<tr>
<td>7.733</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>patternGen/score_thousands_1_s28/I1</td>
</tr>
<tr>
<td>8.535</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s28/F</td>
</tr>
<tr>
<td>8.954</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td>patternGen/score_thousands_1_s23/I3</td>
</tr>
<tr>
<td>10.053</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s23/F</td>
</tr>
<tr>
<td>13.150</td>
<td>3.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[3][A]</td>
<td>patternGen/score_thousands_1_s31/I0</td>
</tr>
<tr>
<td>13.972</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C13[3][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s31/F</td>
</tr>
<tr>
<td>15.442</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[3][B]</td>
<td>patternGen/score_thousands_1_s16/I2</td>
</tr>
<tr>
<td>16.541</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C18[3][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s16/F</td>
</tr>
<tr>
<td>17.684</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>patternGen/score_thousands_0_s25/I3</td>
</tr>
<tr>
<td>18.716</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C17[0][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_0_s25/F</td>
</tr>
<tr>
<td>20.193</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][B]</td>
<td>patternGen/score_thousands_0_s31/I3</td>
</tr>
<tr>
<td>21.015</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C19[0][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_0_s31/F</td>
</tr>
<tr>
<td>21.026</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[3][B]</td>
<td>patternGen/score_thousands_0_s20/I0</td>
</tr>
<tr>
<td>22.125</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[3][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_0_s20/F</td>
</tr>
<tr>
<td>23.748</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">patternGen/numerics_numerics_0_0_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>patternGen/numerics_numerics_0_0_s/CLK</td>
</tr>
<tr>
<td>24.444</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>patternGen/numerics_numerics_0_0_s</td>
</tr>
<tr>
<td>24.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>patternGen/numerics_numerics_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.874, 35.304%; route: 13.971, 62.641%; tC2Q: 0.458, 2.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.613</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>score_counter_only/n45_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>score_counter_only/score_clock_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[2][B]</td>
<td style=" font-weight:bold;">score_counter_only/n45_s2/I0</td>
</tr>
<tr>
<td>0.728</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C13[2][B]</td>
<td style=" background: #97FFFF;">score_counter_only/n45_s2/F</td>
</tr>
<tr>
<td>0.728</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[2][B]</td>
<td style=" font-weight:bold;">score_counter_only/score_clock_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>score_counter_only/score_clock_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 99.676%; route: 0.000, 0.000%; tC2Q: 0.002, 0.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n947_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/frameNumber_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R17C19[0][A]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>0.238</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[3][A]</td>
<td style=" font-weight:bold;">driver/n947_s14/I0</td>
</tr>
<tr>
<td>0.962</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C19[3][A]</td>
<td style=" background: #97FFFF;">driver/n947_s14/F</td>
</tr>
<tr>
<td>1.585</td>
<td>0.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" font-weight:bold;">driver/frameNumber_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>driver/frameNumber_0_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/frameNumber_0_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>driver/frameNumber_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 45.679%; route: 0.623, 39.331%; tC2Q: 0.238, 14.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.753</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n947_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/n95_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R17C19[0][A]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>0.238</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[3][A]</td>
<td style=" font-weight:bold;">driver/n947_s14/I0</td>
</tr>
<tr>
<td>0.962</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C19[3][A]</td>
<td style=" background: #97FFFF;">driver/n947_s14/F</td>
</tr>
<tr>
<td>1.511</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">patternGen/n95_s0/A[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>patternGen/n95_s0</td>
</tr>
<tr>
<td>3.264</td>
<td>-0.076</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 47.905%; route: 0.550, 36.375%; tC2Q: 0.238, 15.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.407</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.934</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n946_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/frameNumber_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R17C19[0][A]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>0.990</td>
<td>0.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">driver/n946_s14/I2</td>
</tr>
<tr>
<td>1.546</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C20[0][A]</td>
<td style=" background: #97FFFF;">driver/n946_s14/F</td>
</tr>
<tr>
<td>1.934</td>
<td>0.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td style=" font-weight:bold;">driver/frameNumber_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td>driver/frameNumber_1_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/frameNumber_1_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C20[2][A]</td>
<td>driver/frameNumber_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 28.749%; route: 0.388, 20.071%; tC2Q: 0.990, 51.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n945_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/frameNumber_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R17C19[0][A]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>0.993</td>
<td>0.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td style=" font-weight:bold;">driver/n945_s14/I1</td>
</tr>
<tr>
<td>1.717</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C19[0][B]</td>
<td style=" background: #97FFFF;">driver/n945_s14/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td style=" font-weight:bold;">driver/frameNumber_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[2][B]</td>
<td>driver/frameNumber_2_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/frameNumber_2_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C19[2][B]</td>
<td>driver/frameNumber_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 30.939%; route: 0.623, 26.639%; tC2Q: 0.993, 42.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n946_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/n95_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R17C19[0][A]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>0.990</td>
<td>0.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">driver/n946_s14/I2</td>
</tr>
<tr>
<td>1.546</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C20[0][A]</td>
<td style=" background: #97FFFF;">driver/n946_s14/F</td>
</tr>
<tr>
<td>2.359</td>
<td>0.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">patternGen/n95_s0/A[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>patternGen/n95_s0</td>
</tr>
<tr>
<td>3.264</td>
<td>-0.076</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.567%; route: 0.813, 34.481%; tC2Q: 0.990, 41.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n945_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/n95_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R17C19[0][A]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>0.993</td>
<td>0.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][B]</td>
<td style=" font-weight:bold;">driver/n945_s14/I1</td>
</tr>
<tr>
<td>1.717</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C19[0][B]</td>
<td style=" background: #97FFFF;">driver/n945_s14/F</td>
</tr>
<tr>
<td>2.502</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">patternGen/n95_s0/A[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>patternGen/n95_s0</td>
</tr>
<tr>
<td>3.264</td>
<td>-0.076</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 28.941%; route: 0.785, 31.377%; tC2Q: 0.993, 39.682%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n944_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/frameNumber_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R17C19[0][A]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>0.993</td>
<td>0.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td style=" font-weight:bold;">driver/n944_s15/I1</td>
</tr>
<tr>
<td>1.365</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">driver/n944_s15/F</td>
</tr>
<tr>
<td>1.369</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][A]</td>
<td>driver/n944_s14/I1</td>
</tr>
<tr>
<td>2.095</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C19[3][A]</td>
<td style=" background: #97FFFF;">driver/n944_s14/F</td>
</tr>
<tr>
<td>2.718</td>
<td>0.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[2][A]</td>
<td style=" font-weight:bold;">driver/frameNumber_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[2][A]</td>
<td>driver/frameNumber_3_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/frameNumber_3_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C19[2][A]</td>
<td>driver/frameNumber_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.098, 40.390%; route: 0.628, 23.093%; tC2Q: 0.993, 36.517%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_13_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/numerics_numerics_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>patternGen/score_13_s3/CLK</td>
</tr>
<tr>
<td>1.371</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R18C17[1][A]</td>
<td style=" font-weight:bold;">patternGen/score_13_s3/Q</td>
</tr>
<tr>
<td>1.957</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>patternGen/score_thousands_3_s17/I1</td>
</tr>
<tr>
<td>2.513</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_3_s17/F</td>
</tr>
<tr>
<td>3.062</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">patternGen/numerics_numerics_0_0_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>patternGen/numerics_numerics_0_0_s/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>patternGen/numerics_numerics_0_0_s</td>
</tr>
<tr>
<td>3.495</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>patternGen/numerics_numerics_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.274</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 27.458%; route: 1.136, 56.081%; tC2Q: 0.333, 16.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n944_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/n95_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R17C19[0][A]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>0.993</td>
<td>0.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td style=" font-weight:bold;">driver/n944_s15/I1</td>
</tr>
<tr>
<td>1.365</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C19[3][B]</td>
<td style=" background: #97FFFF;">driver/n944_s15/F</td>
</tr>
<tr>
<td>1.369</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[3][A]</td>
<td>driver/n944_s14/I1</td>
</tr>
<tr>
<td>2.095</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C19[3][A]</td>
<td style=" background: #97FFFF;">driver/n944_s14/F</td>
</tr>
<tr>
<td>2.950</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">patternGen/n95_s0/A[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>patternGen/n95_s0</td>
</tr>
<tr>
<td>3.264</td>
<td>-0.076</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.098, 37.217%; route: 0.860, 29.136%; tC2Q: 0.993, 33.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n943_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/frameNumber_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R17C19[0][A]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>0.993</td>
<td>0.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td style=" font-weight:bold;">driver/n943_s15/I1</td>
</tr>
<tr>
<td>1.724</td>
<td>0.731</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C19[0][A]</td>
<td style=" background: #97FFFF;">driver/n943_s15/F</td>
</tr>
<tr>
<td>1.970</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][A]</td>
<td>driver/n942_s14/I1</td>
</tr>
<tr>
<td>2.702</td>
<td>0.732</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C20[2][A]</td>
<td style=" background: #97FFFF;">driver/n942_s14/F</td>
</tr>
<tr>
<td>3.311</td>
<td>0.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td style=" font-weight:bold;">driver/frameNumber_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td>driver/frameNumber_5_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/frameNumber_5_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C19[1][A]</td>
<td>driver/frameNumber_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.463, 44.187%; route: 0.855, 25.831%; tC2Q: 0.993, 29.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n943_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/frameNumber_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R17C19[0][A]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>0.993</td>
<td>0.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td style=" font-weight:bold;">driver/n943_s15/I1</td>
</tr>
<tr>
<td>1.724</td>
<td>0.731</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C19[0][A]</td>
<td style=" background: #97FFFF;">driver/n943_s15/F</td>
</tr>
<tr>
<td>1.970</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[3][A]</td>
<td>driver/n943_s14/I2</td>
</tr>
<tr>
<td>2.696</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C20[3][A]</td>
<td style=" background: #97FFFF;">driver/n943_s14/F</td>
</tr>
<tr>
<td>3.654</td>
<td>0.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[1][B]</td>
<td style=" font-weight:bold;">driver/frameNumber_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[1][B]</td>
<td>driver/frameNumber_4_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/frameNumber_4_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C19[1][B]</td>
<td>driver/frameNumber_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.457, 39.879%; route: 1.204, 32.950%; tC2Q: 0.993, 27.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.266</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n943_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/n95_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R17C19[0][A]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>0.993</td>
<td>0.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td style=" font-weight:bold;">driver/n943_s15/I1</td>
</tr>
<tr>
<td>1.724</td>
<td>0.731</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C19[0][A]</td>
<td style=" background: #97FFFF;">driver/n943_s15/F</td>
</tr>
<tr>
<td>1.970</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[3][A]</td>
<td>driver/n943_s14/I2</td>
</tr>
<tr>
<td>2.702</td>
<td>0.732</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C20[3][A]</td>
<td style=" background: #97FFFF;">driver/n943_s14/F</td>
</tr>
<tr>
<td>3.587</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">patternGen/n95_s0/A[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>patternGen/n95_s0</td>
</tr>
<tr>
<td>3.266</td>
<td>-0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.463, 40.782%; route: 1.132, 31.545%; tC2Q: 0.993, 27.672%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n943_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/frameNumber_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R17C19[0][A]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>0.993</td>
<td>0.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td style=" font-weight:bold;">driver/n943_s15/I1</td>
</tr>
<tr>
<td>1.724</td>
<td>0.731</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C19[0][A]</td>
<td style=" background: #97FFFF;">driver/n943_s15/F</td>
</tr>
<tr>
<td>1.970</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][B]</td>
<td>driver/n941_s15/I2</td>
</tr>
<tr>
<td>2.696</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C20[2][B]</td>
<td style=" background: #97FFFF;">driver/n941_s15/F</td>
</tr>
<tr>
<td>2.699</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[1][A]</td>
<td>driver/n941_s14/I2</td>
</tr>
<tr>
<td>3.431</td>
<td>0.732</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C20[1][A]</td>
<td style=" background: #97FFFF;">driver/n941_s14/F</td>
</tr>
<tr>
<td>3.812</td>
<td>0.381</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td style=" font-weight:bold;">driver/frameNumber_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td>driver/frameNumber_6_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/frameNumber_6_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C20[0][B]</td>
<td>driver/frameNumber_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.189, 57.423%; route: 0.630, 16.537%; tC2Q: 0.993, 26.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.478</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/currentState_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>jump_inst/jumpCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R17C19[0][A]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>0.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>patternGen/currentState_0_s0/CLK</td>
</tr>
<tr>
<td>1.018</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R18C11[2][A]</td>
<td style=" font-weight:bold;">patternGen/currentState_0_s0/Q</td>
</tr>
<tr>
<td>1.812</td>
<td>0.795</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>driver/n948_s5/I1</td>
</tr>
<tr>
<td>2.368</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R13C11[0][A]</td>
<td style=" background: #97FFFF;">driver/n948_s5/F</td>
</tr>
<tr>
<td>3.204</td>
<td>0.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[0][B]</td>
<td>jump_inst/n12_s1/I3</td>
</tr>
<tr>
<td>3.589</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R15C10[0][B]</td>
<td style=" background: #97FFFF;">jump_inst/n12_s1/F</td>
</tr>
<tr>
<td>3.831</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td style=" font-weight:bold;">jump_inst/jumpCounter_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td>jump_inst/jumpCounter_0_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>jump_inst/jumpCounter_0_s0</td>
</tr>
<tr>
<td>3.353</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C10[0][A]</td>
<td>jump_inst/jumpCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.627</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.941, 29.904%; route: 1.872, 59.502%; tC2Q: 0.333, 10.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.522</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n943_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/n95_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R17C19[0][A]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>0.993</td>
<td>0.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td style=" font-weight:bold;">driver/n943_s15/I1</td>
</tr>
<tr>
<td>1.724</td>
<td>0.731</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C19[0][A]</td>
<td style=" background: #97FFFF;">driver/n943_s15/F</td>
</tr>
<tr>
<td>1.970</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][A]</td>
<td>driver/n942_s14/I1</td>
</tr>
<tr>
<td>2.696</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C20[2][A]</td>
<td style=" background: #97FFFF;">driver/n942_s14/F</td>
</tr>
<tr>
<td>3.787</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">patternGen/n95_s0/A[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>patternGen/n95_s0</td>
</tr>
<tr>
<td>3.264</td>
<td>-0.076</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.457, 38.478%; route: 1.337, 35.305%; tC2Q: 0.993, 26.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/dataToSend_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_5_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td>driver/dataToSend_0_s3/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R17C21[2][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_0_s3/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_5_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td>driver/dataToSend_5_s4/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C21[0][A]</td>
<td>driver/dataToSend_5_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 42.360%; tC2Q: 0.333, 57.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/dataToSend_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_4_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td>driver/dataToSend_0_s3/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R17C21[2][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_0_s3/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" font-weight:bold;">driver/dataToSend_4_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td>driver/dataToSend_4_s4/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C21[0][B]</td>
<td>driver/dataToSend_4_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 42.360%; tC2Q: 0.333, 57.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/dataToSend_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td>driver/dataToSend_0_s3/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R17C21[2][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_0_s3/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_3_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>driver/dataToSend_3_s4/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>driver/dataToSend_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 42.360%; tC2Q: 0.333, 57.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_13_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/numerics_numerics_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>patternGen/score_13_s3/CLK</td>
</tr>
<tr>
<td>1.371</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>40</td>
<td>R18C17[1][A]</td>
<td style=" font-weight:bold;">patternGen/score_13_s3/Q</td>
</tr>
<tr>
<td>1.632</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[3][A]</td>
<td>patternGen/score_thousands_1_s17/I0</td>
</tr>
<tr>
<td>2.234</td>
<td>0.602</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s17/F</td>
</tr>
<tr>
<td>2.474</td>
<td>0.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[3][B]</td>
<td>patternGen/score_thousands_1_s16/I0</td>
</tr>
<tr>
<td>3.030</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C18[3][B]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_1_s16/F</td>
</tr>
<tr>
<td>4.109</td>
<td>1.079</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">patternGen/numerics_numerics_0_0_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>patternGen/numerics_numerics_0_0_s/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>patternGen/numerics_numerics_0_0_s</td>
</tr>
<tr>
<td>3.495</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>patternGen/numerics_numerics_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.274</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.158, 37.700%; route: 1.580, 51.448%; tC2Q: 0.333, 10.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_11_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/numerics_numerics_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R18C13[2][B]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[1][A]</td>
<td>patternGen/score_11_s3/CLK</td>
</tr>
<tr>
<td>1.371</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R18C18[1][A]</td>
<td style=" font-weight:bold;">patternGen/score_11_s3/Q</td>
</tr>
<tr>
<td>1.919</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][A]</td>
<td>patternGen/score_thousands_2_s26/I2</td>
</tr>
<tr>
<td>2.291</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C14[1][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_2_s26/F</td>
</tr>
<tr>
<td>2.296</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>patternGen/score_thousands_2_s23/I2</td>
</tr>
<tr>
<td>2.681</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R18C14[0][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_2_s23/F</td>
</tr>
<tr>
<td>4.124</td>
<td>1.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">patternGen/numerics_numerics_0_0_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>patternGen/numerics_numerics_0_0_s/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>patternGen/numerics_numerics_0_0_s</td>
</tr>
<tr>
<td>3.495</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>patternGen/numerics_numerics_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.274</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.757, 24.526%; route: 1.996, 64.674%; tC2Q: 0.333, 10.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/prevFrame_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/prevFrame_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R17C19[0][A]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>1.375</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[1][B]</td>
<td style=" font-weight:bold;">patternGen/prevFrame_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R17C19[0][A]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>0.684</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[1][B]</td>
<td>patternGen/prevFrame_0_s0/CLK</td>
</tr>
<tr>
<td>0.684</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C13[1][B]</td>
<td>patternGen/prevFrame_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.684</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.375, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.684, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>jump_inst/jumpCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>jump_inst/jumpCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td>jump_inst/jumpCounter_0_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C10[0][A]</td>
<td style=" font-weight:bold;">jump_inst/jumpCounter_0_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td>jump_inst/n46_s2/I0</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td style=" background: #97FFFF;">jump_inst/n46_s2/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td style=" font-weight:bold;">jump_inst/jumpCounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td>jump_inst/jumpCounter_0_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C10[0][A]</td>
<td>jump_inst/jumpCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>driver/counter_0_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C24[0][A]</td>
<td style=" font-weight:bold;">driver/counter_0_s1/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>driver/n239_s3/I3</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td style=" background: #97FFFF;">driver/n239_s3/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td style=" font-weight:bold;">driver/counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>driver/counter_0_s1/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>driver/counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/bitNumber_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/bitNumber_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td>driver/bitNumber_3_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C23[0][A]</td>
<td style=" font-weight:bold;">driver/bitNumber_3_s1/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td>driver/n964_s15/I0</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td style=" background: #97FFFF;">driver/n964_s15/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td style=" font-weight:bold;">driver/bitNumber_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td>driver/bitNumber_3_s1/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C23[0][A]</td>
<td>driver/bitNumber_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver/frameWaitCounter_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>driver/frameWaitCounter_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>driver/frameWaitCounter_30_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver/frameWaitCounter_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>driver/frameWaitCounter_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>driver/frameWaitCounter_29_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver/frameWaitCounter_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>driver/frameWaitCounter_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>driver/frameWaitCounter_27_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver/frameWaitCounter_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>driver/frameWaitCounter_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>driver/frameWaitCounter_23_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver/frameWaitCounter_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>driver/frameWaitCounter_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>driver/frameWaitCounter_15_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver/sdin_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>driver/sdin_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>driver/sdin_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver/counter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>driver/counter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>driver/counter_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>jump_inst/jumpCounter_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>jump_inst/jumpCounter_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>jump_inst/jumpCounter_22_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>jump_inst/jumpCounter_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>jump_inst/jumpCounter_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>jump_inst/jumpCounter_23_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver/counter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>driver/counter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>driver/counter_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>179</td>
<td>clk_d</td>
<td>-22.509</td>
<td>0.262</td>
</tr>
<tr>
<td>98</td>
<td>pixelCounter_2_3</td>
<td>0.842</td>
<td>3.689</td>
</tr>
<tr>
<td>80</td>
<td>pixelCounter_1_3</td>
<td>-0.668</td>
<td>4.162</td>
</tr>
<tr>
<td>70</td>
<td>pixelIndex[0]</td>
<td>3.560</td>
<td>3.599</td>
</tr>
<tr>
<td>49</td>
<td>state[2]</td>
<td>8.246</td>
<td>6.675</td>
</tr>
<tr>
<td>45</td>
<td>driver/n949_28</td>
<td>4.871</td>
<td>3.760</td>
</tr>
<tr>
<td>40</td>
<td>pixelCounter_3_3</td>
<td>2.012</td>
<td>3.290</td>
</tr>
<tr>
<td>40</td>
<td>score[13]</td>
<td>-39.522</td>
<td>1.858</td>
</tr>
<tr>
<td>37</td>
<td>driver/n972_30</td>
<td>-10.057</td>
<td>2.844</td>
</tr>
<tr>
<td>35</td>
<td>jump_inst/n12_4</td>
<td>16.249</td>
<td>1.976</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C30</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C36</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C27</td>
<td>100.00%</td>
</tr>
<tr>
<td>R13C44</td>
<td>100.00%</td>
</tr>
<tr>
<td>R25C41</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
