# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../fullsine.srcs/sources_1/imports/sources/sram.v" \
"../../../../fullsine.srcs/sram/new/sram_basic_testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
