Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Mon Oct 16 23:01:01 2023

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 26.28 sec.

Routing started.
Building routing graph takes 1.02 sec.
Processing design graph takes 0.41 sec.
Total nets for routing : 7461.
Global routing takes 4.42 sec.
Detailed routing takes 21.69 sec.
Hold Violation Fix in router takes 1.59 sec.
Finish routing takes 0.91 sec.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 30.59 sec.

IO Port Info:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT            | DIRECTION     | LOC     | BANK       | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk_in          | input         | B5      | BANKL0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| gpio[0]         | inout         | U11     | BANKR2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| gpio[1]         | inout         | P17     | BANKR2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| gpio[2]         | inout         | T13     | BANKR2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| gpio[3]         | inout         | R13     | BANKR2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| gpio[4]         | inout         | P13     | BANKR2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| gpio[5]         | inout         | P14     | BANKR2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| gpio[6]         | inout         | R15     | BANKR2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| gpio[7]         | inout         | R14     | BANKR2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| halted_ind      | output        | U10     | BANKR2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| jtag_TCK        | input         | T17     | BANKR2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| jtag_TDI        | input         | V18     | BANKR2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| jtag_TDO        | output        | V17     | BANKR2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| jtag_TMS        | input         | T18     | BANKR2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rst_ext_i       | input         | U12     | BANKR2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| spi2_clk        | output        | U17     | BANKR2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| spi2_miso       | input         | M14     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| spi2_mosi       | output        | U18     | BANKR2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| spi2_ss         | output        | M13     | BANKR1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| spi_clk         | output        | N15     | BANKR1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| spi_miso        | input         | R17     | BANKR2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| spi_mosi        | output        | L13     | BANKR1     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| spi_ss          | output        | P18     | BANKR2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| uart_rx_pin     | input         | N14     | BANKR2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| uart_tx_pin     | output        | R18     | BANKR2     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 4        | 30            | 14                 
| Use of BKCL              | 3        | 6             | 50                 
| Use of CLMA              | 1517     | 3274          | 47                 
|   FF                     | 2269     | 19644         | 12                 
|   LUT                    | 3551     | 13096         | 28                 
|   LUT-FF pairs           | 953      | 13096         | 8                  
| Use of CLMS              | 495      | 1110          | 45                 
|   FF                     | 807      | 6660          | 13                 
|   LUT                    | 1041     | 4440          | 24                 
|   LUT-FF pairs           | 327      | 4440          | 8                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 48       | 48            | 100                
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 25       | 240           | 11                 
|   IOBD                   | 15       | 120           | 13                 
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 10       | 114           | 9                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 25       | 240           | 11                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 6             | 17                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 4        | 24            | 17                 
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 2        | 20            | 10                 
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Global Clock Info:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                | Site Of GClk Inst     | GClk Fanout Net     | Clock Loads     | Non_Clock Loads     | Driver Inst              | Driver Pin     | Site Of Driver Inst     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_0/gopclkbufg     | USCM_74_104           | ntclkbufg_0         | 2823            | 0                   | pll1/u_pll_e1/goppll     | CLKOUT1        | PLL_82_319              
| clkbufg_1/gopclkbufg     | USCM_74_105           | ntclkbufg_1         | 233             | 0                   | jtag_TCK_ibuf/opit_1     | INCK           | IOL_151_73              
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Pll Inst                 | Site Of Pll Inst     | Pin         | Net Of Pin                | Clock Loads     | Non_Clock Loads     | Driver(Load) Inst        | Driver(Load) Pin     | Site Of Driver(Load) Inst     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| pll1/u_pll_e1/goppll     | PLL_82_319           | CLKFB       | pll1/u_pll_e1/ntCLKFB     |  -              |  -                  | pll1/u_pll_e1/goppll     | CLK_INT_FB           | PLL_82_319                    
| pll1/u_pll_e1/goppll     | PLL_82_319           | CLKIN1      | _N14                      |  -              |  -                  | clk_in_ibuf/opit_1       | INCK                 | IOL_7_298                     
| pll1/u_pll_e1/goppll     | PLL_82_319           | CLKIN2      | ntR496                    |  -              |  -                  | GND_25                   | Z                    | CLMA_90_304                   
| pll1/u_pll_e1/goppll     | PLL_82_319           | CLKOUT1     | clk                       | 2823            | 0                   |  ...                     |  ...                 |  ...                          
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                          | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | CRYSTAL     | DLL     | DQSL     | FLSIF     | FUSECODE     | HMEMC     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| tinyriscv_soc_top                         | 4526     | 3076     | 0                   | 4       | 48      | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 25     | 0           | 0           | 0            | 0        | 0       | 1       | 4        | 0          | 0             | 0         | 0        | 2        
| + gpio_0                                  | 93       | 81       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vld_rdy                             | 1        | 1        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + vld_dff                             | 1        | 1        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + pll1                                    | 0        | 0        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + timer_0                                 | 98       | 105      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vld_rdy                             | 1        | 1        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + vld_dff                             | 1        | 1        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_jtag_top                              | 557      | 617      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_jtag_dm                             | 383      | 384      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rx                                  | 43       | 45       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + tx                                  | 43       | 44       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_jtag_driver                         | 174      | 233      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rx                                  | 41       | 43       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + tx                                  | 46       | 47       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ram                                   | 68       | 4        | 0                   | 0       | 16      | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram222                                | 67       | 3        | 0                   | 0       | 16      | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_spram_ram2                   | 67       | 3        | 0                   | 0       | 16      | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vld_rdy                             | 1        | 1        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + vld_dff                             | 1        | 1        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_rib                                   | 232      | 0        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_rom                                   | 143      | 10       | 0                   | 0       | 32      | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + rom111                                | 141      | 9        | 0                   | 0       | 32      | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_spram_ram1                   | 141      | 9        | 0                   | 0       | 32      | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vld_rdy                             | 2        | 1        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + vld_dff                             | 1        | 1        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_rst_ctrl                              | 0        | 7        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ext_rst_sync                          | 0        | 2        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ticks_sync[0].dp_is_0.rst_0_dff     | 0        | 1        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ticks_sync[1].dp_is_not_0.rst_0_dff | 0        | 1        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_tinyriscv_core                        | 2988     | 1911     | 0                   | 4       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_clint                               | 52       | 82       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ex_state_dff                        | 0        | 1        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + id_state_dff                        | 0        | 1        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + if_state_dff                        | 0        | 1        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + pc_state_dff                        | 1        | 1        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_csr_reg                             | 255      | 256      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_exu                                 | 1604     | 298      | 0                   | 4       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_exu_alu_datapath                  | 631      | 0        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_exu_commit                        | 64       | 0        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_exu_dispatch                      | 74       | 0        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_exu_mem                           | 161      | 1        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_exu_muldiv                        | 670      | 297      | 0                   | 4       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mul_op1_ff                        | 0        | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mul_op2_ff                        | 0        | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mul_ready_ff                      | 1        | 1        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_divider                         | 439      | 232      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_gpr_reg                             | 76       | 992      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[1].not_x0.rf_dff             | 0        | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[2].not_x0.rf_dff             | 0        | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[3].not_x0.rf_dff             | 0        | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[4].not_x0.rf_dff             | 0        | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[5].not_x0.rf_dff             | 0        | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[6].not_x0.rf_dff             | 0        | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[7].not_x0.rf_dff             | 0        | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[8].not_x0.rf_dff             | 0        | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[9].not_x0.rf_dff             | 0        | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[10].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[11].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[12].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[13].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[14].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[15].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[16].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[17].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[18].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[19].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[20].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[21].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[22].not_x0.rf_dff            | 4        | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[23].not_x0.rf_dff            | 28       | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[24].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[25].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[26].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[27].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[28].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[29].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[30].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[31].not_x0.rf_dff            | 0        | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_idu                                 | 98       | 0        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_idu_exu                             | 735      | 153      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + imm_ff                              | 32       | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + info_bus_ff                         | 19       | 19       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + pc_ff                               | 32       | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rd_waddr_ff                         | 5        | 5        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rd_we_ff                            | 1        | 1        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rs1_rdata_ff                        | 32       | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rs2_rdata_ff                        | 32       | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ifu                                 | 104      | 66       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + pc_dff                              | 0        | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ifu_idu                             | 64       | 64       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + inst_addr_ff                        | 32       | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + inst_ff                             | 32       | 32       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + uart_0                                  | 337      | 341      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + spi1                                  | 64       | 96       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + spi2                                  | 63       | 96       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vld_rdy                             | 1        | 1        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + vld_dff                             | 1        | 1        | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                       
+-----------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/device_map/tinyriscv_soc_top_map.adf          
|            | D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/device_map/tinyriscv_soc_top.pcf              
| Output     | D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/place_route/tinyriscv_soc_top_pnr.adf         
|            | D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/place_route/clock_utilization.txt             
|            | D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/place_route/tinyriscv_soc_top_plc.adf         
|            | D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/place_route/tinyriscv_soc_top.prr             
|            | D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/place_route/tinyriscv_soc_top_prr.prt         
|            | D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/place_route/tinyriscv_soc_top_pnr.netlist     
|            | D:/FPGA_LAB_pangomicro/tinyriscv/FPGA_Competition-RISC-V_Processor-in-PGL22G-main/place_route/prr.db                            
+-----------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 802 MB
Total CPU  time to pnr completion : 0h:1m:11s
Process Total CPU  time to pnr completion : 0h:1m:11s
Total real time to pnr completion : 0h:1m:14s
