<root><simulation><result_generated_time />2023-05-24 02:23:37<layer><layer_spec />{'B': 1, 'K': 1024, 'C': 512, 'OY': 1, 'OX': 1, 'IY': 6, 'IX': 6, 'FY': 6, 'FX': 6, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />18874368<total_data_size_element />{'W': 18874368, 'I': 18432, 'O': 1024}<total_data_reuse />{'W': 1, 'I': 1024.0, 'O': 18432}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />2/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 16}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [16, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 8)], [('C', 16)]], [], []]<I />[[[('K', 8)], []], [[], [('C', 16)]], [], []]<O />[[[], [('C', 16)]], [[('K', 8)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('C', 4), ('FY', 2)], [('C', 8)], [('K', 128), ('FX', 6), ('FY', 3)]]<I />[[('C', 4), ('FY', 2), ('C', 8), ('K', 128)], [], [('FX', 6), ('FY', 3)]]<O />[[('C', 4), ('FY', 2), ('C', 8)], [], [('K', 128), ('FX', 6), ('FY', 3)]]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 1, 1, 1], 'I': [8.0, 128.0, 1.0, 1.0], 'O': [16.0, 64, 1, 18]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 65536, 150994944], 'I': [512, 8192, 147456], 'O': [8, 64, 8192], 'O_partial': [8, 64, 8192], 'O_final': [0, 0, 0]}<actual_mem_utilization_individual />{'W': [0.12, 0.01, 0.0], 'I': [1.0, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.01, 0.0], 'I': [1.0, 0.01, 0.0], 'O': [0.02, 0.01, 0.0]}<effective_mem_size_bit />{'W': [16, 8192, 1179648], 'I': [512, 8192, 147456], 'O': [8, 64, 8192], 'O_partial': [8, 64, 8192], 'O_final': [0, 0, 0]}<total_unit_count />{'W': [128, 128, 1, 1], 'I': [128, 16, 1, 1], 'O': [128, 8, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [16, 16, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[18874368, 18874368], [18874368, 18874368], [18874368, 0]]<I />[[2359296, 18432], [18432, 18432], [18432, 0]]<O />[[(1178624, 1179648), (18432, 17408)], [(17408, 18432), (18432, 17408)], [(17408, 18432), (0, 0)]]<O_partial />[[(1178624, 1179648), (18432, 17408)], [(17408, 18432), (18432, 17408)], [(17408, 18432), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[2359296, 2359296], [1179648, 1179648], [73728, 0]]<I />[[294912, 2304], [1152, 1152], [72, 0]]<O />[[(147328, 147456), (2304, 2176)], [(1088, 1152), (1152, 1088)], [(68, 72), (0, 0)]]<O_partial />[([147328, 147456], [2304, 2176]), ([1088, 1152], [1152, 1088]), ([68, 72], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]</mem_access_count_word><mac_count><active />18874368<idle />0</mac_count></basic_info><energy><total_energy />41418319.0<mem_energy_breakdown><W />[1652.9, 58447.8, 98194.6]<I />[99.9, 57.1, 95.9]<O />[104.8, 111.0, 186.5]</mem_energy_breakdown><MAC_energy><active_MAC />41259368.4<idle_MAC />0.0<total />41259368.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1248<utilization_without_data_loading />0.1249<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.1248<mac_utilize_temporal_without_data_loading />0.1249</mac_array_utilization><latency><latency_cycle_with_data_loading />1181312<latency_cycle_without_data_loading />1180672<ideal_computing_cycle />147456<data_loading><load_cycle_total />640<load_cycle_individual />{'W': [64, 512, 0], 'I': [64, 64, 0]}<load_cycle_combined />{'W': 512, 'I': 65}</data_loading><mem_stalling><mem_stall_cycle_total />1033216<mem_stall_cycle_individual />{'W': [[-147455], [-129017, 1032136], [1031744, -73696]], 'I': [[-147455], [-952, 0], [-138176, -139196]], 'O': [[-147456], [-147456, -147456], [-147456, -147456]]}<mem_stall_cycle_shared />{'W': [[-147455], [-129017, 1033216], [1032768, 1024]], 'I': [[-147455], [-952, 1033216], [1032768, 1024]], 'O': [[-147456], [-147456, -147456], [-147456, -147456]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 65536, 150994944], 'I': [512, 8192, 147456], 'O': [8, 64, 8192], 'O_partial': [8, 64, 8192], 'O_final': [0, 0, 0]}<data_size_each_level_total />{'W': [8192, 65536, 150994944], 'I': [8192, 8192, 147456], 'O': [64, 64, 8192]}<loop_cycles_each_level />{'W': [8, 64, 147456], 'I': [8192, 8192, 147456], 'O': [64, 64, 147456]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [128, 1, 18], 'O': [64, 1, 18]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [1024.0, 1024.0], [1024.0, 1024.0]], 'I': [[8.0, 0.1], [1.0, 1.0], [1.0, 1.0]], 'O': [[8.0, 0.1], [1.0, 1.0], [1.0, 0.1]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1024.0, 1024.0], [1024.0, 1024.0]], 'I': [[8.0, 8.0], [128.0, 1.0], [1.0, 18.0]], 'O': [[8.0, 8.0], [64.0, 1.0], [1.0, 1.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [1024.0, 1024.0], [1024.0, 0]], 'I': [[8.0, 8.0], [128.0, 1.0], [1.0, 0]], 'O': [[8.0, 0.1], [1.0, 1.0], [1.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [1154.0, 1027.0], [1026.0, 1.0]], 'I': [[8.0, 8.0], [1154.0, 1027.0], [1026.0, 1.0]], 'O': [[8.0, 0.1], [1154.0, 1027.0], [1026.0, 1.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'psum'), ('psum', 'psum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 147456], [8, 8, 18432], [64, 64, 2304]], 'I': [[1, 1, 147456], [64, 8192, 18], [8192, 8192, 18]], 'O': [[1, 1, 147456], [64, 64, 2304], [64, 64, 2304]]}<trans_time_real />{'W': [[0, 1, 147456], [[1, 8, 18432], [64, 8, 18432]], [[512, 64, 2304], [32, 64, 2304]]], 'I': [[0, 1, 147456], [[8, 8192, 18], [64, 8192, 18]], [[64, 8192, 18], [4, 8192, 18]]], 'O': [[0, 1, 147456], [[0, 64, 2304], [0, 64, 2304]], [[0, 64, 2304], [0, 64, 2304]]]}<single_stall_cycle />{'W': [[-1], [-7, 56], [448, -32]], 'I': [[-1], [-56, 0], [-8128, -8188]], 'O': [[-1], [-64, -64], [-64, -64]]}<single_stall_count />{'W': [147455, 18431, 2303], 'I': [147455, 17, 17], 'O': [147456, 2304, 2304]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [147392, 0], 'I': [1088, 0], 'O': [0, 0]}, 1: {'W': [147448, 147392], 'I': [1088, 1088], 'O': [0, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[1024, -147456], [-147456, -147456]], 1: [[1080, 1024], [-147456, -147456]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />7</simulation></root>