#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5c81796beb20 .scope module, "Datapath_Testbench" "Datapath_Testbench" 2 3;
 .timescale -9 -10;
v0x5c81797251a0_0 .var "clk", 0 0;
v0x5c8179725290_0 .var "reset", 0 0;
S_0x5c81796becb0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 16, 2 16 0, S_0x5c81796beb20;
 .timescale -9 -10;
v0x5c8179701c40_0 .var/i "i", 31 0;
S_0x5c817971bc50 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 2 20, 2 20 0, S_0x5c81796beb20;
 .timescale -9 -10;
v0x5c817971be50_0 .var/i "i", 31 0;
S_0x5c817971bf30 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 2 24, 2 24 0, S_0x5c81796beb20;
 .timescale -9 -10;
v0x5c817971c110_0 .var/i "i", 31 0;
S_0x5c817971c1f0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 2 34, 2 34 0, S_0x5c81796beb20;
 .timescale -9 -10;
v0x5c817971c3d0_0 .var/i "i", 31 0;
S_0x5c817971c4d0 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 2 38, 2 38 0, S_0x5c81796beb20;
 .timescale -9 -10;
v0x5c817971c700_0 .var/i "i", 31 0;
S_0x5c817971c800 .scope module, "datapath" "Datapath" 2 6, 2 54 0, S_0x5c81796beb20;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x5c8179725440 .functor AND 1, v0x5c817971ea10_0, v0x5c817971ddd0_0, C4<1>, C4<1>;
v0x5c8179723b10_0 .net "ALUControl", 3 0, v0x5c817971e210_0;  1 drivers
v0x5c8179723c40_0 .net "ALUOp", 2 0, v0x5c817971e890_0;  1 drivers
v0x5c8179723d50_0 .net "ALUResult", 31 0, v0x5c817971db20_0;  1 drivers
v0x5c8179723df0_0 .net "ALUSrc", 0 0, v0x5c817971e970_0;  1 drivers
v0x5c8179723ee0_0 .net "Branch", 0 0, v0x5c817971ea10_0;  1 drivers
v0x5c8179723fd0_0 .net "MemRead", 0 0, v0x5c817971eae0_0;  1 drivers
v0x5c81797240c0_0 .net "MemWrite", 0 0, v0x5c817971eba0_0;  1 drivers
v0x5c81797241b0_0 .net "MemtoReg", 0 0, v0x5c817971ecb0_0;  1 drivers
v0x5c81797242a0_0 .net "PC", 31 0, v0x5c8179722760_0;  1 drivers
v0x5c8179724460_0 .net "RegWrite", 0 0, v0x5c817971ed70_0;  1 drivers
v0x5c8179724500_0 .net "addout0", 31 0, L_0x5c81797253a0;  1 drivers
v0x5c81797245c0_0 .net "addout1", 31 0, L_0x5c8179735510;  1 drivers
v0x5c81797246d0_0 .net "clk", 0 0, v0x5c81797251a0_0;  1 drivers
v0x5c8179724770_0 .net "immediate", 31 0, v0x5c81797201d0_0;  1 drivers
v0x5c8179724810_0 .net "instruction", 31 0, v0x5c8179720760_0;  1 drivers
v0x5c8179724920_0 .net "muxout0", 31 0, v0x5c8179721470_0;  1 drivers
v0x5c8179724a30_0 .net "muxout1", 31 0, v0x5c8179721b40_0;  1 drivers
v0x5c8179724c50_0 .net "muxout2", 31 0, v0x5c8179722210_0;  1 drivers
v0x5c8179724d60_0 .net "readData1", 31 0, v0x5c8179723490_0;  1 drivers
v0x5c8179724e70_0 .net "readData2", 31 0, v0x5c8179723550_0;  1 drivers
v0x5c8179724f30_0 .net "readData3", 31 0, v0x5c817971fae0_0;  1 drivers
v0x5c8179725040_0 .net "reset", 0 0, v0x5c8179725290_0;  1 drivers
v0x5c81797250e0_0 .net "zero", 0 0, v0x5c817971ddd0_0;  1 drivers
L_0x5c81797355b0 .part v0x5c8179720760_0, 12, 3;
L_0x5c8179735650 .part v0x5c8179720760_0, 0, 7;
L_0x5c8179735b40 .part v0x5c8179720760_0, 15, 5;
L_0x5c8179735c30 .part v0x5c8179720760_0, 20, 5;
L_0x5c8179735d20 .part v0x5c8179720760_0, 7, 5;
S_0x5c817971ca00 .scope module, "add0" "Add" 2 70, 3 1 0, S_0x5c817971c800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v0x5c817971cc70_0 .net "a", 31 0, v0x5c8179722760_0;  alias, 1 drivers
L_0x7d54c243a018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5c817971cd70_0 .net "b", 31 0, L_0x7d54c243a018;  1 drivers
v0x5c817971ce50_0 .net "result", 31 0, L_0x5c81797253a0;  alias, 1 drivers
L_0x5c81797253a0 .arith/sum 32, v0x5c8179722760_0, L_0x7d54c243a018;
S_0x5c817971cf90 .scope module, "add1" "Add" 2 71, 3 1 0, S_0x5c817971c800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v0x5c817971d1c0_0 .net "a", 31 0, v0x5c8179722760_0;  alias, 1 drivers
v0x5c817971d2a0_0 .net "b", 31 0, v0x5c81797201d0_0;  alias, 1 drivers
v0x5c817971d360_0 .net "result", 31 0, L_0x5c8179735510;  alias, 1 drivers
L_0x5c8179735510 .arith/sum 32, v0x5c8179722760_0, v0x5c81797201d0_0;
S_0x5c817971d4a0 .scope module, "alu" "ALU" 2 72, 4 1 0, S_0x5c817971c800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "zero";
P_0x5c8179682c40 .param/l "ADD" 1 4 11, C4<0010>;
P_0x5c8179682c80 .param/l "AND" 1 4 12, C4<0000>;
P_0x5c8179682cc0 .param/l "BNE" 1 4 15, C4<0110>;
P_0x5c8179682d00 .param/l "LB" 1 4 9, C4<0010>;
P_0x5c8179682d40 .param/l "ORI" 1 4 13, C4<0001>;
P_0x5c8179682d80 .param/l "SB" 1 4 10, C4<0010>;
P_0x5c8179682dc0 .param/l "SLL" 1 4 14, C4<1000>;
v0x5c817971da20_0 .net "ALUControl", 3 0, v0x5c817971e210_0;  alias, 1 drivers
v0x5c817971db20_0 .var "ALUResult", 31 0;
v0x5c817971dc00_0 .net "a", 31 0, v0x5c8179723490_0;  alias, 1 drivers
v0x5c817971dcf0_0 .net "b", 31 0, v0x5c8179721470_0;  alias, 1 drivers
v0x5c817971ddd0_0 .var "zero", 0 0;
E_0x5c81796bb8d0 .event edge, v0x5c817971da20_0, v0x5c817971dc00_0, v0x5c817971dcf0_0, v0x5c817971db20_0;
S_0x5c817971df80 .scope module, "alucontrol" "ALUControl" 2 73, 5 1 0, S_0x5c817971c800;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "instruction";
    .port_info 1 /INPUT 3 "ALUOp";
    .port_info 2 /OUTPUT 4 "ALUControl";
v0x5c817971e210_0 .var "ALUControl", 3 0;
v0x5c817971e2f0_0 .net "ALUOp", 2 0, v0x5c817971e890_0;  alias, 1 drivers
v0x5c817971e3b0_0 .net "instruction", 2 0, L_0x5c81797355b0;  1 drivers
E_0x5c81796a4d50 .event edge, v0x5c817971e2f0_0, v0x5c817971e3b0_0;
S_0x5c817971e520 .scope module, "control" "Control" 2 74, 6 1 0, S_0x5c817971c800;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "instruction";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 3 "ALUOp";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegWrite";
v0x5c817971e890_0 .var "ALUOp", 2 0;
v0x5c817971e970_0 .var "ALUSrc", 0 0;
v0x5c817971ea10_0 .var "Branch", 0 0;
v0x5c817971eae0_0 .var "MemRead", 0 0;
v0x5c817971eba0_0 .var "MemWrite", 0 0;
v0x5c817971ecb0_0 .var "MemtoReg", 0 0;
v0x5c817971ed70_0 .var "RegWrite", 0 0;
v0x5c817971ee30_0 .net "instruction", 6 0, L_0x5c8179735650;  1 drivers
E_0x5c81796fff90 .event edge, v0x5c817971ee30_0;
S_0x5c817971f060 .scope module, "datamemory" "DataMemory" 2 75, 7 1 0, S_0x5c817971c800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemWrite";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /OUTPUT 32 "readData";
v0x5c817971f3c0_0 .net "MemRead", 0 0, v0x5c817971eae0_0;  alias, 1 drivers
v0x5c817971f4b0_0 .net "MemWrite", 0 0, v0x5c817971eba0_0;  alias, 1 drivers
v0x5c817971f580_0 .net "address", 31 0, v0x5c817971db20_0;  alias, 1 drivers
v0x5c817971f680 .array "memory", 31 0, 31 0;
v0x5c817971fae0_0 .var "readData", 31 0;
v0x5c817971fc10_0 .net "writeData", 31 0, v0x5c8179723550_0;  alias, 1 drivers
v0x5c817971f680_0 .array/port v0x5c817971f680, 0;
v0x5c817971f680_1 .array/port v0x5c817971f680, 1;
E_0x5c8179701b70/0 .event edge, v0x5c817971eae0_0, v0x5c817971db20_0, v0x5c817971f680_0, v0x5c817971f680_1;
v0x5c817971f680_2 .array/port v0x5c817971f680, 2;
v0x5c817971f680_3 .array/port v0x5c817971f680, 3;
v0x5c817971f680_4 .array/port v0x5c817971f680, 4;
v0x5c817971f680_5 .array/port v0x5c817971f680, 5;
E_0x5c8179701b70/1 .event edge, v0x5c817971f680_2, v0x5c817971f680_3, v0x5c817971f680_4, v0x5c817971f680_5;
v0x5c817971f680_6 .array/port v0x5c817971f680, 6;
v0x5c817971f680_7 .array/port v0x5c817971f680, 7;
v0x5c817971f680_8 .array/port v0x5c817971f680, 8;
v0x5c817971f680_9 .array/port v0x5c817971f680, 9;
E_0x5c8179701b70/2 .event edge, v0x5c817971f680_6, v0x5c817971f680_7, v0x5c817971f680_8, v0x5c817971f680_9;
v0x5c817971f680_10 .array/port v0x5c817971f680, 10;
v0x5c817971f680_11 .array/port v0x5c817971f680, 11;
v0x5c817971f680_12 .array/port v0x5c817971f680, 12;
v0x5c817971f680_13 .array/port v0x5c817971f680, 13;
E_0x5c8179701b70/3 .event edge, v0x5c817971f680_10, v0x5c817971f680_11, v0x5c817971f680_12, v0x5c817971f680_13;
v0x5c817971f680_14 .array/port v0x5c817971f680, 14;
v0x5c817971f680_15 .array/port v0x5c817971f680, 15;
v0x5c817971f680_16 .array/port v0x5c817971f680, 16;
v0x5c817971f680_17 .array/port v0x5c817971f680, 17;
E_0x5c8179701b70/4 .event edge, v0x5c817971f680_14, v0x5c817971f680_15, v0x5c817971f680_16, v0x5c817971f680_17;
v0x5c817971f680_18 .array/port v0x5c817971f680, 18;
v0x5c817971f680_19 .array/port v0x5c817971f680, 19;
v0x5c817971f680_20 .array/port v0x5c817971f680, 20;
v0x5c817971f680_21 .array/port v0x5c817971f680, 21;
E_0x5c8179701b70/5 .event edge, v0x5c817971f680_18, v0x5c817971f680_19, v0x5c817971f680_20, v0x5c817971f680_21;
v0x5c817971f680_22 .array/port v0x5c817971f680, 22;
v0x5c817971f680_23 .array/port v0x5c817971f680, 23;
v0x5c817971f680_24 .array/port v0x5c817971f680, 24;
v0x5c817971f680_25 .array/port v0x5c817971f680, 25;
E_0x5c8179701b70/6 .event edge, v0x5c817971f680_22, v0x5c817971f680_23, v0x5c817971f680_24, v0x5c817971f680_25;
v0x5c817971f680_26 .array/port v0x5c817971f680, 26;
v0x5c817971f680_27 .array/port v0x5c817971f680, 27;
v0x5c817971f680_28 .array/port v0x5c817971f680, 28;
v0x5c817971f680_29 .array/port v0x5c817971f680, 29;
E_0x5c8179701b70/7 .event edge, v0x5c817971f680_26, v0x5c817971f680_27, v0x5c817971f680_28, v0x5c817971f680_29;
v0x5c817971f680_30 .array/port v0x5c817971f680, 30;
v0x5c817971f680_31 .array/port v0x5c817971f680, 31;
E_0x5c8179701b70/8 .event edge, v0x5c817971f680_30, v0x5c817971f680_31, v0x5c817971eba0_0, v0x5c817971fc10_0;
E_0x5c8179701b70 .event/or E_0x5c8179701b70/0, E_0x5c8179701b70/1, E_0x5c8179701b70/2, E_0x5c8179701b70/3, E_0x5c8179701b70/4, E_0x5c8179701b70/5, E_0x5c8179701b70/6, E_0x5c8179701b70/7, E_0x5c8179701b70/8;
S_0x5c817971fd90 .scope module, "immgen" "ImmGen" 2 76, 8 1 0, S_0x5c817971c800;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate";
P_0x5c8179701fb0 .param/l "TYPE_I" 1 8 6, C4<0000011>;
P_0x5c8179701ff0 .param/l "TYPE_Ii" 1 8 7, C4<0010011>;
P_0x5c8179702030 .param/l "TYPE_S" 1 8 8, C4<0100011>;
P_0x5c8179702070 .param/l "TYPE_SB" 1 8 9, C4<1100111>;
v0x5c81797201d0_0 .var "immediate", 31 0;
v0x5c81797202b0_0 .net "instruction", 31 0, v0x5c8179720760_0;  alias, 1 drivers
E_0x5c8179720150 .event edge, v0x5c81797202b0_0;
S_0x5c81797203d0 .scope module, "instructionmemory" "InstructionMemory" 2 77, 9 1 0, S_0x5c817971c800;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "readAddress";
    .port_info 1 /OUTPUT 32 "instruction";
v0x5c8179720760_0 .var "instruction", 31 0;
v0x5c8179720870 .array "memory", 31 0, 31 0;
v0x5c8179720e20_0 .net "readAddress", 31 0, v0x5c8179722760_0;  alias, 1 drivers
v0x5c8179720870_0 .array/port v0x5c8179720870, 0;
v0x5c8179720870_1 .array/port v0x5c8179720870, 1;
v0x5c8179720870_2 .array/port v0x5c8179720870, 2;
E_0x5c81797205f0/0 .event edge, v0x5c817971cc70_0, v0x5c8179720870_0, v0x5c8179720870_1, v0x5c8179720870_2;
v0x5c8179720870_3 .array/port v0x5c8179720870, 3;
v0x5c8179720870_4 .array/port v0x5c8179720870, 4;
v0x5c8179720870_5 .array/port v0x5c8179720870, 5;
v0x5c8179720870_6 .array/port v0x5c8179720870, 6;
E_0x5c81797205f0/1 .event edge, v0x5c8179720870_3, v0x5c8179720870_4, v0x5c8179720870_5, v0x5c8179720870_6;
v0x5c8179720870_7 .array/port v0x5c8179720870, 7;
v0x5c8179720870_8 .array/port v0x5c8179720870, 8;
v0x5c8179720870_9 .array/port v0x5c8179720870, 9;
v0x5c8179720870_10 .array/port v0x5c8179720870, 10;
E_0x5c81797205f0/2 .event edge, v0x5c8179720870_7, v0x5c8179720870_8, v0x5c8179720870_9, v0x5c8179720870_10;
v0x5c8179720870_11 .array/port v0x5c8179720870, 11;
v0x5c8179720870_12 .array/port v0x5c8179720870, 12;
v0x5c8179720870_13 .array/port v0x5c8179720870, 13;
v0x5c8179720870_14 .array/port v0x5c8179720870, 14;
E_0x5c81797205f0/3 .event edge, v0x5c8179720870_11, v0x5c8179720870_12, v0x5c8179720870_13, v0x5c8179720870_14;
v0x5c8179720870_15 .array/port v0x5c8179720870, 15;
v0x5c8179720870_16 .array/port v0x5c8179720870, 16;
v0x5c8179720870_17 .array/port v0x5c8179720870, 17;
v0x5c8179720870_18 .array/port v0x5c8179720870, 18;
E_0x5c81797205f0/4 .event edge, v0x5c8179720870_15, v0x5c8179720870_16, v0x5c8179720870_17, v0x5c8179720870_18;
v0x5c8179720870_19 .array/port v0x5c8179720870, 19;
v0x5c8179720870_20 .array/port v0x5c8179720870, 20;
v0x5c8179720870_21 .array/port v0x5c8179720870, 21;
v0x5c8179720870_22 .array/port v0x5c8179720870, 22;
E_0x5c81797205f0/5 .event edge, v0x5c8179720870_19, v0x5c8179720870_20, v0x5c8179720870_21, v0x5c8179720870_22;
v0x5c8179720870_23 .array/port v0x5c8179720870, 23;
v0x5c8179720870_24 .array/port v0x5c8179720870, 24;
v0x5c8179720870_25 .array/port v0x5c8179720870, 25;
v0x5c8179720870_26 .array/port v0x5c8179720870, 26;
E_0x5c81797205f0/6 .event edge, v0x5c8179720870_23, v0x5c8179720870_24, v0x5c8179720870_25, v0x5c8179720870_26;
v0x5c8179720870_27 .array/port v0x5c8179720870, 27;
v0x5c8179720870_28 .array/port v0x5c8179720870, 28;
v0x5c8179720870_29 .array/port v0x5c8179720870, 29;
v0x5c8179720870_30 .array/port v0x5c8179720870, 30;
E_0x5c81797205f0/7 .event edge, v0x5c8179720870_27, v0x5c8179720870_28, v0x5c8179720870_29, v0x5c8179720870_30;
v0x5c8179720870_31 .array/port v0x5c8179720870, 31;
E_0x5c81797205f0/8 .event edge, v0x5c8179720870_31;
E_0x5c81797205f0 .event/or E_0x5c81797205f0/0, E_0x5c81797205f0/1, E_0x5c81797205f0/2, E_0x5c81797205f0/3, E_0x5c81797205f0/4, E_0x5c81797205f0/5, E_0x5c81797205f0/6, E_0x5c81797205f0/7, E_0x5c81797205f0/8;
S_0x5c8179720fa0 .scope module, "mux0" "Mux" 2 78, 10 1 0, S_0x5c817971c800;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x5c81797211e0_0 .net "Control", 0 0, v0x5c817971e970_0;  alias, 1 drivers
v0x5c81797212d0_0 .net "in0", 31 0, v0x5c8179723550_0;  alias, 1 drivers
v0x5c81797213a0_0 .net "in1", 31 0, v0x5c81797201d0_0;  alias, 1 drivers
v0x5c8179721470_0 .var "out", 31 0;
E_0x5c8179721180 .event edge, v0x5c817971e970_0, v0x5c817971d2a0_0, v0x5c817971fc10_0;
S_0x5c81797215a0 .scope module, "mux1" "Mux" 2 79, 10 1 0, S_0x5c817971c800;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x5c8179721870_0 .net "Control", 0 0, L_0x5c8179725440;  1 drivers
v0x5c8179721950_0 .net "in0", 31 0, L_0x5c81797253a0;  alias, 1 drivers
v0x5c8179721a40_0 .net "in1", 31 0, L_0x5c8179735510;  alias, 1 drivers
v0x5c8179721b40_0 .var "out", 31 0;
E_0x5c81797217f0 .event edge, v0x5c8179721870_0, v0x5c817971d360_0, v0x5c817971ce50_0;
S_0x5c8179721c90 .scope module, "mux2" "Mux" 2 80, 10 1 0, S_0x5c817971c800;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x5c8179721f60_0 .net "Control", 0 0, v0x5c817971ecb0_0;  alias, 1 drivers
v0x5c8179722050_0 .net "in0", 31 0, v0x5c817971db20_0;  alias, 1 drivers
v0x5c8179722140_0 .net "in1", 31 0, v0x5c817971fae0_0;  alias, 1 drivers
v0x5c8179722210_0 .var "out", 31 0;
E_0x5c8179721ee0 .event edge, v0x5c817971ecb0_0, v0x5c817971fae0_0, v0x5c817971db20_0;
S_0x5c8179722380 .scope module, "pc" "PC" 2 81, 11 1 0, S_0x5c817971c800;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PCIn";
    .port_info 3 /OUTPUT 32 "PCOut";
v0x5c8179722650_0 .net "PCIn", 31 0, v0x5c8179721b40_0;  alias, 1 drivers
v0x5c8179722760_0 .var "PCOut", 31 0;
v0x5c8179722800_0 .net "clk", 0 0, v0x5c81797251a0_0;  alias, 1 drivers
v0x5c81797228d0_0 .net "reset", 0 0, v0x5c8179725290_0;  alias, 1 drivers
E_0x5c81797225d0 .event posedge, v0x5c8179722800_0;
S_0x5c8179722a40 .scope module, "registers" "Registers" 2 82, 12 1 0, S_0x5c817971c800;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "RegWrite";
    .port_info 1 /INPUT 5 "readReg1";
    .port_info 2 /INPUT 5 "readReg2";
    .port_info 3 /INPUT 5 "writeReg";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /OUTPUT 32 "readData1";
    .port_info 6 /OUTPUT 32 "readData2";
v0x5c8179722e50_0 .net "RegWrite", 0 0, v0x5c817971ed70_0;  alias, 1 drivers
v0x5c8179722f10_0 .net *"_ivl_11", 31 0, L_0x5c8179735960;  1 drivers
v0x5c8179722fd0_0 .net *"_ivl_13", 6 0, L_0x5c8179735a00;  1 drivers
L_0x7d54c243a0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5c81797230c0_0 .net *"_ivl_16", 1 0, L_0x7d54c243a0a8;  1 drivers
v0x5c81797231a0_0 .net *"_ivl_2", 31 0, L_0x5c8179735780;  1 drivers
v0x5c81797232d0_0 .net *"_ivl_4", 6 0, L_0x5c8179735820;  1 drivers
L_0x7d54c243a060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5c81797233b0_0 .net *"_ivl_7", 1 0, L_0x7d54c243a060;  1 drivers
v0x5c8179723490_0 .var "readData1", 31 0;
v0x5c8179723550_0 .var "readData2", 31 0;
v0x5c81797235f0_0 .net "readReg1", 4 0, L_0x5c8179735b40;  1 drivers
v0x5c81797236d0_0 .net "readReg2", 4 0, L_0x5c8179735c30;  1 drivers
v0x5c81797237b0 .array "registers", 31 0, 31 0;
v0x5c8179723870_0 .net "writeData", 31 0, v0x5c8179722210_0;  alias, 1 drivers
v0x5c8179723930_0 .net "writeReg", 4 0, L_0x5c8179735d20;  1 drivers
E_0x5c8179722d10 .event edge, v0x5c817971ed70_0, v0x5c8179722210_0, v0x5c8179723930_0;
E_0x5c8179722d90 .event edge, L_0x5c8179735960, v0x5c81797236d0_0;
E_0x5c8179722df0 .event edge, L_0x5c8179735780, v0x5c81797235f0_0;
L_0x5c8179735780 .array/port v0x5c81797237b0, L_0x5c8179735820;
L_0x5c8179735820 .concat [ 5 2 0 0], L_0x5c8179735b40, L_0x7d54c243a060;
L_0x5c8179735960 .array/port v0x5c81797237b0, L_0x5c8179735a00;
L_0x5c8179735a00 .concat [ 5 2 0 0], L_0x5c8179735c30, L_0x7d54c243a0a8;
    .scope S_0x5c817971d4a0;
T_0 ;
    %wait E_0x5c81796bb8d0;
    %load/vec4 v0x5c817971da20_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c817971db20_0, 0, 32;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0x5c817971dc00_0;
    %load/vec4 v0x5c817971dcf0_0;
    %add;
    %store/vec4 v0x5c817971db20_0, 0, 32;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0x5c817971dc00_0;
    %load/vec4 v0x5c817971dcf0_0;
    %add;
    %store/vec4 v0x5c817971db20_0, 0, 32;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x5c817971dc00_0;
    %load/vec4 v0x5c817971dcf0_0;
    %add;
    %store/vec4 v0x5c817971db20_0, 0, 32;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0x5c817971dc00_0;
    %load/vec4 v0x5c817971dcf0_0;
    %and;
    %store/vec4 v0x5c817971db20_0, 0, 32;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x5c817971dc00_0;
    %load/vec4 v0x5c817971dcf0_0;
    %or;
    %store/vec4 v0x5c817971db20_0, 0, 32;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x5c817971dc00_0;
    %ix/getv 4, v0x5c817971dcf0_0;
    %shiftl 4;
    %store/vec4 v0x5c817971db20_0, 0, 32;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x5c817971dc00_0;
    %load/vec4 v0x5c817971dcf0_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %store/vec4 v0x5c817971db20_0, 0, 32;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %load/vec4 v0x5c817971db20_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.11, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.12, 8;
T_0.11 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.12, 8;
 ; End of false expr.
    %blend;
T_0.12;
    %store/vec4 v0x5c817971ddd0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5c817971df80;
T_1 ;
    %wait E_0x5c81796a4d50;
    %load/vec4 v0x5c817971e2f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5c817971e210_0, 0, 4;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5c817971e210_0, 0, 4;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5c817971e210_0, 0, 4;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x5c817971e3b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5c817971e210_0, 0, 4;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5c817971e210_0, 0, 4;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5c817971e210_0, 0, 4;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5c817971e210_0, 0, 4;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5c817971e210_0, 0, 4;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5c817971e520;
T_2 ;
    %wait E_0x5c81796fff90;
    %load/vec4 v0x5c817971ee30_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c817971ea10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c817971eae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c817971ecb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5c817971e890_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c817971eba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c817971e970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c817971ed70_0, 0, 1;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c817971ea10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c817971eae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c817971ecb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5c817971e890_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c817971eba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c817971e970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c817971ed70_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c817971ea10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c817971eae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c817971ecb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5c817971e890_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c817971eba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c817971e970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c817971ed70_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c817971ea10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c817971eae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c817971ecb0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5c817971e890_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c817971eba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c817971e970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c817971ed70_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c817971ea10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c817971eae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c817971ecb0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5c817971e890_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c817971eba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c817971e970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c817971ed70_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c817971ea10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c817971eae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c817971ecb0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5c817971e890_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c817971eba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c817971e970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c817971ed70_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5c817971f060;
T_3 ;
    %wait E_0x5c8179701b70;
    %load/vec4 v0x5c817971f3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %ix/getv 4, v0x5c817971f580_0;
    %load/vec4a v0x5c817971f680, 4;
    %store/vec4 v0x5c817971fae0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5c817971f4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5c817971fc10_0;
    %ix/getv 4, v0x5c817971f580_0;
    %store/vec4a v0x5c817971f680, 4, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5c817971fd90;
T_4 ;
    %wait E_0x5c8179720150;
    %load/vec4 v0x5c81797202b0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c81797201d0_0, 0, 32;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x5c81797202b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5c81797202b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c81797201d0_0, 0, 32;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x5c81797202b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5c81797202b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c81797201d0_0, 0, 32;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x5c81797202b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5c81797202b0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c81797202b0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c81797201d0_0, 0, 32;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x5c81797202b0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x5c81797202b0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c81797202b0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c81797202b0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c81797202b0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5c81797201d0_0, 0, 32;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5c81797203d0;
T_5 ;
    %wait E_0x5c81797205f0;
    %load/vec4 v0x5c8179720e20_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x5c8179720870, 4;
    %store/vec4 v0x5c8179720760_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5c8179720fa0;
T_6 ;
    %wait E_0x5c8179721180;
    %load/vec4 v0x5c81797211e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5c81797213a0_0;
    %store/vec4 v0x5c8179721470_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5c81797212d0_0;
    %store/vec4 v0x5c8179721470_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5c81797215a0;
T_7 ;
    %wait E_0x5c81797217f0;
    %load/vec4 v0x5c8179721870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5c8179721a40_0;
    %store/vec4 v0x5c8179721b40_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5c8179721950_0;
    %store/vec4 v0x5c8179721b40_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5c8179721c90;
T_8 ;
    %wait E_0x5c8179721ee0;
    %load/vec4 v0x5c8179721f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5c8179722140_0;
    %store/vec4 v0x5c8179722210_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5c8179722050_0;
    %store/vec4 v0x5c8179722210_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5c8179722380;
T_9 ;
    %wait E_0x5c81797225d0;
    %load/vec4 v0x5c81797228d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c8179722760_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5c8179722650_0;
    %store/vec4 v0x5c8179722760_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5c8179722a40;
T_10 ;
    %wait E_0x5c8179722df0;
    %load/vec4 v0x5c81797235f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5c81797237b0, 4;
    %store/vec4 v0x5c8179723490_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5c8179722a40;
T_11 ;
    %wait E_0x5c8179722d90;
    %load/vec4 v0x5c81797236d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5c81797237b0, 4;
    %store/vec4 v0x5c8179723550_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5c8179722a40;
T_12 ;
    %wait E_0x5c8179722d10;
    %load/vec4 v0x5c8179722e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5c8179723870_0;
    %load/vec4 v0x5c8179723930_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x5c81797237b0, 4, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5c81796beb20;
T_13 ;
    %vpi_call 2 9 "$readmemb", "Verilog/Input/DataMemory.mem", v0x5c817971f680 {0 0 0};
    %vpi_call 2 10 "$readmemb", "Verilog/Input/InstructionMemory.mem", v0x5c8179720870 {0 0 0};
    %vpi_call 2 11 "$readmemb", "Verilog/Input/Registers.mem", v0x5c81797237b0 {0 0 0};
    %vpi_call 2 13 "$display", "Program Counter = %2d", v0x5c8179722760_0 {0 0 0};
    %vpi_call 2 14 "$display", "Instruction = %h", v0x5c8179720760_0 {0 0 0};
    %vpi_call 2 15 "$display" {0 0 0};
    %fork t_1, S_0x5c81796becb0;
    %jmp t_0;
    .scope S_0x5c81796becb0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c8179701c40_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x5c8179701c40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.1, 5;
    %vpi_call 2 17 "$display", "DataMemory [%2d] = %d", v0x5c8179701c40_0, &A<v0x5c817971f680, v0x5c8179701c40_0 > {0 0 0};
    %load/vec4 v0x5c8179701c40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c8179701c40_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .scope S_0x5c81796beb20;
t_0 %join;
    %vpi_call 2 19 "$display" {0 0 0};
    %fork t_3, S_0x5c817971bc50;
    %jmp t_2;
    .scope S_0x5c817971bc50;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c817971be50_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x5c817971be50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.3, 5;
    %vpi_call 2 21 "$display", "InstructionMemory [%2d] = %h", v0x5c817971be50_0, &A<v0x5c8179720870, v0x5c817971be50_0 > {0 0 0};
    %load/vec4 v0x5c817971be50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c817971be50_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %end;
    .scope S_0x5c81796beb20;
t_2 %join;
    %vpi_call 2 23 "$display" {0 0 0};
    %fork t_5, S_0x5c817971bf30;
    %jmp t_4;
    .scope S_0x5c817971bf30;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c817971c110_0, 0, 32;
T_13.4 ;
    %load/vec4 v0x5c817971c110_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.5, 5;
    %vpi_call 2 25 "$display", "Register [%2d] = %d", v0x5c817971c110_0, &A<v0x5c81797237b0, v0x5c817971c110_0 > {0 0 0};
    %load/vec4 v0x5c817971c110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c817971c110_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
    %end;
    .scope S_0x5c81796beb20;
t_4 %join;
    %vpi_call 2 27 "$display" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x5c81796beb20;
T_14 ;
    %wait E_0x5c8179720150;
    %vpi_call 2 31 "$display", "Program Counter = %2d", v0x5c8179722760_0 {0 0 0};
    %vpi_call 2 32 "$display", "Instruction = %h", v0x5c8179720760_0 {0 0 0};
    %vpi_call 2 33 "$display" {0 0 0};
    %fork t_7, S_0x5c817971c1f0;
    %jmp t_6;
    .scope S_0x5c817971c1f0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c817971c3d0_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x5c817971c3d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.1, 5;
    %vpi_call 2 35 "$display", "DataMemory [%2d] = %d", v0x5c817971c3d0_0, &A<v0x5c817971f680, v0x5c817971c3d0_0 > {0 0 0};
    %load/vec4 v0x5c817971c3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c817971c3d0_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .scope S_0x5c81796beb20;
t_6 %join;
    %vpi_call 2 37 "$display" {0 0 0};
    %fork t_9, S_0x5c817971c4d0;
    %jmp t_8;
    .scope S_0x5c817971c4d0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c817971c700_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x5c817971c700_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.3, 5;
    %vpi_call 2 39 "$display", "Register [%2d] = %d", v0x5c817971c700_0, &A<v0x5c81797237b0, v0x5c817971c700_0 > {0 0 0};
    %load/vec4 v0x5c817971c700_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c817971c700_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %end;
    .scope S_0x5c81796beb20;
t_8 %join;
    %vpi_call 2 41 "$display" {0 0 0};
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5c81796beb20;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c81797251a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c8179725290_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c8179725290_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x5c81796beb20;
T_16 ;
    %delay 10, 0;
    %load/vec4 v0x5c81797251a0_0;
    %inv;
    %store/vec4 v0x5c81797251a0_0, 0, 1;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "Verilog/Datapath.v";
    "Verilog/Add.v";
    "Verilog/ALU.v";
    "Verilog/ALUControl.v";
    "Verilog/Control.v";
    "Verilog/DataMemory.v";
    "Verilog/ImmGen.v";
    "Verilog/InstructionMemory.v";
    "Verilog/Mux.v";
    "Verilog/PC.v";
    "Verilog/Registers.v";
