Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Oct 15 00:05:05 2018
| Host         : DESKTOP-7DNFL5V running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ip_design_wrapper_control_sets_placed.rpt
| Design       : ip_design_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    85 |
| Unused register locations in slices containing registers |   106 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            4 |
|      4 |            1 |
|      8 |            6 |
|     10 |            1 |
|     12 |            2 |
|     14 |            1 |
|    16+ |           70 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             366 |           61 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             324 |           70 |
| Yes          | No                    | No                     |            3632 |          667 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             476 |           88 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                   |                                                                          Enable Signal                                                                          |                                                               Set/Reset Signal                                                              | Slice Load Count | Bel Load Count |
+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                           |                1 |              2 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                   |                1 |              2 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                    |                1 |              2 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                           |                1 |              2 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                             |                1 |              4 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                2 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                1 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                              | ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                               |                1 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                4 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                3 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                | ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                               |                2 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                               |                4 |             10 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | ip_design_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |             12 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                          |                2 |             12 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                | ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                               |                2 |             14 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]      |                                                                                                                                             |                3 |             16 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                             |                2 |             16 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/ap_CS_fsm_pp0_stage17                                                                                                              |                                                                                                                                             |                4 |             16 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/ap_CS_fsm_pp0_stage9                                                                                                               |                                                                                                                                             |                5 |             16 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/matrix_mult_AXILiteS_s_axi_U/aw_hs                                                                                                 |                                                                                                                                             |                2 |             16 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/ap_CS_fsm_pp0_stage15                                                                                                              |                                                                                                                                             |                4 |             16 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/matrix_mult_AXILiteS_s_axi_U/E[0]                                                                                                  |                                                                                                                                             |                6 |             16 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/ap_CS_fsm_pp0_stage8                                                                                                               |                                                                                                                                             |                4 |             16 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/matrix_mult_AXILiteS_s_axi_U/reg_510_reg[0][0]                                                                                     |                                                                                                                                             |                3 |             16 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/ap_CS_fsm_pp0_stage13                                                                                                              |                                                                                                                                             |                3 |             16 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/ap_CS_fsm_pp0_stage7                                                                                                               |                                                                                                                                             |                3 |             16 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/ap_CS_fsm_pp0_stage16                                                                                                              |                                                                                                                                             |                6 |             16 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                             |                4 |             16 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                              | ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                               |                3 |             16 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                             |                4 |             16 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                3 |             16 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                              | ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                               |                2 |             18 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                               |                3 |             22 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                               |                5 |             22 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                4 |             22 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                             |                4 |             26 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                             |                2 |             28 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                             |                2 |             28 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/ap_CS_fsm_pp0_stage12                                                                                                              |                                                                                                                                             |                7 |             32 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/ap_CS_fsm_pp0_stage14                                                                                                              |                                                                                                                                             |                7 |             32 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                             |                7 |             32 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/ap_CS_fsm_pp0_stage6                                                                                                               |                                                                                                                                             |                7 |             32 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/matrix_mult_AXILiteS_s_axi_U/tmp_4_reg_1515_reg[0][0]                                                                              |                                                                                                                                             |                7 |             32 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                             |                6 |             32 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                             |                3 |             32 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                9 |             48 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                         | ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                               |                9 |             64 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                       | ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                               |               11 |             64 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                         | ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                               |               32 |             64 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/matrix_mult_AXILiteS_s_axi_U/rdata_data[31]_i_1_n_0                                                                                |                                                                                                                                             |               13 |             64 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/matrix_mult_AXILiteS_s_axi_U/p_10[0]                                                                                               |                                                                                                                                             |               19 |             64 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/matrix_mult_AXILiteS_s_axi_U/tmp_30_reg_1629_reg[0][0]                                                                             |                                                                                                                                             |               20 |             64 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]                                                          | ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                               |                5 |             64 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/rdata_data_reg[31]_i_9_n_0                                                                                                         |                                                                                                                                             |               10 |             64 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0                                                        | ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                               |                5 |             64 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                             |                9 |             68 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                             |                8 |             70 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/ap_CS_fsm_pp0_stage5                                                                                                               |                                                                                                                                             |               23 |             76 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/matrix_mult_AXILiteS_s_axi_U/a_ce0426_out                                                                                          |                                                                                                                                             |               22 |             80 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/rdata_data_reg[31]_i_6_n_0                                                                                                         |                                                                                                                                             |               12 |             80 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/rdata_data_reg[31]_i_14_n_0                                                                                                        |                                                                                                                                             |               13 |             80 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/ap_CS_fsm_pp0_stage19                                                                                                              |                                                                                                                                             |               17 |             84 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                             |                8 |             88 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                             |               10 |             88 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                             |                6 |             88 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                             |                7 |             88 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/matrix_mult_0/U0/matrix_mult_AXILiteS_s_axi_U/ARESET                                                                            |               25 |             92 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                             |                7 |             94 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                             |                6 |             94 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/matrix_mult_AXILiteS_s_axi_U/reg_5144                                                                                              |                                                                                                                                             |               27 |             96 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/ap_CS_fsm_pp0_stage22                                                                                                              |                                                                                                                                             |               12 |             96 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/ap_CS_fsm_reg_n_0_[0]                                                                                                              |                                                                                                                                             |               12 |             96 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/ap_CS_fsm_pp0_stage11                                                                                                              |                                                                                                                                             |               21 |             98 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/ap_CS_fsm_pp0_stage10                                                                                                              |                                                                                                                                             |               23 |            102 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/ap_CS_fsm_pp0_stage21                                                                                                              |                                                                                                                                             |               14 |            112 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/ap_CS_fsm_pp0_stage24                                                                                                              |                                                                                                                                             |               15 |            112 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/ap_CS_fsm_pp0_stage23                                                                                                              |                                                                                                                                             |               15 |            112 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/ap_CS_fsm_pp0_stage18                                                                                                              |                                                                                                                                             |               32 |            118 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               16 |            120 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/ap_CS_fsm_pp0_stage4                                                                                                               |                                                                                                                                             |               34 |            124 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/p_i_23_n_0                                                                                                                         |                                                                                                                                             |               31 |            160 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/ap_CS_fsm_pp0_stage3                                                                                                               |                                                                                                                                             |               42 |            204 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/ap_CS_fsm_pp0_stage1                                                                                                               |                                                                                                                                             |               45 |            228 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/matrix_mult_0/U0/ap_CS_fsm_pp0_stage2                                                                                                               |                                                                                                                                             |               45 |            236 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 |                                                                                                                                             |               62 |            368 |
+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


