INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/C_U.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_U
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/MUX_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/MUX_2_1_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_1_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/MUX_3_1_RET.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3_1_RET
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/MUX_ICR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_ICR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/MUX_alu_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_alu_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/MUX_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/add_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/debounce_interrupt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_interrupt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/interrupt_pending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interrupt_pending
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sim_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
