("1_bit_mirror_full_adder:/\t1_bit_mirror_full_adder 8_Bit_CSL_Adder schematic" (("open" (nil hierarchy "/{8_Bit_CSL_Adder 1_bit_mirror_full_adder schematic }:a"))) (((-5.0625 -4.79375) (7.1125 4.6875)) "a" "Schematics" 23))("tristate_nand:/\ttristate_nand D_flip_flop schematic" (("open" (nil hierarchy "/{D_flip_flop tristate_nand schematic }:a"))) (((-3.31875 -2.5375) (10.70625 4.275)) "a" "Schematics" 19))("sim_8_Bit_CSL_Adder:/\tsim_8_Bit_CSL_Adder 8_Bit_CSL_Adder schematic" (("open" (nil hierarchy "/{8_Bit_CSL_Adder sim_8_Bit_CSL_Adder schematic }:a"))) (((-5.8875 -4.575) (5.06875 3.9625)) "a" "Schematics" 12))("nand:/\tnand D_flip_flop schematic" (("open" (nil hierarchy "/{D_flip_flop nand schematic }:a"))) (((-1.85625 -1.05625) (3.61875 3.2125)) "a" "Schematics" 10))("1_bit_mirror_full_adder:/\t1_bit_mirror_full_adder 8_Bit_CSL_Adder layout" (("open" (nil hierarchy "/{8_Bit_CSL_Adder 1_bit_mirror_full_adder layout }:a"))) (((40724.14 16847.0) (40727.75 16848.66)) "a" "Layout" 20))("D_flip_flop:/\tD_flip_flop 8_Bit_CSL_Adder layout" (("open" (nil hierarchy "/{8_Bit_CSL_Adder D_flip_flop layout }:a"))) (((1.213 0.465) (2.913 1.709)) "a" "Layout" 21))("8_Bit_CSL_Adder:/\t8_Bit_CSL_Adder 8_Bit_CSL_Adder layout" (("open" (nil hierarchy "/{8_Bit_CSL_Adder 8_Bit_CSL_Adder layout }:a"))) (((-11.324 -5.158) (18.236 8.406)) "a" "Layout" 10))("8_Bit_CSL_Adder:/\t8_Bit_CSL_Adder 8_Bit_CSL_Adder schematic" (("open" (nil hierarchy "/{8_Bit_CSL_Adder 8_Bit_CSL_Adder schematic }:a"))) (((-3.36875 -22.425) (47.55625 2.31875)) "a" "Schematics" 7))("inverter_test:/\tinverter_test inverter schematic" (("open" (nil hierarchy "/{inverter inverter_test schematic }:a"))) (((-0.8125 -2.2875) (7.6875 1.8375)) "a" "Schematics" 12))("sim_1_bit_mirror_full_adder:/\tsim_1_bit_mirror_full_adder 8_Bit_CSL_Adder schematic" (("open" (nil hierarchy "/{8_Bit_CSL_Adder sim_1_bit_mirror_full_adder schematic }:a"))) (((-3.3625 -1.06875) (4.54375 2.56875)) "a" "analogArtist-Schematic" 9))