INFO: [VRFC 10-2263] Analyzing Verilog file "C:/M.TECH IITP/verilog/loop/loop.srcs/sim_1/new/counter_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_test
