   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"stm32f10x_can.c"
  23              	.Ltext0:
  24              		.file 1 "../target/stm32/stdperiph/src/stm32f10x_can.c"
 16617              		.align	2
 16618              		.global	CAN_DeInit
 16619              		.thumb
 16620              		.thumb_func
 16622              	CAN_DeInit:
 16623              	.LFB29:
   1:../target/stm32/stdperiph/src/stm32f10x_can.c **** /**
   2:../target/stm32/stdperiph/src/stm32f10x_can.c ****   ******************************************************************************
   3:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @file    stm32f10x_can.c
   4:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @author  MCD Application Team
   5:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @version V3.4.0
   6:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @date    10/15/2010
   7:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @brief   This file provides all the CAN firmware functions.
   8:../target/stm32/stdperiph/src/stm32f10x_can.c ****   ******************************************************************************
   9:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @copy
  10:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *
  11:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *
  18:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * <h2><center>&copy; COPYRIGHT 2010 STMicroelectronics</center></h2>
  19:../target/stm32/stdperiph/src/stm32f10x_can.c ****   */ 
  20:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
  21:../target/stm32/stdperiph/src/stm32f10x_can.c **** /* Includes ------------------------------------------------------------------*/
  22:../target/stm32/stdperiph/src/stm32f10x_can.c **** #include "stm32f10x_can.h"
  23:../target/stm32/stdperiph/src/stm32f10x_can.c **** #include "stm32f10x_rcc.h"
  24:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
  25:../target/stm32/stdperiph/src/stm32f10x_can.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  26:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @{
  27:../target/stm32/stdperiph/src/stm32f10x_can.c ****   */
  28:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
  29:../target/stm32/stdperiph/src/stm32f10x_can.c **** /** @defgroup CAN 
  30:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @brief CAN driver modules
  31:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @{
  32:../target/stm32/stdperiph/src/stm32f10x_can.c ****   */ 
  33:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
  34:../target/stm32/stdperiph/src/stm32f10x_can.c **** /** @defgroup CAN_Private_TypesDefinitions
  35:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @{
  36:../target/stm32/stdperiph/src/stm32f10x_can.c ****   */
  37:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
  38:../target/stm32/stdperiph/src/stm32f10x_can.c **** /**
  39:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @}
  40:../target/stm32/stdperiph/src/stm32f10x_can.c ****   */
  41:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
  42:../target/stm32/stdperiph/src/stm32f10x_can.c **** /** @defgroup CAN_Private_Defines
  43:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @{
  44:../target/stm32/stdperiph/src/stm32f10x_can.c ****   */
  45:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
  46:../target/stm32/stdperiph/src/stm32f10x_can.c **** /* CAN Master Control Register bits */
  47:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
  48:../target/stm32/stdperiph/src/stm32f10x_can.c **** #define MCR_DBF      ((uint32_t)0x00010000) /* software master reset */
  49:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
  50:../target/stm32/stdperiph/src/stm32f10x_can.c **** /* CAN Mailbox Transmit Request */
  51:../target/stm32/stdperiph/src/stm32f10x_can.c **** #define TMIDxR_TXRQ  ((uint32_t)0x00000001) /* Transmit mailbox request */
  52:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
  53:../target/stm32/stdperiph/src/stm32f10x_can.c **** /* CAN Filter Master Register bits */
  54:../target/stm32/stdperiph/src/stm32f10x_can.c **** #define FMR_FINIT    ((uint32_t)0x00000001) /* Filter init mode */
  55:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
  56:../target/stm32/stdperiph/src/stm32f10x_can.c **** /* Time out for INAK bit */
  57:../target/stm32/stdperiph/src/stm32f10x_can.c **** #define INAK_TIMEOUT        ((uint32_t)0x0000FFFF)
  58:../target/stm32/stdperiph/src/stm32f10x_can.c **** /* Time out for SLAK bit */
  59:../target/stm32/stdperiph/src/stm32f10x_can.c **** #define SLAK_TIMEOUT        ((uint32_t)0x0000FFFF)
  60:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
  61:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
  62:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
  63:../target/stm32/stdperiph/src/stm32f10x_can.c **** /* Flags in TSR register */
  64:../target/stm32/stdperiph/src/stm32f10x_can.c **** #define CAN_FLAGS_TSR              ((uint32_t)0x08000000) 
  65:../target/stm32/stdperiph/src/stm32f10x_can.c **** /* Flags in RF1R register */
  66:../target/stm32/stdperiph/src/stm32f10x_can.c **** #define CAN_FLAGS_RF1R             ((uint32_t)0x04000000) 
  67:../target/stm32/stdperiph/src/stm32f10x_can.c **** /* Flags in RF0R register */
  68:../target/stm32/stdperiph/src/stm32f10x_can.c **** #define CAN_FLAGS_RF0R             ((uint32_t)0x02000000) 
  69:../target/stm32/stdperiph/src/stm32f10x_can.c **** /* Flags in MSR register */
  70:../target/stm32/stdperiph/src/stm32f10x_can.c **** #define CAN_FLAGS_MSR              ((uint32_t)0x01000000) 
  71:../target/stm32/stdperiph/src/stm32f10x_can.c **** /* Flags in ESR register */
  72:../target/stm32/stdperiph/src/stm32f10x_can.c **** #define CAN_FLAGS_ESR              ((uint32_t)0x00F00000) 
  73:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
  74:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
  75:../target/stm32/stdperiph/src/stm32f10x_can.c **** /**
  76:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @}
  77:../target/stm32/stdperiph/src/stm32f10x_can.c ****   */
  78:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
  79:../target/stm32/stdperiph/src/stm32f10x_can.c **** /** @defgroup CAN_Private_Macros
  80:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @{
  81:../target/stm32/stdperiph/src/stm32f10x_can.c ****   */
  82:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
  83:../target/stm32/stdperiph/src/stm32f10x_can.c **** /**
  84:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @}
  85:../target/stm32/stdperiph/src/stm32f10x_can.c ****   */
  86:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
  87:../target/stm32/stdperiph/src/stm32f10x_can.c **** /** @defgroup CAN_Private_Variables
  88:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @{
  89:../target/stm32/stdperiph/src/stm32f10x_can.c ****   */
  90:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
  91:../target/stm32/stdperiph/src/stm32f10x_can.c **** /**
  92:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @}
  93:../target/stm32/stdperiph/src/stm32f10x_can.c ****   */
  94:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
  95:../target/stm32/stdperiph/src/stm32f10x_can.c **** /** @defgroup CAN_Private_FunctionPrototypes
  96:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @{
  97:../target/stm32/stdperiph/src/stm32f10x_can.c ****   */
  98:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
  99:../target/stm32/stdperiph/src/stm32f10x_can.c **** static ITStatus CheckITStatus(uint32_t CAN_Reg, uint32_t It_Bit);
 100:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 101:../target/stm32/stdperiph/src/stm32f10x_can.c **** /**
 102:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @}
 103:../target/stm32/stdperiph/src/stm32f10x_can.c ****   */
 104:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 105:../target/stm32/stdperiph/src/stm32f10x_can.c **** /** @defgroup CAN_Private_Functions
 106:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @{
 107:../target/stm32/stdperiph/src/stm32f10x_can.c ****   */
 108:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 109:../target/stm32/stdperiph/src/stm32f10x_can.c **** /**
 110:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @brief  Deinitializes the CAN peripheral registers to their default reset values.
 111:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  CANx: where x can be 1 or 2 to select the CAN peripheral.
 112:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @retval None.
 113:../target/stm32/stdperiph/src/stm32f10x_can.c ****   */
 114:../target/stm32/stdperiph/src/stm32f10x_can.c **** void CAN_DeInit(CAN_TypeDef* CANx)
 115:../target/stm32/stdperiph/src/stm32f10x_can.c **** {
 16624              		.loc 1 115 0
 16625              		.cfi_startproc
 16626              		@ args = 0, pretend = 0, frame = 8
 16627              		@ frame_needed = 1, uses_anonymous_args = 0
 16628 0000 80B5     		push	{r7, lr}
 16629              	.LCFI0:
 16630              		.cfi_def_cfa_offset 8
 16631 0002 82B0     		sub	sp, sp, #8
 16632              	.LCFI1:
 16633              		.cfi_def_cfa_offset 16
 16634 0004 00AF     		add	r7, sp, #0
 16635              		.cfi_offset 14, -4
 16636              		.cfi_offset 7, -8
 16637              	.LCFI2:
 16638              		.cfi_def_cfa_register 7
 16639 0006 7860     		str	r0, [r7, #4]
 116:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Check the parameters */
 117:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_ALL_PERIPH(CANx));
 118:../target/stm32/stdperiph/src/stm32f10x_can.c ****  
 119:../target/stm32/stdperiph/src/stm32f10x_can.c ****   if (CANx == CAN1)
 16640              		.loc 1 119 0
 16641 0008 7A68     		ldr	r2, [r7, #4]
 16642 000a 4FF4C843 		mov	r3, #25600
 16643 000e C4F20003 		movt	r3, 16384
 16644 0012 9A42     		cmp	r2, r3
 16645 0014 0CD1     		bne	.L2
 120:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
 121:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* Enable CAN1 reset state */
 122:../target/stm32/stdperiph/src/stm32f10x_can.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, ENABLE);
 16646              		.loc 1 122 0
 16647 0016 4FF00070 		mov	r0, #33554432
 16648 001a 4FF00101 		mov	r1, #1
 16649 001e FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 123:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* Release CAN1 from reset state */
 124:../target/stm32/stdperiph/src/stm32f10x_can.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, DISABLE);
 16650              		.loc 1 124 0
 16651 0022 4FF00070 		mov	r0, #33554432
 16652 0026 4FF00001 		mov	r1, #0
 16653 002a FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 16654 002e 0BE0     		b	.L1
 16655              	.L2:
 125:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 126:../target/stm32/stdperiph/src/stm32f10x_can.c ****   else
 127:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {  
 128:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* Enable CAN2 reset state */
 129:../target/stm32/stdperiph/src/stm32f10x_can.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, ENABLE);
 16656              		.loc 1 129 0
 16657 0030 4FF08060 		mov	r0, #67108864
 16658 0034 4FF00101 		mov	r1, #1
 16659 0038 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 130:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* Release CAN2 from reset state */
 131:../target/stm32/stdperiph/src/stm32f10x_can.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, DISABLE);
 16660              		.loc 1 131 0
 16661 003c 4FF08060 		mov	r0, #67108864
 16662 0040 4FF00001 		mov	r1, #0
 16663 0044 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 16664              	.L1:
 132:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 133:../target/stm32/stdperiph/src/stm32f10x_can.c **** }
 16665              		.loc 1 133 0
 16666 0048 07F10807 		add	r7, r7, #8
 16667 004c BD46     		mov	sp, r7
 16668 004e 80BD     		pop	{r7, pc}
 16669              		.cfi_endproc
 16670              	.LFE29:
 16672              		.section	.text.CAN_Init,"ax",%progbits
 16673              		.align	2
 16674              		.global	CAN_Init
 16675              		.thumb
 16676              		.thumb_func
 16678              	CAN_Init:
 16679              	.LFB30:
 134:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 135:../target/stm32/stdperiph/src/stm32f10x_can.c **** /**
 136:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @brief  Initializes the CAN peripheral according to the specified
 137:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *   parameters in the CAN_InitStruct.
 138:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  CANx: where x can be 1 or 2 to to select the CAN peripheral.
 139:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  CAN_InitStruct: pointer to a CAN_InitTypeDef structure that
 140:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *   contains the configuration information for the CAN peripheral.
 141:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @retval Constant indicates initialization succeed which will be 
 142:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *   CANINITFAILED or CANINITOK.
 143:../target/stm32/stdperiph/src/stm32f10x_can.c ****   */
 144:../target/stm32/stdperiph/src/stm32f10x_can.c **** uint8_t CAN_Init(CAN_TypeDef* CANx, CAN_InitTypeDef* CAN_InitStruct)
 145:../target/stm32/stdperiph/src/stm32f10x_can.c **** {
 16680              		.loc 1 145 0
 16681              		.cfi_startproc
 16682              		@ args = 0, pretend = 0, frame = 16
 16683              		@ frame_needed = 1, uses_anonymous_args = 0
 16684              		@ link register save eliminated.
 16685 0000 80B4     		push	{r7}
 16686              	.LCFI3:
 16687              		.cfi_def_cfa_offset 4
 16688 0002 85B0     		sub	sp, sp, #20
 16689              	.LCFI4:
 16690              		.cfi_def_cfa_offset 24
 16691 0004 00AF     		add	r7, sp, #0
 16692              		.cfi_offset 7, -4
 16693              	.LCFI5:
 16694              		.cfi_def_cfa_register 7
 16695 0006 7860     		str	r0, [r7, #4]
 16696 0008 3960     		str	r1, [r7, #0]
 146:../target/stm32/stdperiph/src/stm32f10x_can.c ****   uint8_t InitStatus = CANINITFAILED;
 16697              		.loc 1 146 0
 16698 000a 4FF00003 		mov	r3, #0
 16699 000e FB73     		strb	r3, [r7, #15]
 147:../target/stm32/stdperiph/src/stm32f10x_can.c ****   uint32_t wait_ack = 0x00000000;
 16700              		.loc 1 147 0
 16701 0010 4FF00003 		mov	r3, #0
 16702 0014 BB60     		str	r3, [r7, #8]
 148:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Check the parameters */
 149:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_ALL_PERIPH(CANx));
 150:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_FUNCTIONAL_STATE(CAN_InitStruct->CAN_TTCM));
 151:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_FUNCTIONAL_STATE(CAN_InitStruct->CAN_ABOM));
 152:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_FUNCTIONAL_STATE(CAN_InitStruct->CAN_AWUM));
 153:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_FUNCTIONAL_STATE(CAN_InitStruct->CAN_NART));
 154:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_FUNCTIONAL_STATE(CAN_InitStruct->CAN_RFLM));
 155:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_FUNCTIONAL_STATE(CAN_InitStruct->CAN_TXFP));
 156:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_MODE(CAN_InitStruct->CAN_Mode));
 157:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_SJW(CAN_InitStruct->CAN_SJW));
 158:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_BS1(CAN_InitStruct->CAN_BS1));
 159:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_BS2(CAN_InitStruct->CAN_BS2));
 160:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_PRESCALER(CAN_InitStruct->CAN_Prescaler));
 161:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 162:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* exit from sleep mode */
 163:../target/stm32/stdperiph/src/stm32f10x_can.c ****   CANx->MCR &= (~(uint32_t)CAN_MCR_SLEEP);
 16703              		.loc 1 163 0
 16704 0016 7B68     		ldr	r3, [r7, #4]
 16705 0018 1B68     		ldr	r3, [r3, #0]
 16706 001a 23F00202 		bic	r2, r3, #2
 16707 001e 7B68     		ldr	r3, [r7, #4]
 16708 0020 1A60     		str	r2, [r3, #0]
 164:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 165:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Request initialisation */
 166:../target/stm32/stdperiph/src/stm32f10x_can.c ****   CANx->MCR |= CAN_MCR_INRQ ;
 16709              		.loc 1 166 0
 16710 0022 7B68     		ldr	r3, [r7, #4]
 16711 0024 1B68     		ldr	r3, [r3, #0]
 16712 0026 43F00102 		orr	r2, r3, #1
 16713 002a 7B68     		ldr	r3, [r7, #4]
 16714 002c 1A60     		str	r2, [r3, #0]
 167:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 168:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Wait the acknowledge */
 169:../target/stm32/stdperiph/src/stm32f10x_can.c ****   while (((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 16715              		.loc 1 169 0
 16716 002e 03E0     		b	.L5
 16717              	.L7:
 170:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
 171:../target/stm32/stdperiph/src/stm32f10x_can.c ****     wait_ack++;
 16718              		.loc 1 171 0
 16719 0030 BB68     		ldr	r3, [r7, #8]
 16720 0032 03F10103 		add	r3, r3, #1
 16721 0036 BB60     		str	r3, [r7, #8]
 16722              	.L5:
 169:../target/stm32/stdperiph/src/stm32f10x_can.c ****   while (((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 16723              		.loc 1 169 0 discriminator 1
 16724 0038 7B68     		ldr	r3, [r7, #4]
 16725 003a 5B68     		ldr	r3, [r3, #4]
 16726 003c 03F00103 		and	r3, r3, #1
 16727 0040 002B     		cmp	r3, #0
 16728 0042 04D1     		bne	.L6
 169:../target/stm32/stdperiph/src/stm32f10x_can.c ****   while (((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 16729              		.loc 1 169 0 is_stmt 0 discriminator 2
 16730 0044 BA68     		ldr	r2, [r7, #8]
 16731 0046 4FF6FF73 		movw	r3, #65535
 16732 004a 9A42     		cmp	r2, r3
 16733 004c F0D1     		bne	.L7
 16734              	.L6:
 172:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 173:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 174:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* ...and check acknowledged */
 175:../target/stm32/stdperiph/src/stm32f10x_can.c ****   if ((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK)
 16735              		.loc 1 175 0 is_stmt 1
 16736 004e 7B68     		ldr	r3, [r7, #4]
 16737 0050 5B68     		ldr	r3, [r3, #4]
 16738 0052 03F00103 		and	r3, r3, #1
 16739 0056 002B     		cmp	r3, #0
 16740 0058 03D1     		bne	.L8
 176:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
 177:../target/stm32/stdperiph/src/stm32f10x_can.c ****     InitStatus = CANINITFAILED;
 16741              		.loc 1 177 0
 16742 005a 4FF00003 		mov	r3, #0
 16743 005e FB73     		strb	r3, [r7, #15]
 16744 0060 A7E0     		b	.L9
 16745              	.L8:
 178:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 179:../target/stm32/stdperiph/src/stm32f10x_can.c ****   else 
 180:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
 181:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* Set the time triggered communication mode */
 182:../target/stm32/stdperiph/src/stm32f10x_can.c ****     if (CAN_InitStruct->CAN_TTCM == ENABLE)
 16746              		.loc 1 182 0
 16747 0062 3B68     		ldr	r3, [r7, #0]
 16748 0064 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 16749 0066 012B     		cmp	r3, #1
 16750 0068 06D1     		bne	.L10
 183:../target/stm32/stdperiph/src/stm32f10x_can.c ****     {
 184:../target/stm32/stdperiph/src/stm32f10x_can.c ****       CANx->MCR |= CAN_MCR_TTCM;
 16751              		.loc 1 184 0
 16752 006a 7B68     		ldr	r3, [r7, #4]
 16753 006c 1B68     		ldr	r3, [r3, #0]
 16754 006e 43F08002 		orr	r2, r3, #128
 16755 0072 7B68     		ldr	r3, [r7, #4]
 16756 0074 1A60     		str	r2, [r3, #0]
 16757 0076 05E0     		b	.L11
 16758              	.L10:
 185:../target/stm32/stdperiph/src/stm32f10x_can.c ****     }
 186:../target/stm32/stdperiph/src/stm32f10x_can.c ****     else
 187:../target/stm32/stdperiph/src/stm32f10x_can.c ****     {
 188:../target/stm32/stdperiph/src/stm32f10x_can.c ****       CANx->MCR &= ~(uint32_t)CAN_MCR_TTCM;
 16759              		.loc 1 188 0
 16760 0078 7B68     		ldr	r3, [r7, #4]
 16761 007a 1B68     		ldr	r3, [r3, #0]
 16762 007c 23F08002 		bic	r2, r3, #128
 16763 0080 7B68     		ldr	r3, [r7, #4]
 16764 0082 1A60     		str	r2, [r3, #0]
 16765              	.L11:
 189:../target/stm32/stdperiph/src/stm32f10x_can.c ****     }
 190:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 191:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* Set the automatic bus-off management */
 192:../target/stm32/stdperiph/src/stm32f10x_can.c ****     if (CAN_InitStruct->CAN_ABOM == ENABLE)
 16766              		.loc 1 192 0
 16767 0084 3B68     		ldr	r3, [r7, #0]
 16768 0086 DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 16769 0088 012B     		cmp	r3, #1
 16770 008a 06D1     		bne	.L12
 193:../target/stm32/stdperiph/src/stm32f10x_can.c ****     {
 194:../target/stm32/stdperiph/src/stm32f10x_can.c ****       CANx->MCR |= CAN_MCR_ABOM;
 16771              		.loc 1 194 0
 16772 008c 7B68     		ldr	r3, [r7, #4]
 16773 008e 1B68     		ldr	r3, [r3, #0]
 16774 0090 43F04002 		orr	r2, r3, #64
 16775 0094 7B68     		ldr	r3, [r7, #4]
 16776 0096 1A60     		str	r2, [r3, #0]
 16777 0098 05E0     		b	.L13
 16778              	.L12:
 195:../target/stm32/stdperiph/src/stm32f10x_can.c ****     }
 196:../target/stm32/stdperiph/src/stm32f10x_can.c ****     else
 197:../target/stm32/stdperiph/src/stm32f10x_can.c ****     {
 198:../target/stm32/stdperiph/src/stm32f10x_can.c ****       CANx->MCR &= ~(uint32_t)CAN_MCR_ABOM;
 16779              		.loc 1 198 0
 16780 009a 7B68     		ldr	r3, [r7, #4]
 16781 009c 1B68     		ldr	r3, [r3, #0]
 16782 009e 23F04002 		bic	r2, r3, #64
 16783 00a2 7B68     		ldr	r3, [r7, #4]
 16784 00a4 1A60     		str	r2, [r3, #0]
 16785              	.L13:
 199:../target/stm32/stdperiph/src/stm32f10x_can.c ****     }
 200:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 201:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* Set the automatic wake-up mode */
 202:../target/stm32/stdperiph/src/stm32f10x_can.c ****     if (CAN_InitStruct->CAN_AWUM == ENABLE)
 16786              		.loc 1 202 0
 16787 00a6 3B68     		ldr	r3, [r7, #0]
 16788 00a8 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 16789 00aa 012B     		cmp	r3, #1
 16790 00ac 06D1     		bne	.L14
 203:../target/stm32/stdperiph/src/stm32f10x_can.c ****     {
 204:../target/stm32/stdperiph/src/stm32f10x_can.c ****       CANx->MCR |= CAN_MCR_AWUM;
 16791              		.loc 1 204 0
 16792 00ae 7B68     		ldr	r3, [r7, #4]
 16793 00b0 1B68     		ldr	r3, [r3, #0]
 16794 00b2 43F02002 		orr	r2, r3, #32
 16795 00b6 7B68     		ldr	r3, [r7, #4]
 16796 00b8 1A60     		str	r2, [r3, #0]
 16797 00ba 05E0     		b	.L15
 16798              	.L14:
 205:../target/stm32/stdperiph/src/stm32f10x_can.c ****     }
 206:../target/stm32/stdperiph/src/stm32f10x_can.c ****     else
 207:../target/stm32/stdperiph/src/stm32f10x_can.c ****     {
 208:../target/stm32/stdperiph/src/stm32f10x_can.c ****       CANx->MCR &= ~(uint32_t)CAN_MCR_AWUM;
 16799              		.loc 1 208 0
 16800 00bc 7B68     		ldr	r3, [r7, #4]
 16801 00be 1B68     		ldr	r3, [r3, #0]
 16802 00c0 23F02002 		bic	r2, r3, #32
 16803 00c4 7B68     		ldr	r3, [r7, #4]
 16804 00c6 1A60     		str	r2, [r3, #0]
 16805              	.L15:
 209:../target/stm32/stdperiph/src/stm32f10x_can.c ****     }
 210:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 211:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* Set the no automatic retransmission */
 212:../target/stm32/stdperiph/src/stm32f10x_can.c ****     if (CAN_InitStruct->CAN_NART == ENABLE)
 16806              		.loc 1 212 0
 16807 00c8 3B68     		ldr	r3, [r7, #0]
 16808 00ca 5B7A     		ldrb	r3, [r3, #9]	@ zero_extendqisi2
 16809 00cc 012B     		cmp	r3, #1
 16810 00ce 06D1     		bne	.L16
 213:../target/stm32/stdperiph/src/stm32f10x_can.c ****     {
 214:../target/stm32/stdperiph/src/stm32f10x_can.c ****       CANx->MCR |= CAN_MCR_NART;
 16811              		.loc 1 214 0
 16812 00d0 7B68     		ldr	r3, [r7, #4]
 16813 00d2 1B68     		ldr	r3, [r3, #0]
 16814 00d4 43F01002 		orr	r2, r3, #16
 16815 00d8 7B68     		ldr	r3, [r7, #4]
 16816 00da 1A60     		str	r2, [r3, #0]
 16817 00dc 05E0     		b	.L17
 16818              	.L16:
 215:../target/stm32/stdperiph/src/stm32f10x_can.c ****     }
 216:../target/stm32/stdperiph/src/stm32f10x_can.c ****     else
 217:../target/stm32/stdperiph/src/stm32f10x_can.c ****     {
 218:../target/stm32/stdperiph/src/stm32f10x_can.c ****       CANx->MCR &= ~(uint32_t)CAN_MCR_NART;
 16819              		.loc 1 218 0
 16820 00de 7B68     		ldr	r3, [r7, #4]
 16821 00e0 1B68     		ldr	r3, [r3, #0]
 16822 00e2 23F01002 		bic	r2, r3, #16
 16823 00e6 7B68     		ldr	r3, [r7, #4]
 16824 00e8 1A60     		str	r2, [r3, #0]
 16825              	.L17:
 219:../target/stm32/stdperiph/src/stm32f10x_can.c ****     }
 220:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 221:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* Set the receive FIFO locked mode */
 222:../target/stm32/stdperiph/src/stm32f10x_can.c ****     if (CAN_InitStruct->CAN_RFLM == ENABLE)
 16826              		.loc 1 222 0
 16827 00ea 3B68     		ldr	r3, [r7, #0]
 16828 00ec 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 16829 00ee 012B     		cmp	r3, #1
 16830 00f0 06D1     		bne	.L18
 223:../target/stm32/stdperiph/src/stm32f10x_can.c ****     {
 224:../target/stm32/stdperiph/src/stm32f10x_can.c ****       CANx->MCR |= CAN_MCR_RFLM;
 16831              		.loc 1 224 0
 16832 00f2 7B68     		ldr	r3, [r7, #4]
 16833 00f4 1B68     		ldr	r3, [r3, #0]
 16834 00f6 43F00802 		orr	r2, r3, #8
 16835 00fa 7B68     		ldr	r3, [r7, #4]
 16836 00fc 1A60     		str	r2, [r3, #0]
 16837 00fe 05E0     		b	.L19
 16838              	.L18:
 225:../target/stm32/stdperiph/src/stm32f10x_can.c ****     }
 226:../target/stm32/stdperiph/src/stm32f10x_can.c ****     else
 227:../target/stm32/stdperiph/src/stm32f10x_can.c ****     {
 228:../target/stm32/stdperiph/src/stm32f10x_can.c ****       CANx->MCR &= ~(uint32_t)CAN_MCR_RFLM;
 16839              		.loc 1 228 0
 16840 0100 7B68     		ldr	r3, [r7, #4]
 16841 0102 1B68     		ldr	r3, [r3, #0]
 16842 0104 23F00802 		bic	r2, r3, #8
 16843 0108 7B68     		ldr	r3, [r7, #4]
 16844 010a 1A60     		str	r2, [r3, #0]
 16845              	.L19:
 229:../target/stm32/stdperiph/src/stm32f10x_can.c ****     }
 230:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 231:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* Set the transmit FIFO priority */
 232:../target/stm32/stdperiph/src/stm32f10x_can.c ****     if (CAN_InitStruct->CAN_TXFP == ENABLE)
 16846              		.loc 1 232 0
 16847 010c 3B68     		ldr	r3, [r7, #0]
 16848 010e DB7A     		ldrb	r3, [r3, #11]	@ zero_extendqisi2
 16849 0110 012B     		cmp	r3, #1
 16850 0112 06D1     		bne	.L20
 233:../target/stm32/stdperiph/src/stm32f10x_can.c ****     {
 234:../target/stm32/stdperiph/src/stm32f10x_can.c ****       CANx->MCR |= CAN_MCR_TXFP;
 16851              		.loc 1 234 0
 16852 0114 7B68     		ldr	r3, [r7, #4]
 16853 0116 1B68     		ldr	r3, [r3, #0]
 16854 0118 43F00402 		orr	r2, r3, #4
 16855 011c 7B68     		ldr	r3, [r7, #4]
 16856 011e 1A60     		str	r2, [r3, #0]
 16857 0120 05E0     		b	.L21
 16858              	.L20:
 235:../target/stm32/stdperiph/src/stm32f10x_can.c ****     }
 236:../target/stm32/stdperiph/src/stm32f10x_can.c ****     else
 237:../target/stm32/stdperiph/src/stm32f10x_can.c ****     {
 238:../target/stm32/stdperiph/src/stm32f10x_can.c ****       CANx->MCR &= ~(uint32_t)CAN_MCR_TXFP;
 16859              		.loc 1 238 0
 16860 0122 7B68     		ldr	r3, [r7, #4]
 16861 0124 1B68     		ldr	r3, [r3, #0]
 16862 0126 23F00402 		bic	r2, r3, #4
 16863 012a 7B68     		ldr	r3, [r7, #4]
 16864 012c 1A60     		str	r2, [r3, #0]
 16865              	.L21:
 239:../target/stm32/stdperiph/src/stm32f10x_can.c ****     }
 240:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 241:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* Set the bit timing register */
 242:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | ((uint32_t)CAN_InitStruct->C
 16866              		.loc 1 242 0
 16867 012e 3B68     		ldr	r3, [r7, #0]
 16868 0130 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 16869 0132 4FEA8372 		lsl	r2, r3, #30
 16870 0136 3B68     		ldr	r3, [r7, #0]
 16871 0138 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 16872 013a 4FEA0363 		lsl	r3, r3, #24
 16873 013e 1A43     		orrs	r2, r2, r3
 243:../target/stm32/stdperiph/src/stm32f10x_can.c ****                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | ((uint32_t)CAN_InitStruct->CAN_BS2 << 20
 16874              		.loc 1 243 0
 16875 0140 3B68     		ldr	r3, [r7, #0]
 16876 0142 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 16877 0144 4FEA0343 		lsl	r3, r3, #16
 242:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | ((uint32_t)CAN_InitStruct->C
 16878              		.loc 1 242 0
 16879 0148 1A43     		orrs	r2, r2, r3
 16880              		.loc 1 243 0
 16881 014a 3B68     		ldr	r3, [r7, #0]
 16882 014c 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 16883 014e 4FEA0353 		lsl	r3, r3, #20
 16884 0152 1A43     		orrs	r2, r2, r3
 244:../target/stm32/stdperiph/src/stm32f10x_can.c ****                ((uint32_t)CAN_InitStruct->CAN_Prescaler - 1);
 16885              		.loc 1 244 0
 16886 0154 3B68     		ldr	r3, [r7, #0]
 16887 0156 1B88     		ldrh	r3, [r3, #0]
 16888 0158 03F1FF33 		add	r3, r3, #-1
 243:../target/stm32/stdperiph/src/stm32f10x_can.c ****                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | ((uint32_t)CAN_InitStruct->CAN_BS2 << 20
 16889              		.loc 1 243 0
 16890 015c 1A43     		orrs	r2, r2, r3
 242:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | ((uint32_t)CAN_InitStruct->C
 16891              		.loc 1 242 0
 16892 015e 7B68     		ldr	r3, [r7, #4]
 16893 0160 DA61     		str	r2, [r3, #28]
 245:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 246:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* Request leave initialisation */
 247:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CANx->MCR &= ~(uint32_t)CAN_MCR_INRQ;
 16894              		.loc 1 247 0
 16895 0162 7B68     		ldr	r3, [r7, #4]
 16896 0164 1B68     		ldr	r3, [r3, #0]
 16897 0166 23F00102 		bic	r2, r3, #1
 16898 016a 7B68     		ldr	r3, [r7, #4]
 16899 016c 1A60     		str	r2, [r3, #0]
 248:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 249:../target/stm32/stdperiph/src/stm32f10x_can.c ****    /* Wait the acknowledge */
 250:../target/stm32/stdperiph/src/stm32f10x_can.c ****    wait_ack = 0x00;
 16900              		.loc 1 250 0
 16901 016e 4FF00003 		mov	r3, #0
 16902 0172 BB60     		str	r3, [r7, #8]
 251:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 252:../target/stm32/stdperiph/src/stm32f10x_can.c ****    while (((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 16903              		.loc 1 252 0
 16904 0174 03E0     		b	.L22
 16905              	.L24:
 253:../target/stm32/stdperiph/src/stm32f10x_can.c ****    {
 254:../target/stm32/stdperiph/src/stm32f10x_can.c ****      wait_ack++;
 16906              		.loc 1 254 0
 16907 0176 BB68     		ldr	r3, [r7, #8]
 16908 0178 03F10103 		add	r3, r3, #1
 16909 017c BB60     		str	r3, [r7, #8]
 16910              	.L22:
 252:../target/stm32/stdperiph/src/stm32f10x_can.c ****    while (((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 16911              		.loc 1 252 0 discriminator 1
 16912 017e 7B68     		ldr	r3, [r7, #4]
 16913 0180 5B68     		ldr	r3, [r3, #4]
 16914 0182 03F00103 		and	r3, r3, #1
 16915 0186 DBB2     		uxtb	r3, r3
 16916 0188 002B     		cmp	r3, #0
 16917 018a 04D0     		beq	.L23
 252:../target/stm32/stdperiph/src/stm32f10x_can.c ****    while (((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 16918              		.loc 1 252 0 is_stmt 0 discriminator 2
 16919 018c BA68     		ldr	r2, [r7, #8]
 16920 018e 4FF6FF73 		movw	r3, #65535
 16921 0192 9A42     		cmp	r2, r3
 16922 0194 EFD1     		bne	.L24
 16923              	.L23:
 255:../target/stm32/stdperiph/src/stm32f10x_can.c ****    }
 256:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 257:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* ...and check acknowledged */
 258:../target/stm32/stdperiph/src/stm32f10x_can.c ****     if ((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
 16924              		.loc 1 258 0 is_stmt 1
 16925 0196 7B68     		ldr	r3, [r7, #4]
 16926 0198 5B68     		ldr	r3, [r3, #4]
 16927 019a 03F00103 		and	r3, r3, #1
 16928 019e DBB2     		uxtb	r3, r3
 16929 01a0 002B     		cmp	r3, #0
 16930 01a2 03D0     		beq	.L25
 259:../target/stm32/stdperiph/src/stm32f10x_can.c ****     {
 260:../target/stm32/stdperiph/src/stm32f10x_can.c ****       InitStatus = CANINITFAILED;
 16931              		.loc 1 260 0
 16932 01a4 4FF00003 		mov	r3, #0
 16933 01a8 FB73     		strb	r3, [r7, #15]
 16934 01aa 02E0     		b	.L9
 16935              	.L25:
 261:../target/stm32/stdperiph/src/stm32f10x_can.c ****     }
 262:../target/stm32/stdperiph/src/stm32f10x_can.c ****     else
 263:../target/stm32/stdperiph/src/stm32f10x_can.c ****     {
 264:../target/stm32/stdperiph/src/stm32f10x_can.c ****       InitStatus = CANINITOK ;
 16936              		.loc 1 264 0
 16937 01ac 4FF00103 		mov	r3, #1
 16938 01b0 FB73     		strb	r3, [r7, #15]
 16939              	.L9:
 265:../target/stm32/stdperiph/src/stm32f10x_can.c ****     }
 266:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 267:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 268:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* At this step, return the status of initialization */
 269:../target/stm32/stdperiph/src/stm32f10x_can.c ****   return InitStatus;
 16940              		.loc 1 269 0
 16941 01b2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 270:../target/stm32/stdperiph/src/stm32f10x_can.c **** }
 16942              		.loc 1 270 0
 16943 01b4 1846     		mov	r0, r3
 16944 01b6 07F11407 		add	r7, r7, #20
 16945 01ba BD46     		mov	sp, r7
 16946 01bc 80BC     		pop	{r7}
 16947 01be 7047     		bx	lr
 16948              		.cfi_endproc
 16949              	.LFE30:
 16951              		.section	.text.CAN_FilterInit,"ax",%progbits
 16952              		.align	2
 16953              		.global	CAN_FilterInit
 16954              		.thumb
 16955              		.thumb_func
 16957              	CAN_FilterInit:
 16958              	.LFB31:
 271:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 272:../target/stm32/stdperiph/src/stm32f10x_can.c **** /**
 273:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @brief  Initializes the CAN peripheral according to the specified
 274:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *   parameters in the CAN_FilterInitStruct.
 275:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  CAN_FilterInitStruct: pointer to a CAN_FilterInitTypeDef
 276:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *   structure that contains the configuration information.
 277:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @retval None.
 278:../target/stm32/stdperiph/src/stm32f10x_can.c ****   */
 279:../target/stm32/stdperiph/src/stm32f10x_can.c **** void CAN_FilterInit(CAN_FilterInitTypeDef* CAN_FilterInitStruct)
 280:../target/stm32/stdperiph/src/stm32f10x_can.c **** {
 16959              		.loc 1 280 0
 16960              		.cfi_startproc
 16961              		@ args = 0, pretend = 0, frame = 16
 16962              		@ frame_needed = 1, uses_anonymous_args = 0
 16963              		@ link register save eliminated.
 16964 0000 80B4     		push	{r7}
 16965              	.LCFI6:
 16966              		.cfi_def_cfa_offset 4
 16967 0002 85B0     		sub	sp, sp, #20
 16968              	.LCFI7:
 16969              		.cfi_def_cfa_offset 24
 16970 0004 00AF     		add	r7, sp, #0
 16971              		.cfi_offset 7, -4
 16972              	.LCFI8:
 16973              		.cfi_def_cfa_register 7
 16974 0006 7860     		str	r0, [r7, #4]
 281:../target/stm32/stdperiph/src/stm32f10x_can.c ****   uint32_t filter_number_bit_pos = 0;
 16975              		.loc 1 281 0
 16976 0008 4FF00003 		mov	r3, #0
 16977 000c FB60     		str	r3, [r7, #12]
 282:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Check the parameters */
 283:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_FILTER_NUMBER(CAN_FilterInitStruct->CAN_FilterNumber));
 284:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_FILTER_MODE(CAN_FilterInitStruct->CAN_FilterMode));
 285:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_FILTER_SCALE(CAN_FilterInitStruct->CAN_FilterScale));
 286:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_FILTER_FIFO(CAN_FilterInitStruct->CAN_FilterFIFOAssignment));
 287:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_FUNCTIONAL_STATE(CAN_FilterInitStruct->CAN_FilterActivation));
 288:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 289:../target/stm32/stdperiph/src/stm32f10x_can.c ****   filter_number_bit_pos = ((uint32_t)0x00000001) << CAN_FilterInitStruct->CAN_FilterNumber;
 16978              		.loc 1 289 0
 16979 000e 7B68     		ldr	r3, [r7, #4]
 16980 0010 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 16981 0012 4FF00102 		mov	r2, #1
 16982 0016 02FA03F3 		lsl	r3, r2, r3
 16983 001a FB60     		str	r3, [r7, #12]
 290:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 291:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Initialisation mode for the filter */
 292:../target/stm32/stdperiph/src/stm32f10x_can.c ****   CAN1->FMR |= FMR_FINIT;
 16984              		.loc 1 292 0
 16985 001c 4FF4C843 		mov	r3, #25600
 16986 0020 C4F20003 		movt	r3, 16384
 16987 0024 4FF4C842 		mov	r2, #25600
 16988 0028 C4F20002 		movt	r2, 16384
 16989 002c D2F80022 		ldr	r2, [r2, #512]
 16990 0030 42F00102 		orr	r2, r2, #1
 16991 0034 C3F80022 		str	r2, [r3, #512]
 293:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 294:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Filter Deactivation */
 295:../target/stm32/stdperiph/src/stm32f10x_can.c ****   CAN1->FA1R &= ~(uint32_t)filter_number_bit_pos;
 16992              		.loc 1 295 0
 16993 0038 4FF4C843 		mov	r3, #25600
 16994 003c C4F20003 		movt	r3, 16384
 16995 0040 4FF4C842 		mov	r2, #25600
 16996 0044 C4F20002 		movt	r2, 16384
 16997 0048 D2F81C22 		ldr	r2, [r2, #540]
 16998 004c 1146     		mov	r1, r2
 16999 004e FA68     		ldr	r2, [r7, #12]
 17000 0050 6FEA0202 		mvn	r2, r2
 17001 0054 01EA0202 		and	r2, r1, r2
 17002 0058 C3F81C22 		str	r2, [r3, #540]
 296:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 297:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Filter Scale */
 298:../target/stm32/stdperiph/src/stm32f10x_can.c ****   if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_16bit)
 17003              		.loc 1 298 0
 17004 005c 7B68     		ldr	r3, [r7, #4]
 17005 005e 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 17006 0060 002B     		cmp	r3, #0
 17007 0062 37D1     		bne	.L27
 299:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
 300:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* 16-bit scale for the filter */
 301:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;
 17008              		.loc 1 301 0
 17009 0064 4FF4C843 		mov	r3, #25600
 17010 0068 C4F20003 		movt	r3, 16384
 17011 006c 4FF4C842 		mov	r2, #25600
 17012 0070 C4F20002 		movt	r2, 16384
 17013 0074 D2F80C22 		ldr	r2, [r2, #524]
 17014 0078 1146     		mov	r1, r2
 17015 007a FA68     		ldr	r2, [r7, #12]
 17016 007c 6FEA0202 		mvn	r2, r2
 17017 0080 01EA0202 		and	r2, r1, r2
 17018 0084 C3F80C22 		str	r2, [r3, #524]
 302:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 303:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* First 16-bit identifier and First 16-bit mask */
 304:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* Or First 16-bit identifier and Second 16-bit identifier */
 305:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 17019              		.loc 1 305 0
 17020 0088 4FF4C843 		mov	r3, #25600
 17021 008c C4F20003 		movt	r3, 16384
 17022 0090 7A68     		ldr	r2, [r7, #4]
 17023 0092 927A     		ldrb	r2, [r2, #10]	@ zero_extendqisi2
 306:../target/stm32/stdperiph/src/stm32f10x_can.c ****     ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 17024              		.loc 1 306 0
 17025 0094 7968     		ldr	r1, [r7, #4]
 17026 0096 C988     		ldrh	r1, [r1, #6]
 17027 0098 4FEA0140 		lsl	r0, r1, #16
 307:../target/stm32/stdperiph/src/stm32f10x_can.c ****         (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
 17028              		.loc 1 307 0
 17029 009c 7968     		ldr	r1, [r7, #4]
 17030 009e 4988     		ldrh	r1, [r1, #2]
 306:../target/stm32/stdperiph/src/stm32f10x_can.c ****     ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 17031              		.loc 1 306 0
 17032 00a0 40EA0101 		orr	r1, r0, r1
 305:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 17033              		.loc 1 305 0
 17034 00a4 02F14802 		add	r2, r2, #72
 17035 00a8 43F83210 		str	r1, [r3, r2, lsl #3]
 308:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 309:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* Second 16-bit identifier and Second 16-bit mask */
 310:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* Or Third 16-bit identifier and Fourth 16-bit identifier */
 311:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 17036              		.loc 1 311 0
 17037 00ac 4FF4C842 		mov	r2, #25600
 17038 00b0 C4F20002 		movt	r2, 16384
 17039 00b4 7B68     		ldr	r3, [r7, #4]
 17040 00b6 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 312:../target/stm32/stdperiph/src/stm32f10x_can.c ****     ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 17041              		.loc 1 312 0
 17042 00b8 7968     		ldr	r1, [r7, #4]
 17043 00ba 8988     		ldrh	r1, [r1, #4]
 17044 00bc 4FEA0140 		lsl	r0, r1, #16
 313:../target/stm32/stdperiph/src/stm32f10x_can.c ****         (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh);
 17045              		.loc 1 313 0
 17046 00c0 7968     		ldr	r1, [r7, #4]
 17047 00c2 0988     		ldrh	r1, [r1, #0]
 312:../target/stm32/stdperiph/src/stm32f10x_can.c ****     ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 17048              		.loc 1 312 0
 17049 00c4 40EA0101 		orr	r1, r0, r1
 311:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 17050              		.loc 1 311 0
 17051 00c8 03F14803 		add	r3, r3, #72
 17052 00cc 4FEAC303 		lsl	r3, r3, #3
 17053 00d0 D318     		adds	r3, r2, r3
 17054 00d2 5960     		str	r1, [r3, #4]
 17055              	.L27:
 314:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 315:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 316:../target/stm32/stdperiph/src/stm32f10x_can.c ****   if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
 17056              		.loc 1 316 0
 17057 00d4 7B68     		ldr	r3, [r7, #4]
 17058 00d6 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 17059 00d8 012B     		cmp	r3, #1
 17060 00da 35D1     		bne	.L28
 317:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
 318:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* 32-bit scale for the filter */
 319:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CAN1->FS1R |= filter_number_bit_pos;
 17061              		.loc 1 319 0
 17062 00dc 4FF4C843 		mov	r3, #25600
 17063 00e0 C4F20003 		movt	r3, 16384
 17064 00e4 4FF4C842 		mov	r2, #25600
 17065 00e8 C4F20002 		movt	r2, 16384
 17066 00ec D2F80C22 		ldr	r2, [r2, #524]
 17067 00f0 1146     		mov	r1, r2
 17068 00f2 FA68     		ldr	r2, [r7, #12]
 17069 00f4 41EA0202 		orr	r2, r1, r2
 17070 00f8 C3F80C22 		str	r2, [r3, #524]
 320:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* 32-bit identifier or First 32-bit identifier */
 321:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 17071              		.loc 1 321 0
 17072 00fc 4FF4C843 		mov	r3, #25600
 17073 0100 C4F20003 		movt	r3, 16384
 17074 0104 7A68     		ldr	r2, [r7, #4]
 17075 0106 927A     		ldrb	r2, [r2, #10]	@ zero_extendqisi2
 322:../target/stm32/stdperiph/src/stm32f10x_can.c ****     ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 17076              		.loc 1 322 0
 17077 0108 7968     		ldr	r1, [r7, #4]
 17078 010a 0988     		ldrh	r1, [r1, #0]
 17079 010c 4FEA0140 		lsl	r0, r1, #16
 323:../target/stm32/stdperiph/src/stm32f10x_can.c ****         (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
 17080              		.loc 1 323 0
 17081 0110 7968     		ldr	r1, [r7, #4]
 17082 0112 4988     		ldrh	r1, [r1, #2]
 322:../target/stm32/stdperiph/src/stm32f10x_can.c ****     ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 17083              		.loc 1 322 0
 17084 0114 40EA0101 		orr	r1, r0, r1
 321:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 17085              		.loc 1 321 0
 17086 0118 02F14802 		add	r2, r2, #72
 17087 011c 43F83210 		str	r1, [r3, r2, lsl #3]
 324:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* 32-bit mask or Second 32-bit identifier */
 325:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 17088              		.loc 1 325 0
 17089 0120 4FF4C842 		mov	r2, #25600
 17090 0124 C4F20002 		movt	r2, 16384
 17091 0128 7B68     		ldr	r3, [r7, #4]
 17092 012a 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 326:../target/stm32/stdperiph/src/stm32f10x_can.c ****     ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 17093              		.loc 1 326 0
 17094 012c 7968     		ldr	r1, [r7, #4]
 17095 012e 8988     		ldrh	r1, [r1, #4]
 17096 0130 4FEA0140 		lsl	r0, r1, #16
 327:../target/stm32/stdperiph/src/stm32f10x_can.c ****         (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow);
 17097              		.loc 1 327 0
 17098 0134 7968     		ldr	r1, [r7, #4]
 17099 0136 C988     		ldrh	r1, [r1, #6]
 326:../target/stm32/stdperiph/src/stm32f10x_can.c ****     ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 17100              		.loc 1 326 0
 17101 0138 40EA0101 		orr	r1, r0, r1
 325:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 17102              		.loc 1 325 0
 17103 013c 03F14803 		add	r3, r3, #72
 17104 0140 4FEAC303 		lsl	r3, r3, #3
 17105 0144 D318     		adds	r3, r2, r3
 17106 0146 5960     		str	r1, [r3, #4]
 17107              	.L28:
 328:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 329:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 330:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Filter Mode */
 331:../target/stm32/stdperiph/src/stm32f10x_can.c ****   if (CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdMask)
 17108              		.loc 1 331 0
 17109 0148 7B68     		ldr	r3, [r7, #4]
 17110 014a DB7A     		ldrb	r3, [r3, #11]	@ zero_extendqisi2
 17111 014c 002B     		cmp	r3, #0
 17112 014e 12D1     		bne	.L29
 332:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
 333:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /*Id/Mask mode for the filter*/
 334:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CAN1->FM1R &= ~(uint32_t)filter_number_bit_pos;
 17113              		.loc 1 334 0
 17114 0150 4FF4C843 		mov	r3, #25600
 17115 0154 C4F20003 		movt	r3, 16384
 17116 0158 4FF4C842 		mov	r2, #25600
 17117 015c C4F20002 		movt	r2, 16384
 17118 0160 D2F80422 		ldr	r2, [r2, #516]
 17119 0164 1146     		mov	r1, r2
 17120 0166 FA68     		ldr	r2, [r7, #12]
 17121 0168 6FEA0202 		mvn	r2, r2
 17122 016c 01EA0202 		and	r2, r1, r2
 17123 0170 C3F80422 		str	r2, [r3, #516]
 17124 0174 0FE0     		b	.L30
 17125              	.L29:
 335:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 336:../target/stm32/stdperiph/src/stm32f10x_can.c ****   else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
 337:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
 338:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /*Identifier list mode for the filter*/
 339:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CAN1->FM1R |= (uint32_t)filter_number_bit_pos;
 17126              		.loc 1 339 0
 17127 0176 4FF4C843 		mov	r3, #25600
 17128 017a C4F20003 		movt	r3, 16384
 17129 017e 4FF4C842 		mov	r2, #25600
 17130 0182 C4F20002 		movt	r2, 16384
 17131 0186 D2F80422 		ldr	r2, [r2, #516]
 17132 018a 1146     		mov	r1, r2
 17133 018c FA68     		ldr	r2, [r7, #12]
 17134 018e 41EA0202 		orr	r2, r1, r2
 17135 0192 C3F80422 		str	r2, [r3, #516]
 17136              	.L30:
 340:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 341:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 342:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Filter FIFO assignment */
 343:../target/stm32/stdperiph/src/stm32f10x_can.c ****   if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_FilterFIFO0)
 17137              		.loc 1 343 0
 17138 0196 7B68     		ldr	r3, [r7, #4]
 17139 0198 1B89     		ldrh	r3, [r3, #8]
 17140 019a 002B     		cmp	r3, #0
 17141 019c 11D1     		bne	.L31
 344:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
 345:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* FIFO 0 assignation for the filter */
 346:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CAN1->FFA1R &= ~(uint32_t)filter_number_bit_pos;
 17142              		.loc 1 346 0
 17143 019e 4FF4C843 		mov	r3, #25600
 17144 01a2 C4F20003 		movt	r3, 16384
 17145 01a6 4FF4C842 		mov	r2, #25600
 17146 01aa C4F20002 		movt	r2, 16384
 17147 01ae D2F81422 		ldr	r2, [r2, #532]
 17148 01b2 1146     		mov	r1, r2
 17149 01b4 FA68     		ldr	r2, [r7, #12]
 17150 01b6 6FEA0202 		mvn	r2, r2
 17151 01ba 01EA0202 		and	r2, r1, r2
 17152 01be C3F81422 		str	r2, [r3, #532]
 17153              	.L31:
 347:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 348:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 349:../target/stm32/stdperiph/src/stm32f10x_can.c ****   if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_FilterFIFO1)
 17154              		.loc 1 349 0
 17155 01c2 7B68     		ldr	r3, [r7, #4]
 17156 01c4 1B89     		ldrh	r3, [r3, #8]
 17157 01c6 012B     		cmp	r3, #1
 17158 01c8 0FD1     		bne	.L32
 350:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
 351:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* FIFO 1 assignation for the filter */
 352:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CAN1->FFA1R |= (uint32_t)filter_number_bit_pos;
 17159              		.loc 1 352 0
 17160 01ca 4FF4C843 		mov	r3, #25600
 17161 01ce C4F20003 		movt	r3, 16384
 17162 01d2 4FF4C842 		mov	r2, #25600
 17163 01d6 C4F20002 		movt	r2, 16384
 17164 01da D2F81422 		ldr	r2, [r2, #532]
 17165 01de 1146     		mov	r1, r2
 17166 01e0 FA68     		ldr	r2, [r7, #12]
 17167 01e2 41EA0202 		orr	r2, r1, r2
 17168 01e6 C3F81422 		str	r2, [r3, #532]
 17169              	.L32:
 353:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 354:../target/stm32/stdperiph/src/stm32f10x_can.c ****   
 355:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Filter activation */
 356:../target/stm32/stdperiph/src/stm32f10x_can.c ****   if (CAN_FilterInitStruct->CAN_FilterActivation == ENABLE)
 17170              		.loc 1 356 0
 17171 01ea 7B68     		ldr	r3, [r7, #4]
 17172 01ec 5B7B     		ldrb	r3, [r3, #13]	@ zero_extendqisi2
 17173 01ee 012B     		cmp	r3, #1
 17174 01f0 0FD1     		bne	.L33
 357:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
 358:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CAN1->FA1R |= filter_number_bit_pos;
 17175              		.loc 1 358 0
 17176 01f2 4FF4C843 		mov	r3, #25600
 17177 01f6 C4F20003 		movt	r3, 16384
 17178 01fa 4FF4C842 		mov	r2, #25600
 17179 01fe C4F20002 		movt	r2, 16384
 17180 0202 D2F81C22 		ldr	r2, [r2, #540]
 17181 0206 1146     		mov	r1, r2
 17182 0208 FA68     		ldr	r2, [r7, #12]
 17183 020a 41EA0202 		orr	r2, r1, r2
 17184 020e C3F81C22 		str	r2, [r3, #540]
 17185              	.L33:
 359:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 360:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 361:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Leave the initialisation mode for the filter */
 362:../target/stm32/stdperiph/src/stm32f10x_can.c ****   CAN1->FMR &= ~FMR_FINIT;
 17186              		.loc 1 362 0
 17187 0212 4FF4C843 		mov	r3, #25600
 17188 0216 C4F20003 		movt	r3, 16384
 17189 021a 4FF4C842 		mov	r2, #25600
 17190 021e C4F20002 		movt	r2, 16384
 17191 0222 D2F80022 		ldr	r2, [r2, #512]
 17192 0226 22F00102 		bic	r2, r2, #1
 17193 022a C3F80022 		str	r2, [r3, #512]
 363:../target/stm32/stdperiph/src/stm32f10x_can.c **** }
 17194              		.loc 1 363 0
 17195 022e 07F11407 		add	r7, r7, #20
 17196 0232 BD46     		mov	sp, r7
 17197 0234 80BC     		pop	{r7}
 17198 0236 7047     		bx	lr
 17199              		.cfi_endproc
 17200              	.LFE31:
 17202              		.section	.text.CAN_StructInit,"ax",%progbits
 17203              		.align	2
 17204              		.global	CAN_StructInit
 17205              		.thumb
 17206              		.thumb_func
 17208              	CAN_StructInit:
 17209              	.LFB32:
 364:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 365:../target/stm32/stdperiph/src/stm32f10x_can.c **** /**
 366:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @brief  Fills each CAN_InitStruct member with its default value.
 367:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  CAN_InitStruct: pointer to a CAN_InitTypeDef structure which
 368:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *   will be initialized.
 369:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @retval None.
 370:../target/stm32/stdperiph/src/stm32f10x_can.c ****   */
 371:../target/stm32/stdperiph/src/stm32f10x_can.c **** void CAN_StructInit(CAN_InitTypeDef* CAN_InitStruct)
 372:../target/stm32/stdperiph/src/stm32f10x_can.c **** {
 17210              		.loc 1 372 0
 17211              		.cfi_startproc
 17212              		@ args = 0, pretend = 0, frame = 8
 17213              		@ frame_needed = 1, uses_anonymous_args = 0
 17214              		@ link register save eliminated.
 17215 0000 80B4     		push	{r7}
 17216              	.LCFI9:
 17217              		.cfi_def_cfa_offset 4
 17218 0002 83B0     		sub	sp, sp, #12
 17219              	.LCFI10:
 17220              		.cfi_def_cfa_offset 16
 17221 0004 00AF     		add	r7, sp, #0
 17222              		.cfi_offset 7, -4
 17223              	.LCFI11:
 17224              		.cfi_def_cfa_register 7
 17225 0006 7860     		str	r0, [r7, #4]
 373:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Reset CAN init structure parameters values */
 374:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Initialize the time triggered communication mode */
 375:../target/stm32/stdperiph/src/stm32f10x_can.c ****   CAN_InitStruct->CAN_TTCM = DISABLE;
 17226              		.loc 1 375 0
 17227 0008 7B68     		ldr	r3, [r7, #4]
 17228 000a 4FF00002 		mov	r2, #0
 17229 000e 9A71     		strb	r2, [r3, #6]
 376:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Initialize the automatic bus-off management */
 377:../target/stm32/stdperiph/src/stm32f10x_can.c ****   CAN_InitStruct->CAN_ABOM = DISABLE;
 17230              		.loc 1 377 0
 17231 0010 7B68     		ldr	r3, [r7, #4]
 17232 0012 4FF00002 		mov	r2, #0
 17233 0016 DA71     		strb	r2, [r3, #7]
 378:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Initialize the automatic wake-up mode */
 379:../target/stm32/stdperiph/src/stm32f10x_can.c ****   CAN_InitStruct->CAN_AWUM = DISABLE;
 17234              		.loc 1 379 0
 17235 0018 7B68     		ldr	r3, [r7, #4]
 17236 001a 4FF00002 		mov	r2, #0
 17237 001e 1A72     		strb	r2, [r3, #8]
 380:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Initialize the no automatic retransmission */
 381:../target/stm32/stdperiph/src/stm32f10x_can.c ****   CAN_InitStruct->CAN_NART = DISABLE;
 17238              		.loc 1 381 0
 17239 0020 7B68     		ldr	r3, [r7, #4]
 17240 0022 4FF00002 		mov	r2, #0
 17241 0026 5A72     		strb	r2, [r3, #9]
 382:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Initialize the receive FIFO locked mode */
 383:../target/stm32/stdperiph/src/stm32f10x_can.c ****   CAN_InitStruct->CAN_RFLM = DISABLE;
 17242              		.loc 1 383 0
 17243 0028 7B68     		ldr	r3, [r7, #4]
 17244 002a 4FF00002 		mov	r2, #0
 17245 002e 9A72     		strb	r2, [r3, #10]
 384:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Initialize the transmit FIFO priority */
 385:../target/stm32/stdperiph/src/stm32f10x_can.c ****   CAN_InitStruct->CAN_TXFP = DISABLE;
 17246              		.loc 1 385 0
 17247 0030 7B68     		ldr	r3, [r7, #4]
 17248 0032 4FF00002 		mov	r2, #0
 17249 0036 DA72     		strb	r2, [r3, #11]
 386:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Initialize the CAN_Mode member */
 387:../target/stm32/stdperiph/src/stm32f10x_can.c ****   CAN_InitStruct->CAN_Mode = CAN_Mode_Normal;
 17250              		.loc 1 387 0
 17251 0038 7B68     		ldr	r3, [r7, #4]
 17252 003a 4FF00002 		mov	r2, #0
 17253 003e 9A70     		strb	r2, [r3, #2]
 388:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Initialize the CAN_SJW member */
 389:../target/stm32/stdperiph/src/stm32f10x_can.c ****   CAN_InitStruct->CAN_SJW = CAN_SJW_1tq;
 17254              		.loc 1 389 0
 17255 0040 7B68     		ldr	r3, [r7, #4]
 17256 0042 4FF00002 		mov	r2, #0
 17257 0046 DA70     		strb	r2, [r3, #3]
 390:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Initialize the CAN_BS1 member */
 391:../target/stm32/stdperiph/src/stm32f10x_can.c ****   CAN_InitStruct->CAN_BS1 = CAN_BS1_4tq;
 17258              		.loc 1 391 0
 17259 0048 7B68     		ldr	r3, [r7, #4]
 17260 004a 4FF00302 		mov	r2, #3
 17261 004e 1A71     		strb	r2, [r3, #4]
 392:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Initialize the CAN_BS2 member */
 393:../target/stm32/stdperiph/src/stm32f10x_can.c ****   CAN_InitStruct->CAN_BS2 = CAN_BS2_3tq;
 17262              		.loc 1 393 0
 17263 0050 7B68     		ldr	r3, [r7, #4]
 17264 0052 4FF00202 		mov	r2, #2
 17265 0056 5A71     		strb	r2, [r3, #5]
 394:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Initialize the CAN_Prescaler member */
 395:../target/stm32/stdperiph/src/stm32f10x_can.c ****   CAN_InitStruct->CAN_Prescaler = 1;
 17266              		.loc 1 395 0
 17267 0058 7B68     		ldr	r3, [r7, #4]
 17268 005a 4FF00102 		mov	r2, #1
 17269 005e 1A80     		strh	r2, [r3, #0]	@ movhi
 396:../target/stm32/stdperiph/src/stm32f10x_can.c **** }
 17270              		.loc 1 396 0
 17271 0060 07F10C07 		add	r7, r7, #12
 17272 0064 BD46     		mov	sp, r7
 17273 0066 80BC     		pop	{r7}
 17274 0068 7047     		bx	lr
 17275              		.cfi_endproc
 17276              	.LFE32:
 17278 006a 00BF     		.section	.text.CAN_SlaveStartBank,"ax",%progbits
 17279              		.align	2
 17280              		.global	CAN_SlaveStartBank
 17281              		.thumb
 17282              		.thumb_func
 17284              	CAN_SlaveStartBank:
 17285              	.LFB33:
 397:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 398:../target/stm32/stdperiph/src/stm32f10x_can.c **** /**
 399:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @brief  Select the start bank filter for slave CAN.
 400:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @note   This function applies only to STM32 Connectivity line devices.
 401:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  CAN_BankNumber: Select the start slave bank filter from 1..27.
 402:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @retval None.
 403:../target/stm32/stdperiph/src/stm32f10x_can.c ****   */
 404:../target/stm32/stdperiph/src/stm32f10x_can.c **** void CAN_SlaveStartBank(uint8_t CAN_BankNumber) 
 405:../target/stm32/stdperiph/src/stm32f10x_can.c **** {
 17286              		.loc 1 405 0
 17287              		.cfi_startproc
 17288              		@ args = 0, pretend = 0, frame = 8
 17289              		@ frame_needed = 1, uses_anonymous_args = 0
 17290              		@ link register save eliminated.
 17291 0000 80B4     		push	{r7}
 17292              	.LCFI12:
 17293              		.cfi_def_cfa_offset 4
 17294 0002 83B0     		sub	sp, sp, #12
 17295              	.LCFI13:
 17296              		.cfi_def_cfa_offset 16
 17297 0004 00AF     		add	r7, sp, #0
 17298              		.cfi_offset 7, -4
 17299              	.LCFI14:
 17300              		.cfi_def_cfa_register 7
 17301 0006 0346     		mov	r3, r0
 17302 0008 FB71     		strb	r3, [r7, #7]
 406:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Check the parameters */
 407:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_BANKNUMBER(CAN_BankNumber));
 408:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* enter Initialisation mode for the filter */
 409:../target/stm32/stdperiph/src/stm32f10x_can.c ****   CAN1->FMR |= FMR_FINIT;
 17303              		.loc 1 409 0
 17304 000a 4FF4C843 		mov	r3, #25600
 17305 000e C4F20003 		movt	r3, 16384
 17306 0012 4FF4C842 		mov	r2, #25600
 17307 0016 C4F20002 		movt	r2, 16384
 17308 001a D2F80022 		ldr	r2, [r2, #512]
 17309 001e 42F00102 		orr	r2, r2, #1
 17310 0022 C3F80022 		str	r2, [r3, #512]
 410:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Select the start slave bank */
 411:../target/stm32/stdperiph/src/stm32f10x_can.c ****   CAN1->FMR &= (uint32_t)0xFFFFC0F1 ;
 17311              		.loc 1 411 0
 17312 0026 4FF4C843 		mov	r3, #25600
 17313 002a C4F20003 		movt	r3, 16384
 17314 002e 4FF4C842 		mov	r2, #25600
 17315 0032 C4F20002 		movt	r2, 16384
 17316 0036 D2F80022 		ldr	r2, [r2, #512]
 17317 003a 22F47C52 		bic	r2, r2, #16128
 17318 003e 22F00E02 		bic	r2, r2, #14
 17319 0042 C3F80022 		str	r2, [r3, #512]
 412:../target/stm32/stdperiph/src/stm32f10x_can.c ****   CAN1->FMR |= (uint32_t)(CAN_BankNumber)<<8;
 17320              		.loc 1 412 0
 17321 0046 4FF4C843 		mov	r3, #25600
 17322 004a C4F20003 		movt	r3, 16384
 17323 004e 4FF4C842 		mov	r2, #25600
 17324 0052 C4F20002 		movt	r2, 16384
 17325 0056 D2F80022 		ldr	r2, [r2, #512]
 17326 005a 1146     		mov	r1, r2
 17327 005c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 17328 005e 4FEA0222 		lsl	r2, r2, #8
 17329 0062 41EA0202 		orr	r2, r1, r2
 17330 0066 C3F80022 		str	r2, [r3, #512]
 413:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Leave Initialisation mode for the filter */
 414:../target/stm32/stdperiph/src/stm32f10x_can.c ****   CAN1->FMR &= ~FMR_FINIT;
 17331              		.loc 1 414 0
 17332 006a 4FF4C843 		mov	r3, #25600
 17333 006e C4F20003 		movt	r3, 16384
 17334 0072 4FF4C842 		mov	r2, #25600
 17335 0076 C4F20002 		movt	r2, 16384
 17336 007a D2F80022 		ldr	r2, [r2, #512]
 17337 007e 22F00102 		bic	r2, r2, #1
 17338 0082 C3F80022 		str	r2, [r3, #512]
 415:../target/stm32/stdperiph/src/stm32f10x_can.c **** }
 17339              		.loc 1 415 0
 17340 0086 07F10C07 		add	r7, r7, #12
 17341 008a BD46     		mov	sp, r7
 17342 008c 80BC     		pop	{r7}
 17343 008e 7047     		bx	lr
 17344              		.cfi_endproc
 17345              	.LFE33:
 17347              		.section	.text.CAN_ITConfig,"ax",%progbits
 17348              		.align	2
 17349              		.global	CAN_ITConfig
 17350              		.thumb
 17351              		.thumb_func
 17353              	CAN_ITConfig:
 17354              	.LFB34:
 416:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 417:../target/stm32/stdperiph/src/stm32f10x_can.c **** /**
 418:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @brief  Enables or disables the specified CANx interrupts.
 419:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  CANx: where x can be 1 or 2 to to select the CAN peripheral.
 420:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  CAN_IT: specifies the CAN interrupt sources to be enabled or disabled.
 421:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *   This parameter can be: 
 422:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *        -CAN_IT_TME, 
 423:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *        -CAN_IT_FMP0, 
 424:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *        -CAN_IT_FF0,
 425:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *        -CAN_IT_FOV0, 
 426:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *        -CAN_IT_FMP1, 
 427:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *        -CAN_IT_FF1,
 428:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *        -CAN_IT_FOV1, 
 429:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *        -CAN_IT_EWG, 
 430:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *        -CAN_IT_EPV,
 431:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *        -CAN_IT_LEC, 
 432:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *        -CAN_IT_ERR, 
 433:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *        -CAN_IT_WKU or 
 434:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *        -CAN_IT_SLK.
 435:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  NewState: new state of the CAN interrupts.
 436:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *   This parameter can be: ENABLE or DISABLE.
 437:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @retval None.
 438:../target/stm32/stdperiph/src/stm32f10x_can.c ****   */
 439:../target/stm32/stdperiph/src/stm32f10x_can.c **** void CAN_ITConfig(CAN_TypeDef* CANx, uint32_t CAN_IT, FunctionalState NewState)
 440:../target/stm32/stdperiph/src/stm32f10x_can.c **** {
 17355              		.loc 1 440 0
 17356              		.cfi_startproc
 17357              		@ args = 0, pretend = 0, frame = 16
 17358              		@ frame_needed = 1, uses_anonymous_args = 0
 17359              		@ link register save eliminated.
 17360 0000 80B4     		push	{r7}
 17361              	.LCFI15:
 17362              		.cfi_def_cfa_offset 4
 17363 0002 85B0     		sub	sp, sp, #20
 17364              	.LCFI16:
 17365              		.cfi_def_cfa_offset 24
 17366 0004 00AF     		add	r7, sp, #0
 17367              		.cfi_offset 7, -4
 17368              	.LCFI17:
 17369              		.cfi_def_cfa_register 7
 17370 0006 F860     		str	r0, [r7, #12]
 17371 0008 B960     		str	r1, [r7, #8]
 17372 000a 1346     		mov	r3, r2
 17373 000c FB71     		strb	r3, [r7, #7]
 441:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Check the parameters */
 442:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_ALL_PERIPH(CANx));
 443:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_IT(CAN_IT));
 444:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 445:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 446:../target/stm32/stdperiph/src/stm32f10x_can.c ****   if (NewState != DISABLE)
 17374              		.loc 1 446 0
 17375 000e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 17376 0010 002B     		cmp	r3, #0
 17377 0012 07D0     		beq	.L37
 447:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
 448:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* Enable the selected CANx interrupt */
 449:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CANx->IER |= CAN_IT;
 17378              		.loc 1 449 0
 17379 0014 FB68     		ldr	r3, [r7, #12]
 17380 0016 5B69     		ldr	r3, [r3, #20]
 17381 0018 1A46     		mov	r2, r3
 17382 001a BB68     		ldr	r3, [r7, #8]
 17383 001c 1A43     		orrs	r2, r2, r3
 17384 001e FB68     		ldr	r3, [r7, #12]
 17385 0020 5A61     		str	r2, [r3, #20]
 17386 0022 08E0     		b	.L36
 17387              	.L37:
 450:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 451:../target/stm32/stdperiph/src/stm32f10x_can.c ****   else
 452:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
 453:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* Disable the selected CANx interrupt */
 454:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CANx->IER &= ~CAN_IT;
 17388              		.loc 1 454 0
 17389 0024 FB68     		ldr	r3, [r7, #12]
 17390 0026 5B69     		ldr	r3, [r3, #20]
 17391 0028 1A46     		mov	r2, r3
 17392 002a BB68     		ldr	r3, [r7, #8]
 17393 002c 6FEA0303 		mvn	r3, r3
 17394 0030 1A40     		ands	r2, r2, r3
 17395 0032 FB68     		ldr	r3, [r7, #12]
 17396 0034 5A61     		str	r2, [r3, #20]
 17397              	.L36:
 455:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 456:../target/stm32/stdperiph/src/stm32f10x_can.c **** }
 17398              		.loc 1 456 0
 17399 0036 07F11407 		add	r7, r7, #20
 17400 003a BD46     		mov	sp, r7
 17401 003c 80BC     		pop	{r7}
 17402 003e 7047     		bx	lr
 17403              		.cfi_endproc
 17404              	.LFE34:
 17406              		.section	.text.CAN_Transmit,"ax",%progbits
 17407              		.align	2
 17408              		.global	CAN_Transmit
 17409              		.thumb
 17410              		.thumb_func
 17412              	CAN_Transmit:
 17413              	.LFB35:
 457:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 458:../target/stm32/stdperiph/src/stm32f10x_can.c **** /**
 459:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @brief  Initiates the transmission of a message.
 460:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  CANx: where x can be 1 or 2 to to select the CAN peripheral.
 461:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  TxMessage: pointer to a structure which contains CAN Id, CAN
 462:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *   DLC and CAN datas.
 463:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @retval The number of the mailbox that is used for transmission
 464:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *   or CAN_NO_MB if there is no empty mailbox.
 465:../target/stm32/stdperiph/src/stm32f10x_can.c ****   */
 466:../target/stm32/stdperiph/src/stm32f10x_can.c **** uint8_t CAN_Transmit(CAN_TypeDef* CANx, CanTxMsg* TxMessage)
 467:../target/stm32/stdperiph/src/stm32f10x_can.c **** {
 17414              		.loc 1 467 0
 17415              		.cfi_startproc
 17416              		@ args = 0, pretend = 0, frame = 16
 17417              		@ frame_needed = 1, uses_anonymous_args = 0
 17418              		@ link register save eliminated.
 17419 0000 80B4     		push	{r7}
 17420              	.LCFI18:
 17421              		.cfi_def_cfa_offset 4
 17422 0002 85B0     		sub	sp, sp, #20
 17423              	.LCFI19:
 17424              		.cfi_def_cfa_offset 24
 17425 0004 00AF     		add	r7, sp, #0
 17426              		.cfi_offset 7, -4
 17427              	.LCFI20:
 17428              		.cfi_def_cfa_register 7
 17429 0006 7860     		str	r0, [r7, #4]
 17430 0008 3960     		str	r1, [r7, #0]
 468:../target/stm32/stdperiph/src/stm32f10x_can.c ****   uint8_t transmit_mailbox = 0;
 17431              		.loc 1 468 0
 17432 000a 4FF00003 		mov	r3, #0
 17433 000e FB73     		strb	r3, [r7, #15]
 469:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Check the parameters */
 470:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_ALL_PERIPH(CANx));
 471:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_IDTYPE(TxMessage->IDE));
 472:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_RTR(TxMessage->RTR));
 473:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_DLC(TxMessage->DLC));
 474:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 475:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Select one empty transmit mailbox */
 476:../target/stm32/stdperiph/src/stm32f10x_can.c ****   if ((CANx->TSR&CAN_TSR_TME0) == CAN_TSR_TME0)
 17434              		.loc 1 476 0
 17435 0010 7B68     		ldr	r3, [r7, #4]
 17436 0012 9B68     		ldr	r3, [r3, #8]
 17437 0014 03F08063 		and	r3, r3, #67108864
 17438 0018 002B     		cmp	r3, #0
 17439 001a 03D0     		beq	.L40
 477:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
 478:../target/stm32/stdperiph/src/stm32f10x_can.c ****     transmit_mailbox = 0;
 17440              		.loc 1 478 0
 17441 001c 4FF00003 		mov	r3, #0
 17442 0020 FB73     		strb	r3, [r7, #15]
 17443 0022 16E0     		b	.L41
 17444              	.L40:
 479:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 480:../target/stm32/stdperiph/src/stm32f10x_can.c ****   else if ((CANx->TSR&CAN_TSR_TME1) == CAN_TSR_TME1)
 17445              		.loc 1 480 0
 17446 0024 7B68     		ldr	r3, [r7, #4]
 17447 0026 9B68     		ldr	r3, [r3, #8]
 17448 0028 03F00063 		and	r3, r3, #134217728
 17449 002c 002B     		cmp	r3, #0
 17450 002e 03D0     		beq	.L42
 481:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
 482:../target/stm32/stdperiph/src/stm32f10x_can.c ****     transmit_mailbox = 1;
 17451              		.loc 1 482 0
 17452 0030 4FF00103 		mov	r3, #1
 17453 0034 FB73     		strb	r3, [r7, #15]
 17454 0036 0CE0     		b	.L41
 17455              	.L42:
 483:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 484:../target/stm32/stdperiph/src/stm32f10x_can.c ****   else if ((CANx->TSR&CAN_TSR_TME2) == CAN_TSR_TME2)
 17456              		.loc 1 484 0
 17457 0038 7B68     		ldr	r3, [r7, #4]
 17458 003a 9B68     		ldr	r3, [r3, #8]
 17459 003c 03F08053 		and	r3, r3, #268435456
 17460 0040 002B     		cmp	r3, #0
 17461 0042 03D0     		beq	.L43
 485:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
 486:../target/stm32/stdperiph/src/stm32f10x_can.c ****     transmit_mailbox = 2;
 17462              		.loc 1 486 0
 17463 0044 4FF00203 		mov	r3, #2
 17464 0048 FB73     		strb	r3, [r7, #15]
 17465 004a 02E0     		b	.L41
 17466              	.L43:
 487:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 488:../target/stm32/stdperiph/src/stm32f10x_can.c ****   else
 489:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
 490:../target/stm32/stdperiph/src/stm32f10x_can.c ****     transmit_mailbox = CAN_NO_MB;
 17467              		.loc 1 490 0
 17468 004c 4FF00403 		mov	r3, #4
 17469 0050 FB73     		strb	r3, [r7, #15]
 17470              	.L41:
 491:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 492:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 493:../target/stm32/stdperiph/src/stm32f10x_can.c ****   if (transmit_mailbox != CAN_NO_MB)
 17471              		.loc 1 493 0
 17472 0052 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 17473 0054 042B     		cmp	r3, #4
 17474 0056 00F0C480 		beq	.L44
 494:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
 495:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* Set up the Id */
 496:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CANx->sTxMailBox[transmit_mailbox].TIR &= TMIDxR_TXRQ;
 17475              		.loc 1 496 0
 17476 005a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 17477 005c FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 17478 005e 7968     		ldr	r1, [r7, #4]
 17479 0060 02F11802 		add	r2, r2, #24
 17480 0064 4FEA0212 		lsl	r2, r2, #4
 17481 0068 8A18     		adds	r2, r1, r2
 17482 006a 1268     		ldr	r2, [r2, #0]
 17483 006c 02F00102 		and	r2, r2, #1
 17484 0070 7968     		ldr	r1, [r7, #4]
 17485 0072 03F11803 		add	r3, r3, #24
 17486 0076 4FEA0313 		lsl	r3, r3, #4
 17487 007a CB18     		adds	r3, r1, r3
 17488 007c 1A60     		str	r2, [r3, #0]
 497:../target/stm32/stdperiph/src/stm32f10x_can.c ****     if (TxMessage->IDE == CAN_ID_STD)
 17489              		.loc 1 497 0
 17490 007e 3B68     		ldr	r3, [r7, #0]
 17491 0080 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 17492 0082 002B     		cmp	r3, #0
 17493 0084 1BD1     		bne	.L45
 498:../target/stm32/stdperiph/src/stm32f10x_can.c ****     {
 499:../target/stm32/stdperiph/src/stm32f10x_can.c ****       assert_param(IS_CAN_STDID(TxMessage->StdId));  
 500:../target/stm32/stdperiph/src/stm32f10x_can.c ****       CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->StdId << 21) | TxMessage->RTR);
 17494              		.loc 1 500 0
 17495 0086 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 17496 0088 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 17497 008a 7968     		ldr	r1, [r7, #4]
 17498 008c 02F11802 		add	r2, r2, #24
 17499 0090 4FEA0212 		lsl	r2, r2, #4
 17500 0094 8A18     		adds	r2, r1, r2
 17501 0096 1268     		ldr	r2, [r2, #0]
 17502 0098 1146     		mov	r1, r2
 17503 009a 3A68     		ldr	r2, [r7, #0]
 17504 009c 1268     		ldr	r2, [r2, #0]
 17505 009e 4FEA4250 		lsl	r0, r2, #21
 17506 00a2 3A68     		ldr	r2, [r7, #0]
 17507 00a4 527A     		ldrb	r2, [r2, #9]	@ zero_extendqisi2
 17508 00a6 40EA0202 		orr	r2, r0, r2
 17509 00aa 41EA0202 		orr	r2, r1, r2
 17510 00ae 7968     		ldr	r1, [r7, #4]
 17511 00b0 03F11803 		add	r3, r3, #24
 17512 00b4 4FEA0313 		lsl	r3, r3, #4
 17513 00b8 CB18     		adds	r3, r1, r3
 17514 00ba 1A60     		str	r2, [r3, #0]
 17515 00bc 1DE0     		b	.L46
 17516              	.L45:
 501:../target/stm32/stdperiph/src/stm32f10x_can.c ****     }
 502:../target/stm32/stdperiph/src/stm32f10x_can.c ****     else
 503:../target/stm32/stdperiph/src/stm32f10x_can.c ****     {
 504:../target/stm32/stdperiph/src/stm32f10x_can.c ****       assert_param(IS_CAN_EXTID(TxMessage->ExtId));
 505:../target/stm32/stdperiph/src/stm32f10x_can.c ****       CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId<<3) | TxMessage->IDE | 
 17517              		.loc 1 505 0
 17518 00be FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 17519 00c0 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 17520 00c2 7968     		ldr	r1, [r7, #4]
 17521 00c4 02F11802 		add	r2, r2, #24
 17522 00c8 4FEA0212 		lsl	r2, r2, #4
 17523 00cc 8A18     		adds	r2, r1, r2
 17524 00ce 1268     		ldr	r2, [r2, #0]
 17525 00d0 1146     		mov	r1, r2
 17526 00d2 3A68     		ldr	r2, [r7, #0]
 17527 00d4 5268     		ldr	r2, [r2, #4]
 17528 00d6 4FEAC200 		lsl	r0, r2, #3
 17529 00da 3A68     		ldr	r2, [r7, #0]
 17530 00dc 127A     		ldrb	r2, [r2, #8]	@ zero_extendqisi2
 17531 00de 1043     		orrs	r0, r0, r2
 506:../target/stm32/stdperiph/src/stm32f10x_can.c ****                                                TxMessage->RTR);
 17532              		.loc 1 506 0
 17533 00e0 3A68     		ldr	r2, [r7, #0]
 17534 00e2 527A     		ldrb	r2, [r2, #9]	@ zero_extendqisi2
 505:../target/stm32/stdperiph/src/stm32f10x_can.c ****       CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId<<3) | TxMessage->IDE | 
 17535              		.loc 1 505 0
 17536 00e4 40EA0202 		orr	r2, r0, r2
 17537 00e8 41EA0202 		orr	r2, r1, r2
 17538 00ec 7968     		ldr	r1, [r7, #4]
 17539 00ee 03F11803 		add	r3, r3, #24
 17540 00f2 4FEA0313 		lsl	r3, r3, #4
 17541 00f6 CB18     		adds	r3, r1, r3
 17542 00f8 1A60     		str	r2, [r3, #0]
 17543              	.L46:
 507:../target/stm32/stdperiph/src/stm32f10x_can.c ****     }
 508:../target/stm32/stdperiph/src/stm32f10x_can.c ****     
 509:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 510:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* Set up the DLC */
 511:../target/stm32/stdperiph/src/stm32f10x_can.c ****     TxMessage->DLC &= (uint8_t)0x0000000F;
 17544              		.loc 1 511 0
 17545 00fa 3B68     		ldr	r3, [r7, #0]
 17546 00fc 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 17547 00fe 03F00F03 		and	r3, r3, #15
 17548 0102 DAB2     		uxtb	r2, r3
 17549 0104 3B68     		ldr	r3, [r7, #0]
 17550 0106 9A72     		strb	r2, [r3, #10]
 512:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
 17551              		.loc 1 512 0
 17552 0108 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 17553 010a FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 17554 010c 7968     		ldr	r1, [r7, #4]
 17555 010e 02F11802 		add	r2, r2, #24
 17556 0112 4FEA0212 		lsl	r2, r2, #4
 17557 0116 8A18     		adds	r2, r1, r2
 17558 0118 5268     		ldr	r2, [r2, #4]
 17559 011a 22F00F02 		bic	r2, r2, #15
 17560 011e 7968     		ldr	r1, [r7, #4]
 17561 0120 03F11803 		add	r3, r3, #24
 17562 0124 4FEA0313 		lsl	r3, r3, #4
 17563 0128 CB18     		adds	r3, r1, r3
 17564 012a 5A60     		str	r2, [r3, #4]
 513:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
 17565              		.loc 1 513 0
 17566 012c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 17567 012e FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 17568 0130 7968     		ldr	r1, [r7, #4]
 17569 0132 02F11802 		add	r2, r2, #24
 17570 0136 4FEA0212 		lsl	r2, r2, #4
 17571 013a 8A18     		adds	r2, r1, r2
 17572 013c 5268     		ldr	r2, [r2, #4]
 17573 013e 1146     		mov	r1, r2
 17574 0140 3A68     		ldr	r2, [r7, #0]
 17575 0142 927A     		ldrb	r2, [r2, #10]	@ zero_extendqisi2
 17576 0144 41EA0202 		orr	r2, r1, r2
 17577 0148 7968     		ldr	r1, [r7, #4]
 17578 014a 03F11803 		add	r3, r3, #24
 17579 014e 4FEA0313 		lsl	r3, r3, #4
 17580 0152 CB18     		adds	r3, r1, r3
 17581 0154 5A60     		str	r2, [r3, #4]
 514:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 515:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* Set up the data field */
 516:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 17582              		.loc 1 516 0
 17583 0156 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 17584 0158 3A68     		ldr	r2, [r7, #0]
 17585 015a 927B     		ldrb	r2, [r2, #14]	@ zero_extendqisi2
 17586 015c 4FEA0261 		lsl	r1, r2, #24
 517:../target/stm32/stdperiph/src/stm32f10x_can.c ****                                              ((uint32_t)TxMessage->Data[2] << 16) |
 17587              		.loc 1 517 0
 17588 0160 3A68     		ldr	r2, [r7, #0]
 17589 0162 527B     		ldrb	r2, [r2, #13]	@ zero_extendqisi2
 17590 0164 4FEA0242 		lsl	r2, r2, #16
 516:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 17591              		.loc 1 516 0
 17592 0168 1143     		orrs	r1, r1, r2
 518:../target/stm32/stdperiph/src/stm32f10x_can.c ****                                              ((uint32_t)TxMessage->Data[1] << 8) | 
 17593              		.loc 1 518 0
 17594 016a 3A68     		ldr	r2, [r7, #0]
 17595 016c 127B     		ldrb	r2, [r2, #12]	@ zero_extendqisi2
 17596 016e 4FEA0222 		lsl	r2, r2, #8
 517:../target/stm32/stdperiph/src/stm32f10x_can.c ****                                              ((uint32_t)TxMessage->Data[2] << 16) |
 17597              		.loc 1 517 0
 17598 0172 1143     		orrs	r1, r1, r2
 519:../target/stm32/stdperiph/src/stm32f10x_can.c ****                                              ((uint32_t)TxMessage->Data[0]));
 17599              		.loc 1 519 0
 17600 0174 3A68     		ldr	r2, [r7, #0]
 17601 0176 D27A     		ldrb	r2, [r2, #11]	@ zero_extendqisi2
 518:../target/stm32/stdperiph/src/stm32f10x_can.c ****                                              ((uint32_t)TxMessage->Data[1] << 8) | 
 17602              		.loc 1 518 0
 17603 0178 41EA0202 		orr	r2, r1, r2
 516:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 17604              		.loc 1 516 0
 17605 017c 7968     		ldr	r1, [r7, #4]
 17606 017e 4FEA0313 		lsl	r3, r3, #4
 17607 0182 CB18     		adds	r3, r1, r3
 17608 0184 03F5C473 		add	r3, r3, #392
 17609 0188 1A60     		str	r2, [r3, #0]
 520:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 17610              		.loc 1 520 0
 17611 018a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 17612 018c 3A68     		ldr	r2, [r7, #0]
 17613 018e 927C     		ldrb	r2, [r2, #18]	@ zero_extendqisi2
 17614 0190 4FEA0261 		lsl	r1, r2, #24
 521:../target/stm32/stdperiph/src/stm32f10x_can.c ****                                              ((uint32_t)TxMessage->Data[6] << 16) |
 17615              		.loc 1 521 0
 17616 0194 3A68     		ldr	r2, [r7, #0]
 17617 0196 527C     		ldrb	r2, [r2, #17]	@ zero_extendqisi2
 17618 0198 4FEA0242 		lsl	r2, r2, #16
 520:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 17619              		.loc 1 520 0
 17620 019c 1143     		orrs	r1, r1, r2
 522:../target/stm32/stdperiph/src/stm32f10x_can.c ****                                              ((uint32_t)TxMessage->Data[5] << 8) |
 17621              		.loc 1 522 0
 17622 019e 3A68     		ldr	r2, [r7, #0]
 17623 01a0 127C     		ldrb	r2, [r2, #16]	@ zero_extendqisi2
 17624 01a2 4FEA0222 		lsl	r2, r2, #8
 521:../target/stm32/stdperiph/src/stm32f10x_can.c ****                                              ((uint32_t)TxMessage->Data[6] << 16) |
 17625              		.loc 1 521 0
 17626 01a6 1143     		orrs	r1, r1, r2
 523:../target/stm32/stdperiph/src/stm32f10x_can.c ****                                              ((uint32_t)TxMessage->Data[4]));
 17627              		.loc 1 523 0
 17628 01a8 3A68     		ldr	r2, [r7, #0]
 17629 01aa D27B     		ldrb	r2, [r2, #15]	@ zero_extendqisi2
 522:../target/stm32/stdperiph/src/stm32f10x_can.c ****                                              ((uint32_t)TxMessage->Data[5] << 8) |
 17630              		.loc 1 522 0
 17631 01ac 41EA0202 		orr	r2, r1, r2
 520:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 17632              		.loc 1 520 0
 17633 01b0 7968     		ldr	r1, [r7, #4]
 17634 01b2 4FEA0313 		lsl	r3, r3, #4
 17635 01b6 CB18     		adds	r3, r1, r3
 17636 01b8 03F5C473 		add	r3, r3, #392
 17637 01bc 5A60     		str	r2, [r3, #4]
 524:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* Request transmission */
 525:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CANx->sTxMailBox[transmit_mailbox].TIR |= TMIDxR_TXRQ;
 17638              		.loc 1 525 0
 17639 01be FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 17640 01c0 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 17641 01c2 7968     		ldr	r1, [r7, #4]
 17642 01c4 02F11802 		add	r2, r2, #24
 17643 01c8 4FEA0212 		lsl	r2, r2, #4
 17644 01cc 8A18     		adds	r2, r1, r2
 17645 01ce 1268     		ldr	r2, [r2, #0]
 17646 01d0 42F00102 		orr	r2, r2, #1
 17647 01d4 7968     		ldr	r1, [r7, #4]
 17648 01d6 03F11803 		add	r3, r3, #24
 17649 01da 4FEA0313 		lsl	r3, r3, #4
 17650 01de CB18     		adds	r3, r1, r3
 17651 01e0 1A60     		str	r2, [r3, #0]
 17652              	.L44:
 526:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 527:../target/stm32/stdperiph/src/stm32f10x_can.c ****   return transmit_mailbox;
 17653              		.loc 1 527 0
 17654 01e2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 528:../target/stm32/stdperiph/src/stm32f10x_can.c **** }
 17655              		.loc 1 528 0
 17656 01e4 1846     		mov	r0, r3
 17657 01e6 07F11407 		add	r7, r7, #20
 17658 01ea BD46     		mov	sp, r7
 17659 01ec 80BC     		pop	{r7}
 17660 01ee 7047     		bx	lr
 17661              		.cfi_endproc
 17662              	.LFE35:
 17664              		.section	.text.CAN_TransmitStatus,"ax",%progbits
 17665              		.align	2
 17666              		.global	CAN_TransmitStatus
 17667              		.thumb
 17668              		.thumb_func
 17670              	CAN_TransmitStatus:
 17671              	.LFB36:
 529:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 530:../target/stm32/stdperiph/src/stm32f10x_can.c **** /**
 531:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @brief  Checks the transmission of a message.
 532:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  CANx: where x can be 1 or 2 to to select the CAN peripheral.
 533:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  TransmitMailbox: the number of the mailbox that is used for transmission.
 534:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @retval CANTXOK if the CAN driver transmits the message, CANTXFAILED in an other case.
 535:../target/stm32/stdperiph/src/stm32f10x_can.c ****   */
 536:../target/stm32/stdperiph/src/stm32f10x_can.c **** uint8_t CAN_TransmitStatus(CAN_TypeDef* CANx, uint8_t TransmitMailbox)
 537:../target/stm32/stdperiph/src/stm32f10x_can.c **** {
 17672              		.loc 1 537 0
 17673              		.cfi_startproc
 17674              		@ args = 0, pretend = 0, frame = 16
 17675              		@ frame_needed = 1, uses_anonymous_args = 0
 17676              		@ link register save eliminated.
 17677 0000 80B4     		push	{r7}
 17678              	.LCFI21:
 17679              		.cfi_def_cfa_offset 4
 17680 0002 85B0     		sub	sp, sp, #20
 17681              	.LCFI22:
 17682              		.cfi_def_cfa_offset 24
 17683 0004 00AF     		add	r7, sp, #0
 17684              		.cfi_offset 7, -4
 17685              	.LCFI23:
 17686              		.cfi_def_cfa_register 7
 17687 0006 7860     		str	r0, [r7, #4]
 17688 0008 0B46     		mov	r3, r1
 17689 000a FB70     		strb	r3, [r7, #3]
 538:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* RQCP, TXOK and TME bits */
 539:../target/stm32/stdperiph/src/stm32f10x_can.c ****   uint8_t state = 0;
 17690              		.loc 1 539 0
 17691 000c 4FF00003 		mov	r3, #0
 17692 0010 FB73     		strb	r3, [r7, #15]
 540:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Check the parameters */
 541:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_ALL_PERIPH(CANx));
 542:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_TRANSMITMAILBOX(TransmitMailbox));
 543:../target/stm32/stdperiph/src/stm32f10x_can.c ****   switch (TransmitMailbox)
 17693              		.loc 1 543 0
 17694 0012 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 17695 0014 012B     		cmp	r3, #1
 17696 0016 27D0     		beq	.L50
 17697 0018 022B     		cmp	r3, #2
 17698 001a 47D0     		beq	.L51
 17699 001c 002B     		cmp	r3, #0
 17700 001e 67D1     		bne	.L58
 17701              	.L49:
 544:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
 545:../target/stm32/stdperiph/src/stm32f10x_can.c ****     case (0): state |= (uint8_t)((CANx->TSR & CAN_TSR_RQCP0) << 2);
 17702              		.loc 1 545 0
 17703 0020 7B68     		ldr	r3, [r7, #4]
 17704 0022 9B68     		ldr	r3, [r3, #8]
 17705 0024 DBB2     		uxtb	r3, r3
 17706 0026 03F00103 		and	r3, r3, #1
 17707 002a DBB2     		uxtb	r3, r3
 17708 002c 4FEA8303 		lsl	r3, r3, #2
 17709 0030 DAB2     		uxtb	r2, r3
 17710 0032 FB7B     		ldrb	r3, [r7, #15]
 17711 0034 42EA0303 		orr	r3, r2, r3
 17712 0038 FB73     		strb	r3, [r7, #15]
 546:../target/stm32/stdperiph/src/stm32f10x_can.c ****       state |= (uint8_t)((CANx->TSR & CAN_TSR_TXOK0) >> 0);
 17713              		.loc 1 546 0
 17714 003a 7B68     		ldr	r3, [r7, #4]
 17715 003c 9B68     		ldr	r3, [r3, #8]
 17716 003e DBB2     		uxtb	r3, r3
 17717 0040 03F00203 		and	r3, r3, #2
 17718 0044 DAB2     		uxtb	r2, r3
 17719 0046 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 17720 0048 42EA0303 		orr	r3, r2, r3
 17721 004c DBB2     		uxtb	r3, r3
 17722 004e FB73     		strb	r3, [r7, #15]
 547:../target/stm32/stdperiph/src/stm32f10x_can.c ****       state |= (uint8_t)((CANx->TSR & CAN_TSR_TME0) >> 26);
 17723              		.loc 1 547 0
 17724 0050 7B68     		ldr	r3, [r7, #4]
 17725 0052 9B68     		ldr	r3, [r3, #8]
 17726 0054 03F08063 		and	r3, r3, #67108864
 17727 0058 4FEA9363 		lsr	r3, r3, #26
 17728 005c DAB2     		uxtb	r2, r3
 17729 005e FB7B     		ldrb	r3, [r7, #15]
 17730 0060 42EA0303 		orr	r3, r2, r3
 17731 0064 FB73     		strb	r3, [r7, #15]
 548:../target/stm32/stdperiph/src/stm32f10x_can.c ****       break;
 17732              		.loc 1 548 0
 17733 0066 47E0     		b	.L52
 17734              	.L50:
 549:../target/stm32/stdperiph/src/stm32f10x_can.c ****     case (1): state |= (uint8_t)((CANx->TSR & CAN_TSR_RQCP1) >> 6);
 17735              		.loc 1 549 0
 17736 0068 7B68     		ldr	r3, [r7, #4]
 17737 006a 9B68     		ldr	r3, [r3, #8]
 17738 006c 03F48073 		and	r3, r3, #256
 17739 0070 4FEA9313 		lsr	r3, r3, #6
 17740 0074 DAB2     		uxtb	r2, r3
 17741 0076 FB7B     		ldrb	r3, [r7, #15]
 17742 0078 42EA0303 		orr	r3, r2, r3
 17743 007c FB73     		strb	r3, [r7, #15]
 550:../target/stm32/stdperiph/src/stm32f10x_can.c ****       state |= (uint8_t)((CANx->TSR & CAN_TSR_TXOK1) >> 8);
 17744              		.loc 1 550 0
 17745 007e 7B68     		ldr	r3, [r7, #4]
 17746 0080 9B68     		ldr	r3, [r3, #8]
 17747 0082 03F40073 		and	r3, r3, #512
 17748 0086 4FEA1323 		lsr	r3, r3, #8
 17749 008a DAB2     		uxtb	r2, r3
 17750 008c FB7B     		ldrb	r3, [r7, #15]
 17751 008e 42EA0303 		orr	r3, r2, r3
 17752 0092 FB73     		strb	r3, [r7, #15]
 551:../target/stm32/stdperiph/src/stm32f10x_can.c ****       state |= (uint8_t)((CANx->TSR & CAN_TSR_TME1) >> 27);
 17753              		.loc 1 551 0
 17754 0094 7B68     		ldr	r3, [r7, #4]
 17755 0096 9B68     		ldr	r3, [r3, #8]
 17756 0098 03F00063 		and	r3, r3, #134217728
 17757 009c 4FEAD363 		lsr	r3, r3, #27
 17758 00a0 DAB2     		uxtb	r2, r3
 17759 00a2 FB7B     		ldrb	r3, [r7, #15]
 17760 00a4 42EA0303 		orr	r3, r2, r3
 17761 00a8 FB73     		strb	r3, [r7, #15]
 552:../target/stm32/stdperiph/src/stm32f10x_can.c ****       break;
 17762              		.loc 1 552 0
 17763 00aa 25E0     		b	.L52
 17764              	.L51:
 553:../target/stm32/stdperiph/src/stm32f10x_can.c ****     case (2): state |= (uint8_t)((CANx->TSR & CAN_TSR_RQCP2) >> 14);
 17765              		.loc 1 553 0
 17766 00ac 7B68     		ldr	r3, [r7, #4]
 17767 00ae 9B68     		ldr	r3, [r3, #8]
 17768 00b0 03F48033 		and	r3, r3, #65536
 17769 00b4 4FEA9333 		lsr	r3, r3, #14
 17770 00b8 DAB2     		uxtb	r2, r3
 17771 00ba FB7B     		ldrb	r3, [r7, #15]
 17772 00bc 42EA0303 		orr	r3, r2, r3
 17773 00c0 FB73     		strb	r3, [r7, #15]
 554:../target/stm32/stdperiph/src/stm32f10x_can.c ****       state |= (uint8_t)((CANx->TSR & CAN_TSR_TXOK2) >> 16);
 17774              		.loc 1 554 0
 17775 00c2 7B68     		ldr	r3, [r7, #4]
 17776 00c4 9B68     		ldr	r3, [r3, #8]
 17777 00c6 03F40033 		and	r3, r3, #131072
 17778 00ca 4FEA1343 		lsr	r3, r3, #16
 17779 00ce DAB2     		uxtb	r2, r3
 17780 00d0 FB7B     		ldrb	r3, [r7, #15]
 17781 00d2 42EA0303 		orr	r3, r2, r3
 17782 00d6 FB73     		strb	r3, [r7, #15]
 555:../target/stm32/stdperiph/src/stm32f10x_can.c ****       state |= (uint8_t)((CANx->TSR & CAN_TSR_TME2) >> 28);
 17783              		.loc 1 555 0
 17784 00d8 7B68     		ldr	r3, [r7, #4]
 17785 00da 9B68     		ldr	r3, [r3, #8]
 17786 00dc 03F08053 		and	r3, r3, #268435456
 17787 00e0 4FEA1373 		lsr	r3, r3, #28
 17788 00e4 DAB2     		uxtb	r2, r3
 17789 00e6 FB7B     		ldrb	r3, [r7, #15]
 17790 00e8 42EA0303 		orr	r3, r2, r3
 17791 00ec FB73     		strb	r3, [r7, #15]
 556:../target/stm32/stdperiph/src/stm32f10x_can.c ****       break;
 17792              		.loc 1 556 0
 17793 00ee 03E0     		b	.L52
 17794              	.L58:
 557:../target/stm32/stdperiph/src/stm32f10x_can.c ****     default:
 558:../target/stm32/stdperiph/src/stm32f10x_can.c ****       state = CANTXFAILED;
 17795              		.loc 1 558 0
 17796 00f0 4FF00003 		mov	r3, #0
 17797 00f4 FB73     		strb	r3, [r7, #15]
 559:../target/stm32/stdperiph/src/stm32f10x_can.c ****       break;
 17798              		.loc 1 559 0
 17799 00f6 00BF     		nop
 17800              	.L52:
 560:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 561:../target/stm32/stdperiph/src/stm32f10x_can.c ****   switch (state)
 17801              		.loc 1 561 0
 17802 00f8 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 17803 00fa 052B     		cmp	r3, #5
 17804 00fc 07D0     		beq	.L55
 17805 00fe 072B     		cmp	r3, #7
 17806 0100 09D0     		beq	.L56
 17807 0102 002B     		cmp	r3, #0
 17808 0104 0BD1     		bne	.L59
 17809              	.L54:
 562:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
 563:../target/stm32/stdperiph/src/stm32f10x_can.c ****       /* transmit pending  */
 564:../target/stm32/stdperiph/src/stm32f10x_can.c ****     case (0x0): state = CANTXPENDING;
 17810              		.loc 1 564 0
 17811 0106 4FF00203 		mov	r3, #2
 17812 010a FB73     		strb	r3, [r7, #15]
 565:../target/stm32/stdperiph/src/stm32f10x_can.c ****       break;
 17813              		.loc 1 565 0
 17814 010c 0BE0     		b	.L57
 17815              	.L55:
 566:../target/stm32/stdperiph/src/stm32f10x_can.c ****       /* transmit failed  */
 567:../target/stm32/stdperiph/src/stm32f10x_can.c ****     case (0x5): state = CANTXFAILED;
 17816              		.loc 1 567 0
 17817 010e 4FF00003 		mov	r3, #0
 17818 0112 FB73     		strb	r3, [r7, #15]
 568:../target/stm32/stdperiph/src/stm32f10x_can.c ****       break;
 17819              		.loc 1 568 0
 17820 0114 07E0     		b	.L57
 17821              	.L56:
 569:../target/stm32/stdperiph/src/stm32f10x_can.c ****       /* transmit succedeed  */
 570:../target/stm32/stdperiph/src/stm32f10x_can.c ****     case (0x7): state = CANTXOK;
 17822              		.loc 1 570 0
 17823 0116 4FF00103 		mov	r3, #1
 17824 011a FB73     		strb	r3, [r7, #15]
 571:../target/stm32/stdperiph/src/stm32f10x_can.c ****       break;
 17825              		.loc 1 571 0
 17826 011c 03E0     		b	.L57
 17827              	.L59:
 572:../target/stm32/stdperiph/src/stm32f10x_can.c ****     default:
 573:../target/stm32/stdperiph/src/stm32f10x_can.c ****       state = CANTXFAILED;
 17828              		.loc 1 573 0
 17829 011e 4FF00003 		mov	r3, #0
 17830 0122 FB73     		strb	r3, [r7, #15]
 574:../target/stm32/stdperiph/src/stm32f10x_can.c ****       break;
 17831              		.loc 1 574 0
 17832 0124 00BF     		nop
 17833              	.L57:
 575:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 576:../target/stm32/stdperiph/src/stm32f10x_can.c ****   return state;
 17834              		.loc 1 576 0
 17835 0126 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 577:../target/stm32/stdperiph/src/stm32f10x_can.c **** }
 17836              		.loc 1 577 0
 17837 0128 1846     		mov	r0, r3
 17838 012a 07F11407 		add	r7, r7, #20
 17839 012e BD46     		mov	sp, r7
 17840 0130 80BC     		pop	{r7}
 17841 0132 7047     		bx	lr
 17842              		.cfi_endproc
 17843              	.LFE36:
 17845              		.section	.text.CAN_CancelTransmit,"ax",%progbits
 17846              		.align	2
 17847              		.global	CAN_CancelTransmit
 17848              		.thumb
 17849              		.thumb_func
 17851              	CAN_CancelTransmit:
 17852              	.LFB37:
 578:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 579:../target/stm32/stdperiph/src/stm32f10x_can.c **** /**
 580:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @brief  Cancels a transmit request.
 581:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  CANx: where x can be 1 or 2 to to select the CAN peripheral. 
 582:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  Mailbox: Mailbox number.
 583:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @retval None.
 584:../target/stm32/stdperiph/src/stm32f10x_can.c ****   */
 585:../target/stm32/stdperiph/src/stm32f10x_can.c **** void CAN_CancelTransmit(CAN_TypeDef* CANx, uint8_t Mailbox)
 586:../target/stm32/stdperiph/src/stm32f10x_can.c **** {
 17853              		.loc 1 586 0
 17854              		.cfi_startproc
 17855              		@ args = 0, pretend = 0, frame = 8
 17856              		@ frame_needed = 1, uses_anonymous_args = 0
 17857              		@ link register save eliminated.
 17858 0000 80B4     		push	{r7}
 17859              	.LCFI24:
 17860              		.cfi_def_cfa_offset 4
 17861 0002 83B0     		sub	sp, sp, #12
 17862              	.LCFI25:
 17863              		.cfi_def_cfa_offset 16
 17864 0004 00AF     		add	r7, sp, #0
 17865              		.cfi_offset 7, -4
 17866              	.LCFI26:
 17867              		.cfi_def_cfa_register 7
 17868 0006 7860     		str	r0, [r7, #4]
 17869 0008 0B46     		mov	r3, r1
 17870 000a FB70     		strb	r3, [r7, #3]
 587:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Check the parameters */
 588:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_ALL_PERIPH(CANx));
 589:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_TRANSMITMAILBOX(Mailbox));
 590:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* abort transmission */
 591:../target/stm32/stdperiph/src/stm32f10x_can.c ****   switch (Mailbox)
 17871              		.loc 1 591 0
 17872 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 17873 000e 012B     		cmp	r3, #1
 17874 0010 0AD0     		beq	.L63
 17875 0012 022B     		cmp	r3, #2
 17876 0014 0FD0     		beq	.L64
 17877 0016 002B     		cmp	r3, #0
 17878 0018 15D1     		bne	.L66
 17879              	.L62:
 592:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
 593:../target/stm32/stdperiph/src/stm32f10x_can.c ****     case (0): CANx->TSR |= CAN_TSR_ABRQ0;
 17880              		.loc 1 593 0
 17881 001a 7B68     		ldr	r3, [r7, #4]
 17882 001c 9B68     		ldr	r3, [r3, #8]
 17883 001e 43F08002 		orr	r2, r3, #128
 17884 0022 7B68     		ldr	r3, [r7, #4]
 17885 0024 9A60     		str	r2, [r3, #8]
 594:../target/stm32/stdperiph/src/stm32f10x_can.c ****       break;
 17886              		.loc 1 594 0
 17887 0026 0FE0     		b	.L60
 17888              	.L63:
 595:../target/stm32/stdperiph/src/stm32f10x_can.c ****     case (1): CANx->TSR |= CAN_TSR_ABRQ1;
 17889              		.loc 1 595 0
 17890 0028 7B68     		ldr	r3, [r7, #4]
 17891 002a 9B68     		ldr	r3, [r3, #8]
 17892 002c 43F40042 		orr	r2, r3, #32768
 17893 0030 7B68     		ldr	r3, [r7, #4]
 17894 0032 9A60     		str	r2, [r3, #8]
 596:../target/stm32/stdperiph/src/stm32f10x_can.c ****       break;
 17895              		.loc 1 596 0
 17896 0034 08E0     		b	.L60
 17897              	.L64:
 597:../target/stm32/stdperiph/src/stm32f10x_can.c ****     case (2): CANx->TSR |= CAN_TSR_ABRQ2;
 17898              		.loc 1 597 0
 17899 0036 7B68     		ldr	r3, [r7, #4]
 17900 0038 9B68     		ldr	r3, [r3, #8]
 17901 003a 43F40002 		orr	r2, r3, #8388608
 17902 003e 7B68     		ldr	r3, [r7, #4]
 17903 0040 9A60     		str	r2, [r3, #8]
 598:../target/stm32/stdperiph/src/stm32f10x_can.c ****       break;
 17904              		.loc 1 598 0
 17905 0042 00BF     		nop
 17906 0044 00E0     		b	.L60
 17907              	.L66:
 599:../target/stm32/stdperiph/src/stm32f10x_can.c ****     default:
 600:../target/stm32/stdperiph/src/stm32f10x_can.c ****       break;
 17908              		.loc 1 600 0
 17909 0046 00BF     		nop
 17910              	.L60:
 601:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 602:../target/stm32/stdperiph/src/stm32f10x_can.c **** }
 17911              		.loc 1 602 0
 17912 0048 07F10C07 		add	r7, r7, #12
 17913 004c BD46     		mov	sp, r7
 17914 004e 80BC     		pop	{r7}
 17915 0050 7047     		bx	lr
 17916              		.cfi_endproc
 17917              	.LFE37:
 17919 0052 00BF     		.section	.text.CAN_FIFORelease,"ax",%progbits
 17920              		.align	2
 17921              		.global	CAN_FIFORelease
 17922              		.thumb
 17923              		.thumb_func
 17925              	CAN_FIFORelease:
 17926              	.LFB38:
 603:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 604:../target/stm32/stdperiph/src/stm32f10x_can.c **** /**
 605:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @brief  Releases a FIFO.
 606:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  CANx: where x can be 1 or 2 to to select the CAN peripheral. 
 607:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  FIFONumber: FIFO to release, CAN_FIFO0 or CAN_FIFO1.
 608:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @retval None.
 609:../target/stm32/stdperiph/src/stm32f10x_can.c ****   */
 610:../target/stm32/stdperiph/src/stm32f10x_can.c **** void CAN_FIFORelease(CAN_TypeDef* CANx, uint8_t FIFONumber)
 611:../target/stm32/stdperiph/src/stm32f10x_can.c **** {
 17927              		.loc 1 611 0
 17928              		.cfi_startproc
 17929              		@ args = 0, pretend = 0, frame = 8
 17930              		@ frame_needed = 1, uses_anonymous_args = 0
 17931              		@ link register save eliminated.
 17932 0000 80B4     		push	{r7}
 17933              	.LCFI27:
 17934              		.cfi_def_cfa_offset 4
 17935 0002 83B0     		sub	sp, sp, #12
 17936              	.LCFI28:
 17937              		.cfi_def_cfa_offset 16
 17938 0004 00AF     		add	r7, sp, #0
 17939              		.cfi_offset 7, -4
 17940              	.LCFI29:
 17941              		.cfi_def_cfa_register 7
 17942 0006 7860     		str	r0, [r7, #4]
 17943 0008 0B46     		mov	r3, r1
 17944 000a FB70     		strb	r3, [r7, #3]
 612:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Check the parameters */
 613:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_ALL_PERIPH(CANx));
 614:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_FIFO(FIFONumber));
 615:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Release FIFO0 */
 616:../target/stm32/stdperiph/src/stm32f10x_can.c ****   if (FIFONumber == CAN_FIFO0)
 17945              		.loc 1 616 0
 17946 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 17947 000e 002B     		cmp	r3, #0
 17948 0010 06D1     		bne	.L68
 617:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
 618:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CANx->RF0R |= CAN_RF0R_RFOM0;
 17949              		.loc 1 618 0
 17950 0012 7B68     		ldr	r3, [r7, #4]
 17951 0014 DB68     		ldr	r3, [r3, #12]
 17952 0016 43F02002 		orr	r2, r3, #32
 17953 001a 7B68     		ldr	r3, [r7, #4]
 17954 001c DA60     		str	r2, [r3, #12]
 17955 001e 05E0     		b	.L67
 17956              	.L68:
 619:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 620:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Release FIFO1 */
 621:../target/stm32/stdperiph/src/stm32f10x_can.c ****   else /* FIFONumber == CAN_FIFO1 */
 622:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
 623:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CANx->RF1R |= CAN_RF1R_RFOM1;
 17957              		.loc 1 623 0
 17958 0020 7B68     		ldr	r3, [r7, #4]
 17959 0022 1B69     		ldr	r3, [r3, #16]
 17960 0024 43F02002 		orr	r2, r3, #32
 17961 0028 7B68     		ldr	r3, [r7, #4]
 17962 002a 1A61     		str	r2, [r3, #16]
 17963              	.L67:
 624:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 625:../target/stm32/stdperiph/src/stm32f10x_can.c **** }
 17964              		.loc 1 625 0
 17965 002c 07F10C07 		add	r7, r7, #12
 17966 0030 BD46     		mov	sp, r7
 17967 0032 80BC     		pop	{r7}
 17968 0034 7047     		bx	lr
 17969              		.cfi_endproc
 17970              	.LFE38:
 17972 0036 00BF     		.section	.text.CAN_MessagePending,"ax",%progbits
 17973              		.align	2
 17974              		.global	CAN_MessagePending
 17975              		.thumb
 17976              		.thumb_func
 17978              	CAN_MessagePending:
 17979              	.LFB39:
 626:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 627:../target/stm32/stdperiph/src/stm32f10x_can.c **** /**
 628:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @brief  Returns the number of pending messages.
 629:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  CANx: where x can be 1 or 2 to to select the CAN peripheral.
 630:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  FIFONumber: Receive FIFO number, CAN_FIFO0 or CAN_FIFO1.
 631:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @retval NbMessage which is the number of pending message.
 632:../target/stm32/stdperiph/src/stm32f10x_can.c ****   */
 633:../target/stm32/stdperiph/src/stm32f10x_can.c **** uint8_t CAN_MessagePending(CAN_TypeDef* CANx, uint8_t FIFONumber)
 634:../target/stm32/stdperiph/src/stm32f10x_can.c **** {
 17980              		.loc 1 634 0
 17981              		.cfi_startproc
 17982              		@ args = 0, pretend = 0, frame = 16
 17983              		@ frame_needed = 1, uses_anonymous_args = 0
 17984              		@ link register save eliminated.
 17985 0000 80B4     		push	{r7}
 17986              	.LCFI30:
 17987              		.cfi_def_cfa_offset 4
 17988 0002 85B0     		sub	sp, sp, #20
 17989              	.LCFI31:
 17990              		.cfi_def_cfa_offset 24
 17991 0004 00AF     		add	r7, sp, #0
 17992              		.cfi_offset 7, -4
 17993              	.LCFI32:
 17994              		.cfi_def_cfa_register 7
 17995 0006 7860     		str	r0, [r7, #4]
 17996 0008 0B46     		mov	r3, r1
 17997 000a FB70     		strb	r3, [r7, #3]
 635:../target/stm32/stdperiph/src/stm32f10x_can.c ****   uint8_t message_pending=0;
 17998              		.loc 1 635 0
 17999 000c 4FF00003 		mov	r3, #0
 18000 0010 FB73     		strb	r3, [r7, #15]
 636:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Check the parameters */
 637:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_ALL_PERIPH(CANx));
 638:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_FIFO(FIFONumber));
 639:../target/stm32/stdperiph/src/stm32f10x_can.c ****   if (FIFONumber == CAN_FIFO0)
 18001              		.loc 1 639 0
 18002 0012 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 18003 0014 002B     		cmp	r3, #0
 18004 0016 06D1     		bne	.L71
 640:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
 641:../target/stm32/stdperiph/src/stm32f10x_can.c ****     message_pending = (uint8_t)(CANx->RF0R&(uint32_t)0x03);
 18005              		.loc 1 641 0
 18006 0018 7B68     		ldr	r3, [r7, #4]
 18007 001a DB68     		ldr	r3, [r3, #12]
 18008 001c DBB2     		uxtb	r3, r3
 18009 001e 03F00303 		and	r3, r3, #3
 18010 0022 FB73     		strb	r3, [r7, #15]
 18011 0024 0CE0     		b	.L72
 18012              	.L71:
 642:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 643:../target/stm32/stdperiph/src/stm32f10x_can.c ****   else if (FIFONumber == CAN_FIFO1)
 18013              		.loc 1 643 0
 18014 0026 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 18015 0028 012B     		cmp	r3, #1
 18016 002a 06D1     		bne	.L73
 644:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
 645:../target/stm32/stdperiph/src/stm32f10x_can.c ****     message_pending = (uint8_t)(CANx->RF1R&(uint32_t)0x03);
 18017              		.loc 1 645 0
 18018 002c 7B68     		ldr	r3, [r7, #4]
 18019 002e 1B69     		ldr	r3, [r3, #16]
 18020 0030 DBB2     		uxtb	r3, r3
 18021 0032 03F00303 		and	r3, r3, #3
 18022 0036 FB73     		strb	r3, [r7, #15]
 18023 0038 02E0     		b	.L72
 18024              	.L73:
 646:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 647:../target/stm32/stdperiph/src/stm32f10x_can.c ****   else
 648:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
 649:../target/stm32/stdperiph/src/stm32f10x_can.c ****     message_pending = 0;
 18025              		.loc 1 649 0
 18026 003a 4FF00003 		mov	r3, #0
 18027 003e FB73     		strb	r3, [r7, #15]
 18028              	.L72:
 650:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 651:../target/stm32/stdperiph/src/stm32f10x_can.c ****   return message_pending;
 18029              		.loc 1 651 0
 18030 0040 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 652:../target/stm32/stdperiph/src/stm32f10x_can.c **** }
 18031              		.loc 1 652 0
 18032 0042 1846     		mov	r0, r3
 18033 0044 07F11407 		add	r7, r7, #20
 18034 0048 BD46     		mov	sp, r7
 18035 004a 80BC     		pop	{r7}
 18036 004c 7047     		bx	lr
 18037              		.cfi_endproc
 18038              	.LFE39:
 18040 004e 00BF     		.section	.text.CAN_Receive,"ax",%progbits
 18041              		.align	2
 18042              		.global	CAN_Receive
 18043              		.thumb
 18044              		.thumb_func
 18046              	CAN_Receive:
 18047              	.LFB40:
 653:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 654:../target/stm32/stdperiph/src/stm32f10x_can.c **** /**
 655:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @brief  Receives a message.
 656:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  CANx: where x can be 1 or 2 to to select the CAN peripheral.
 657:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  FIFONumber: Receive FIFO number, CAN_FIFO0 or CAN_FIFO1.
 658:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  RxMessage: pointer to a structure receive message which 
 659:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *   contains CAN Id, CAN DLC, CAN datas and FMI number.
 660:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @retval None.
 661:../target/stm32/stdperiph/src/stm32f10x_can.c ****   */
 662:../target/stm32/stdperiph/src/stm32f10x_can.c **** void CAN_Receive(CAN_TypeDef* CANx, uint8_t FIFONumber, CanRxMsg* RxMessage)
 663:../target/stm32/stdperiph/src/stm32f10x_can.c **** {
 18048              		.loc 1 663 0
 18049              		.cfi_startproc
 18050              		@ args = 0, pretend = 0, frame = 16
 18051              		@ frame_needed = 1, uses_anonymous_args = 0
 18052 0000 80B5     		push	{r7, lr}
 18053              	.LCFI33:
 18054              		.cfi_def_cfa_offset 8
 18055 0002 84B0     		sub	sp, sp, #16
 18056              	.LCFI34:
 18057              		.cfi_def_cfa_offset 24
 18058 0004 00AF     		add	r7, sp, #0
 18059              		.cfi_offset 14, -4
 18060              		.cfi_offset 7, -8
 18061              	.LCFI35:
 18062              		.cfi_def_cfa_register 7
 18063 0006 F860     		str	r0, [r7, #12]
 18064 0008 0B46     		mov	r3, r1
 18065 000a 7A60     		str	r2, [r7, #4]
 18066 000c FB72     		strb	r3, [r7, #11]
 664:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Check the parameters */
 665:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_ALL_PERIPH(CANx));
 666:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_FIFO(FIFONumber));
 667:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Get the Id */
 668:../target/stm32/stdperiph/src/stm32f10x_can.c ****   RxMessage->IDE = (uint8_t)0x04 & CANx->sFIFOMailBox[FIFONumber].RIR;
 18067              		.loc 1 668 0
 18068 000e FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 18069 0010 FA68     		ldr	r2, [r7, #12]
 18070 0012 03F11B03 		add	r3, r3, #27
 18071 0016 4FEA0313 		lsl	r3, r3, #4
 18072 001a D318     		adds	r3, r2, r3
 18073 001c 1B68     		ldr	r3, [r3, #0]
 18074 001e DBB2     		uxtb	r3, r3
 18075 0020 03F00403 		and	r3, r3, #4
 18076 0024 DAB2     		uxtb	r2, r3
 18077 0026 7B68     		ldr	r3, [r7, #4]
 18078 0028 1A72     		strb	r2, [r3, #8]
 669:../target/stm32/stdperiph/src/stm32f10x_can.c ****   if (RxMessage->IDE == CAN_ID_STD)
 18079              		.loc 1 669 0
 18080 002a 7B68     		ldr	r3, [r7, #4]
 18081 002c 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 18082 002e 002B     		cmp	r3, #0
 18083 0030 0CD1     		bne	.L75
 670:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
 671:../target/stm32/stdperiph/src/stm32f10x_can.c ****     RxMessage->StdId = (uint32_t)0x000007FF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 21);
 18084              		.loc 1 671 0
 18085 0032 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 18086 0034 FA68     		ldr	r2, [r7, #12]
 18087 0036 03F11B03 		add	r3, r3, #27
 18088 003a 4FEA0313 		lsl	r3, r3, #4
 18089 003e D318     		adds	r3, r2, r3
 18090 0040 1B68     		ldr	r3, [r3, #0]
 18091 0042 4FEA5352 		lsr	r2, r3, #21
 18092 0046 7B68     		ldr	r3, [r7, #4]
 18093 0048 1A60     		str	r2, [r3, #0]
 18094 004a 0BE0     		b	.L76
 18095              	.L75:
 672:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 673:../target/stm32/stdperiph/src/stm32f10x_can.c ****   else
 674:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
 675:../target/stm32/stdperiph/src/stm32f10x_can.c ****     RxMessage->ExtId = (uint32_t)0x1FFFFFFF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 3);
 18096              		.loc 1 675 0
 18097 004c FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 18098 004e FA68     		ldr	r2, [r7, #12]
 18099 0050 03F11B03 		add	r3, r3, #27
 18100 0054 4FEA0313 		lsl	r3, r3, #4
 18101 0058 D318     		adds	r3, r2, r3
 18102 005a 1B68     		ldr	r3, [r3, #0]
 18103 005c 4FEAD302 		lsr	r2, r3, #3
 18104 0060 7B68     		ldr	r3, [r7, #4]
 18105 0062 5A60     		str	r2, [r3, #4]
 18106              	.L76:
 676:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 677:../target/stm32/stdperiph/src/stm32f10x_can.c ****   
 678:../target/stm32/stdperiph/src/stm32f10x_can.c ****   RxMessage->RTR = (uint8_t)0x02 & CANx->sFIFOMailBox[FIFONumber].RIR;
 18107              		.loc 1 678 0
 18108 0064 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 18109 0066 FA68     		ldr	r2, [r7, #12]
 18110 0068 03F11B03 		add	r3, r3, #27
 18111 006c 4FEA0313 		lsl	r3, r3, #4
 18112 0070 D318     		adds	r3, r2, r3
 18113 0072 1B68     		ldr	r3, [r3, #0]
 18114 0074 DBB2     		uxtb	r3, r3
 18115 0076 03F00203 		and	r3, r3, #2
 18116 007a DAB2     		uxtb	r2, r3
 18117 007c 7B68     		ldr	r3, [r7, #4]
 18118 007e 5A72     		strb	r2, [r3, #9]
 679:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Get the DLC */
 680:../target/stm32/stdperiph/src/stm32f10x_can.c ****   RxMessage->DLC = (uint8_t)0x0F & CANx->sFIFOMailBox[FIFONumber].RDTR;
 18119              		.loc 1 680 0
 18120 0080 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 18121 0082 FA68     		ldr	r2, [r7, #12]
 18122 0084 03F11B03 		add	r3, r3, #27
 18123 0088 4FEA0313 		lsl	r3, r3, #4
 18124 008c D318     		adds	r3, r2, r3
 18125 008e 5B68     		ldr	r3, [r3, #4]
 18126 0090 DBB2     		uxtb	r3, r3
 18127 0092 03F00F03 		and	r3, r3, #15
 18128 0096 DAB2     		uxtb	r2, r3
 18129 0098 7B68     		ldr	r3, [r7, #4]
 18130 009a 9A72     		strb	r2, [r3, #10]
 681:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Get the FMI */
 682:../target/stm32/stdperiph/src/stm32f10x_can.c ****   RxMessage->FMI = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDTR >> 8);
 18131              		.loc 1 682 0
 18132 009c FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 18133 009e FA68     		ldr	r2, [r7, #12]
 18134 00a0 03F11B03 		add	r3, r3, #27
 18135 00a4 4FEA0313 		lsl	r3, r3, #4
 18136 00a8 D318     		adds	r3, r2, r3
 18137 00aa 5B68     		ldr	r3, [r3, #4]
 18138 00ac 4FEA1323 		lsr	r3, r3, #8
 18139 00b0 DAB2     		uxtb	r2, r3
 18140 00b2 7B68     		ldr	r3, [r7, #4]
 18141 00b4 DA74     		strb	r2, [r3, #19]
 683:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Get the data field */
 684:../target/stm32/stdperiph/src/stm32f10x_can.c ****   RxMessage->Data[0] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDLR;
 18142              		.loc 1 684 0
 18143 00b6 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 18144 00b8 FA68     		ldr	r2, [r7, #12]
 18145 00ba 4FEA0313 		lsl	r3, r3, #4
 18146 00be D318     		adds	r3, r2, r3
 18147 00c0 03F5DC73 		add	r3, r3, #440
 18148 00c4 1B68     		ldr	r3, [r3, #0]
 18149 00c6 DAB2     		uxtb	r2, r3
 18150 00c8 7B68     		ldr	r3, [r7, #4]
 18151 00ca DA72     		strb	r2, [r3, #11]
 685:../target/stm32/stdperiph/src/stm32f10x_can.c ****   RxMessage->Data[1] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 8);
 18152              		.loc 1 685 0
 18153 00cc FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 18154 00ce FA68     		ldr	r2, [r7, #12]
 18155 00d0 4FEA0313 		lsl	r3, r3, #4
 18156 00d4 D318     		adds	r3, r2, r3
 18157 00d6 03F5DC73 		add	r3, r3, #440
 18158 00da 1B68     		ldr	r3, [r3, #0]
 18159 00dc 4FEA1323 		lsr	r3, r3, #8
 18160 00e0 DAB2     		uxtb	r2, r3
 18161 00e2 7B68     		ldr	r3, [r7, #4]
 18162 00e4 1A73     		strb	r2, [r3, #12]
 686:../target/stm32/stdperiph/src/stm32f10x_can.c ****   RxMessage->Data[2] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 16);
 18163              		.loc 1 686 0
 18164 00e6 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 18165 00e8 FA68     		ldr	r2, [r7, #12]
 18166 00ea 4FEA0313 		lsl	r3, r3, #4
 18167 00ee D318     		adds	r3, r2, r3
 18168 00f0 03F5DC73 		add	r3, r3, #440
 18169 00f4 1B68     		ldr	r3, [r3, #0]
 18170 00f6 4FEA1343 		lsr	r3, r3, #16
 18171 00fa DAB2     		uxtb	r2, r3
 18172 00fc 7B68     		ldr	r3, [r7, #4]
 18173 00fe 5A73     		strb	r2, [r3, #13]
 687:../target/stm32/stdperiph/src/stm32f10x_can.c ****   RxMessage->Data[3] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 24);
 18174              		.loc 1 687 0
 18175 0100 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 18176 0102 FA68     		ldr	r2, [r7, #12]
 18177 0104 4FEA0313 		lsl	r3, r3, #4
 18178 0108 D318     		adds	r3, r2, r3
 18179 010a 03F5DC73 		add	r3, r3, #440
 18180 010e 1B68     		ldr	r3, [r3, #0]
 18181 0110 4FEA1363 		lsr	r3, r3, #24
 18182 0114 DAB2     		uxtb	r2, r3
 18183 0116 7B68     		ldr	r3, [r7, #4]
 18184 0118 9A73     		strb	r2, [r3, #14]
 688:../target/stm32/stdperiph/src/stm32f10x_can.c ****   RxMessage->Data[4] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDHR;
 18185              		.loc 1 688 0
 18186 011a FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 18187 011c FA68     		ldr	r2, [r7, #12]
 18188 011e 4FEA0313 		lsl	r3, r3, #4
 18189 0122 D318     		adds	r3, r2, r3
 18190 0124 03F5DC73 		add	r3, r3, #440
 18191 0128 5B68     		ldr	r3, [r3, #4]
 18192 012a DAB2     		uxtb	r2, r3
 18193 012c 7B68     		ldr	r3, [r7, #4]
 18194 012e DA73     		strb	r2, [r3, #15]
 689:../target/stm32/stdperiph/src/stm32f10x_can.c ****   RxMessage->Data[5] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 8);
 18195              		.loc 1 689 0
 18196 0130 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 18197 0132 FA68     		ldr	r2, [r7, #12]
 18198 0134 4FEA0313 		lsl	r3, r3, #4
 18199 0138 D318     		adds	r3, r2, r3
 18200 013a 03F5DC73 		add	r3, r3, #440
 18201 013e 5B68     		ldr	r3, [r3, #4]
 18202 0140 4FEA1323 		lsr	r3, r3, #8
 18203 0144 DAB2     		uxtb	r2, r3
 18204 0146 7B68     		ldr	r3, [r7, #4]
 18205 0148 1A74     		strb	r2, [r3, #16]
 690:../target/stm32/stdperiph/src/stm32f10x_can.c ****   RxMessage->Data[6] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 16);
 18206              		.loc 1 690 0
 18207 014a FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 18208 014c FA68     		ldr	r2, [r7, #12]
 18209 014e 4FEA0313 		lsl	r3, r3, #4
 18210 0152 D318     		adds	r3, r2, r3
 18211 0154 03F5DC73 		add	r3, r3, #440
 18212 0158 5B68     		ldr	r3, [r3, #4]
 18213 015a 4FEA1343 		lsr	r3, r3, #16
 18214 015e DAB2     		uxtb	r2, r3
 18215 0160 7B68     		ldr	r3, [r7, #4]
 18216 0162 5A74     		strb	r2, [r3, #17]
 691:../target/stm32/stdperiph/src/stm32f10x_can.c ****   RxMessage->Data[7] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 24);
 18217              		.loc 1 691 0
 18218 0164 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 18219 0166 FA68     		ldr	r2, [r7, #12]
 18220 0168 4FEA0313 		lsl	r3, r3, #4
 18221 016c D318     		adds	r3, r2, r3
 18222 016e 03F5DC73 		add	r3, r3, #440
 18223 0172 5B68     		ldr	r3, [r3, #4]
 18224 0174 4FEA1363 		lsr	r3, r3, #24
 18225 0178 DAB2     		uxtb	r2, r3
 18226 017a 7B68     		ldr	r3, [r7, #4]
 18227 017c 9A74     		strb	r2, [r3, #18]
 692:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Release the FIFO */
 693:../target/stm32/stdperiph/src/stm32f10x_can.c ****   CAN_FIFORelease(CANx, FIFONumber);
 18228              		.loc 1 693 0
 18229 017e FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 18230 0180 F868     		ldr	r0, [r7, #12]
 18231 0182 1946     		mov	r1, r3
 18232 0184 FFF7FEFF 		bl	CAN_FIFORelease
 694:../target/stm32/stdperiph/src/stm32f10x_can.c **** }
 18233              		.loc 1 694 0
 18234 0188 07F11007 		add	r7, r7, #16
 18235 018c BD46     		mov	sp, r7
 18236 018e 80BD     		pop	{r7, pc}
 18237              		.cfi_endproc
 18238              	.LFE40:
 18240              		.section	.text.CAN_DBGFreeze,"ax",%progbits
 18241              		.align	2
 18242              		.global	CAN_DBGFreeze
 18243              		.thumb
 18244              		.thumb_func
 18246              	CAN_DBGFreeze:
 18247              	.LFB41:
 695:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 696:../target/stm32/stdperiph/src/stm32f10x_can.c **** /**
 697:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @brief  Enables or disables the DBG Freeze for CAN.
 698:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  CANx: where x can be 1 or 2 to to select the CAN peripheral.
 699:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  NewState: new state of the CAN peripheral.
 700:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *   This parameter can be: ENABLE or DISABLE.
 701:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @retval None.
 702:../target/stm32/stdperiph/src/stm32f10x_can.c ****   */
 703:../target/stm32/stdperiph/src/stm32f10x_can.c **** void CAN_DBGFreeze(CAN_TypeDef* CANx, FunctionalState NewState)
 704:../target/stm32/stdperiph/src/stm32f10x_can.c **** {
 18248              		.loc 1 704 0
 18249              		.cfi_startproc
 18250              		@ args = 0, pretend = 0, frame = 8
 18251              		@ frame_needed = 1, uses_anonymous_args = 0
 18252              		@ link register save eliminated.
 18253 0000 80B4     		push	{r7}
 18254              	.LCFI36:
 18255              		.cfi_def_cfa_offset 4
 18256 0002 83B0     		sub	sp, sp, #12
 18257              	.LCFI37:
 18258              		.cfi_def_cfa_offset 16
 18259 0004 00AF     		add	r7, sp, #0
 18260              		.cfi_offset 7, -4
 18261              	.LCFI38:
 18262              		.cfi_def_cfa_register 7
 18263 0006 7860     		str	r0, [r7, #4]
 18264 0008 0B46     		mov	r3, r1
 18265 000a FB70     		strb	r3, [r7, #3]
 705:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Check the parameters */
 706:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_ALL_PERIPH(CANx));
 707:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 708:../target/stm32/stdperiph/src/stm32f10x_can.c ****   
 709:../target/stm32/stdperiph/src/stm32f10x_can.c ****   if (NewState != DISABLE)
 18266              		.loc 1 709 0
 18267 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 18268 000e 002B     		cmp	r3, #0
 18269 0010 06D0     		beq	.L78
 710:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
 711:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* Enable Debug Freeze  */
 712:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CANx->MCR |= MCR_DBF;
 18270              		.loc 1 712 0
 18271 0012 7B68     		ldr	r3, [r7, #4]
 18272 0014 1B68     		ldr	r3, [r3, #0]
 18273 0016 43F48032 		orr	r2, r3, #65536
 18274 001a 7B68     		ldr	r3, [r7, #4]
 18275 001c 1A60     		str	r2, [r3, #0]
 18276 001e 05E0     		b	.L77
 18277              	.L78:
 713:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 714:../target/stm32/stdperiph/src/stm32f10x_can.c ****   else
 715:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
 716:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* Disable Debug Freeze */
 717:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CANx->MCR &= ~MCR_DBF;
 18278              		.loc 1 717 0
 18279 0020 7B68     		ldr	r3, [r7, #4]
 18280 0022 1B68     		ldr	r3, [r3, #0]
 18281 0024 23F48032 		bic	r2, r3, #65536
 18282 0028 7B68     		ldr	r3, [r7, #4]
 18283 002a 1A60     		str	r2, [r3, #0]
 18284              	.L77:
 718:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 719:../target/stm32/stdperiph/src/stm32f10x_can.c **** }
 18285              		.loc 1 719 0
 18286 002c 07F10C07 		add	r7, r7, #12
 18287 0030 BD46     		mov	sp, r7
 18288 0032 80BC     		pop	{r7}
 18289 0034 7047     		bx	lr
 18290              		.cfi_endproc
 18291              	.LFE41:
 18293 0036 00BF     		.section	.text.CAN_Sleep,"ax",%progbits
 18294              		.align	2
 18295              		.global	CAN_Sleep
 18296              		.thumb
 18297              		.thumb_func
 18299              	CAN_Sleep:
 18300              	.LFB42:
 720:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 721:../target/stm32/stdperiph/src/stm32f10x_can.c **** /**
 722:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @brief  Enters the low power mode.
 723:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  CANx: where x can be 1 or 2 to to select the CAN peripheral.
 724:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @retval CANSLEEPOK if sleep entered, CANSLEEPFAILED in an other case.
 725:../target/stm32/stdperiph/src/stm32f10x_can.c ****   */
 726:../target/stm32/stdperiph/src/stm32f10x_can.c **** uint8_t CAN_Sleep(CAN_TypeDef* CANx)
 727:../target/stm32/stdperiph/src/stm32f10x_can.c **** {
 18301              		.loc 1 727 0
 18302              		.cfi_startproc
 18303              		@ args = 0, pretend = 0, frame = 16
 18304              		@ frame_needed = 1, uses_anonymous_args = 0
 18305              		@ link register save eliminated.
 18306 0000 80B4     		push	{r7}
 18307              	.LCFI39:
 18308              		.cfi_def_cfa_offset 4
 18309 0002 85B0     		sub	sp, sp, #20
 18310              	.LCFI40:
 18311              		.cfi_def_cfa_offset 24
 18312 0004 00AF     		add	r7, sp, #0
 18313              		.cfi_offset 7, -4
 18314              	.LCFI41:
 18315              		.cfi_def_cfa_register 7
 18316 0006 7860     		str	r0, [r7, #4]
 728:../target/stm32/stdperiph/src/stm32f10x_can.c ****   uint8_t sleepstatus = CANSLEEPFAILED;
 18317              		.loc 1 728 0
 18318 0008 4FF00003 		mov	r3, #0
 18319 000c FB73     		strb	r3, [r7, #15]
 729:../target/stm32/stdperiph/src/stm32f10x_can.c ****   
 730:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Check the parameters */
 731:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_ALL_PERIPH(CANx));
 732:../target/stm32/stdperiph/src/stm32f10x_can.c ****     
 733:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Request Sleep mode */
 734:../target/stm32/stdperiph/src/stm32f10x_can.c ****    CANx->MCR = (((CANx->MCR) & (uint32_t)(~(uint32_t)CAN_MCR_INRQ)) | CAN_MCR_SLEEP);
 18320              		.loc 1 734 0
 18321 000e 7B68     		ldr	r3, [r7, #4]
 18322 0010 1B68     		ldr	r3, [r3, #0]
 18323 0012 23F00303 		bic	r3, r3, #3
 18324 0016 43F00202 		orr	r2, r3, #2
 18325 001a 7B68     		ldr	r3, [r7, #4]
 18326 001c 1A60     		str	r2, [r3, #0]
 735:../target/stm32/stdperiph/src/stm32f10x_can.c ****    
 736:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Sleep mode status */
 737:../target/stm32/stdperiph/src/stm32f10x_can.c ****   if ((CANx->MSR & (CAN_MSR_SLAK|CAN_MSR_INAK)) == CAN_MSR_SLAK)
 18327              		.loc 1 737 0
 18328 001e 7B68     		ldr	r3, [r7, #4]
 18329 0020 5B68     		ldr	r3, [r3, #4]
 18330 0022 03F00303 		and	r3, r3, #3
 18331 0026 022B     		cmp	r3, #2
 18332 0028 02D1     		bne	.L81
 738:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
 739:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* Sleep mode not entered */
 740:../target/stm32/stdperiph/src/stm32f10x_can.c ****     sleepstatus =  CANSLEEPOK;
 18333              		.loc 1 740 0
 18334 002a 4FF00103 		mov	r3, #1
 18335 002e FB73     		strb	r3, [r7, #15]
 18336              	.L81:
 741:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 742:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* At this step, sleep mode status */
 743:../target/stm32/stdperiph/src/stm32f10x_can.c ****    return (uint8_t)sleepstatus;
 18337              		.loc 1 743 0
 18338 0030 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 744:../target/stm32/stdperiph/src/stm32f10x_can.c **** }
 18339              		.loc 1 744 0
 18340 0032 1846     		mov	r0, r3
 18341 0034 07F11407 		add	r7, r7, #20
 18342 0038 BD46     		mov	sp, r7
 18343 003a 80BC     		pop	{r7}
 18344 003c 7047     		bx	lr
 18345              		.cfi_endproc
 18346              	.LFE42:
 18348 003e 00BF     		.section	.text.CAN_WakeUp,"ax",%progbits
 18349              		.align	2
 18350              		.global	CAN_WakeUp
 18351              		.thumb
 18352              		.thumb_func
 18354              	CAN_WakeUp:
 18355              	.LFB43:
 745:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 746:../target/stm32/stdperiph/src/stm32f10x_can.c **** /**
 747:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @brief  Wakes the CAN up.
 748:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  CANx: where x can be 1 or 2 to to select the CAN peripheral.
 749:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @retval CANWAKEUPOK if sleep mode left, CANWAKEUPFAILED in an other case.
 750:../target/stm32/stdperiph/src/stm32f10x_can.c ****   */
 751:../target/stm32/stdperiph/src/stm32f10x_can.c **** uint8_t CAN_WakeUp(CAN_TypeDef* CANx)
 752:../target/stm32/stdperiph/src/stm32f10x_can.c **** {
 18356              		.loc 1 752 0
 18357              		.cfi_startproc
 18358              		@ args = 0, pretend = 0, frame = 16
 18359              		@ frame_needed = 1, uses_anonymous_args = 0
 18360              		@ link register save eliminated.
 18361 0000 80B4     		push	{r7}
 18362              	.LCFI42:
 18363              		.cfi_def_cfa_offset 4
 18364 0002 85B0     		sub	sp, sp, #20
 18365              	.LCFI43:
 18366              		.cfi_def_cfa_offset 24
 18367 0004 00AF     		add	r7, sp, #0
 18368              		.cfi_offset 7, -4
 18369              	.LCFI44:
 18370              		.cfi_def_cfa_register 7
 18371 0006 7860     		str	r0, [r7, #4]
 753:../target/stm32/stdperiph/src/stm32f10x_can.c ****   uint32_t wait_slak = SLAK_TIMEOUT;
 18372              		.loc 1 753 0
 18373 0008 4FF6FF73 		movw	r3, #65535
 18374 000c FB60     		str	r3, [r7, #12]
 754:../target/stm32/stdperiph/src/stm32f10x_can.c ****   uint8_t wakeupstatus = CANWAKEUPFAILED;
 18375              		.loc 1 754 0
 18376 000e 4FF00003 		mov	r3, #0
 18377 0012 FB72     		strb	r3, [r7, #11]
 755:../target/stm32/stdperiph/src/stm32f10x_can.c ****   
 756:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Check the parameters */
 757:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_ALL_PERIPH(CANx));
 758:../target/stm32/stdperiph/src/stm32f10x_can.c ****     
 759:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Wake up request */
 760:../target/stm32/stdperiph/src/stm32f10x_can.c ****   CANx->MCR &= ~(uint32_t)CAN_MCR_SLEEP;
 18378              		.loc 1 760 0
 18379 0014 7B68     		ldr	r3, [r7, #4]
 18380 0016 1B68     		ldr	r3, [r3, #0]
 18381 0018 23F00202 		bic	r2, r3, #2
 18382 001c 7B68     		ldr	r3, [r7, #4]
 18383 001e 1A60     		str	r2, [r3, #0]
 761:../target/stm32/stdperiph/src/stm32f10x_can.c ****     
 762:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Sleep mode status */
 763:../target/stm32/stdperiph/src/stm32f10x_can.c ****   while(((CANx->MSR & CAN_MSR_SLAK) == CAN_MSR_SLAK)&&(wait_slak!=0x00))
 18384              		.loc 1 763 0
 18385 0020 03E0     		b	.L83
 18386              	.L85:
 764:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
 765:../target/stm32/stdperiph/src/stm32f10x_can.c ****    wait_slak--;
 18387              		.loc 1 765 0
 18388 0022 FB68     		ldr	r3, [r7, #12]
 18389 0024 03F1FF33 		add	r3, r3, #-1
 18390 0028 FB60     		str	r3, [r7, #12]
 18391              	.L83:
 763:../target/stm32/stdperiph/src/stm32f10x_can.c ****   while(((CANx->MSR & CAN_MSR_SLAK) == CAN_MSR_SLAK)&&(wait_slak!=0x00))
 18392              		.loc 1 763 0 discriminator 1
 18393 002a 7B68     		ldr	r3, [r7, #4]
 18394 002c 5B68     		ldr	r3, [r3, #4]
 18395 002e 03F00203 		and	r3, r3, #2
 18396 0032 002B     		cmp	r3, #0
 18397 0034 02D0     		beq	.L84
 763:../target/stm32/stdperiph/src/stm32f10x_can.c ****   while(((CANx->MSR & CAN_MSR_SLAK) == CAN_MSR_SLAK)&&(wait_slak!=0x00))
 18398              		.loc 1 763 0 is_stmt 0 discriminator 2
 18399 0036 FB68     		ldr	r3, [r7, #12]
 18400 0038 002B     		cmp	r3, #0
 18401 003a F2D1     		bne	.L85
 18402              	.L84:
 766:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 767:../target/stm32/stdperiph/src/stm32f10x_can.c ****   if((CANx->MSR & CAN_MSR_SLAK) != CAN_MSR_SLAK)
 18403              		.loc 1 767 0 is_stmt 1
 18404 003c 7B68     		ldr	r3, [r7, #4]
 18405 003e 5B68     		ldr	r3, [r3, #4]
 18406 0040 03F00203 		and	r3, r3, #2
 18407 0044 002B     		cmp	r3, #0
 18408 0046 02D1     		bne	.L86
 768:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
 769:../target/stm32/stdperiph/src/stm32f10x_can.c ****    /* Sleep mode exited */
 770:../target/stm32/stdperiph/src/stm32f10x_can.c ****     wakeupstatus = CANWAKEUPOK;
 18409              		.loc 1 770 0
 18410 0048 4FF00103 		mov	r3, #1
 18411 004c FB72     		strb	r3, [r7, #11]
 18412              	.L86:
 771:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 772:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* At this step, sleep mode status */
 773:../target/stm32/stdperiph/src/stm32f10x_can.c ****   return (uint8_t)wakeupstatus;
 18413              		.loc 1 773 0
 18414 004e FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 774:../target/stm32/stdperiph/src/stm32f10x_can.c **** }
 18415              		.loc 1 774 0
 18416 0050 1846     		mov	r0, r3
 18417 0052 07F11407 		add	r7, r7, #20
 18418 0056 BD46     		mov	sp, r7
 18419 0058 80BC     		pop	{r7}
 18420 005a 7047     		bx	lr
 18421              		.cfi_endproc
 18422              	.LFE43:
 18424              		.section	.text.CAN_GetFlagStatus,"ax",%progbits
 18425              		.align	2
 18426              		.global	CAN_GetFlagStatus
 18427              		.thumb
 18428              		.thumb_func
 18430              	CAN_GetFlagStatus:
 18431              	.LFB44:
 775:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 776:../target/stm32/stdperiph/src/stm32f10x_can.c **** /**
 777:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @brief  Checks whether the specified CAN flag is set or not.
 778:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  CANx: where x can be 1 or 2 to to select the CAN peripheral.
 779:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  CAN_FLAG: specifies the flag to check.
 780:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *   This parameter can be one of the following flags: 
 781:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         - CAN_FLAG_EWG
 782:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         - CAN_FLAG_EPV 
 783:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         - CAN_FLAG_BOF
 784:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         - CAN_FLAG_RQCP0
 785:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         - CAN_FLAG_RQCP1
 786:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         - CAN_FLAG_RQCP2
 787:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         - CAN_FLAG_FMP1   
 788:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         - CAN_FLAG_FF1       
 789:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         - CAN_FLAG_FOV1   
 790:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         - CAN_FLAG_FMP0   
 791:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         - CAN_FLAG_FF0       
 792:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         - CAN_FLAG_FOV0   
 793:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         - CAN_FLAG_WKU 
 794:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         - CAN_FLAG_SLAK  
 795:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         - CAN_FLAG_LEC       
 796:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @retval The new state of CAN_FLAG (SET or RESET).
 797:../target/stm32/stdperiph/src/stm32f10x_can.c ****   */
 798:../target/stm32/stdperiph/src/stm32f10x_can.c **** FlagStatus CAN_GetFlagStatus(CAN_TypeDef* CANx, uint32_t CAN_FLAG)
 799:../target/stm32/stdperiph/src/stm32f10x_can.c **** {
 18432              		.loc 1 799 0
 18433              		.cfi_startproc
 18434              		@ args = 0, pretend = 0, frame = 16
 18435              		@ frame_needed = 1, uses_anonymous_args = 0
 18436              		@ link register save eliminated.
 18437 0000 80B4     		push	{r7}
 18438              	.LCFI45:
 18439              		.cfi_def_cfa_offset 4
 18440 0002 85B0     		sub	sp, sp, #20
 18441              	.LCFI46:
 18442              		.cfi_def_cfa_offset 24
 18443 0004 00AF     		add	r7, sp, #0
 18444              		.cfi_offset 7, -4
 18445              	.LCFI47:
 18446              		.cfi_def_cfa_register 7
 18447 0006 7860     		str	r0, [r7, #4]
 18448 0008 3960     		str	r1, [r7, #0]
 800:../target/stm32/stdperiph/src/stm32f10x_can.c ****   FlagStatus bitstatus = RESET;
 18449              		.loc 1 800 0
 18450 000a 4FF00003 		mov	r3, #0
 18451 000e FB73     		strb	r3, [r7, #15]
 801:../target/stm32/stdperiph/src/stm32f10x_can.c ****   
 802:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Check the parameters */
 803:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_ALL_PERIPH(CANx));
 804:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_GET_FLAG(CAN_FLAG));
 805:../target/stm32/stdperiph/src/stm32f10x_can.c ****   
 806:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 807:../target/stm32/stdperiph/src/stm32f10x_can.c ****   if((CAN_FLAG & CAN_FLAGS_ESR) != (uint32_t)RESET)
 18452              		.loc 1 807 0
 18453 0010 3B68     		ldr	r3, [r7, #0]
 18454 0012 03F47003 		and	r3, r3, #15728640
 18455 0016 002B     		cmp	r3, #0
 18456 0018 13D0     		beq	.L88
 808:../target/stm32/stdperiph/src/stm32f10x_can.c ****   { 
 809:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* Check the status of the specified CAN flag */
 810:../target/stm32/stdperiph/src/stm32f10x_can.c ****     if ((CANx->ESR & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 18457              		.loc 1 810 0
 18458 001a 7B68     		ldr	r3, [r7, #4]
 18459 001c 9B69     		ldr	r3, [r3, #24]
 18460 001e 1A46     		mov	r2, r3
 18461 0020 3B68     		ldr	r3, [r7, #0]
 18462 0022 02EA0303 		and	r3, r2, r3
 18463 0026 23F07F43 		bic	r3, r3, #-16777216
 18464 002a 23F47003 		bic	r3, r3, #15728640
 18465 002e 002B     		cmp	r3, #0
 18466 0030 03D0     		beq	.L89
 811:../target/stm32/stdperiph/src/stm32f10x_can.c ****     { 
 812:../target/stm32/stdperiph/src/stm32f10x_can.c ****       /* CAN_FLAG is set */
 813:../target/stm32/stdperiph/src/stm32f10x_can.c ****       bitstatus = SET;
 18467              		.loc 1 813 0
 18468 0032 4FF00103 		mov	r3, #1
 18469 0036 FB73     		strb	r3, [r7, #15]
 18470 0038 61E0     		b	.L90
 18471              	.L89:
 814:../target/stm32/stdperiph/src/stm32f10x_can.c ****     }
 815:../target/stm32/stdperiph/src/stm32f10x_can.c ****     else
 816:../target/stm32/stdperiph/src/stm32f10x_can.c ****     { 
 817:../target/stm32/stdperiph/src/stm32f10x_can.c ****       /* CAN_FLAG is reset */
 818:../target/stm32/stdperiph/src/stm32f10x_can.c ****       bitstatus = RESET;
 18472              		.loc 1 818 0
 18473 003a 4FF00003 		mov	r3, #0
 18474 003e FB73     		strb	r3, [r7, #15]
 18475 0040 5DE0     		b	.L90
 18476              	.L88:
 819:../target/stm32/stdperiph/src/stm32f10x_can.c ****     }
 820:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 821:../target/stm32/stdperiph/src/stm32f10x_can.c ****   else if((CAN_FLAG & CAN_FLAGS_MSR) != (uint32_t)RESET)
 18477              		.loc 1 821 0
 18478 0042 3B68     		ldr	r3, [r7, #0]
 18479 0044 03F08073 		and	r3, r3, #16777216
 18480 0048 002B     		cmp	r3, #0
 18481 004a 13D0     		beq	.L91
 822:../target/stm32/stdperiph/src/stm32f10x_can.c ****   { 
 823:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* Check the status of the specified CAN flag */
 824:../target/stm32/stdperiph/src/stm32f10x_can.c ****     if ((CANx->MSR & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 18482              		.loc 1 824 0
 18483 004c 7B68     		ldr	r3, [r7, #4]
 18484 004e 5B68     		ldr	r3, [r3, #4]
 18485 0050 1A46     		mov	r2, r3
 18486 0052 3B68     		ldr	r3, [r7, #0]
 18487 0054 02EA0303 		and	r3, r2, r3
 18488 0058 23F07F43 		bic	r3, r3, #-16777216
 18489 005c 23F47003 		bic	r3, r3, #15728640
 18490 0060 002B     		cmp	r3, #0
 18491 0062 03D0     		beq	.L92
 825:../target/stm32/stdperiph/src/stm32f10x_can.c ****     { 
 826:../target/stm32/stdperiph/src/stm32f10x_can.c ****       /* CAN_FLAG is set */
 827:../target/stm32/stdperiph/src/stm32f10x_can.c ****       bitstatus = SET;
 18492              		.loc 1 827 0
 18493 0064 4FF00103 		mov	r3, #1
 18494 0068 FB73     		strb	r3, [r7, #15]
 18495 006a 48E0     		b	.L90
 18496              	.L92:
 828:../target/stm32/stdperiph/src/stm32f10x_can.c ****     }
 829:../target/stm32/stdperiph/src/stm32f10x_can.c ****     else
 830:../target/stm32/stdperiph/src/stm32f10x_can.c ****     { 
 831:../target/stm32/stdperiph/src/stm32f10x_can.c ****       /* CAN_FLAG is reset */
 832:../target/stm32/stdperiph/src/stm32f10x_can.c ****       bitstatus = RESET;
 18497              		.loc 1 832 0
 18498 006c 4FF00003 		mov	r3, #0
 18499 0070 FB73     		strb	r3, [r7, #15]
 18500 0072 44E0     		b	.L90
 18501              	.L91:
 833:../target/stm32/stdperiph/src/stm32f10x_can.c ****     }
 834:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 835:../target/stm32/stdperiph/src/stm32f10x_can.c ****   else if((CAN_FLAG & CAN_FLAGS_TSR) != (uint32_t)RESET)
 18502              		.loc 1 835 0
 18503 0074 3B68     		ldr	r3, [r7, #0]
 18504 0076 03F00063 		and	r3, r3, #134217728
 18505 007a 002B     		cmp	r3, #0
 18506 007c 13D0     		beq	.L93
 836:../target/stm32/stdperiph/src/stm32f10x_can.c ****   { 
 837:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* Check the status of the specified CAN flag */
 838:../target/stm32/stdperiph/src/stm32f10x_can.c ****     if ((CANx->TSR & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 18507              		.loc 1 838 0
 18508 007e 7B68     		ldr	r3, [r7, #4]
 18509 0080 9B68     		ldr	r3, [r3, #8]
 18510 0082 1A46     		mov	r2, r3
 18511 0084 3B68     		ldr	r3, [r7, #0]
 18512 0086 02EA0303 		and	r3, r2, r3
 18513 008a 23F07F43 		bic	r3, r3, #-16777216
 18514 008e 23F47003 		bic	r3, r3, #15728640
 18515 0092 002B     		cmp	r3, #0
 18516 0094 03D0     		beq	.L94
 839:../target/stm32/stdperiph/src/stm32f10x_can.c ****     { 
 840:../target/stm32/stdperiph/src/stm32f10x_can.c ****       /* CAN_FLAG is set */
 841:../target/stm32/stdperiph/src/stm32f10x_can.c ****       bitstatus = SET;
 18517              		.loc 1 841 0
 18518 0096 4FF00103 		mov	r3, #1
 18519 009a FB73     		strb	r3, [r7, #15]
 18520 009c 2FE0     		b	.L90
 18521              	.L94:
 842:../target/stm32/stdperiph/src/stm32f10x_can.c ****     }
 843:../target/stm32/stdperiph/src/stm32f10x_can.c ****     else
 844:../target/stm32/stdperiph/src/stm32f10x_can.c ****     { 
 845:../target/stm32/stdperiph/src/stm32f10x_can.c ****       /* CAN_FLAG is reset */
 846:../target/stm32/stdperiph/src/stm32f10x_can.c ****       bitstatus = RESET;
 18522              		.loc 1 846 0
 18523 009e 4FF00003 		mov	r3, #0
 18524 00a2 FB73     		strb	r3, [r7, #15]
 18525 00a4 2BE0     		b	.L90
 18526              	.L93:
 847:../target/stm32/stdperiph/src/stm32f10x_can.c ****     }
 848:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 849:../target/stm32/stdperiph/src/stm32f10x_can.c ****   else if((CAN_FLAG & CAN_FLAGS_RF0R) != (uint32_t)RESET)
 18527              		.loc 1 849 0
 18528 00a6 3B68     		ldr	r3, [r7, #0]
 18529 00a8 03F00073 		and	r3, r3, #33554432
 18530 00ac 002B     		cmp	r3, #0
 18531 00ae 13D0     		beq	.L95
 850:../target/stm32/stdperiph/src/stm32f10x_can.c ****   { 
 851:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* Check the status of the specified CAN flag */
 852:../target/stm32/stdperiph/src/stm32f10x_can.c ****     if ((CANx->RF0R & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 18532              		.loc 1 852 0
 18533 00b0 7B68     		ldr	r3, [r7, #4]
 18534 00b2 DB68     		ldr	r3, [r3, #12]
 18535 00b4 1A46     		mov	r2, r3
 18536 00b6 3B68     		ldr	r3, [r7, #0]
 18537 00b8 02EA0303 		and	r3, r2, r3
 18538 00bc 23F07F43 		bic	r3, r3, #-16777216
 18539 00c0 23F47003 		bic	r3, r3, #15728640
 18540 00c4 002B     		cmp	r3, #0
 18541 00c6 03D0     		beq	.L96
 853:../target/stm32/stdperiph/src/stm32f10x_can.c ****     { 
 854:../target/stm32/stdperiph/src/stm32f10x_can.c ****       /* CAN_FLAG is set */
 855:../target/stm32/stdperiph/src/stm32f10x_can.c ****       bitstatus = SET;
 18542              		.loc 1 855 0
 18543 00c8 4FF00103 		mov	r3, #1
 18544 00cc FB73     		strb	r3, [r7, #15]
 18545 00ce 16E0     		b	.L90
 18546              	.L96:
 856:../target/stm32/stdperiph/src/stm32f10x_can.c ****     }
 857:../target/stm32/stdperiph/src/stm32f10x_can.c ****     else
 858:../target/stm32/stdperiph/src/stm32f10x_can.c ****     { 
 859:../target/stm32/stdperiph/src/stm32f10x_can.c ****       /* CAN_FLAG is reset */
 860:../target/stm32/stdperiph/src/stm32f10x_can.c ****       bitstatus = RESET;
 18547              		.loc 1 860 0
 18548 00d0 4FF00003 		mov	r3, #0
 18549 00d4 FB73     		strb	r3, [r7, #15]
 18550 00d6 12E0     		b	.L90
 18551              	.L95:
 861:../target/stm32/stdperiph/src/stm32f10x_can.c ****     }
 862:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 863:../target/stm32/stdperiph/src/stm32f10x_can.c ****   else /* If(CAN_FLAG & CAN_FLAGS_RF1R != (uint32_t)RESET) */
 864:../target/stm32/stdperiph/src/stm32f10x_can.c ****   { 
 865:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* Check the status of the specified CAN flag */
 866:../target/stm32/stdperiph/src/stm32f10x_can.c ****     if ((uint32_t)(CANx->RF1R & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 18552              		.loc 1 866 0
 18553 00d8 7B68     		ldr	r3, [r7, #4]
 18554 00da 1B69     		ldr	r3, [r3, #16]
 18555 00dc 1A46     		mov	r2, r3
 18556 00de 3B68     		ldr	r3, [r7, #0]
 18557 00e0 02EA0303 		and	r3, r2, r3
 18558 00e4 23F07F43 		bic	r3, r3, #-16777216
 18559 00e8 23F47003 		bic	r3, r3, #15728640
 18560 00ec 002B     		cmp	r3, #0
 18561 00ee 03D0     		beq	.L97
 867:../target/stm32/stdperiph/src/stm32f10x_can.c ****     { 
 868:../target/stm32/stdperiph/src/stm32f10x_can.c ****       /* CAN_FLAG is set */
 869:../target/stm32/stdperiph/src/stm32f10x_can.c ****       bitstatus = SET;
 18562              		.loc 1 869 0
 18563 00f0 4FF00103 		mov	r3, #1
 18564 00f4 FB73     		strb	r3, [r7, #15]
 18565 00f6 02E0     		b	.L90
 18566              	.L97:
 870:../target/stm32/stdperiph/src/stm32f10x_can.c ****     }
 871:../target/stm32/stdperiph/src/stm32f10x_can.c ****     else
 872:../target/stm32/stdperiph/src/stm32f10x_can.c ****     { 
 873:../target/stm32/stdperiph/src/stm32f10x_can.c ****       /* CAN_FLAG is reset */
 874:../target/stm32/stdperiph/src/stm32f10x_can.c ****       bitstatus = RESET;
 18567              		.loc 1 874 0
 18568 00f8 4FF00003 		mov	r3, #0
 18569 00fc FB73     		strb	r3, [r7, #15]
 18570              	.L90:
 875:../target/stm32/stdperiph/src/stm32f10x_can.c ****     }
 876:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 877:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Return the CAN_FLAG status */
 878:../target/stm32/stdperiph/src/stm32f10x_can.c ****   return  bitstatus;
 18571              		.loc 1 878 0
 18572 00fe FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 879:../target/stm32/stdperiph/src/stm32f10x_can.c **** }
 18573              		.loc 1 879 0
 18574 0100 1846     		mov	r0, r3
 18575 0102 07F11407 		add	r7, r7, #20
 18576 0106 BD46     		mov	sp, r7
 18577 0108 80BC     		pop	{r7}
 18578 010a 7047     		bx	lr
 18579              		.cfi_endproc
 18580              	.LFE44:
 18582              		.section	.text.CAN_ClearFlag,"ax",%progbits
 18583              		.align	2
 18584              		.global	CAN_ClearFlag
 18585              		.thumb
 18586              		.thumb_func
 18588              	CAN_ClearFlag:
 18589              	.LFB45:
 880:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 881:../target/stm32/stdperiph/src/stm32f10x_can.c **** /**
 882:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @brief  Clears the CAN's pending flags.
 883:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  CANx: where x can be 1 or 2 to to select the CAN peripheral.
 884:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  CAN_FLAG: specifies the flag to clear.
 885:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *   This parameter can be one of the following flags: 
 886:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         - CAN_FLAG_RQCP0
 887:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         - CAN_FLAG_RQCP1
 888:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         - CAN_FLAG_RQCP2
 889:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         - CAN_FLAG_FF1       
 890:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         - CAN_FLAG_FOV1   
 891:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         - CAN_FLAG_FF0       
 892:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         - CAN_FLAG_FOV0   
 893:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         - CAN_FLAG_WKU   
 894:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         - CAN_FLAG_SLAK    
 895:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         - CAN_FLAG_LEC       
 896:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @retval None.
 897:../target/stm32/stdperiph/src/stm32f10x_can.c ****   */
 898:../target/stm32/stdperiph/src/stm32f10x_can.c **** void CAN_ClearFlag(CAN_TypeDef* CANx, uint32_t CAN_FLAG)
 899:../target/stm32/stdperiph/src/stm32f10x_can.c **** {
 18590              		.loc 1 899 0
 18591              		.cfi_startproc
 18592              		@ args = 0, pretend = 0, frame = 16
 18593              		@ frame_needed = 1, uses_anonymous_args = 0
 18594              		@ link register save eliminated.
 18595 0000 80B4     		push	{r7}
 18596              	.LCFI48:
 18597              		.cfi_def_cfa_offset 4
 18598 0002 85B0     		sub	sp, sp, #20
 18599              	.LCFI49:
 18600              		.cfi_def_cfa_offset 24
 18601 0004 00AF     		add	r7, sp, #0
 18602              		.cfi_offset 7, -4
 18603              	.LCFI50:
 18604              		.cfi_def_cfa_register 7
 18605 0006 7860     		str	r0, [r7, #4]
 18606 0008 3960     		str	r1, [r7, #0]
 900:../target/stm32/stdperiph/src/stm32f10x_can.c ****   uint32_t flagtmp=0;
 18607              		.loc 1 900 0
 18608 000a 4FF00003 		mov	r3, #0
 18609 000e FB60     		str	r3, [r7, #12]
 901:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Check the parameters */
 902:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_ALL_PERIPH(CANx));
 903:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_CLEAR_FLAG(CAN_FLAG));
 904:../target/stm32/stdperiph/src/stm32f10x_can.c ****   
 905:../target/stm32/stdperiph/src/stm32f10x_can.c ****   if (CAN_FLAG == CAN_FLAG_LEC) /* ESR register */
 18610              		.loc 1 905 0
 18611 0010 3A68     		ldr	r2, [r7, #0]
 18612 0012 4FF07003 		mov	r3, #112
 18613 0016 C3F2F003 		movt	r3, 12528
 18614 001a 9A42     		cmp	r2, r3
 18615 001c 04D1     		bne	.L99
 906:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
 907:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* Clear the selected CAN flags */
 908:../target/stm32/stdperiph/src/stm32f10x_can.c ****     CANx->ESR = (uint32_t)RESET;
 18616              		.loc 1 908 0
 18617 001e 7B68     		ldr	r3, [r7, #4]
 18618 0020 4FF00002 		mov	r2, #0
 18619 0024 9A61     		str	r2, [r3, #24]
 18620 0026 23E0     		b	.L98
 18621              	.L99:
 909:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 910:../target/stm32/stdperiph/src/stm32f10x_can.c ****   else /* MSR or TSR or RF0R or RF1R */
 911:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
 912:../target/stm32/stdperiph/src/stm32f10x_can.c ****     flagtmp = CAN_FLAG & 0x000FFFFF;
 18622              		.loc 1 912 0
 18623 0028 3B68     		ldr	r3, [r7, #0]
 18624 002a 23F07F43 		bic	r3, r3, #-16777216
 18625 002e 23F47003 		bic	r3, r3, #15728640
 18626 0032 FB60     		str	r3, [r7, #12]
 913:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 914:../target/stm32/stdperiph/src/stm32f10x_can.c ****     if ((CAN_FLAG & CAN_FLAGS_RF0R)!=(uint32_t)RESET)
 18627              		.loc 1 914 0
 18628 0034 3B68     		ldr	r3, [r7, #0]
 18629 0036 03F00073 		and	r3, r3, #33554432
 18630 003a 002B     		cmp	r3, #0
 18631 003c 03D0     		beq	.L101
 915:../target/stm32/stdperiph/src/stm32f10x_can.c ****     {
 916:../target/stm32/stdperiph/src/stm32f10x_can.c ****       /* Receive Flags */
 917:../target/stm32/stdperiph/src/stm32f10x_can.c ****       CANx->RF0R = (uint32_t)(flagtmp);
 18632              		.loc 1 917 0
 18633 003e 7B68     		ldr	r3, [r7, #4]
 18634 0040 FA68     		ldr	r2, [r7, #12]
 18635 0042 DA60     		str	r2, [r3, #12]
 18636 0044 14E0     		b	.L98
 18637              	.L101:
 918:../target/stm32/stdperiph/src/stm32f10x_can.c ****     }
 919:../target/stm32/stdperiph/src/stm32f10x_can.c ****     else if ((CAN_FLAG & CAN_FLAGS_RF1R)!=(uint32_t)RESET)
 18638              		.loc 1 919 0
 18639 0046 3B68     		ldr	r3, [r7, #0]
 18640 0048 03F08063 		and	r3, r3, #67108864
 18641 004c 002B     		cmp	r3, #0
 18642 004e 03D0     		beq	.L102
 920:../target/stm32/stdperiph/src/stm32f10x_can.c ****     {
 921:../target/stm32/stdperiph/src/stm32f10x_can.c ****       /* Receive Flags */
 922:../target/stm32/stdperiph/src/stm32f10x_can.c ****       CANx->RF1R = (uint32_t)(flagtmp);
 18643              		.loc 1 922 0
 18644 0050 7B68     		ldr	r3, [r7, #4]
 18645 0052 FA68     		ldr	r2, [r7, #12]
 18646 0054 1A61     		str	r2, [r3, #16]
 18647 0056 0BE0     		b	.L98
 18648              	.L102:
 923:../target/stm32/stdperiph/src/stm32f10x_can.c ****     }
 924:../target/stm32/stdperiph/src/stm32f10x_can.c ****     else if ((CAN_FLAG & CAN_FLAGS_TSR)!=(uint32_t)RESET)
 18649              		.loc 1 924 0
 18650 0058 3B68     		ldr	r3, [r7, #0]
 18651 005a 03F00063 		and	r3, r3, #134217728
 18652 005e 002B     		cmp	r3, #0
 18653 0060 03D0     		beq	.L103
 925:../target/stm32/stdperiph/src/stm32f10x_can.c ****     {
 926:../target/stm32/stdperiph/src/stm32f10x_can.c ****       /* Transmit Flags */
 927:../target/stm32/stdperiph/src/stm32f10x_can.c ****       CANx->TSR = (uint32_t)(flagtmp);
 18654              		.loc 1 927 0
 18655 0062 7B68     		ldr	r3, [r7, #4]
 18656 0064 FA68     		ldr	r2, [r7, #12]
 18657 0066 9A60     		str	r2, [r3, #8]
 18658 0068 02E0     		b	.L98
 18659              	.L103:
 928:../target/stm32/stdperiph/src/stm32f10x_can.c ****     }
 929:../target/stm32/stdperiph/src/stm32f10x_can.c ****     else /* If((CAN_FLAG & CAN_FLAGS_MSR)!=(uint32_t)RESET) */
 930:../target/stm32/stdperiph/src/stm32f10x_can.c ****     {
 931:../target/stm32/stdperiph/src/stm32f10x_can.c ****       /* Operating mode Flags */
 932:../target/stm32/stdperiph/src/stm32f10x_can.c ****       CANx->MSR = (uint32_t)(flagtmp);
 18660              		.loc 1 932 0
 18661 006a 7B68     		ldr	r3, [r7, #4]
 18662 006c FA68     		ldr	r2, [r7, #12]
 18663 006e 5A60     		str	r2, [r3, #4]
 18664              	.L98:
 933:../target/stm32/stdperiph/src/stm32f10x_can.c ****     }
 934:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
 935:../target/stm32/stdperiph/src/stm32f10x_can.c **** }
 18665              		.loc 1 935 0
 18666 0070 07F11407 		add	r7, r7, #20
 18667 0074 BD46     		mov	sp, r7
 18668 0076 80BC     		pop	{r7}
 18669 0078 7047     		bx	lr
 18670              		.cfi_endproc
 18671              	.LFE45:
 18673 007a 00BF     		.section	.text.CAN_GetITStatus,"ax",%progbits
 18674              		.align	2
 18675              		.global	CAN_GetITStatus
 18676              		.thumb
 18677              		.thumb_func
 18679              	CAN_GetITStatus:
 18680              	.LFB46:
 936:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
 937:../target/stm32/stdperiph/src/stm32f10x_can.c **** /**
 938:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @brief  Checks whether the specified CANx interrupt has occurred or not.
 939:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  CANx: where x can be 1 or 2 to to select the CAN peripheral.
 940:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  CAN_IT: specifies the CAN interrupt source to check.
 941:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *   This parameter can be one of the following flags: 
 942:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         -  CAN_IT_TME               
 943:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         -  CAN_IT_FMP0              
 944:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         -  CAN_IT_FF0               
 945:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         -  CAN_IT_FOV0              
 946:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         -  CAN_IT_FMP1              
 947:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         -  CAN_IT_FF1               
 948:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         -  CAN_IT_FOV1              
 949:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         -  CAN_IT_WKU  
 950:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         -  CAN_IT_SLK  
 951:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         -  CAN_IT_EWG    
 952:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         -  CAN_IT_EPV    
 953:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         -  CAN_IT_BOF    
 954:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         -  CAN_IT_LEC    
 955:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         -  CAN_IT_ERR 
 956:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @retval The current  state of CAN_IT (SET or RESET).
 957:../target/stm32/stdperiph/src/stm32f10x_can.c ****   */
 958:../target/stm32/stdperiph/src/stm32f10x_can.c **** ITStatus CAN_GetITStatus(CAN_TypeDef* CANx, uint32_t CAN_IT)
 959:../target/stm32/stdperiph/src/stm32f10x_can.c **** {
 18681              		.loc 1 959 0
 18682              		.cfi_startproc
 18683              		@ args = 0, pretend = 0, frame = 16
 18684              		@ frame_needed = 1, uses_anonymous_args = 0
 18685 0000 80B5     		push	{r7, lr}
 18686              	.LCFI51:
 18687              		.cfi_def_cfa_offset 8
 18688 0002 84B0     		sub	sp, sp, #16
 18689              	.LCFI52:
 18690              		.cfi_def_cfa_offset 24
 18691 0004 00AF     		add	r7, sp, #0
 18692              		.cfi_offset 14, -4
 18693              		.cfi_offset 7, -8
 18694              	.LCFI53:
 18695              		.cfi_def_cfa_register 7
 18696 0006 7860     		str	r0, [r7, #4]
 18697 0008 3960     		str	r1, [r7, #0]
 960:../target/stm32/stdperiph/src/stm32f10x_can.c ****   ITStatus itstatus = RESET;
 18698              		.loc 1 960 0
 18699 000a 4FF00003 		mov	r3, #0
 18700 000e FB73     		strb	r3, [r7, #15]
 961:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Check the parameters */
 962:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_ALL_PERIPH(CANx));
 963:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_IT(CAN_IT));
 964:../target/stm32/stdperiph/src/stm32f10x_can.c ****   
 965:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* check the enable interrupt bit */
 966:../target/stm32/stdperiph/src/stm32f10x_can.c ****  if((CANx->IER & CAN_IT) != RESET)
 18701              		.loc 1 966 0
 18702 0010 7B68     		ldr	r3, [r7, #4]
 18703 0012 5B69     		ldr	r3, [r3, #20]
 18704 0014 1A46     		mov	r2, r3
 18705 0016 3B68     		ldr	r3, [r7, #0]
 18706 0018 02EA0303 		and	r3, r2, r3
 18707 001c 002B     		cmp	r3, #0
 18708 001e 00F0D180 		beq	.L105
 967:../target/stm32/stdperiph/src/stm32f10x_can.c ****  {
 968:../target/stm32/stdperiph/src/stm32f10x_can.c ****    /* in case the Interrupt is enabled, .... */
 969:../target/stm32/stdperiph/src/stm32f10x_can.c ****     switch (CAN_IT)
 18709              		.loc 1 969 0
 18710 0022 3B68     		ldr	r3, [r7, #0]
 18711 0024 402B     		cmp	r3, #64
 18712 0026 6BD0     		beq	.L113
 18713 0028 402B     		cmp	r3, #64
 18714 002a 0FD8     		bhi	.L121
 18715 002c 042B     		cmp	r3, #4
 18716 002e 3FD0     		beq	.L109
 18717 0030 042B     		cmp	r3, #4
 18718 0032 04D8     		bhi	.L122
 18719 0034 012B     		cmp	r3, #1
 18720 0036 25D0     		beq	.L107
 18721 0038 022B     		cmp	r3, #2
 18722 003a 2FD0     		beq	.L108
 18723 003c BEE0     		b	.L106
 18724              	.L122:
 18725 003e 102B     		cmp	r3, #16
 18726 0040 4AD0     		beq	.L111
 18727 0042 202B     		cmp	r3, #32
 18728 0044 52D0     		beq	.L112
 18729 0046 082B     		cmp	r3, #8
 18730 0048 3CD0     		beq	.L110
 18731 004a B7E0     		b	.L106
 18732              	.L121:
 18733 004c B3F5006F 		cmp	r3, #2048
 18734 0050 00F09280 		beq	.L117
 18735 0054 B3F5006F 		cmp	r3, #2048
 18736 0058 09D8     		bhi	.L123
 18737 005a B3F5007F 		cmp	r3, #512
 18738 005e 77D0     		beq	.L115
 18739 0060 B3F5806F 		cmp	r3, #1024
 18740 0064 7ED0     		beq	.L116
 18741 0066 B3F5807F 		cmp	r3, #256
 18742 006a 67D0     		beq	.L114
 18743 006c A6E0     		b	.L106
 18744              	.L123:
 18745 006e B3F5803F 		cmp	r3, #65536
 18746 0072 4FD0     		beq	.L119
 18747 0074 B3F5003F 		cmp	r3, #131072
 18748 0078 56D0     		beq	.L120
 18749 007a B3F5004F 		cmp	r3, #32768
 18750 007e 00F08580 		beq	.L118
 18751 0082 9BE0     		b	.L106
 18752              	.L107:
 970:../target/stm32/stdperiph/src/stm32f10x_can.c ****     {
 971:../target/stm32/stdperiph/src/stm32f10x_can.c ****       case CAN_IT_TME:
 972:../target/stm32/stdperiph/src/stm32f10x_can.c ****                /* Check CAN_TSR_RQCPx bits */
 973:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      itstatus = CheckITStatus(CANx->TSR, CAN_TSR_RQCP0|CAN_TSR_RQCP1|CAN_TSR_RQCP2);  
 18753              		.loc 1 973 0
 18754 0084 7B68     		ldr	r3, [r7, #4]
 18755 0086 9B68     		ldr	r3, [r3, #8]
 18756 0088 1846     		mov	r0, r3
 18757 008a 40F20111 		movw	r1, #257
 18758 008e C0F20101 		movt	r1, 1
 18759 0092 FFF7FEFF 		bl	CheckITStatus
 18760 0096 0346     		mov	r3, r0
 18761 0098 FB73     		strb	r3, [r7, #15]
 974:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
 18762              		.loc 1 974 0
 18763 009a 96E0     		b	.L125
 18764              	.L108:
 975:../target/stm32/stdperiph/src/stm32f10x_can.c ****       case CAN_IT_FMP0:
 976:../target/stm32/stdperiph/src/stm32f10x_can.c ****                /* Check CAN_RF0R_FMP0 bit */
 977:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FMP0);  
 18765              		.loc 1 977 0
 18766 009c 7B68     		ldr	r3, [r7, #4]
 18767 009e DB68     		ldr	r3, [r3, #12]
 18768 00a0 1846     		mov	r0, r3
 18769 00a2 4FF00301 		mov	r1, #3
 18770 00a6 FFF7FEFF 		bl	CheckITStatus
 18771 00aa 0346     		mov	r3, r0
 18772 00ac FB73     		strb	r3, [r7, #15]
 978:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
 18773              		.loc 1 978 0
 18774 00ae 8CE0     		b	.L125
 18775              	.L109:
 979:../target/stm32/stdperiph/src/stm32f10x_can.c ****       case CAN_IT_FF0:
 980:../target/stm32/stdperiph/src/stm32f10x_can.c ****                /* Check CAN_RF0R_FULL0 bit */
 981:../target/stm32/stdperiph/src/stm32f10x_can.c ****               itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FULL0);  
 18776              		.loc 1 981 0
 18777 00b0 7B68     		ldr	r3, [r7, #4]
 18778 00b2 DB68     		ldr	r3, [r3, #12]
 18779 00b4 1846     		mov	r0, r3
 18780 00b6 4FF00801 		mov	r1, #8
 18781 00ba FFF7FEFF 		bl	CheckITStatus
 18782 00be 0346     		mov	r3, r0
 18783 00c0 FB73     		strb	r3, [r7, #15]
 982:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
 18784              		.loc 1 982 0
 18785 00c2 82E0     		b	.L125
 18786              	.L110:
 983:../target/stm32/stdperiph/src/stm32f10x_can.c ****       case CAN_IT_FOV0:
 984:../target/stm32/stdperiph/src/stm32f10x_can.c ****                /* Check CAN_RF0R_FOVR0 bit */
 985:../target/stm32/stdperiph/src/stm32f10x_can.c ****               itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FOVR0);  
 18787              		.loc 1 985 0
 18788 00c4 7B68     		ldr	r3, [r7, #4]
 18789 00c6 DB68     		ldr	r3, [r3, #12]
 18790 00c8 1846     		mov	r0, r3
 18791 00ca 4FF01001 		mov	r1, #16
 18792 00ce FFF7FEFF 		bl	CheckITStatus
 18793 00d2 0346     		mov	r3, r0
 18794 00d4 FB73     		strb	r3, [r7, #15]
 986:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
 18795              		.loc 1 986 0
 18796 00d6 78E0     		b	.L125
 18797              	.L111:
 987:../target/stm32/stdperiph/src/stm32f10x_can.c ****       case CAN_IT_FMP1:
 988:../target/stm32/stdperiph/src/stm32f10x_can.c ****                /* Check CAN_RF1R_FMP1 bit */
 989:../target/stm32/stdperiph/src/stm32f10x_can.c ****               itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FMP1);  
 18798              		.loc 1 989 0
 18799 00d8 7B68     		ldr	r3, [r7, #4]
 18800 00da 1B69     		ldr	r3, [r3, #16]
 18801 00dc 1846     		mov	r0, r3
 18802 00de 4FF00301 		mov	r1, #3
 18803 00e2 FFF7FEFF 		bl	CheckITStatus
 18804 00e6 0346     		mov	r3, r0
 18805 00e8 FB73     		strb	r3, [r7, #15]
 990:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
 18806              		.loc 1 990 0
 18807 00ea 6EE0     		b	.L125
 18808              	.L112:
 991:../target/stm32/stdperiph/src/stm32f10x_can.c ****       case CAN_IT_FF1:
 992:../target/stm32/stdperiph/src/stm32f10x_can.c ****                /* Check CAN_RF1R_FULL1 bit */
 993:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FULL1);  
 18809              		.loc 1 993 0
 18810 00ec 7B68     		ldr	r3, [r7, #4]
 18811 00ee 1B69     		ldr	r3, [r3, #16]
 18812 00f0 1846     		mov	r0, r3
 18813 00f2 4FF00801 		mov	r1, #8
 18814 00f6 FFF7FEFF 		bl	CheckITStatus
 18815 00fa 0346     		mov	r3, r0
 18816 00fc FB73     		strb	r3, [r7, #15]
 994:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
 18817              		.loc 1 994 0
 18818 00fe 64E0     		b	.L125
 18819              	.L113:
 995:../target/stm32/stdperiph/src/stm32f10x_can.c ****       case CAN_IT_FOV1:
 996:../target/stm32/stdperiph/src/stm32f10x_can.c ****                /* Check CAN_RF1R_FOVR1 bit */
 997:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FOVR1);  
 18820              		.loc 1 997 0
 18821 0100 7B68     		ldr	r3, [r7, #4]
 18822 0102 1B69     		ldr	r3, [r3, #16]
 18823 0104 1846     		mov	r0, r3
 18824 0106 4FF01001 		mov	r1, #16
 18825 010a FFF7FEFF 		bl	CheckITStatus
 18826 010e 0346     		mov	r3, r0
 18827 0110 FB73     		strb	r3, [r7, #15]
 998:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
 18828              		.loc 1 998 0
 18829 0112 5AE0     		b	.L125
 18830              	.L119:
 999:../target/stm32/stdperiph/src/stm32f10x_can.c ****       case CAN_IT_WKU:
1000:../target/stm32/stdperiph/src/stm32f10x_can.c ****                /* Check CAN_MSR_WKUI bit */
1001:../target/stm32/stdperiph/src/stm32f10x_can.c ****               itstatus = CheckITStatus(CANx->MSR, CAN_MSR_WKUI);  
 18831              		.loc 1 1001 0
 18832 0114 7B68     		ldr	r3, [r7, #4]
 18833 0116 5B68     		ldr	r3, [r3, #4]
 18834 0118 1846     		mov	r0, r3
 18835 011a 4FF00801 		mov	r1, #8
 18836 011e FFF7FEFF 		bl	CheckITStatus
 18837 0122 0346     		mov	r3, r0
 18838 0124 FB73     		strb	r3, [r7, #15]
1002:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
 18839              		.loc 1 1002 0
 18840 0126 50E0     		b	.L125
 18841              	.L120:
1003:../target/stm32/stdperiph/src/stm32f10x_can.c ****       case CAN_IT_SLK:
1004:../target/stm32/stdperiph/src/stm32f10x_can.c ****                /* Check CAN_MSR_SLAKI bit */
1005:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      itstatus = CheckITStatus(CANx->MSR, CAN_MSR_SLAKI);  
 18842              		.loc 1 1005 0
 18843 0128 7B68     		ldr	r3, [r7, #4]
 18844 012a 5B68     		ldr	r3, [r3, #4]
 18845 012c 1846     		mov	r0, r3
 18846 012e 4FF01001 		mov	r1, #16
 18847 0132 FFF7FEFF 		bl	CheckITStatus
 18848 0136 0346     		mov	r3, r0
 18849 0138 FB73     		strb	r3, [r7, #15]
1006:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
 18850              		.loc 1 1006 0
 18851 013a 46E0     		b	.L125
 18852              	.L114:
1007:../target/stm32/stdperiph/src/stm32f10x_can.c ****       case CAN_IT_EWG:
1008:../target/stm32/stdperiph/src/stm32f10x_can.c ****                /* Check CAN_ESR_EWGF bit */
1009:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      itstatus = CheckITStatus(CANx->ESR, CAN_ESR_EWGF);  
 18853              		.loc 1 1009 0
 18854 013c 7B68     		ldr	r3, [r7, #4]
 18855 013e 9B69     		ldr	r3, [r3, #24]
 18856 0140 1846     		mov	r0, r3
 18857 0142 4FF00101 		mov	r1, #1
 18858 0146 FFF7FEFF 		bl	CheckITStatus
 18859 014a 0346     		mov	r3, r0
 18860 014c FB73     		strb	r3, [r7, #15]
1010:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
 18861              		.loc 1 1010 0
 18862 014e 3CE0     		b	.L125
 18863              	.L115:
1011:../target/stm32/stdperiph/src/stm32f10x_can.c ****       case CAN_IT_EPV:
1012:../target/stm32/stdperiph/src/stm32f10x_can.c ****                /* Check CAN_ESR_EPVF bit */
1013:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	     itstatus = CheckITStatus(CANx->ESR, CAN_ESR_EPVF);  
 18864              		.loc 1 1013 0
 18865 0150 7B68     		ldr	r3, [r7, #4]
 18866 0152 9B69     		ldr	r3, [r3, #24]
 18867 0154 1846     		mov	r0, r3
 18868 0156 4FF00201 		mov	r1, #2
 18869 015a FFF7FEFF 		bl	CheckITStatus
 18870 015e 0346     		mov	r3, r0
 18871 0160 FB73     		strb	r3, [r7, #15]
1014:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
 18872              		.loc 1 1014 0
 18873 0162 32E0     		b	.L125
 18874              	.L116:
1015:../target/stm32/stdperiph/src/stm32f10x_can.c ****       case CAN_IT_BOF:
1016:../target/stm32/stdperiph/src/stm32f10x_can.c ****                /* Check CAN_ESR_BOFF bit */
1017:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	     itstatus = CheckITStatus(CANx->ESR, CAN_ESR_BOFF);  
 18875              		.loc 1 1017 0
 18876 0164 7B68     		ldr	r3, [r7, #4]
 18877 0166 9B69     		ldr	r3, [r3, #24]
 18878 0168 1846     		mov	r0, r3
 18879 016a 4FF00401 		mov	r1, #4
 18880 016e FFF7FEFF 		bl	CheckITStatus
 18881 0172 0346     		mov	r3, r0
 18882 0174 FB73     		strb	r3, [r7, #15]
1018:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
 18883              		.loc 1 1018 0
 18884 0176 28E0     		b	.L125
 18885              	.L117:
1019:../target/stm32/stdperiph/src/stm32f10x_can.c ****       case CAN_IT_LEC:
1020:../target/stm32/stdperiph/src/stm32f10x_can.c ****                /* Check CAN_ESR_LEC bit */
1021:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	     itstatus = CheckITStatus(CANx->ESR, CAN_ESR_LEC);  
 18886              		.loc 1 1021 0
 18887 0178 7B68     		ldr	r3, [r7, #4]
 18888 017a 9B69     		ldr	r3, [r3, #24]
 18889 017c 1846     		mov	r0, r3
 18890 017e 4FF07001 		mov	r1, #112
 18891 0182 FFF7FEFF 		bl	CheckITStatus
 18892 0186 0346     		mov	r3, r0
 18893 0188 FB73     		strb	r3, [r7, #15]
1022:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
 18894              		.loc 1 1022 0
 18895 018a 1EE0     		b	.L125
 18896              	.L118:
1023:../target/stm32/stdperiph/src/stm32f10x_can.c ****       case CAN_IT_ERR:
1024:../target/stm32/stdperiph/src/stm32f10x_can.c ****                /* Check CAN_MSR_ERRI, CAN_ESR_EWGF, CAN_ESR_EPVF, CAN_ESR_BOFF and CAN_ESR_LEC  bit
1025:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      itstatus = CheckITStatus(CANx->ESR, CAN_ESR_EWGF|CAN_ESR_EPVF|CAN_ESR_BOFF|CAN_ESR_LEC); 
 18897              		.loc 1 1025 0
 18898 018c 7B68     		ldr	r3, [r7, #4]
 18899 018e 9B69     		ldr	r3, [r3, #24]
 18900 0190 1846     		mov	r0, r3
 18901 0192 4FF07701 		mov	r1, #119
 18902 0196 FFF7FEFF 		bl	CheckITStatus
 18903 019a 0346     		mov	r3, r0
 18904 019c FB73     		strb	r3, [r7, #15]
1026:../target/stm32/stdperiph/src/stm32f10x_can.c ****               itstatus |= CheckITStatus(CANx->MSR, CAN_MSR_ERRI); 
 18905              		.loc 1 1026 0
 18906 019e 7B68     		ldr	r3, [r7, #4]
 18907 01a0 5B68     		ldr	r3, [r3, #4]
 18908 01a2 1846     		mov	r0, r3
 18909 01a4 4FF00401 		mov	r1, #4
 18910 01a8 FFF7FEFF 		bl	CheckITStatus
 18911 01ac 0346     		mov	r3, r0
 18912 01ae 1A46     		mov	r2, r3
 18913 01b0 FB7B     		ldrb	r3, [r7, #15]
 18914 01b2 42EA0303 		orr	r3, r2, r3
 18915 01b6 FB73     		strb	r3, [r7, #15]
1027:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
 18916              		.loc 1 1027 0
 18917 01b8 00BF     		nop
 18918 01ba 06E0     		b	.L125
 18919              	.L106:
1028:../target/stm32/stdperiph/src/stm32f10x_can.c ****       default :
1029:../target/stm32/stdperiph/src/stm32f10x_can.c ****                /* in case of error, return RESET */
1030:../target/stm32/stdperiph/src/stm32f10x_can.c ****               itstatus = RESET;
 18920              		.loc 1 1030 0
 18921 01bc 4FF00003 		mov	r3, #0
 18922 01c0 FB73     		strb	r3, [r7, #15]
1031:../target/stm32/stdperiph/src/stm32f10x_can.c ****               break;
 18923              		.loc 1 1031 0
 18924 01c2 02E0     		b	.L125
 18925              	.L105:
1032:../target/stm32/stdperiph/src/stm32f10x_can.c ****     }
1033:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
1034:../target/stm32/stdperiph/src/stm32f10x_can.c ****   else
1035:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
1036:../target/stm32/stdperiph/src/stm32f10x_can.c ****    /* in case the Interrupt is not enabled, return RESET */
1037:../target/stm32/stdperiph/src/stm32f10x_can.c ****     itstatus  = RESET;
 18926              		.loc 1 1037 0
 18927 01c4 4FF00003 		mov	r3, #0
 18928 01c8 FB73     		strb	r3, [r7, #15]
 18929              	.L125:
1038:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
1039:../target/stm32/stdperiph/src/stm32f10x_can.c ****   
1040:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Return the CAN_IT status */
1041:../target/stm32/stdperiph/src/stm32f10x_can.c ****   return  itstatus;
 18930              		.loc 1 1041 0
 18931 01ca FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1042:../target/stm32/stdperiph/src/stm32f10x_can.c **** }
 18932              		.loc 1 1042 0
 18933 01cc 1846     		mov	r0, r3
 18934 01ce 07F11007 		add	r7, r7, #16
 18935 01d2 BD46     		mov	sp, r7
 18936 01d4 80BD     		pop	{r7, pc}
 18937              		.cfi_endproc
 18938              	.LFE46:
 18940 01d6 00BF     		.section	.text.CAN_ClearITPendingBit,"ax",%progbits
 18941              		.align	2
 18942              		.global	CAN_ClearITPendingBit
 18943              		.thumb
 18944              		.thumb_func
 18946              	CAN_ClearITPendingBit:
 18947              	.LFB47:
1043:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
1044:../target/stm32/stdperiph/src/stm32f10x_can.c **** /**
1045:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @brief  Clears the CANxs interrupt pending bits.
1046:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  CANx: where x can be 1 or 2 to to select the CAN peripheral.
1047:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  CAN_IT: specifies the interrupt pending bit to clear.
1048:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         -  CAN_IT_TME                     
1049:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         -  CAN_IT_FF0               
1050:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         -  CAN_IT_FOV0                     
1051:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         -  CAN_IT_FF1               
1052:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         -  CAN_IT_FOV1              
1053:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         -  CAN_IT_WKU  
1054:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         -  CAN_IT_SLK  
1055:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         -  CAN_IT_EWG    
1056:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         -  CAN_IT_EPV    
1057:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         -  CAN_IT_BOF    
1058:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         -  CAN_IT_LEC    
1059:../target/stm32/stdperiph/src/stm32f10x_can.c ****   *         -  CAN_IT_ERR 
1060:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @retval None.
1061:../target/stm32/stdperiph/src/stm32f10x_can.c ****   */
1062:../target/stm32/stdperiph/src/stm32f10x_can.c **** void CAN_ClearITPendingBit(CAN_TypeDef* CANx, uint32_t CAN_IT)
1063:../target/stm32/stdperiph/src/stm32f10x_can.c **** {
 18948              		.loc 1 1063 0
 18949              		.cfi_startproc
 18950              		@ args = 0, pretend = 0, frame = 8
 18951              		@ frame_needed = 1, uses_anonymous_args = 0
 18952              		@ link register save eliminated.
 18953 0000 80B4     		push	{r7}
 18954              	.LCFI54:
 18955              		.cfi_def_cfa_offset 4
 18956 0002 83B0     		sub	sp, sp, #12
 18957              	.LCFI55:
 18958              		.cfi_def_cfa_offset 16
 18959 0004 00AF     		add	r7, sp, #0
 18960              		.cfi_offset 7, -4
 18961              	.LCFI56:
 18962              		.cfi_def_cfa_register 7
 18963 0006 7860     		str	r0, [r7, #4]
 18964 0008 3960     		str	r1, [r7, #0]
1064:../target/stm32/stdperiph/src/stm32f10x_can.c ****   /* Check the parameters */
1065:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_ALL_PERIPH(CANx));
1066:../target/stm32/stdperiph/src/stm32f10x_can.c ****   assert_param(IS_CAN_CLEAR_IT(CAN_IT));
1067:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
1068:../target/stm32/stdperiph/src/stm32f10x_can.c ****   switch (CAN_IT)
 18965              		.loc 1 1068 0
 18966 000a 3B68     		ldr	r3, [r7, #0]
 18967 000c B3F5807F 		cmp	r3, #256
 18968 0010 4CD0     		beq	.L133
 18969 0012 B3F5807F 		cmp	r3, #256
 18970 0016 0DD8     		bhi	.L140
 18971 0018 082B     		cmp	r3, #8
 18972 001a 2ED0     		beq	.L130
 18973 001c 082B     		cmp	r3, #8
 18974 001e 04D8     		bhi	.L141
 18975 0020 012B     		cmp	r3, #1
 18976 0022 1ED0     		beq	.L128
 18977 0024 042B     		cmp	r3, #4
 18978 0026 23D0     		beq	.L129
1069:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
1070:../target/stm32/stdperiph/src/stm32f10x_can.c ****       case CAN_IT_TME:
1071:../target/stm32/stdperiph/src/stm32f10x_can.c ****               /* Clear CAN_TSR_RQCPx (rc_w1)*/
1072:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      CANx->TSR = CAN_TSR_RQCP0|CAN_TSR_RQCP1|CAN_TSR_RQCP2;  
1073:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
1074:../target/stm32/stdperiph/src/stm32f10x_can.c ****       case CAN_IT_FF0:
1075:../target/stm32/stdperiph/src/stm32f10x_can.c ****               /* Clear CAN_RF0R_FULL0 (rc_w1)*/
1076:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      CANx->RF0R = CAN_RF0R_FULL0; 
1077:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
1078:../target/stm32/stdperiph/src/stm32f10x_can.c ****       case CAN_IT_FOV0:
1079:../target/stm32/stdperiph/src/stm32f10x_can.c ****               /* Clear CAN_RF0R_FOVR0 (rc_w1)*/
1080:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      CANx->RF0R = CAN_RF0R_FOVR0; 
1081:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
1082:../target/stm32/stdperiph/src/stm32f10x_can.c ****       case CAN_IT_FF1:
1083:../target/stm32/stdperiph/src/stm32f10x_can.c ****               /* Clear CAN_RF1R_FULL1 (rc_w1)*/
1084:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      CANx->RF1R = CAN_RF1R_FULL1;  
1085:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
1086:../target/stm32/stdperiph/src/stm32f10x_can.c ****       case CAN_IT_FOV1:
1087:../target/stm32/stdperiph/src/stm32f10x_can.c ****               /* Clear CAN_RF1R_FOVR1 (rc_w1)*/
1088:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      CANx->RF1R = CAN_RF1R_FOVR1; 
1089:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
1090:../target/stm32/stdperiph/src/stm32f10x_can.c ****       case CAN_IT_WKU:
1091:../target/stm32/stdperiph/src/stm32f10x_can.c ****               /* Clear CAN_MSR_WKUI (rc_w1)*/
1092:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      CANx->MSR = CAN_MSR_WKUI;  
1093:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
1094:../target/stm32/stdperiph/src/stm32f10x_can.c ****       case CAN_IT_SLK:
1095:../target/stm32/stdperiph/src/stm32f10x_can.c ****               /* Clear CAN_MSR_SLAKI (rc_w1)*/ 
1096:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      CANx->MSR = CAN_MSR_SLAKI;   
1097:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
1098:../target/stm32/stdperiph/src/stm32f10x_can.c ****       case CAN_IT_EWG:
1099:../target/stm32/stdperiph/src/stm32f10x_can.c ****               /* Clear CAN_MSR_ERRI (rc_w1) */
1100:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      CANx->MSR = CAN_MSR_ERRI;
1101:../target/stm32/stdperiph/src/stm32f10x_can.c ****               /* Note : the corresponding Flag is cleared by hardware depending of the CAN Bus stat
1102:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
1103:../target/stm32/stdperiph/src/stm32f10x_can.c ****       case CAN_IT_EPV:
1104:../target/stm32/stdperiph/src/stm32f10x_can.c ****               /* Clear CAN_MSR_ERRI (rc_w1) */
1105:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      CANx->MSR = CAN_MSR_ERRI; 
1106:../target/stm32/stdperiph/src/stm32f10x_can.c ****               /* Note : the corresponding Flag is cleared by hardware depending of the CAN Bus stat
1107:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
1108:../target/stm32/stdperiph/src/stm32f10x_can.c ****       case CAN_IT_BOF:
1109:../target/stm32/stdperiph/src/stm32f10x_can.c ****               /* Clear CAN_MSR_ERRI (rc_w1) */ 
1110:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      CANx->MSR = CAN_MSR_ERRI; 
1111:../target/stm32/stdperiph/src/stm32f10x_can.c ****               /* Note : the corresponding Flag is cleared by hardware depending of the CAN Bus stat
1112:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
1113:../target/stm32/stdperiph/src/stm32f10x_can.c ****       case CAN_IT_LEC:
1114:../target/stm32/stdperiph/src/stm32f10x_can.c ****               /*  Clear LEC bits */
1115:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      CANx->ESR = RESET; 
1116:../target/stm32/stdperiph/src/stm32f10x_can.c ****               /* Clear CAN_MSR_ERRI (rc_w1) */
1117:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      CANx->MSR = CAN_MSR_ERRI; 
1118:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
1119:../target/stm32/stdperiph/src/stm32f10x_can.c ****       case CAN_IT_ERR:
1120:../target/stm32/stdperiph/src/stm32f10x_can.c ****               /*Clear LEC bits */
1121:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      CANx->ESR = RESET; 
1122:../target/stm32/stdperiph/src/stm32f10x_can.c ****               /* Clear CAN_MSR_ERRI (rc_w1) */
1123:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      CANx->MSR = CAN_MSR_ERRI; 
1124:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      /* Note : BOFF, EPVF and EWGF Flags are cleared by hardware depending of the CAN Bus status*
1125:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
1126:../target/stm32/stdperiph/src/stm32f10x_can.c ****       default :
1127:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
 18979              		.loc 1 1127 0
 18980 0028 61E0     		b	.L126
 18981              	.L141:
1068:../target/stm32/stdperiph/src/stm32f10x_can.c ****   switch (CAN_IT)
 18982              		.loc 1 1068 0
 18983 002a 202B     		cmp	r3, #32
 18984 002c 2AD0     		beq	.L131
 18985 002e 402B     		cmp	r3, #64
 18986 0030 2DD0     		beq	.L132
 18987              		.loc 1 1127 0
 18988 0032 5CE0     		b	.L126
 18989              	.L140:
1068:../target/stm32/stdperiph/src/stm32f10x_can.c ****   switch (CAN_IT)
 18990              		.loc 1 1068 0
 18991 0034 B3F5006F 		cmp	r3, #2048
 18992 0038 47D0     		beq	.L136
 18993 003a B3F5006F 		cmp	r3, #2048
 18994 003e 06D8     		bhi	.L142
 18995 0040 B3F5007F 		cmp	r3, #512
 18996 0044 37D0     		beq	.L134
 18997 0046 B3F5806F 		cmp	r3, #1024
 18998 004a 39D0     		beq	.L135
 18999              		.loc 1 1127 0
 19000 004c 4FE0     		b	.L126
 19001              	.L142:
1068:../target/stm32/stdperiph/src/stm32f10x_can.c ****   switch (CAN_IT)
 19002              		.loc 1 1068 0
 19003 004e B3F5803F 		cmp	r3, #65536
 19004 0052 21D0     		beq	.L138
 19005 0054 B3F5003F 		cmp	r3, #131072
 19006 0058 23D0     		beq	.L139
 19007 005a B3F5004F 		cmp	r3, #32768
 19008 005e 3DD0     		beq	.L137
 19009              		.loc 1 1127 0
 19010 0060 45E0     		b	.L126
 19011              	.L128:
1072:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      CANx->TSR = CAN_TSR_RQCP0|CAN_TSR_RQCP1|CAN_TSR_RQCP2;  
 19012              		.loc 1 1072 0
 19013 0062 7A68     		ldr	r2, [r7, #4]
 19014 0064 40F20113 		movw	r3, #257
 19015 0068 C0F20103 		movt	r3, 1
 19016 006c 9360     		str	r3, [r2, #8]
1073:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
 19017              		.loc 1 1073 0
 19018 006e 3EE0     		b	.L126
 19019              	.L129:
1076:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      CANx->RF0R = CAN_RF0R_FULL0; 
 19020              		.loc 1 1076 0
 19021 0070 7B68     		ldr	r3, [r7, #4]
 19022 0072 4FF00802 		mov	r2, #8
 19023 0076 DA60     		str	r2, [r3, #12]
1077:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
 19024              		.loc 1 1077 0
 19025 0078 39E0     		b	.L126
 19026              	.L130:
1080:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      CANx->RF0R = CAN_RF0R_FOVR0; 
 19027              		.loc 1 1080 0
 19028 007a 7B68     		ldr	r3, [r7, #4]
 19029 007c 4FF01002 		mov	r2, #16
 19030 0080 DA60     		str	r2, [r3, #12]
1081:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
 19031              		.loc 1 1081 0
 19032 0082 34E0     		b	.L126
 19033              	.L131:
1084:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      CANx->RF1R = CAN_RF1R_FULL1;  
 19034              		.loc 1 1084 0
 19035 0084 7B68     		ldr	r3, [r7, #4]
 19036 0086 4FF00802 		mov	r2, #8
 19037 008a 1A61     		str	r2, [r3, #16]
1085:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
 19038              		.loc 1 1085 0
 19039 008c 2FE0     		b	.L126
 19040              	.L132:
1088:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      CANx->RF1R = CAN_RF1R_FOVR1; 
 19041              		.loc 1 1088 0
 19042 008e 7B68     		ldr	r3, [r7, #4]
 19043 0090 4FF01002 		mov	r2, #16
 19044 0094 1A61     		str	r2, [r3, #16]
1089:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
 19045              		.loc 1 1089 0
 19046 0096 2AE0     		b	.L126
 19047              	.L138:
1092:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      CANx->MSR = CAN_MSR_WKUI;  
 19048              		.loc 1 1092 0
 19049 0098 7B68     		ldr	r3, [r7, #4]
 19050 009a 4FF00802 		mov	r2, #8
 19051 009e 5A60     		str	r2, [r3, #4]
1093:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
 19052              		.loc 1 1093 0
 19053 00a0 25E0     		b	.L126
 19054              	.L139:
1096:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      CANx->MSR = CAN_MSR_SLAKI;   
 19055              		.loc 1 1096 0
 19056 00a2 7B68     		ldr	r3, [r7, #4]
 19057 00a4 4FF01002 		mov	r2, #16
 19058 00a8 5A60     		str	r2, [r3, #4]
1097:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
 19059              		.loc 1 1097 0
 19060 00aa 20E0     		b	.L126
 19061              	.L133:
1100:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      CANx->MSR = CAN_MSR_ERRI;
 19062              		.loc 1 1100 0
 19063 00ac 7B68     		ldr	r3, [r7, #4]
 19064 00ae 4FF00402 		mov	r2, #4
 19065 00b2 5A60     		str	r2, [r3, #4]
1102:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
 19066              		.loc 1 1102 0
 19067 00b4 1BE0     		b	.L126
 19068              	.L134:
1105:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      CANx->MSR = CAN_MSR_ERRI; 
 19069              		.loc 1 1105 0
 19070 00b6 7B68     		ldr	r3, [r7, #4]
 19071 00b8 4FF00402 		mov	r2, #4
 19072 00bc 5A60     		str	r2, [r3, #4]
1107:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
 19073              		.loc 1 1107 0
 19074 00be 16E0     		b	.L126
 19075              	.L135:
1110:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      CANx->MSR = CAN_MSR_ERRI; 
 19076              		.loc 1 1110 0
 19077 00c0 7B68     		ldr	r3, [r7, #4]
 19078 00c2 4FF00402 		mov	r2, #4
 19079 00c6 5A60     		str	r2, [r3, #4]
1112:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
 19080              		.loc 1 1112 0
 19081 00c8 11E0     		b	.L126
 19082              	.L136:
1115:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      CANx->ESR = RESET; 
 19083              		.loc 1 1115 0
 19084 00ca 7B68     		ldr	r3, [r7, #4]
 19085 00cc 4FF00002 		mov	r2, #0
 19086 00d0 9A61     		str	r2, [r3, #24]
1117:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      CANx->MSR = CAN_MSR_ERRI; 
 19087              		.loc 1 1117 0
 19088 00d2 7B68     		ldr	r3, [r7, #4]
 19089 00d4 4FF00402 		mov	r2, #4
 19090 00d8 5A60     		str	r2, [r3, #4]
1118:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
 19091              		.loc 1 1118 0
 19092 00da 08E0     		b	.L126
 19093              	.L137:
1121:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      CANx->ESR = RESET; 
 19094              		.loc 1 1121 0
 19095 00dc 7B68     		ldr	r3, [r7, #4]
 19096 00de 4FF00002 		mov	r2, #0
 19097 00e2 9A61     		str	r2, [r3, #24]
1123:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      CANx->MSR = CAN_MSR_ERRI; 
 19098              		.loc 1 1123 0
 19099 00e4 7B68     		ldr	r3, [r7, #4]
 19100 00e6 4FF00402 		mov	r2, #4
 19101 00ea 5A60     		str	r2, [r3, #4]
1125:../target/stm32/stdperiph/src/stm32f10x_can.c **** 	      break;
 19102              		.loc 1 1125 0
 19103 00ec 00BF     		nop
 19104              	.L126:
1128:../target/stm32/stdperiph/src/stm32f10x_can.c ****    }
1129:../target/stm32/stdperiph/src/stm32f10x_can.c **** }
 19105              		.loc 1 1129 0
 19106 00ee 07F10C07 		add	r7, r7, #12
 19107 00f2 BD46     		mov	sp, r7
 19108 00f4 80BC     		pop	{r7}
 19109 00f6 7047     		bx	lr
 19110              		.cfi_endproc
 19111              	.LFE47:
 19113              		.section	.text.CheckITStatus,"ax",%progbits
 19114              		.align	2
 19115              		.thumb
 19116              		.thumb_func
 19118              	CheckITStatus:
 19119              	.LFB48:
1130:../target/stm32/stdperiph/src/stm32f10x_can.c **** 
1131:../target/stm32/stdperiph/src/stm32f10x_can.c **** /**
1132:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @brief  Checks whether the CAN interrupt has occurred or not.
1133:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  CAN_Reg: specifies the CAN interrupt register to check.
1134:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @param  It_Bit: specifies the interrupt source bit to check.
1135:../target/stm32/stdperiph/src/stm32f10x_can.c ****   * @retval The new state of the CAN Interrupt (SET or RESET).
1136:../target/stm32/stdperiph/src/stm32f10x_can.c ****   */
1137:../target/stm32/stdperiph/src/stm32f10x_can.c **** static ITStatus CheckITStatus(uint32_t CAN_Reg, uint32_t It_Bit)
1138:../target/stm32/stdperiph/src/stm32f10x_can.c **** {
 19120              		.loc 1 1138 0
 19121              		.cfi_startproc
 19122              		@ args = 0, pretend = 0, frame = 16
 19123              		@ frame_needed = 1, uses_anonymous_args = 0
 19124              		@ link register save eliminated.
 19125 0000 80B4     		push	{r7}
 19126              	.LCFI57:
 19127              		.cfi_def_cfa_offset 4
 19128 0002 85B0     		sub	sp, sp, #20
 19129              	.LCFI58:
 19130              		.cfi_def_cfa_offset 24
 19131 0004 00AF     		add	r7, sp, #0
 19132              		.cfi_offset 7, -4
 19133              	.LCFI59:
 19134              		.cfi_def_cfa_register 7
 19135 0006 7860     		str	r0, [r7, #4]
 19136 0008 3960     		str	r1, [r7, #0]
1139:../target/stm32/stdperiph/src/stm32f10x_can.c ****   ITStatus pendingbitstatus = RESET;
 19137              		.loc 1 1139 0
 19138 000a 4FF00003 		mov	r3, #0
 19139 000e FB73     		strb	r3, [r7, #15]
1140:../target/stm32/stdperiph/src/stm32f10x_can.c ****   
1141:../target/stm32/stdperiph/src/stm32f10x_can.c ****   if ((CAN_Reg & It_Bit) != (uint32_t)RESET)
 19140              		.loc 1 1141 0
 19141 0010 7A68     		ldr	r2, [r7, #4]
 19142 0012 3B68     		ldr	r3, [r7, #0]
 19143 0014 02EA0303 		and	r3, r2, r3
 19144 0018 002B     		cmp	r3, #0
 19145 001a 03D0     		beq	.L145
1142:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
1143:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* CAN_IT is set */
1144:../target/stm32/stdperiph/src/stm32f10x_can.c ****     pendingbitstatus = SET;
 19146              		.loc 1 1144 0
 19147 001c 4FF00103 		mov	r3, #1
 19148 0020 FB73     		strb	r3, [r7, #15]
 19149 0022 02E0     		b	.L146
 19150              	.L145:
1145:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
1146:../target/stm32/stdperiph/src/stm32f10x_can.c ****   else
1147:../target/stm32/stdperiph/src/stm32f10x_can.c ****   {
1148:../target/stm32/stdperiph/src/stm32f10x_can.c ****     /* CAN_IT is reset */
1149:../target/stm32/stdperiph/src/stm32f10x_can.c ****     pendingbitstatus = RESET;
 19151              		.loc 1 1149 0
 19152 0024 4FF00003 		mov	r3, #0
 19153 0028 FB73     		strb	r3, [r7, #15]
 19154              	.L146:
1150:../target/stm32/stdperiph/src/stm32f10x_can.c ****   }
1151:../target/stm32/stdperiph/src/stm32f10x_can.c ****   return pendingbitstatus;
 19155              		.loc 1 1151 0
 19156 002a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1152:../target/stm32/stdperiph/src/stm32f10x_can.c **** }
 19157              		.loc 1 1152 0
 19158 002c 1846     		mov	r0, r3
 19159 002e 07F11407 		add	r7, r7, #20
 19160 0032 BD46     		mov	sp, r7
 19161 0034 80BC     		pop	{r7}
 19162 0036 7047     		bx	lr
 19163              		.cfi_endproc
 19164              	.LFE48:
 19166              		.text
 19167              	.Letext0:
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_can.c
     /tmp/ccwmThKC.s:16617  .text.CAN_DeInit:00000000 $t
     /tmp/ccwmThKC.s:16622  .text.CAN_DeInit:00000000 CAN_DeInit
     /tmp/ccwmThKC.s:16673  .text.CAN_Init:00000000 $t
     /tmp/ccwmThKC.s:16678  .text.CAN_Init:00000000 CAN_Init
     /tmp/ccwmThKC.s:16952  .text.CAN_FilterInit:00000000 $t
     /tmp/ccwmThKC.s:16957  .text.CAN_FilterInit:00000000 CAN_FilterInit
     /tmp/ccwmThKC.s:17203  .text.CAN_StructInit:00000000 $t
     /tmp/ccwmThKC.s:17208  .text.CAN_StructInit:00000000 CAN_StructInit
     /tmp/ccwmThKC.s:17279  .text.CAN_SlaveStartBank:00000000 $t
     /tmp/ccwmThKC.s:17284  .text.CAN_SlaveStartBank:00000000 CAN_SlaveStartBank
     /tmp/ccwmThKC.s:17348  .text.CAN_ITConfig:00000000 $t
     /tmp/ccwmThKC.s:17353  .text.CAN_ITConfig:00000000 CAN_ITConfig
     /tmp/ccwmThKC.s:17407  .text.CAN_Transmit:00000000 $t
     /tmp/ccwmThKC.s:17412  .text.CAN_Transmit:00000000 CAN_Transmit
     /tmp/ccwmThKC.s:17665  .text.CAN_TransmitStatus:00000000 $t
     /tmp/ccwmThKC.s:17670  .text.CAN_TransmitStatus:00000000 CAN_TransmitStatus
     /tmp/ccwmThKC.s:17846  .text.CAN_CancelTransmit:00000000 $t
     /tmp/ccwmThKC.s:17851  .text.CAN_CancelTransmit:00000000 CAN_CancelTransmit
     /tmp/ccwmThKC.s:17920  .text.CAN_FIFORelease:00000000 $t
     /tmp/ccwmThKC.s:17925  .text.CAN_FIFORelease:00000000 CAN_FIFORelease
     /tmp/ccwmThKC.s:17973  .text.CAN_MessagePending:00000000 $t
     /tmp/ccwmThKC.s:17978  .text.CAN_MessagePending:00000000 CAN_MessagePending
     /tmp/ccwmThKC.s:18041  .text.CAN_Receive:00000000 $t
     /tmp/ccwmThKC.s:18046  .text.CAN_Receive:00000000 CAN_Receive
     /tmp/ccwmThKC.s:18241  .text.CAN_DBGFreeze:00000000 $t
     /tmp/ccwmThKC.s:18246  .text.CAN_DBGFreeze:00000000 CAN_DBGFreeze
     /tmp/ccwmThKC.s:18294  .text.CAN_Sleep:00000000 $t
     /tmp/ccwmThKC.s:18299  .text.CAN_Sleep:00000000 CAN_Sleep
     /tmp/ccwmThKC.s:18349  .text.CAN_WakeUp:00000000 $t
     /tmp/ccwmThKC.s:18354  .text.CAN_WakeUp:00000000 CAN_WakeUp
     /tmp/ccwmThKC.s:18425  .text.CAN_GetFlagStatus:00000000 $t
     /tmp/ccwmThKC.s:18430  .text.CAN_GetFlagStatus:00000000 CAN_GetFlagStatus
     /tmp/ccwmThKC.s:18583  .text.CAN_ClearFlag:00000000 $t
     /tmp/ccwmThKC.s:18588  .text.CAN_ClearFlag:00000000 CAN_ClearFlag
     /tmp/ccwmThKC.s:18674  .text.CAN_GetITStatus:00000000 $t
     /tmp/ccwmThKC.s:18679  .text.CAN_GetITStatus:00000000 CAN_GetITStatus
     /tmp/ccwmThKC.s:19118  .text.CheckITStatus:00000000 CheckITStatus
     /tmp/ccwmThKC.s:18941  .text.CAN_ClearITPendingBit:00000000 $t
     /tmp/ccwmThKC.s:18946  .text.CAN_ClearITPendingBit:00000000 CAN_ClearITPendingBit
     /tmp/ccwmThKC.s:19114  .text.CheckITStatus:00000000 $t
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
RCC_APB1PeriphResetCmd
