Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jan 11 17:12:00 2024
| Host         : booo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_integration_uart_timing_summary_routed.rpt -pb TOP_integration_uart_timing_summary_routed.pb -rpx TOP_integration_uart_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_integration_uart
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 52596 register/latch pins with no clock driven by root clock pin: clock_gen_inst/clk_count_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 154200 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.108        0.000                      0                    3        0.266        0.000                      0                    3        3.500        0.000                       0                     4  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               6.108        0.000                      0                    3        0.266        0.000                      0                    3        3.500        0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        6.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.108ns  (required time - arrival time)
  Source:                 clock_gen_inst/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_gen_inst/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.580ns (30.722%)  route 1.308ns (69.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.246ns = ( 13.246 - 8.000 ) 
    Source Clock Delay      (SCD):    5.729ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.655     5.729    clock_gen_inst/clock
    SLICE_X53Y41         FDRE                                         r  clock_gen_inst/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.456     6.185 r  clock_gen_inst/clk_count_reg[0]/Q
                         net (fo=3, routed)           1.308     7.493    clock_gen_inst/clk_count_reg_n_0_[0]
    SLICE_X53Y41         LUT2 (Prop_lut2_I0_O)        0.124     7.617 r  clock_gen_inst/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     7.617    clock_gen_inst/p_0_in[1]
    SLICE_X53Y41         FDRE                                         r  clock_gen_inst/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.481    13.246    clock_gen_inst/clock
    SLICE_X53Y41         FDRE                                         r  clock_gen_inst/clk_count_reg[1]/C
                         clock pessimism              0.483    13.729    
                         clock uncertainty           -0.035    13.693    
    SLICE_X53Y41         FDRE (Setup_fdre_C_D)        0.031    13.724    clock_gen_inst/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.724    
                         arrival time                          -7.617    
  -------------------------------------------------------------------
                         slack                                  6.108    

Slack (MET) :             6.123ns  (required time - arrival time)
  Source:                 clock_gen_inst/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_gen_inst/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.609ns (31.770%)  route 1.308ns (68.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.246ns = ( 13.246 - 8.000 ) 
    Source Clock Delay      (SCD):    5.729ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.655     5.729    clock_gen_inst/clock
    SLICE_X53Y41         FDRE                                         r  clock_gen_inst/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.456     6.185 r  clock_gen_inst/clk_count_reg[0]/Q
                         net (fo=3, routed)           1.308     7.493    clock_gen_inst/clk_count_reg_n_0_[0]
    SLICE_X53Y41         LUT3 (Prop_lut3_I1_O)        0.153     7.646 r  clock_gen_inst/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     7.646    clock_gen_inst/p_0_in[2]
    SLICE_X53Y41         FDRE                                         r  clock_gen_inst/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.481    13.246    clock_gen_inst/clock
    SLICE_X53Y41         FDRE                                         r  clock_gen_inst/clk_count_reg[2]/C
                         clock pessimism              0.483    13.729    
                         clock uncertainty           -0.035    13.693    
    SLICE_X53Y41         FDRE (Setup_fdre_C_D)        0.075    13.768    clock_gen_inst/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.768    
                         arrival time                          -7.646    
  -------------------------------------------------------------------
                         slack                                  6.123    

Slack (MET) :             6.907ns  (required time - arrival time)
  Source:                 clock_gen_inst/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_gen_inst/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.580ns (53.237%)  route 0.509ns (46.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.246ns = ( 13.246 - 8.000 ) 
    Source Clock Delay      (SCD):    5.729ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clock_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.655     5.729    clock_gen_inst/clock
    SLICE_X53Y41         FDRE                                         r  clock_gen_inst/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.456     6.185 f  clock_gen_inst/clk_count_reg[0]/Q
                         net (fo=3, routed)           0.509     6.694    clock_gen_inst/clk_count_reg_n_0_[0]
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.818 r  clock_gen_inst/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.818    clock_gen_inst/p_0_in[0]
    SLICE_X53Y41         FDRE                                         r  clock_gen_inst/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clock_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.481    13.246    clock_gen_inst/clock
    SLICE_X53Y41         FDRE                                         r  clock_gen_inst/clk_count_reg[0]/C
                         clock pessimism              0.483    13.729    
                         clock uncertainty           -0.035    13.693    
    SLICE_X53Y41         FDRE (Setup_fdre_C_D)        0.032    13.725    clock_gen_inst/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.725    
                         arrival time                          -6.818    
  -------------------------------------------------------------------
                         slack                                  6.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clock_gen_inst/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_gen_inst/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.887%)  route 0.172ns (48.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.557     1.643    clock_gen_inst/clock
    SLICE_X53Y41         FDRE                                         r  clock_gen_inst/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.141     1.784 f  clock_gen_inst/clk_count_reg[0]/Q
                         net (fo=3, routed)           0.172     1.957    clock_gen_inst/clk_count_reg_n_0_[0]
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.002 r  clock_gen_inst/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.002    clock_gen_inst/p_0_in[0]
    SLICE_X53Y41         FDRE                                         r  clock_gen_inst/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.824     2.166    clock_gen_inst/clock
    SLICE_X53Y41         FDRE                                         r  clock_gen_inst/clk_count_reg[0]/C
                         clock pessimism             -0.523     1.643    
    SLICE_X53Y41         FDRE (Hold_fdre_C_D)         0.092     1.735    clock_gen_inst/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 clock_gen_inst/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_gen_inst/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.184ns (45.533%)  route 0.220ns (54.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.557     1.643    clock_gen_inst/clock
    SLICE_X53Y41         FDRE                                         r  clock_gen_inst/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.141     1.784 r  clock_gen_inst/clk_count_reg[1]/Q
                         net (fo=2, routed)           0.220     2.004    clock_gen_inst/clk_count_reg_n_0_[1]
    SLICE_X53Y41         LUT3 (Prop_lut3_I0_O)        0.043     2.047 r  clock_gen_inst/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.047    clock_gen_inst/p_0_in[2]
    SLICE_X53Y41         FDRE                                         r  clock_gen_inst/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.824     2.166    clock_gen_inst/clock
    SLICE_X53Y41         FDRE                                         r  clock_gen_inst/clk_count_reg[2]/C
                         clock pessimism             -0.523     1.643    
    SLICE_X53Y41         FDRE (Hold_fdre_C_D)         0.107     1.750    clock_gen_inst/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clock_gen_inst/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_gen_inst/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.801%)  route 0.220ns (54.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clock_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.557     1.643    clock_gen_inst/clock
    SLICE_X53Y41         FDRE                                         r  clock_gen_inst/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.141     1.784 r  clock_gen_inst/clk_count_reg[1]/Q
                         net (fo=2, routed)           0.220     2.004    clock_gen_inst/clk_count_reg_n_0_[1]
    SLICE_X53Y41         LUT2 (Prop_lut2_I1_O)        0.045     2.049 r  clock_gen_inst/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.049    clock_gen_inst/p_0_in[1]
    SLICE_X53Y41         FDRE                                         r  clock_gen_inst/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clock_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.824     2.166    clock_gen_inst/clock
    SLICE_X53Y41         FDRE                                         r  clock_gen_inst/clk_count_reg[1]/C
                         clock pessimism             -0.523     1.643    
    SLICE_X53Y41         FDRE (Hold_fdre_C_D)         0.092     1.735    clock_gen_inst/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X53Y41    clock_gen_inst/clk_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X53Y41    clock_gen_inst/clk_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X53Y41    clock_gen_inst/clk_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y41    clock_gen_inst/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y41    clock_gen_inst/clk_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y41    clock_gen_inst/clk_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y41    clock_gen_inst/clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y41    clock_gen_inst/clk_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y41    clock_gen_inst/clk_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y41    clock_gen_inst/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y41    clock_gen_inst/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y41    clock_gen_inst/clk_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y41    clock_gen_inst/clk_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y41    clock_gen_inst/clk_count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X53Y41    clock_gen_inst/clk_count_reg[2]/C



