#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55eeeb7bb880 .scope module, "alu_tb" "alu_tb" 2 3;
 .timescale -9 -11;
v0x55eeeb7eb850_0 .var "error", 0 0;
v0x55eeeb7eb930_0 .var "error_R", 0 0;
v0x55eeeb7eb9f0_0 .var "error_c", 0 0;
v0x55eeeb7ebac0_0 .var "error_s", 0 0;
v0x55eeeb7ebb80_0 .var "error_z", 0 0;
v0x55eeeb7ebc40_0 .var/i "errores", 31 0;
v0x55eeeb7ebd20_0 .var "t_A", 3 0;
v0x55eeeb7ebde0_0 .var "t_B", 3 0;
v0x55eeeb7ebea0_0 .var "t_Op", 2 0;
v0x55eeeb7ebff0_0 .net "t_R", 3 0, L_0x55eeeb7f3830;  1 drivers
v0x55eeeb7ec0b0_0 .net "t_c", 0 0, L_0x55eeeb7f1560;  1 drivers
v0x55eeeb7ec150_0 .var "t_cin", 0 0;
v0x55eeeb7ec1f0_0 .net "t_s", 0 0, L_0x55eeeb7f3e10;  1 drivers
v0x55eeeb7ec290_0 .net "t_z", 0 0, L_0x55eeeb7f3c40;  1 drivers
S_0x55eeeb7afff0 .scope task, "check" "check" 2 54, 2 54 0, S_0x55eeeb7bb880;
 .timescale -9 -11;
v0x55eeeb779d40_0 .var "expected_R", 4 0;
v0x55eeeb794c80_0 .var "expected_c", 0 0;
v0x55eeeb7c4ac0_0 .var "expected_s", 0 0;
v0x55eeeb7c1d40_0 .var "expected_z", 0 0;
TD_alu_tb.check ;
    %vpi_call 2 59 "$write", "tiempo=%0d A=%b B=%b c_in=%b OP=%b R=%b, Z=%b, C=%b, S=%b.", $time, v0x55eeeb7ebd20_0, v0x55eeeb7ebde0_0, v0x55eeeb7ec150_0, v0x55eeeb7ebea0_0, v0x55eeeb7ebff0_0, v0x55eeeb7ec290_0, v0x55eeeb7ec0b0_0, v0x55eeeb7ec1f0_0 {0 0 0};
    %load/vec4 v0x55eeeb7ebea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %vpi_call 2 69 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x55eeeb7ebea0_0 {0 0 0};
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0x55eeeb7ebd20_0;
    %pad/u 5;
    %load/vec4 v0x55eeeb7ec150_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x55eeeb779d40_0, 0, 5;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0x55eeeb7ebd20_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %load/vec4 v0x55eeeb7ec150_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x55eeeb779d40_0, 0, 5;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x55eeeb7ebd20_0;
    %pad/u 5;
    %load/vec4 v0x55eeeb7ebde0_0;
    %pad/u 5;
    %add;
    %load/vec4 v0x55eeeb7ec150_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x55eeeb779d40_0, 0, 5;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x55eeeb7ebd20_0;
    %pad/u 5;
    %addi 1, 0, 5;
    %load/vec4 v0x55eeeb7ec150_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x55eeeb779d40_0, 0, 5;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0x55eeeb7ebd20_0;
    %pad/u 5;
    %load/vec4 v0x55eeeb7ebde0_0;
    %pad/u 5;
    %and;
    %store/vec4 v0x55eeeb779d40_0, 0, 5;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x55eeeb7ebd20_0;
    %pad/u 5;
    %load/vec4 v0x55eeeb7ebde0_0;
    %pad/u 5;
    %or;
    %store/vec4 v0x55eeeb779d40_0, 0, 5;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x55eeeb7ebd20_0;
    %pad/u 5;
    %load/vec4 v0x55eeeb7ebde0_0;
    %pad/u 5;
    %xor;
    %store/vec4 v0x55eeeb779d40_0, 0, 5;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x55eeeb7ebd20_0;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55eeeb779d40_0, 4, 4;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %load/vec4 v0x55eeeb7ebea0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55eeeb794c80_0, 0, 1;
    %load/vec4 v0x55eeeb779d40_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x55eeeb7c4ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55eeeb7ebac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55eeeb7eb9f0_0, 0, 1;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x55eeeb779d40_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x55eeeb794c80_0, 0, 1;
    %load/vec4 v0x55eeeb779d40_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x55eeeb7c4ac0_0, 0, 1;
    %load/vec4 v0x55eeeb7c4ac0_0;
    %load/vec4 v0x55eeeb7ec1f0_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %store/vec4 v0x55eeeb7ebac0_0, 0, 1;
    %load/vec4 v0x55eeeb794c80_0;
    %load/vec4 v0x55eeeb7ec0b0_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %store/vec4 v0x55eeeb7eb9f0_0, 0, 1;
T_0.11 ;
    %load/vec4 v0x55eeeb779d40_0;
    %parti/s 4, 0, 2;
    %nor/r;
    %store/vec4 v0x55eeeb7c1d40_0, 0, 1;
    %load/vec4 v0x55eeeb779d40_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55eeeb7ebff0_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %store/vec4 v0x55eeeb7eb930_0, 0, 1;
    %load/vec4 v0x55eeeb7c1d40_0;
    %load/vec4 v0x55eeeb7ec290_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %store/vec4 v0x55eeeb7ebb80_0, 0, 1;
    %load/vec4 v0x55eeeb7eb930_0;
    %load/vec4 v0x55eeeb7ebb80_0;
    %or;
    %load/vec4 v0x55eeeb7ebac0_0;
    %or;
    %load/vec4 v0x55eeeb7eb9f0_0;
    %or;
    %store/vec4 v0x55eeeb7eb850_0, 0, 1;
    %load/vec4 v0x55eeeb7eb850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %load/vec4 v0x55eeeb7ebc40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55eeeb7ebc40_0, 0, 32;
    %vpi_call 2 94 "$display", " ---- ERROR" {0 0 0};
    %load/vec4 v0x55eeeb7eb930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %vpi_call 2 96 "$display", "\011Resultado esperado %b, obtenido %b", &PV<v0x55eeeb779d40_0, 0, 4>, v0x55eeeb7ebff0_0 {0 0 0};
T_0.14 ;
    %load/vec4 v0x55eeeb7ebb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %vpi_call 2 98 "$display", "\011Flag de cero esperado %b, obtenido %b", v0x55eeeb7c1d40_0, v0x55eeeb7ec290_0 {0 0 0};
T_0.16 ;
    %load/vec4 v0x55eeeb7ebac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.18, 8;
    %vpi_call 2 100 "$display", "\011Flag de signo esperado %b, obtenido %b", v0x55eeeb7c4ac0_0, v0x55eeeb7ec1f0_0 {0 0 0};
T_0.18 ;
    %load/vec4 v0x55eeeb7eb9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.20, 8;
    %vpi_call 2 102 "$display", "\011Flag de acarreo esperado %b, obtenido %b", v0x55eeeb794c80_0, v0x55eeeb7ec0b0_0 {0 0 0};
T_0.20 ;
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 105 "$display", " ---- OK" {0 0 0};
T_0.13 ;
    %end;
S_0x55eeeb7e1460 .scope module, "mat" "alu" 2 16, 3 2 0, S_0x55eeeb7bb880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "R";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "carry";
    .port_info 3 /OUTPUT 1 "sign";
    .port_info 4 /INPUT 4 "A";
    .port_info 5 /INPUT 4 "B";
    .port_info 6 /INPUT 1 "c_in";
    .port_info 7 /INPUT 3 "Op";
v0x55eeeb7ea680_0 .net "A", 3 0, v0x55eeeb7ebd20_0;  1 drivers
v0x55eeeb7ea760_0 .net "B", 3 0, v0x55eeeb7ebde0_0;  1 drivers
v0x55eeeb7ea870_0 .net "Muxin1", 3 0, L_0x55eeeb7f1600;  1 drivers
v0x55eeeb7ea960_0 .net "Muxin2", 3 0, L_0x55eeeb7f3250;  1 drivers
v0x55eeeb7eaa70_0 .net "OP1", 3 0, L_0x55eeeb7f10c0;  1 drivers
v0x55eeeb7eab80_0 .net "OP2", 3 0, L_0x55eeeb7f1480;  1 drivers
v0x55eeeb7eacd0_0 .net "Op", 2 0, v0x55eeeb7ebea0_0;  1 drivers
v0x55eeeb7ead90_0 .net "R", 3 0, L_0x55eeeb7f3830;  alias, 1 drivers
v0x55eeeb7eae30_0 .net *"_ivl_1", 0 0, L_0x55eeeb7f3600;  1 drivers
v0x55eeeb7eaf80_0 .net *"_ivl_10", 0 0, L_0x55eeeb7f3ba0;  1 drivers
L_0x7f7ce81d61c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55eeeb7eb040_0 .net/2u *"_ivl_12", 0 0, L_0x7f7ce81d61c8;  1 drivers
L_0x7f7ce81d6210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55eeeb7eb120_0 .net/2u *"_ivl_14", 0 0, L_0x7f7ce81d6210;  1 drivers
v0x55eeeb7eb200_0 .net *"_ivl_3", 0 0, L_0x55eeeb7f36a0;  1 drivers
L_0x7f7ce81d6180 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55eeeb7eb2e0_0 .net/2u *"_ivl_8", 3 0, L_0x7f7ce81d6180;  1 drivers
v0x55eeeb7eb3c0_0 .net "c_in", 0 0, v0x55eeeb7ec150_0;  1 drivers
v0x55eeeb7eb460_0 .net "carry", 0 0, L_0x55eeeb7f1560;  alias, 1 drivers
v0x55eeeb7eb500_0 .net "sign", 0 0, L_0x55eeeb7f3e10;  alias, 1 drivers
v0x55eeeb7eb6b0_0 .net "zero", 0 0, L_0x55eeeb7f3c40;  alias, 1 drivers
L_0x55eeeb7f3600 .part v0x55eeeb7ebea0_0, 1, 1;
L_0x55eeeb7f36a0 .part v0x55eeeb7ebea0_0, 0, 1;
L_0x55eeeb7f3740 .concat [ 1 1 0 0], L_0x55eeeb7f36a0, L_0x55eeeb7f3600;
L_0x55eeeb7f39f0 .part v0x55eeeb7ebea0_0, 2, 1;
L_0x55eeeb7f3ba0 .cmp/eq 4, L_0x55eeeb7f3830, L_0x7f7ce81d6180;
L_0x55eeeb7f3c40 .functor MUXZ 1, L_0x7f7ce81d6210, L_0x7f7ce81d61c8, L_0x55eeeb7f3ba0, C4<>;
L_0x55eeeb7f3e10 .part L_0x55eeeb7f3830, 3, 1;
S_0x55eeeb7e1780 .scope module, "mux1" "mux2_4" 3 15, 4 3 0, S_0x55eeeb7e1460;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 1 "s";
v0x55eeeb7e1960_0 .net "A", 3 0, L_0x55eeeb7f1600;  alias, 1 drivers
v0x55eeeb7e1a60_0 .net "B", 3 0, L_0x55eeeb7f3250;  alias, 1 drivers
v0x55eeeb7e1b40_0 .net "Out", 3 0, L_0x55eeeb7f3830;  alias, 1 drivers
v0x55eeeb7e1c00_0 .net "s", 0 0, L_0x55eeeb7f39f0;  1 drivers
L_0x55eeeb7f3830 .functor MUXZ 4, L_0x55eeeb7f1600, L_0x55eeeb7f3250, L_0x55eeeb7f39f0, C4<>;
S_0x55eeeb7e1d40 .scope module, "preprocesador1" "preprocess" 3 12, 5 2 0, S_0x55eeeb7e1460;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "AMod";
    .port_info 1 /OUTPUT 4 "BMod";
    .port_info 2 /INPUT 4 "A";
    .port_info 3 /INPUT 4 "B";
    .port_info 4 /INPUT 3 "Op";
L_0x55eeeb7f0490 .functor OR 1, L_0x55eeeb7f03c0, L_0x55eeeb7f01f0, C4<0>, C4<0>;
L_0x55eeeb7f05a0 .functor NOT 1, L_0x55eeeb7f03c0, C4<0>, C4<0>, C4<0>;
L_0x55eeeb7f0630 .functor AND 1, L_0x55eeeb7f0290, L_0x55eeeb7f05a0, C4<1>, C4<1>;
L_0x55eeeb7f0740 .functor OR 1, L_0x55eeeb7f01f0, L_0x55eeeb7f0630, C4<0>, C4<0>;
L_0x55eeeb7f0880 .functor NOT 1, L_0x55eeeb7f03c0, C4<0>, C4<0>, C4<0>;
L_0x55eeeb7f0980 .functor AND 1, L_0x55eeeb7f0290, L_0x55eeeb7f0880, C4<1>, C4<1>;
L_0x55eeeb7f0a30 .functor OR 1, L_0x55eeeb7f01f0, L_0x55eeeb7f0980, C4<0>, C4<0>;
L_0x55eeeb7f0b80 .functor NOT 1, L_0x55eeeb7f01f0, C4<0>, C4<0>, C4<0>;
L_0x55eeeb7f0c60 .functor NOT 1, L_0x55eeeb7f0290, C4<0>, C4<0>, C4<0>;
L_0x55eeeb7f0d60 .functor AND 1, L_0x55eeeb7f0b80, L_0x55eeeb7f0c60, C4<1>, C4<1>;
L_0x55eeeb7f0e80 .functor AND 1, L_0x55eeeb7f0d60, L_0x55eeeb7f03c0, C4<1>, C4<1>;
v0x55eeeb7e3940_0 .net "A", 3 0, v0x55eeeb7ebd20_0;  alias, 1 drivers
v0x55eeeb7e3a70_0 .net "A1", 3 0, L_0x55eeeb7f0f40;  1 drivers
v0x55eeeb7e3b80_0 .net "AMod", 3 0, L_0x55eeeb7f10c0;  alias, 1 drivers
v0x55eeeb7e3c20_0 .net "B", 3 0, v0x55eeeb7ebde0_0;  alias, 1 drivers
v0x55eeeb7e3cc0_0 .net "B1", 3 0, L_0x55eeeb7f11f0;  1 drivers
v0x55eeeb7e3e00_0 .net "BMod", 3 0, L_0x55eeeb7f1480;  alias, 1 drivers
v0x55eeeb7e3ec0_0 .net "Op", 2 0, v0x55eeeb7ebea0_0;  alias, 1 drivers
v0x55eeeb7e3f80_0 .net *"_ivl_10", 0 0, L_0x55eeeb7f0630;  1 drivers
v0x55eeeb7e4060_0 .net *"_ivl_14", 0 0, L_0x55eeeb7f0880;  1 drivers
v0x55eeeb7e4140_0 .net *"_ivl_16", 0 0, L_0x55eeeb7f0980;  1 drivers
v0x55eeeb7e4220_0 .net *"_ivl_20", 0 0, L_0x55eeeb7f0b80;  1 drivers
v0x55eeeb7e4300_0 .net *"_ivl_22", 0 0, L_0x55eeeb7f0c60;  1 drivers
v0x55eeeb7e43e0_0 .net *"_ivl_24", 0 0, L_0x55eeeb7f0d60;  1 drivers
v0x55eeeb7e44c0_0 .net *"_ivl_8", 0 0, L_0x55eeeb7f05a0;  1 drivers
v0x55eeeb7e45a0_0 .net "a", 0 0, L_0x55eeeb7f01f0;  1 drivers
v0x55eeeb7e4660_0 .net "add1", 0 0, L_0x55eeeb7f0490;  1 drivers
v0x55eeeb7e4700_0 .net "b", 0 0, L_0x55eeeb7f0290;  1 drivers
v0x55eeeb7e47a0_0 .net "c", 0 0, L_0x55eeeb7f03c0;  1 drivers
v0x55eeeb7e4860_0 .net "cpl", 0 0, L_0x55eeeb7f0e80;  1 drivers
v0x55eeeb7e4930_0 .net "op1_A", 0 0, L_0x55eeeb7f0740;  1 drivers
v0x55eeeb7e4a00_0 .net "op2_B", 0 0, L_0x55eeeb7f0a30;  1 drivers
L_0x55eeeb7f01f0 .part v0x55eeeb7ebea0_0, 2, 1;
L_0x55eeeb7f0290 .part v0x55eeeb7ebea0_0, 1, 1;
L_0x55eeeb7f03c0 .part v0x55eeeb7ebea0_0, 0, 1;
S_0x55eeeb7e1f40 .scope module, "compl" "compl1" 5 26, 6 2 0, S_0x55eeeb7e1d40;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "Inp";
    .port_info 2 /INPUT 1 "cpl";
L_0x55eeeb7f1360 .functor NOT 4, L_0x55eeeb7f11f0, C4<0000>, C4<0000>, C4<0000>;
v0x55eeeb7e2190_0 .net "Inp", 3 0, L_0x55eeeb7f11f0;  alias, 1 drivers
v0x55eeeb7e2290_0 .net "Out", 3 0, L_0x55eeeb7f1480;  alias, 1 drivers
v0x55eeeb7e2370_0 .net *"_ivl_0", 3 0, L_0x55eeeb7f1360;  1 drivers
v0x55eeeb7e2460_0 .net "cpl", 0 0, L_0x55eeeb7f0e80;  alias, 1 drivers
L_0x55eeeb7f1480 .functor MUXZ 4, L_0x55eeeb7f11f0, L_0x55eeeb7f1360, L_0x55eeeb7f0e80, C4<>;
S_0x55eeeb7e25a0 .scope module, "mux1" "mux2_4" 5 23, 4 3 0, S_0x55eeeb7e1d40;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 1 "s";
L_0x7f7ce81d6018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55eeeb7e2820_0 .net "A", 3 0, L_0x7f7ce81d6018;  1 drivers
L_0x7f7ce81d6060 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55eeeb7e2900_0 .net "B", 3 0, L_0x7f7ce81d6060;  1 drivers
v0x55eeeb7e29e0_0 .net "Out", 3 0, L_0x55eeeb7f0f40;  alias, 1 drivers
v0x55eeeb7e2ad0_0 .net "s", 0 0, L_0x55eeeb7f0490;  alias, 1 drivers
L_0x55eeeb7f0f40 .functor MUXZ 4, L_0x7f7ce81d6018, L_0x7f7ce81d6060, L_0x55eeeb7f0490, C4<>;
S_0x55eeeb7e2c40 .scope module, "mux2" "mux2_4" 5 24, 4 3 0, S_0x55eeeb7e1d40;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 1 "s";
v0x55eeeb7e2ec0_0 .net "A", 3 0, L_0x55eeeb7f0f40;  alias, 1 drivers
v0x55eeeb7e2fb0_0 .net "B", 3 0, v0x55eeeb7ebd20_0;  alias, 1 drivers
v0x55eeeb7e3070_0 .net "Out", 3 0, L_0x55eeeb7f10c0;  alias, 1 drivers
v0x55eeeb7e3160_0 .net "s", 0 0, L_0x55eeeb7f0740;  alias, 1 drivers
L_0x55eeeb7f10c0 .functor MUXZ 4, L_0x55eeeb7f0f40, v0x55eeeb7ebd20_0, L_0x55eeeb7f0740, C4<>;
S_0x55eeeb7e32d0 .scope module, "mux3" "mux2_4" 5 25, 4 3 0, S_0x55eeeb7e1d40;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 1 "s";
v0x55eeeb7e3520_0 .net "A", 3 0, v0x55eeeb7ebd20_0;  alias, 1 drivers
v0x55eeeb7e3630_0 .net "B", 3 0, v0x55eeeb7ebde0_0;  alias, 1 drivers
v0x55eeeb7e36f0_0 .net "Out", 3 0, L_0x55eeeb7f11f0;  alias, 1 drivers
v0x55eeeb7e37f0_0 .net "s", 0 0, L_0x55eeeb7f0a30;  alias, 1 drivers
L_0x55eeeb7f11f0 .functor MUXZ 4, v0x55eeeb7ebd20_0, v0x55eeeb7ebde0_0, L_0x55eeeb7f0a30, C4<>;
S_0x55eeeb7e4b40 .scope module, "sumador1" "sum4_v2" 3 13, 7 2 0, S_0x55eeeb7e1460;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "S";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 4 "A";
    .port_info 3 /INPUT 4 "B";
    .port_info 4 /INPUT 1 "c_in";
v0x55eeeb7e4d00_0 .net "A", 3 0, L_0x55eeeb7f10c0;  alias, 1 drivers
v0x55eeeb7e4e10_0 .net "B", 3 0, L_0x55eeeb7f1480;  alias, 1 drivers
v0x55eeeb7e4f20_0 .net "S", 3 0, L_0x55eeeb7f1600;  alias, 1 drivers
L_0x7f7ce81d60f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55eeeb7e4fc0_0 .net *"_ivl_10", 0 0, L_0x7f7ce81d60f0;  1 drivers
v0x55eeeb7e5080_0 .net *"_ivl_11", 4 0, L_0x55eeeb7f1880;  1 drivers
v0x55eeeb7e51b0_0 .net *"_ivl_13", 4 0, L_0x55eeeb7f1a30;  1 drivers
L_0x7f7ce81d6138 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55eeeb7e5290_0 .net *"_ivl_16", 3 0, L_0x7f7ce81d6138;  1 drivers
v0x55eeeb7e5370_0 .net *"_ivl_17", 4 0, L_0x55eeeb7f1bb0;  1 drivers
v0x55eeeb7e5450_0 .net *"_ivl_3", 4 0, L_0x55eeeb7f16a0;  1 drivers
L_0x7f7ce81d60a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55eeeb7e5530_0 .net *"_ivl_6", 0 0, L_0x7f7ce81d60a8;  1 drivers
v0x55eeeb7e5610_0 .net *"_ivl_7", 4 0, L_0x55eeeb7f1760;  1 drivers
v0x55eeeb7e56f0_0 .net "c_in", 0 0, v0x55eeeb7ec150_0;  alias, 1 drivers
v0x55eeeb7e57b0_0 .net "c_out", 0 0, L_0x55eeeb7f1560;  alias, 1 drivers
L_0x55eeeb7f1560 .part L_0x55eeeb7f1bb0, 4, 1;
L_0x55eeeb7f1600 .part L_0x55eeeb7f1bb0, 0, 4;
L_0x55eeeb7f16a0 .concat [ 4 1 0 0], L_0x55eeeb7f10c0, L_0x7f7ce81d60a8;
L_0x55eeeb7f1760 .concat [ 4 1 0 0], L_0x55eeeb7f1480, L_0x7f7ce81d60f0;
L_0x55eeeb7f1880 .arith/sum 5, L_0x55eeeb7f16a0, L_0x55eeeb7f1760;
L_0x55eeeb7f1a30 .concat [ 1 4 0 0], v0x55eeeb7ec150_0, L_0x7f7ce81d6138;
L_0x55eeeb7f1bb0 .arith/sum 5, L_0x55eeeb7f1880, L_0x55eeeb7f1a30;
S_0x55eeeb7e5910 .scope module, "ul" "ul4" 3 14, 8 3 0, S_0x55eeeb7e1460;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 2 "S";
v0x55eeeb7ea2e0_0 .net "A", 3 0, L_0x55eeeb7f10c0;  alias, 1 drivers
v0x55eeeb7ea3a0_0 .net "B", 3 0, L_0x55eeeb7f1480;  alias, 1 drivers
v0x55eeeb7ea460_0 .net "Out", 3 0, L_0x55eeeb7f3250;  alias, 1 drivers
v0x55eeeb7ea530_0 .net "S", 1 0, L_0x55eeeb7f3740;  1 drivers
L_0x55eeeb7f20b0 .part L_0x55eeeb7f10c0, 0, 1;
L_0x55eeeb7f2150 .part L_0x55eeeb7f1480, 0, 1;
L_0x55eeeb7f2610 .part L_0x55eeeb7f10c0, 1, 1;
L_0x55eeeb7f27c0 .part L_0x55eeeb7f1480, 1, 1;
L_0x55eeeb7f2c70 .part L_0x55eeeb7f10c0, 2, 1;
L_0x55eeeb7f2d10 .part L_0x55eeeb7f1480, 2, 1;
L_0x55eeeb7f3250 .concat8 [ 1 1 1 1], v0x55eeeb7e6500_0, v0x55eeeb7e76b0_0, v0x55eeeb7e8880_0, v0x55eeeb7e9a80_0;
L_0x55eeeb7f33e0 .part L_0x55eeeb7f10c0, 3, 1;
L_0x55eeeb7f34d0 .part L_0x55eeeb7f1480, 3, 1;
S_0x55eeeb7e5b10 .scope module, "celda0" "cl" 8 5, 9 3 0, S_0x55eeeb7e5910;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x55eeeb7f1920 .functor AND 1, L_0x55eeeb7f20b0, L_0x55eeeb7f2150, C4<1>, C4<1>;
L_0x55eeeb7f1d40 .functor OR 1, L_0x55eeeb7f20b0, L_0x55eeeb7f2150, C4<0>, C4<0>;
L_0x55eeeb7f1ea0 .functor XOR 1, L_0x55eeeb7f20b0, L_0x55eeeb7f2150, C4<0>, C4<0>;
L_0x55eeeb7f1f60 .functor NOT 1, L_0x55eeeb7f20b0, C4<0>, C4<0>, C4<0>;
v0x55eeeb7e6680_0 .net "S", 1 0, L_0x55eeeb7f3740;  alias, 1 drivers
v0x55eeeb7e6760_0 .net "a", 0 0, L_0x55eeeb7f20b0;  1 drivers
v0x55eeeb7e6800_0 .net "b", 0 0, L_0x55eeeb7f2150;  1 drivers
v0x55eeeb7e68d0_0 .net "out", 0 0, v0x55eeeb7e6500_0;  1 drivers
v0x55eeeb7e69a0_0 .net "w1", 0 0, L_0x55eeeb7f1920;  1 drivers
v0x55eeeb7e6a90_0 .net "w2", 0 0, L_0x55eeeb7f1d40;  1 drivers
v0x55eeeb7e6b60_0 .net "w3", 0 0, L_0x55eeeb7f1ea0;  1 drivers
v0x55eeeb7e6c30_0 .net "w4", 0 0, L_0x55eeeb7f1f60;  1 drivers
S_0x55eeeb7e5db0 .scope module, "mux1" "mux4_1" 9 15, 10 3 0, S_0x55eeeb7e5b10;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x55eeeb7e60a0_0 .net "S", 1 0, L_0x55eeeb7f3740;  alias, 1 drivers
v0x55eeeb7e61a0_0 .net "a", 0 0, L_0x55eeeb7f1920;  alias, 1 drivers
v0x55eeeb7e6260_0 .net "b", 0 0, L_0x55eeeb7f1d40;  alias, 1 drivers
v0x55eeeb7e6330_0 .net "c", 0 0, L_0x55eeeb7f1ea0;  alias, 1 drivers
v0x55eeeb7e63f0_0 .net "d", 0 0, L_0x55eeeb7f1f60;  alias, 1 drivers
v0x55eeeb7e6500_0 .var "out", 0 0;
E_0x55eeeb7406b0/0 .event edge, v0x55eeeb7e60a0_0, v0x55eeeb7e63f0_0, v0x55eeeb7e6330_0, v0x55eeeb7e6260_0;
E_0x55eeeb7406b0/1 .event edge, v0x55eeeb7e61a0_0;
E_0x55eeeb7406b0 .event/or E_0x55eeeb7406b0/0, E_0x55eeeb7406b0/1;
S_0x55eeeb7e6d30 .scope module, "celda1" "cl" 8 6, 9 3 0, S_0x55eeeb7e5910;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x55eeeb7f2280 .functor AND 1, L_0x55eeeb7f2610, L_0x55eeeb7f27c0, C4<1>, C4<1>;
L_0x55eeeb7f22f0 .functor OR 1, L_0x55eeeb7f2610, L_0x55eeeb7f27c0, C4<0>, C4<0>;
L_0x55eeeb7f2400 .functor XOR 1, L_0x55eeeb7f2610, L_0x55eeeb7f27c0, C4<0>, C4<0>;
L_0x55eeeb7f24c0 .functor NOT 1, L_0x55eeeb7f2610, C4<0>, C4<0>, C4<0>;
v0x55eeeb7e7830_0 .net "S", 1 0, L_0x55eeeb7f3740;  alias, 1 drivers
v0x55eeeb7e7910_0 .net "a", 0 0, L_0x55eeeb7f2610;  1 drivers
v0x55eeeb7e79d0_0 .net "b", 0 0, L_0x55eeeb7f27c0;  1 drivers
v0x55eeeb7e7a70_0 .net "out", 0 0, v0x55eeeb7e76b0_0;  1 drivers
v0x55eeeb7e7b40_0 .net "w1", 0 0, L_0x55eeeb7f2280;  1 drivers
v0x55eeeb7e7c30_0 .net "w2", 0 0, L_0x55eeeb7f22f0;  1 drivers
v0x55eeeb7e7d00_0 .net "w3", 0 0, L_0x55eeeb7f2400;  1 drivers
v0x55eeeb7e7dd0_0 .net "w4", 0 0, L_0x55eeeb7f24c0;  1 drivers
S_0x55eeeb7e6f80 .scope module, "mux1" "mux4_1" 9 15, 10 3 0, S_0x55eeeb7e6d30;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x55eeeb7e7250_0 .net "S", 1 0, L_0x55eeeb7f3740;  alias, 1 drivers
v0x55eeeb7e7380_0 .net "a", 0 0, L_0x55eeeb7f2280;  alias, 1 drivers
v0x55eeeb7e7440_0 .net "b", 0 0, L_0x55eeeb7f22f0;  alias, 1 drivers
v0x55eeeb7e74e0_0 .net "c", 0 0, L_0x55eeeb7f2400;  alias, 1 drivers
v0x55eeeb7e75a0_0 .net "d", 0 0, L_0x55eeeb7f24c0;  alias, 1 drivers
v0x55eeeb7e76b0_0 .var "out", 0 0;
E_0x55eeeb7ca9b0/0 .event edge, v0x55eeeb7e60a0_0, v0x55eeeb7e75a0_0, v0x55eeeb7e74e0_0, v0x55eeeb7e7440_0;
E_0x55eeeb7ca9b0/1 .event edge, v0x55eeeb7e7380_0;
E_0x55eeeb7ca9b0 .event/or E_0x55eeeb7ca9b0/0, E_0x55eeeb7ca9b0/1;
S_0x55eeeb7e7ed0 .scope module, "celda2" "cl" 8 7, 9 3 0, S_0x55eeeb7e5910;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x55eeeb7f2970 .functor AND 1, L_0x55eeeb7f2c70, L_0x55eeeb7f2d10, C4<1>, C4<1>;
L_0x55eeeb7f29e0 .functor OR 1, L_0x55eeeb7f2c70, L_0x55eeeb7f2d10, C4<0>, C4<0>;
L_0x55eeeb7f2af0 .functor XOR 1, L_0x55eeeb7f2c70, L_0x55eeeb7f2d10, C4<0>, C4<0>;
L_0x55eeeb7f2bb0 .functor NOT 1, L_0x55eeeb7f2c70, C4<0>, C4<0>, C4<0>;
v0x55eeeb7e8a40_0 .net "S", 1 0, L_0x55eeeb7f3740;  alias, 1 drivers
v0x55eeeb7e8b20_0 .net "a", 0 0, L_0x55eeeb7f2c70;  1 drivers
v0x55eeeb7e8be0_0 .net "b", 0 0, L_0x55eeeb7f2d10;  1 drivers
v0x55eeeb7e8c80_0 .net "out", 0 0, v0x55eeeb7e8880_0;  1 drivers
v0x55eeeb7e8d50_0 .net "w1", 0 0, L_0x55eeeb7f2970;  1 drivers
v0x55eeeb7e8e40_0 .net "w2", 0 0, L_0x55eeeb7f29e0;  1 drivers
v0x55eeeb7e8f10_0 .net "w3", 0 0, L_0x55eeeb7f2af0;  1 drivers
v0x55eeeb7e8fe0_0 .net "w4", 0 0, L_0x55eeeb7f2bb0;  1 drivers
S_0x55eeeb7e8150 .scope module, "mux1" "mux4_1" 9 15, 10 3 0, S_0x55eeeb7e7ed0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x55eeeb7e8400_0 .net "S", 1 0, L_0x55eeeb7f3740;  alias, 1 drivers
v0x55eeeb7e8570_0 .net "a", 0 0, L_0x55eeeb7f2970;  alias, 1 drivers
v0x55eeeb7e8630_0 .net "b", 0 0, L_0x55eeeb7f29e0;  alias, 1 drivers
v0x55eeeb7e8700_0 .net "c", 0 0, L_0x55eeeb7f2af0;  alias, 1 drivers
v0x55eeeb7e87c0_0 .net "d", 0 0, L_0x55eeeb7f2bb0;  alias, 1 drivers
v0x55eeeb7e8880_0 .var "out", 0 0;
E_0x55eeeb7cac70/0 .event edge, v0x55eeeb7e60a0_0, v0x55eeeb7e87c0_0, v0x55eeeb7e8700_0, v0x55eeeb7e8630_0;
E_0x55eeeb7cac70/1 .event edge, v0x55eeeb7e8570_0;
E_0x55eeeb7cac70 .event/or E_0x55eeeb7cac70/0, E_0x55eeeb7cac70/1;
S_0x55eeeb7e90e0 .scope module, "celda3" "cl" 8 8, 9 3 0, S_0x55eeeb7e5910;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x55eeeb7f2e80 .functor AND 1, L_0x55eeeb7f33e0, L_0x55eeeb7f34d0, C4<1>, C4<1>;
L_0x55eeeb7f2ef0 .functor OR 1, L_0x55eeeb7f33e0, L_0x55eeeb7f34d0, C4<0>, C4<0>;
L_0x55eeeb7f3000 .functor XOR 1, L_0x55eeeb7f33e0, L_0x55eeeb7f34d0, C4<0>, C4<0>;
L_0x55eeeb7f30e0 .functor NOT 1, L_0x55eeeb7f33e0, C4<0>, C4<0>, C4<0>;
v0x55eeeb7e9c40_0 .net "S", 1 0, L_0x55eeeb7f3740;  alias, 1 drivers
v0x55eeeb7e9d20_0 .net "a", 0 0, L_0x55eeeb7f33e0;  1 drivers
v0x55eeeb7e9de0_0 .net "b", 0 0, L_0x55eeeb7f34d0;  1 drivers
v0x55eeeb7e9e80_0 .net "out", 0 0, v0x55eeeb7e9a80_0;  1 drivers
v0x55eeeb7e9f50_0 .net "w1", 0 0, L_0x55eeeb7f2e80;  1 drivers
v0x55eeeb7ea040_0 .net "w2", 0 0, L_0x55eeeb7f2ef0;  1 drivers
v0x55eeeb7ea110_0 .net "w3", 0 0, L_0x55eeeb7f3000;  1 drivers
v0x55eeeb7ea1e0_0 .net "w4", 0 0, L_0x55eeeb7f30e0;  1 drivers
S_0x55eeeb7e9330 .scope module, "mux1" "mux4_1" 9 15, 10 3 0, S_0x55eeeb7e90e0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x55eeeb7e9640_0 .net "S", 1 0, L_0x55eeeb7f3740;  alias, 1 drivers
v0x55eeeb7e9720_0 .net "a", 0 0, L_0x55eeeb7f2e80;  alias, 1 drivers
v0x55eeeb7e97e0_0 .net "b", 0 0, L_0x55eeeb7f2ef0;  alias, 1 drivers
v0x55eeeb7e98b0_0 .net "c", 0 0, L_0x55eeeb7f3000;  alias, 1 drivers
v0x55eeeb7e9970_0 .net "d", 0 0, L_0x55eeeb7f30e0;  alias, 1 drivers
v0x55eeeb7e9a80_0 .var "out", 0 0;
E_0x55eeeb7e95b0/0 .event edge, v0x55eeeb7e60a0_0, v0x55eeeb7e9970_0, v0x55eeeb7e98b0_0, v0x55eeeb7e97e0_0;
E_0x55eeeb7e95b0/1 .event edge, v0x55eeeb7e9720_0;
E_0x55eeeb7e95b0 .event/or E_0x55eeeb7e95b0/0, E_0x55eeeb7e95b0/1;
S_0x55eeeb7bcfa0 .scope module, "sum4" "sum4" 11 2;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "S";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 4 "A";
    .port_info 3 /INPUT 4 "B";
    .port_info 4 /INPUT 1 "c_in";
o0x7f7ce8221c28 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55eeeb7efae0_0 .net "A", 3 0, o0x7f7ce8221c28;  0 drivers
o0x7f7ce8221c58 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55eeeb7efbe0_0 .net "B", 3 0, o0x7f7ce8221c58;  0 drivers
v0x55eeeb7efcc0_0 .net "S", 3 0, L_0x55eeeb7f6490;  1 drivers
v0x55eeeb7efd80_0 .net "c1", 0 0, L_0x55eeeb7f3f00;  1 drivers
v0x55eeeb7efe20_0 .net "c2", 0 0, L_0x55eeeb7f4900;  1 drivers
v0x55eeeb7eff60_0 .net "c3", 0 0, L_0x55eeeb7f52e0;  1 drivers
o0x7f7ce8221118 .functor BUFZ 1, C4<z>; HiZ drive
v0x55eeeb7f0050_0 .net "c_in", 0 0, o0x7f7ce8221118;  0 drivers
v0x55eeeb7f00f0_0 .net "c_out", 0 0, L_0x55eeeb7f5d70;  1 drivers
L_0x55eeeb7f4720 .part o0x7f7ce8221c28, 0, 1;
L_0x55eeeb7f4810 .part o0x7f7ce8221c58, 0, 1;
L_0x55eeeb7f5060 .part o0x7f7ce8221c28, 1, 1;
L_0x55eeeb7f51a0 .part o0x7f7ce8221c58, 1, 1;
L_0x55eeeb7f5b50 .part o0x7f7ce8221c28, 2, 1;
L_0x55eeeb7f5c40 .part o0x7f7ce8221c58, 2, 1;
L_0x55eeeb7f6490 .concat8 [ 1 1 1 1], L_0x55eeeb7f3fa0, L_0x55eeeb7f49a0, L_0x55eeeb7f5380, L_0x55eeeb7f5e60;
L_0x55eeeb7f6670 .part o0x7f7ce8221c28, 3, 1;
L_0x55eeeb7f6840 .part o0x7f7ce8221c58, 3, 1;
S_0x55eeeb7ec330 .scope module, "full1" "fa" 11 7, 12 3 0, S_0x55eeeb7bcfa0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c_in";
L_0x7f7ce81d62a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55eeeb7ec510_0 .net *"_ivl_10", 0 0, L_0x7f7ce81d62a0;  1 drivers
v0x55eeeb7ec5f0_0 .net *"_ivl_11", 1 0, L_0x55eeeb7f42b0;  1 drivers
v0x55eeeb7ec6d0_0 .net *"_ivl_13", 1 0, L_0x55eeeb7f4460;  1 drivers
L_0x7f7ce81d62e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55eeeb7ec790_0 .net *"_ivl_16", 0 0, L_0x7f7ce81d62e8;  1 drivers
v0x55eeeb7ec870_0 .net *"_ivl_17", 1 0, L_0x55eeeb7f45e0;  1 drivers
v0x55eeeb7ec9a0_0 .net *"_ivl_3", 1 0, L_0x55eeeb7f4090;  1 drivers
L_0x7f7ce81d6258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55eeeb7eca80_0 .net *"_ivl_6", 0 0, L_0x7f7ce81d6258;  1 drivers
v0x55eeeb7ecb60_0 .net *"_ivl_7", 1 0, L_0x55eeeb7f4210;  1 drivers
v0x55eeeb7ecc40_0 .net "a", 0 0, L_0x55eeeb7f4720;  1 drivers
v0x55eeeb7ecd90_0 .net "b", 0 0, L_0x55eeeb7f4810;  1 drivers
v0x55eeeb7ece50_0 .net "c_in", 0 0, o0x7f7ce8221118;  alias, 0 drivers
v0x55eeeb7ecf10_0 .net "c_out", 0 0, L_0x55eeeb7f3f00;  alias, 1 drivers
v0x55eeeb7ecfd0_0 .net "sum", 0 0, L_0x55eeeb7f3fa0;  1 drivers
L_0x55eeeb7f3f00 .part L_0x55eeeb7f45e0, 1, 1;
L_0x55eeeb7f3fa0 .part L_0x55eeeb7f45e0, 0, 1;
L_0x55eeeb7f4090 .concat [ 1 1 0 0], L_0x55eeeb7f4720, L_0x7f7ce81d6258;
L_0x55eeeb7f4210 .concat [ 1 1 0 0], L_0x55eeeb7f4810, L_0x7f7ce81d62a0;
L_0x55eeeb7f42b0 .arith/sum 2, L_0x55eeeb7f4090, L_0x55eeeb7f4210;
L_0x55eeeb7f4460 .concat [ 1 1 0 0], o0x7f7ce8221118, L_0x7f7ce81d62e8;
L_0x55eeeb7f45e0 .arith/sum 2, L_0x55eeeb7f42b0, L_0x55eeeb7f4460;
S_0x55eeeb7ed130 .scope module, "full2" "fa" 11 8, 12 3 0, S_0x55eeeb7bcfa0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c_in";
L_0x7f7ce81d6378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55eeeb7ed2e0_0 .net *"_ivl_10", 0 0, L_0x7f7ce81d6378;  1 drivers
v0x55eeeb7ed3c0_0 .net *"_ivl_11", 1 0, L_0x55eeeb7f4c70;  1 drivers
v0x55eeeb7ed4a0_0 .net *"_ivl_13", 1 0, L_0x55eeeb7f4db0;  1 drivers
L_0x7f7ce81d63c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55eeeb7ed560_0 .net *"_ivl_16", 0 0, L_0x7f7ce81d63c0;  1 drivers
v0x55eeeb7ed640_0 .net *"_ivl_17", 1 0, L_0x55eeeb7f4f20;  1 drivers
v0x55eeeb7ed770_0 .net *"_ivl_3", 1 0, L_0x55eeeb7f4a90;  1 drivers
L_0x7f7ce81d6330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55eeeb7ed850_0 .net *"_ivl_6", 0 0, L_0x7f7ce81d6330;  1 drivers
v0x55eeeb7ed930_0 .net *"_ivl_7", 1 0, L_0x55eeeb7f4b80;  1 drivers
v0x55eeeb7eda10_0 .net "a", 0 0, L_0x55eeeb7f5060;  1 drivers
v0x55eeeb7edb60_0 .net "b", 0 0, L_0x55eeeb7f51a0;  1 drivers
v0x55eeeb7edc20_0 .net "c_in", 0 0, L_0x55eeeb7f3f00;  alias, 1 drivers
v0x55eeeb7edcc0_0 .net "c_out", 0 0, L_0x55eeeb7f4900;  alias, 1 drivers
v0x55eeeb7edd60_0 .net "sum", 0 0, L_0x55eeeb7f49a0;  1 drivers
L_0x55eeeb7f4900 .part L_0x55eeeb7f4f20, 1, 1;
L_0x55eeeb7f49a0 .part L_0x55eeeb7f4f20, 0, 1;
L_0x55eeeb7f4a90 .concat [ 1 1 0 0], L_0x55eeeb7f5060, L_0x7f7ce81d6330;
L_0x55eeeb7f4b80 .concat [ 1 1 0 0], L_0x55eeeb7f51a0, L_0x7f7ce81d6378;
L_0x55eeeb7f4c70 .arith/sum 2, L_0x55eeeb7f4a90, L_0x55eeeb7f4b80;
L_0x55eeeb7f4db0 .concat [ 1 1 0 0], L_0x55eeeb7f3f00, L_0x7f7ce81d63c0;
L_0x55eeeb7f4f20 .arith/sum 2, L_0x55eeeb7f4c70, L_0x55eeeb7f4db0;
S_0x55eeeb7edef0 .scope module, "full3" "fa" 11 9, 12 3 0, S_0x55eeeb7bcfa0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c_in";
L_0x7f7ce81d6450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55eeeb7ee0b0_0 .net *"_ivl_10", 0 0, L_0x7f7ce81d6450;  1 drivers
v0x55eeeb7ee190_0 .net *"_ivl_11", 1 0, L_0x55eeeb7f5650;  1 drivers
v0x55eeeb7ee270_0 .net *"_ivl_13", 1 0, L_0x55eeeb7f5790;  1 drivers
L_0x7f7ce81d6498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55eeeb7ee360_0 .net *"_ivl_16", 0 0, L_0x7f7ce81d6498;  1 drivers
v0x55eeeb7ee440_0 .net *"_ivl_17", 1 0, L_0x55eeeb7f5a10;  1 drivers
v0x55eeeb7ee570_0 .net *"_ivl_3", 1 0, L_0x55eeeb7f5470;  1 drivers
L_0x7f7ce81d6408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55eeeb7ee650_0 .net *"_ivl_6", 0 0, L_0x7f7ce81d6408;  1 drivers
v0x55eeeb7ee730_0 .net *"_ivl_7", 1 0, L_0x55eeeb7f5560;  1 drivers
v0x55eeeb7ee810_0 .net "a", 0 0, L_0x55eeeb7f5b50;  1 drivers
v0x55eeeb7ee960_0 .net "b", 0 0, L_0x55eeeb7f5c40;  1 drivers
v0x55eeeb7eea20_0 .net "c_in", 0 0, L_0x55eeeb7f4900;  alias, 1 drivers
v0x55eeeb7eeac0_0 .net "c_out", 0 0, L_0x55eeeb7f52e0;  alias, 1 drivers
v0x55eeeb7eeb60_0 .net "sum", 0 0, L_0x55eeeb7f5380;  1 drivers
L_0x55eeeb7f52e0 .part L_0x55eeeb7f5a10, 1, 1;
L_0x55eeeb7f5380 .part L_0x55eeeb7f5a10, 0, 1;
L_0x55eeeb7f5470 .concat [ 1 1 0 0], L_0x55eeeb7f5b50, L_0x7f7ce81d6408;
L_0x55eeeb7f5560 .concat [ 1 1 0 0], L_0x55eeeb7f5c40, L_0x7f7ce81d6450;
L_0x55eeeb7f5650 .arith/sum 2, L_0x55eeeb7f5470, L_0x55eeeb7f5560;
L_0x55eeeb7f5790 .concat [ 1 1 0 0], L_0x55eeeb7f4900, L_0x7f7ce81d6498;
L_0x55eeeb7f5a10 .arith/sum 2, L_0x55eeeb7f5650, L_0x55eeeb7f5790;
S_0x55eeeb7eecf0 .scope module, "full4" "fa" 11 10, 12 3 0, S_0x55eeeb7bcfa0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c_in";
L_0x7f7ce81d6528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55eeeb7eee80_0 .net *"_ivl_10", 0 0, L_0x7f7ce81d6528;  1 drivers
v0x55eeeb7eef80_0 .net *"_ivl_11", 1 0, L_0x55eeeb7f6130;  1 drivers
v0x55eeeb7ef060_0 .net *"_ivl_13", 1 0, L_0x55eeeb7f6270;  1 drivers
L_0x7f7ce81d6570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55eeeb7ef150_0 .net *"_ivl_16", 0 0, L_0x7f7ce81d6570;  1 drivers
v0x55eeeb7ef230_0 .net *"_ivl_17", 1 0, L_0x55eeeb7f6350;  1 drivers
v0x55eeeb7ef360_0 .net *"_ivl_3", 1 0, L_0x55eeeb7f5f50;  1 drivers
L_0x7f7ce81d64e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55eeeb7ef440_0 .net *"_ivl_6", 0 0, L_0x7f7ce81d64e0;  1 drivers
v0x55eeeb7ef520_0 .net *"_ivl_7", 1 0, L_0x55eeeb7f6040;  1 drivers
v0x55eeeb7ef600_0 .net "a", 0 0, L_0x55eeeb7f6670;  1 drivers
v0x55eeeb7ef750_0 .net "b", 0 0, L_0x55eeeb7f6840;  1 drivers
v0x55eeeb7ef810_0 .net "c_in", 0 0, L_0x55eeeb7f52e0;  alias, 1 drivers
v0x55eeeb7ef8b0_0 .net "c_out", 0 0, L_0x55eeeb7f5d70;  alias, 1 drivers
v0x55eeeb7ef950_0 .net "sum", 0 0, L_0x55eeeb7f5e60;  1 drivers
L_0x55eeeb7f5d70 .part L_0x55eeeb7f6350, 1, 1;
L_0x55eeeb7f5e60 .part L_0x55eeeb7f6350, 0, 1;
L_0x55eeeb7f5f50 .concat [ 1 1 0 0], L_0x55eeeb7f6670, L_0x7f7ce81d64e0;
L_0x55eeeb7f6040 .concat [ 1 1 0 0], L_0x55eeeb7f6840, L_0x7f7ce81d6528;
L_0x55eeeb7f6130 .arith/sum 2, L_0x55eeeb7f5f50, L_0x55eeeb7f6040;
L_0x55eeeb7f6270 .concat [ 1 1 0 0], L_0x55eeeb7f52e0, L_0x7f7ce81d6570;
L_0x55eeeb7f6350 .arith/sum 2, L_0x55eeeb7f6130, L_0x55eeeb7f6270;
    .scope S_0x55eeeb7e5db0;
T_1 ;
    %wait E_0x55eeeb7406b0;
    %load/vec4 v0x55eeeb7e60a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %load/vec4 v0x55eeeb7e63f0_0;
    %store/vec4 v0x55eeeb7e6500_0, 0, 1;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x55eeeb7e61a0_0;
    %store/vec4 v0x55eeeb7e6500_0, 0, 1;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x55eeeb7e6260_0;
    %store/vec4 v0x55eeeb7e6500_0, 0, 1;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x55eeeb7e6330_0;
    %store/vec4 v0x55eeeb7e6500_0, 0, 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55eeeb7e6f80;
T_2 ;
    %wait E_0x55eeeb7ca9b0;
    %load/vec4 v0x55eeeb7e7250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %load/vec4 v0x55eeeb7e75a0_0;
    %store/vec4 v0x55eeeb7e76b0_0, 0, 1;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x55eeeb7e7380_0;
    %store/vec4 v0x55eeeb7e76b0_0, 0, 1;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x55eeeb7e7440_0;
    %store/vec4 v0x55eeeb7e76b0_0, 0, 1;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x55eeeb7e74e0_0;
    %store/vec4 v0x55eeeb7e76b0_0, 0, 1;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55eeeb7e8150;
T_3 ;
    %wait E_0x55eeeb7cac70;
    %load/vec4 v0x55eeeb7e8400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %load/vec4 v0x55eeeb7e87c0_0;
    %store/vec4 v0x55eeeb7e8880_0, 0, 1;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x55eeeb7e8570_0;
    %store/vec4 v0x55eeeb7e8880_0, 0, 1;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x55eeeb7e8630_0;
    %store/vec4 v0x55eeeb7e8880_0, 0, 1;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x55eeeb7e8700_0;
    %store/vec4 v0x55eeeb7e8880_0, 0, 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55eeeb7e9330;
T_4 ;
    %wait E_0x55eeeb7e95b0;
    %load/vec4 v0x55eeeb7e9640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %load/vec4 v0x55eeeb7e9970_0;
    %store/vec4 v0x55eeeb7e9a80_0, 0, 1;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x55eeeb7e9720_0;
    %store/vec4 v0x55eeeb7e9a80_0, 0, 1;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x55eeeb7e97e0_0;
    %store/vec4 v0x55eeeb7e9a80_0, 0, 1;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x55eeeb7e98b0_0;
    %store/vec4 v0x55eeeb7e9a80_0, 0, 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55eeeb7bb880;
T_5 ;
    %vpi_call 2 21 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55eeeb7ebc40_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55eeeb7ebea0_0, 0, 3;
    %pushi/vec4 8, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55eeeb7ec150_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55eeeb7ebd20_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55eeeb7ebde0_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %fork TD_alu_tb.check, S_0x55eeeb7afff0;
    %join;
    %delay 999, 0;
    %load/vec4 v0x55eeeb7ebde0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55eeeb7ebde0_0, 0, 4;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %load/vec4 v0x55eeeb7ebd20_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55eeeb7ebd20_0, 0, 4;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %load/vec4 v0x55eeeb7ec150_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x55eeeb7ec150_0, 0, 1;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %load/vec4 v0x55eeeb7ebea0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55eeeb7ebea0_0, 0, 3;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call 2 48 "$display", "Encontradas %d operaciones erroneas", v0x55eeeb7ebc40_0 {0 0 0};
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "alu.v";
    "mux2_4.v";
    "preprocess.v";
    "compl1.v";
    "sum4_v2.v";
    "ul4.v";
    "cl.v";
    "mux4_1.v";
    "sum4.v";
    "fa.v";
