# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 1
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-3.10"
attribute \blackbox 1
module \custom_map_incomp
  attribute \src "dut.sv:1.38-1.39"
  wire width 8 input 1 \A
  attribute \src "dut.sv:1.41-1.42"
  wire width 8 input 2 \B
  attribute \src "dut.sv:1.57-1.58"
  wire width 8 output 3 \Y
end
attribute \cells_not_processed 1
attribute \src "dut.sv:2.2-2.62"
attribute \dynports 1
attribute \hdlname "custom_map_incomp::ALU"
attribute \blackbox 1
module $paramod\custom_map_incomp::ALU\MODE="AND"
  parameter \MODE 24'010000010100111001000100
  attribute \src "dut.sv:2.42-2.43"
  wire \A
  attribute \src "dut.sv:2.49-2.50"
  wire \B
  attribute \src "dut.sv:2.56-2.57"
  wire \Y
end
