// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.3
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "uart_wrapper_do_action2.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic uart_wrapper_do_action2::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic uart_wrapper_do_action2::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<5> uart_wrapper_do_action2::ap_ST_fsm_state2 = "10";
const sc_lv<5> uart_wrapper_do_action2::ap_ST_fsm_state3 = "100";
const sc_lv<5> uart_wrapper_do_action2::ap_ST_fsm_state4 = "1000";
const sc_lv<5> uart_wrapper_do_action2::ap_ST_fsm_state5 = "10000";
const sc_lv<32> uart_wrapper_do_action2::ap_const_lv32_1 = "1";
const sc_lv<32> uart_wrapper_do_action2::ap_const_lv32_2 = "10";
const sc_lv<32> uart_wrapper_do_action2::ap_const_lv32_3 = "11";
const sc_lv<32> uart_wrapper_do_action2::ap_const_lv32_4 = "100";
const sc_lv<32> uart_wrapper_do_action2::ap_const_lv32_8 = "1000";
const sc_lv<32> uart_wrapper_do_action2::ap_const_lv32_F = "1111";
const sc_lv<32> uart_wrapper_do_action2::ap_const_lv32_10 = "10000";
const sc_lv<32> uart_wrapper_do_action2::ap_const_lv32_17 = "10111";
const sc_lv<32> uart_wrapper_do_action2::ap_const_lv32_18 = "11000";
const sc_lv<32> uart_wrapper_do_action2::ap_const_lv32_1F = "11111";
const bool uart_wrapper_do_action2::ap_const_boolean_1 = true;

uart_wrapper_do_action2::uart_wrapper_do_action2(sc_module_name name) : sc_module(name), mVcdFile(0) {

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_FIFO_O_1_blk_n);
    sensitive << ( FIFO_O_1_empty_n );
    sensitive << ( ap_CS_fsm_state2 );

    SC_METHOD(thread_FIFO_O_1_read);
    sensitive << ( s_full_n );
    sensitive << ( FIFO_O_1_empty_n );
    sensitive << ( ap_CS_fsm_state2 );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_state2);
    sensitive << ( s_full_n );
    sensitive << ( FIFO_O_1_empty_n );

    SC_METHOD(thread_buffer_fu_183_p1);
    sensitive << ( FIFO_O_1_dout );

    SC_METHOD(thread_s_blk_n);
    sensitive << ( s_full_n );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( ap_CS_fsm_state5 );

    SC_METHOD(thread_s_din);
    sensitive << ( s_full_n );
    sensitive << ( FIFO_O_1_empty_n );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( tmp_3_reg_222 );
    sensitive << ( tmp_5_reg_227 );
    sensitive << ( tmp_7_reg_232 );
    sensitive << ( tmp_1_fu_187_p1 );

    SC_METHOD(thread_s_write);
    sensitive << ( s_full_n );
    sensitive << ( FIFO_O_1_empty_n );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( ap_CS_fsm_state5 );

    SC_METHOD(thread_tmp_1_fu_187_p1);
    sensitive << ( buffer_fu_183_p1 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( s_full_n );
    sensitive << ( FIFO_O_1_empty_n );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( ap_CS_fsm_state5 );

    ap_CS_fsm = "00010";
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "uart_wrapper_do_action2_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, s_din, "(port)s_din");
    sc_trace(mVcdFile, s_full_n, "(port)s_full_n");
    sc_trace(mVcdFile, s_write, "(port)s_write");
    sc_trace(mVcdFile, FIFO_O_1_dout, "(port)FIFO_O_1_dout");
    sc_trace(mVcdFile, FIFO_O_1_empty_n, "(port)FIFO_O_1_empty_n");
    sc_trace(mVcdFile, FIFO_O_1_read, "(port)FIFO_O_1_read");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, s_blk_n, "s_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, ap_CS_fsm_state5, "ap_CS_fsm_state5");
    sc_trace(mVcdFile, FIFO_O_1_blk_n, "FIFO_O_1_blk_n");
    sc_trace(mVcdFile, tmp_3_reg_222, "tmp_3_reg_222");
    sc_trace(mVcdFile, ap_block_state2, "ap_block_state2");
    sc_trace(mVcdFile, tmp_5_reg_227, "tmp_5_reg_227");
    sc_trace(mVcdFile, tmp_7_reg_232, "tmp_7_reg_232");
    sc_trace(mVcdFile, tmp_1_fu_187_p1, "tmp_1_fu_187_p1");
    sc_trace(mVcdFile, buffer_fu_183_p1, "buffer_fu_183_p1");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
#endif

    }
}

uart_wrapper_do_action2::~uart_wrapper_do_action2() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

}

void uart_wrapper_do_action2::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state2;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, FIFO_O_1_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, s_full_n.read())))) {
        tmp_3_reg_222 = buffer_fu_183_p1.read().range(15, 8);
        tmp_5_reg_227 = buffer_fu_183_p1.read().range(23, 16);
        tmp_7_reg_232 = buffer_fu_183_p1.read().range(31, 24);
    }
}

void uart_wrapper_do_action2::thread_FIFO_O_1_blk_n() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        FIFO_O_1_blk_n = FIFO_O_1_empty_n.read();
    } else {
        FIFO_O_1_blk_n = ap_const_logic_1;
    }
}

void uart_wrapper_do_action2::thread_FIFO_O_1_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, FIFO_O_1_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, s_full_n.read())))) {
        FIFO_O_1_read = ap_const_logic_1;
    } else {
        FIFO_O_1_read = ap_const_logic_0;
    }
}

void uart_wrapper_do_action2::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void uart_wrapper_do_action2::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void uart_wrapper_do_action2::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read()[3];
}

void uart_wrapper_do_action2::thread_ap_CS_fsm_state5() {
    ap_CS_fsm_state5 = ap_CS_fsm.read()[4];
}

void uart_wrapper_do_action2::thread_ap_block_state2() {
    ap_block_state2 = (esl_seteq<1,1,1>(ap_const_logic_0, FIFO_O_1_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, s_full_n.read()));
}

void uart_wrapper_do_action2::thread_buffer_fu_183_p1() {
    buffer_fu_183_p1 = FIFO_O_1_dout.read();
}

void uart_wrapper_do_action2::thread_s_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()))) {
        s_blk_n = s_full_n.read();
    } else {
        s_blk_n = ap_const_logic_1;
    }
}

void uart_wrapper_do_action2::thread_s_din() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && 
         esl_seteq<1,1,1>(s_full_n.read(), ap_const_logic_1))) {
        s_din = tmp_7_reg_232.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
                esl_seteq<1,1,1>(s_full_n.read(), ap_const_logic_1))) {
        s_din = tmp_5_reg_227.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                esl_seteq<1,1,1>(s_full_n.read(), ap_const_logic_1))) {
        s_din = tmp_3_reg_222.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, FIFO_O_1_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, s_full_n.read())))) {
        s_din = tmp_1_fu_187_p1.read();
    } else {
        s_din = "XXXXXXXX";
    }
}

void uart_wrapper_do_action2::thread_s_write() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_0, FIFO_O_1_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, s_full_n.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
          esl_seteq<1,1,1>(s_full_n.read(), ap_const_logic_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
          esl_seteq<1,1,1>(s_full_n.read(), ap_const_logic_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && 
          esl_seteq<1,1,1>(s_full_n.read(), ap_const_logic_1)))) {
        s_write = ap_const_logic_1;
    } else {
        s_write = ap_const_logic_0;
    }
}

void uart_wrapper_do_action2::thread_tmp_1_fu_187_p1() {
    tmp_1_fu_187_p1 = buffer_fu_183_p1.read().range(8-1, 0);
}

void uart_wrapper_do_action2::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, FIFO_O_1_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, s_full_n.read())))) {
                ap_NS_fsm = ap_ST_fsm_state3;
            } else {
                ap_NS_fsm = ap_ST_fsm_state2;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(s_full_n.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state4;
            } else {
                ap_NS_fsm = ap_ST_fsm_state3;
            }
            break;
        case 8 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && esl_seteq<1,1,1>(s_full_n.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state5;
            } else {
                ap_NS_fsm = ap_ST_fsm_state4;
            }
            break;
        case 16 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && esl_seteq<1,1,1>(s_full_n.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state5;
            }
            break;
        default : 
            ap_NS_fsm =  (sc_lv<5>) ("XXXXX");
            break;
    }
}

}

