Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Sep 23 12:56:04 2023
| Host         : Gianluca running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RISCV_demonstrator_wrapper_timing_summary_routed.rpt -pb RISCV_demonstrator_wrapper_timing_summary_routed.pb -rpx RISCV_demonstrator_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : RISCV_demonstrator_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
DPIR-1     Warning           Asynchronous driver check                                         135         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (6)
7. checking multiple_clock (7551)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (7551)
---------------------------------
 There are 7551 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.568        0.000                      0                21181        0.015        0.000                      0                21181        2.000        0.000                       0                  7556  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                      ------------         ----------      --------------
clk_fpga_0                                 {0.000 10.000}       20.000          50.000          
sys_clk_pin                                {0.000 4.000}        8.000           125.000         
  clk_out1_RISCV_demonstrator_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_RISCV_demonstrator_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
sysclk                                     {0.000 4.000}        8.000           125.000         
  clk_out1_RISCV_demonstrator_clk_wiz_0    {0.000 20.000}       40.000          25.000          
  clkfbout_RISCV_demonstrator_clk_wiz_0    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_RISCV_demonstrator_clk_wiz_0_1        5.581        0.000                      0                15714        0.176        0.000                      0                15714       19.020        0.000                       0                  7552  
  clkfbout_RISCV_demonstrator_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  
sysclk                                                                                                                                                                                       2.000        0.000                       0                     1  
  clk_out1_RISCV_demonstrator_clk_wiz_0          5.568        0.000                      0                15714        0.176        0.000                      0                15714       19.020        0.000                       0                  7552  
  clkfbout_RISCV_demonstrator_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                               To Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                               --------                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_RISCV_demonstrator_clk_wiz_0    clk_out1_RISCV_demonstrator_clk_wiz_0_1        5.568        0.000                      0                15714        0.015        0.000                      0                15714  
clk_out1_RISCV_demonstrator_clk_wiz_0_1  clk_out1_RISCV_demonstrator_clk_wiz_0          5.568        0.000                      0                15714        0.015        0.000                      0                15714  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                               From Clock                               To Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                               ----------                               --------                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                        clk_out1_RISCV_demonstrator_clk_wiz_0    clk_out1_RISCV_demonstrator_clk_wiz_0         27.258        0.000                      0                 5467        1.428        0.000                      0                 5467  
**async_default**                        clk_out1_RISCV_demonstrator_clk_wiz_0_1  clk_out1_RISCV_demonstrator_clk_wiz_0         27.258        0.000                      0                 5467        1.268        0.000                      0                 5467  
**async_default**                        clk_out1_RISCV_demonstrator_clk_wiz_0    clk_out1_RISCV_demonstrator_clk_wiz_0_1       27.258        0.000                      0                 5467        1.268        0.000                      0                 5467  
**async_default**                        clk_out1_RISCV_demonstrator_clk_wiz_0_1  clk_out1_RISCV_demonstrator_clk_wiz_0_1       27.270        0.000                      0                 5467        1.428        0.000                      0                 5467  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                               From Clock                               To Clock                               
----------                               ----------                               --------                               
(none)                                                                            clk_out1_RISCV_demonstrator_clk_wiz_0    
(none)                                                                            clk_out1_RISCV_demonstrator_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                               From Clock                               To Clock                               
----------                               ----------                               --------                               
(none)                                   clk_out1_RISCV_demonstrator_clk_wiz_0                                             
(none)                                   clk_out1_RISCV_demonstrator_clk_wiz_0_1                                           
(none)                                   clkfbout_RISCV_demonstrator_clk_wiz_0                                             
(none)                                   clkfbout_RISCV_demonstrator_clk_wiz_0_1                                           
(none)                                                                            clk_out1_RISCV_demonstrator_clk_wiz_0    
(none)                                                                            clk_out1_RISCV_demonstrator_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.581ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        33.980ns  (logic 8.371ns (24.635%)  route 25.609ns (75.365%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT6=12 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.678ns = ( 38.322 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.175    31.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X60Y83         LUT6 (Prop_lut6_I5_O)        0.316    31.833 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[2]_i_3/O
                         net (fo=3, routed)           1.118    32.951    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_is_jmp_q_reg[26]_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I1_O)        0.124    33.075 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[1]_i_1/O
                         net (fo=1, routed)           0.000    33.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[0]
    SLICE_X40Y78         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.467    38.322    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X40Y78         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[1]/C
                         clock pessimism              0.453    38.775    
                         clock uncertainty           -0.147    38.627    
    SLICE_X40Y78         FDCE (Setup_fdce_C_D)        0.029    38.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[1]
  -------------------------------------------------------------------
                         required time                         38.656    
                         arrival time                         -33.075    
  -------------------------------------------------------------------
                         slack                                  5.581    

Slack (MET) :             5.646ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        33.964ns  (logic 8.371ns (24.647%)  route 25.593ns (75.353%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.681ns = ( 38.319 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.699    32.042    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I4_O)        0.316    32.358 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[22]_i_3/O
                         net (fo=1, routed)           0.578    32.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[22]_i_3_n_0
    SLICE_X46Y77         LUT5 (Prop_lut5_I2_O)        0.124    33.059 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[22]_i_1/O
                         net (fo=1, routed)           0.000    33.059    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[21]
    SLICE_X46Y77         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.464    38.319    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X46Y77         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[22]/C
                         clock pessimism              0.453    38.771    
                         clock uncertainty           -0.147    38.624    
    SLICE_X46Y77         FDCE (Setup_fdce_C_D)        0.081    38.705    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[22]
  -------------------------------------------------------------------
                         required time                         38.705    
                         arrival time                         -33.059    
  -------------------------------------------------------------------
                         slack                                  5.646    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        33.882ns  (logic 8.371ns (24.706%)  route 25.511ns (75.294%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT6=12 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 38.307 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.175    31.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X60Y83         LUT6 (Prop_lut6_I5_O)        0.316    31.833 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[2]_i_3/O
                         net (fo=3, routed)           1.020    32.853    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]_1
    SLICE_X51Y72         LUT6 (Prop_lut6_I2_O)        0.124    32.977 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_1/O
                         net (fo=1, routed)           0.000    32.977    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_1_n_0
    SLICE_X51Y72         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.452    38.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X51Y72         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]/C
                         clock pessimism              0.453    38.759    
                         clock uncertainty           -0.147    38.612    
    SLICE_X51Y72         FDCE (Setup_fdce_C_D)        0.029    38.641    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]
  -------------------------------------------------------------------
                         required time                         38.641    
                         arrival time                         -32.977    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        33.889ns  (logic 8.371ns (24.702%)  route 25.518ns (75.298%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 38.320 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.751    32.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X42Y80         LUT6 (Prop_lut6_I4_O)        0.316    32.410 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[11]_i_3/O
                         net (fo=1, routed)           0.450    32.860    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[11]_i_3_n_0
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.124    32.984 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[11]_i_1/O
                         net (fo=1, routed)           0.000    32.984    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[10]
    SLICE_X42Y77         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.465    38.320    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X42Y77         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[11]/C
                         clock pessimism              0.453    38.772    
                         clock uncertainty           -0.147    38.625    
    SLICE_X42Y77         FDCE (Setup_fdce_C_D)        0.077    38.702    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[11]
  -------------------------------------------------------------------
                         required time                         38.702    
                         arrival time                         -32.984    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        33.837ns  (logic 8.371ns (24.739%)  route 25.466ns (75.261%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT6=12 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.683ns = ( 38.317 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.175    31.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X60Y83         LUT6 (Prop_lut6_I5_O)        0.316    31.833 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[2]_i_3/O
                         net (fo=3, routed)           0.975    32.808    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_is_jmp_q_reg[26]_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I1_O)        0.124    32.932 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[2]_i_1/O
                         net (fo=1, routed)           0.000    32.932    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[1]
    SLICE_X49Y76         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.462    38.317    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X49Y76         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]/C
                         clock pessimism              0.453    38.770    
                         clock uncertainty           -0.147    38.622    
    SLICE_X49Y76         FDCE (Setup_fdce_C_D)        0.029    38.651    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]
  -------------------------------------------------------------------
                         required time                         38.651    
                         arrival time                         -32.932    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        33.684ns  (logic 8.371ns (24.852%)  route 25.313ns (75.148%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.676ns = ( 38.324 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.590    31.932    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I4_O)        0.316    32.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[27]_i_3/O
                         net (fo=1, routed)           0.407    32.655    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[27]_i_3_n_0
    SLICE_X43Y81         LUT5 (Prop_lut5_I2_O)        0.124    32.779 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[27]_i_1/O
                         net (fo=1, routed)           0.000    32.779    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[26]
    SLICE_X43Y81         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.469    38.324    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X43Y81         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[27]/C
                         clock pessimism              0.453    38.777    
                         clock uncertainty           -0.147    38.629    
    SLICE_X43Y81         FDCE (Setup_fdce_C_D)        0.031    38.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[27]
  -------------------------------------------------------------------
                         required time                         38.660    
                         arrival time                         -32.779    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        33.621ns  (logic 8.371ns (24.898%)  route 25.250ns (75.102%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 38.323 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.531    31.873    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I4_O)        0.316    32.189 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[18]_i_3/O
                         net (fo=1, routed)           0.403    32.592    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[18]_i_3_n_0
    SLICE_X41Y80         LUT5 (Prop_lut5_I2_O)        0.124    32.716 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[18]_i_1/O
                         net (fo=1, routed)           0.000    32.716    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[17]
    SLICE_X41Y80         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.468    38.323    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X41Y80         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[18]/C
                         clock pessimism              0.453    38.776    
                         clock uncertainty           -0.147    38.628    
    SLICE_X41Y80         FDCE (Setup_fdce_C_D)        0.029    38.657    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[18]
  -------------------------------------------------------------------
                         required time                         38.657    
                         arrival time                         -32.716    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        33.594ns  (logic 8.371ns (24.918%)  route 25.223ns (75.082%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 38.320 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.428    31.770    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I4_O)        0.316    32.086 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[20]_i_3/O
                         net (fo=1, routed)           0.479    32.565    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[20]_i_3_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I2_O)        0.124    32.689 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[20]_i_1/O
                         net (fo=1, routed)           0.000    32.689    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[19]
    SLICE_X43Y77         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.465    38.320    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X43Y77         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[20]/C
                         clock pessimism              0.453    38.772    
                         clock uncertainty           -0.147    38.625    
    SLICE_X43Y77         FDCE (Setup_fdce_C_D)        0.029    38.654    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[20]
  -------------------------------------------------------------------
                         required time                         38.654    
                         arrival time                         -32.689    
  -------------------------------------------------------------------
                         slack                                  5.965    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        33.637ns  (logic 8.371ns (24.886%)  route 25.266ns (75.114%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.681ns = ( 38.319 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.453    31.796    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I4_O)        0.316    32.112 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[21]_i_3/O
                         net (fo=1, routed)           0.496    32.608    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[21]_i_3_n_0
    SLICE_X46Y77         LUT5 (Prop_lut5_I2_O)        0.124    32.732 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[21]_i_1/O
                         net (fo=1, routed)           0.000    32.732    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[20]
    SLICE_X46Y77         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.464    38.319    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X46Y77         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[21]/C
                         clock pessimism              0.453    38.771    
                         clock uncertainty           -0.147    38.624    
    SLICE_X46Y77         FDCE (Setup_fdce_C_D)        0.077    38.701    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[21]
  -------------------------------------------------------------------
                         required time                         38.701    
                         arrival time                         -32.732    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        33.603ns  (logic 8.371ns (24.911%)  route 25.232ns (75.089%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 38.323 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.751    32.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X42Y80         LUT6 (Prop_lut6_I4_O)        0.316    32.410 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[19]_i_3/O
                         net (fo=1, routed)           0.165    32.575    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[19]_i_3_n_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.124    32.699 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[19]_i_1/O
                         net (fo=1, routed)           0.000    32.699    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[18]
    SLICE_X42Y80         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.468    38.323    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X42Y80         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[19]/C
                         clock pessimism              0.453    38.776    
                         clock uncertainty           -0.147    38.628    
    SLICE_X42Y80         FDCE (Setup_fdce_C_D)        0.077    38.705    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[19]
  -------------------------------------------------------------------
                         required time                         38.705    
                         arrival time                         -32.699    
  -------------------------------------------------------------------
                         slack                                  6.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.764%)  route 0.161ns (53.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.655    -0.552    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y112        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.161    -0.251    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X30Y111        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.928    -0.787    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y111        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism              0.252    -0.535    
    SLICE_X30Y111        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.426    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[88]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.547    -0.661    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X36Y70         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.164    -0.497 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[24]/Q
                         net (fo=2, routed)           0.082    -0.414    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q[24]
    SLICE_X37Y70         LUT4 (Prop_lut4_I1_O)        0.048    -0.366 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[88]_i_1/O
                         net (fo=1, routed)           0.000    -0.366    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[88]_i_1_n_0
    SLICE_X37Y70         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.813    -0.902    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X37Y70         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[88]/C
                         clock pessimism              0.255    -0.648    
    SLICE_X37Y70         FDCE (Hold_fdce_C_D)         0.105    -0.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[88]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.637%)  route 0.161ns (53.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.655    -0.552    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y112        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.161    -0.250    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X30Y111        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.928    -0.787    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y111        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism              0.252    -0.535    
    SLICE_X30Y111        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.427    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.560    -0.648    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X49Y42         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[4]/Q
                         net (fo=1, routed)           0.097    -0.410    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[31]_2[4]
    SLICE_X48Y42         LUT6 (Prop_lut6_I2_O)        0.045    -0.365 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.365    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q[4]
    SLICE_X48Y42         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.828    -0.887    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X48Y42         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[4]/C
                         clock pessimism              0.253    -0.635    
    SLICE_X48Y42         FDCE (Hold_fdce_C_D)         0.091    -0.544    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.577    -0.631    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X60Y61         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.490 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[17]/Q
                         net (fo=2, routed)           0.098    -0.392    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q[17]
    SLICE_X61Y61         LUT6 (Prop_lut6_I2_O)        0.045    -0.347 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/branch_target_q[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.347    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile_n_212
    SLICE_X61Y61         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.846    -0.869    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X61Y61         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[17]/C
                         clock pessimism              0.252    -0.618    
    SLICE_X61Y61         FDCE (Hold_fdce_C_D)         0.091    -0.527    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.585    -0.623    RISCV_demonstrator_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X24Y32         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/Q
                         net (fo=1, routed)           0.119    -0.363    RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[1]
    SLICE_X25Y32         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.851    -0.864    RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X25Y32         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism              0.255    -0.610    
    SLICE_X25Y32         FDRE (Hold_fdre_C_D)         0.066    -0.544    RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.654    -0.553    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y109        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.170    -0.242    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X26Y110        SRLC32E                                      r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.927    -0.788    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y110        SRLC32E                                      r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism              0.250    -0.538    
    SLICE_X26Y110        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.423    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.639    -0.568    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X39Y100        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[45]/Q
                         net (fo=1, routed)           0.140    -0.287    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[45]
    SLICE_X38Y100        LUT3 (Prop_lut3_I2_O)        0.046    -0.241 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[45]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.241    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[45]_i_1__0_n_0
    SLICE_X38Y100        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.911    -0.804    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X38Y100        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[45]/C
                         clock pessimism              0.249    -0.555    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.131    -0.424    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[45]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.573    -0.635    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y93         FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[12]/Q
                         net (fo=1, routed)           0.140    -0.353    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[12]
    SLICE_X26Y93         LUT3 (Prop_lut3_I2_O)        0.046    -0.307 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[12]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.307    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[12]_i_1__2_n_0
    SLICE_X26Y93         FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.843    -0.872    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X26Y93         FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]/C
                         clock pessimism              0.251    -0.622    
    SLICE_X26Y93         FDRE (Hold_fdre_C_D)         0.131    -0.491    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[0][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.560    -0.648    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/clk
    SLICE_X33Y36         FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.507 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[0][19]/Q
                         net (fo=1, routed)           0.140    -0.366    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[0]_1[19]
    SLICE_X32Y36         LUT3 (Prop_lut3_I2_O)        0.046    -0.320 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/m_axil_araddr[19]_INST_0/O
                         net (fo=1, routed)           0.000    -0.320    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[19]
    SLICE_X32Y36         FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y36         FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/C
                         clock pessimism              0.256    -0.635    
    SLICE_X32Y36         FDRE (Hold_fdre_C_D)         0.131    -0.504    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_RISCV_demonstrator_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y1      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y3      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y4      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X3Y4      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X3Y1      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X4Y1      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X3Y9      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y3      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y0      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_4_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y1      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_4_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y91     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y91     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y89     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y89     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y89     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y89     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y89     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y89     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y92     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y92     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y91     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y91     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y89     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y89     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y89     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y89     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y89     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y89     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y92     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y92     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_RISCV_demonstrator_clk_wiz_0_1
  To Clock:  clkfbout_RISCV_demonstrator_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_RISCV_demonstrator_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   RISCV_demonstrator_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.980ns  (logic 8.371ns (24.635%)  route 25.609ns (75.365%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT6=12 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.678ns = ( 38.322 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.175    31.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X60Y83         LUT6 (Prop_lut6_I5_O)        0.316    31.833 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[2]_i_3/O
                         net (fo=3, routed)           1.118    32.951    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_is_jmp_q_reg[26]_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I1_O)        0.124    33.075 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[1]_i_1/O
                         net (fo=1, routed)           0.000    33.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[0]
    SLICE_X40Y78         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.467    38.322    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X40Y78         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[1]/C
                         clock pessimism              0.453    38.775    
                         clock uncertainty           -0.160    38.614    
    SLICE_X40Y78         FDCE (Setup_fdce_C_D)        0.029    38.643    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[1]
  -------------------------------------------------------------------
                         required time                         38.643    
                         arrival time                         -33.075    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.633ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.964ns  (logic 8.371ns (24.647%)  route 25.593ns (75.353%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.681ns = ( 38.319 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.699    32.042    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I4_O)        0.316    32.358 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[22]_i_3/O
                         net (fo=1, routed)           0.578    32.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[22]_i_3_n_0
    SLICE_X46Y77         LUT5 (Prop_lut5_I2_O)        0.124    33.059 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[22]_i_1/O
                         net (fo=1, routed)           0.000    33.059    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[21]
    SLICE_X46Y77         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.464    38.319    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X46Y77         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[22]/C
                         clock pessimism              0.453    38.771    
                         clock uncertainty           -0.160    38.611    
    SLICE_X46Y77         FDCE (Setup_fdce_C_D)        0.081    38.692    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[22]
  -------------------------------------------------------------------
                         required time                         38.692    
                         arrival time                         -33.059    
  -------------------------------------------------------------------
                         slack                                  5.633    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.882ns  (logic 8.371ns (24.706%)  route 25.511ns (75.294%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT6=12 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 38.307 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.175    31.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X60Y83         LUT6 (Prop_lut6_I5_O)        0.316    31.833 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[2]_i_3/O
                         net (fo=3, routed)           1.020    32.853    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]_1
    SLICE_X51Y72         LUT6 (Prop_lut6_I2_O)        0.124    32.977 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_1/O
                         net (fo=1, routed)           0.000    32.977    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_1_n_0
    SLICE_X51Y72         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.452    38.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X51Y72         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]/C
                         clock pessimism              0.453    38.759    
                         clock uncertainty           -0.160    38.599    
    SLICE_X51Y72         FDCE (Setup_fdce_C_D)        0.029    38.628    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]
  -------------------------------------------------------------------
                         required time                         38.628    
                         arrival time                         -32.977    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.889ns  (logic 8.371ns (24.702%)  route 25.518ns (75.298%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 38.320 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.751    32.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X42Y80         LUT6 (Prop_lut6_I4_O)        0.316    32.410 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[11]_i_3/O
                         net (fo=1, routed)           0.450    32.860    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[11]_i_3_n_0
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.124    32.984 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[11]_i_1/O
                         net (fo=1, routed)           0.000    32.984    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[10]
    SLICE_X42Y77         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.465    38.320    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X42Y77         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[11]/C
                         clock pessimism              0.453    38.772    
                         clock uncertainty           -0.160    38.612    
    SLICE_X42Y77         FDCE (Setup_fdce_C_D)        0.077    38.689    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[11]
  -------------------------------------------------------------------
                         required time                         38.689    
                         arrival time                         -32.984    
  -------------------------------------------------------------------
                         slack                                  5.705    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.837ns  (logic 8.371ns (24.739%)  route 25.466ns (75.261%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT6=12 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.683ns = ( 38.317 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.175    31.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X60Y83         LUT6 (Prop_lut6_I5_O)        0.316    31.833 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[2]_i_3/O
                         net (fo=3, routed)           0.975    32.808    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_is_jmp_q_reg[26]_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I1_O)        0.124    32.932 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[2]_i_1/O
                         net (fo=1, routed)           0.000    32.932    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[1]
    SLICE_X49Y76         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.462    38.317    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X49Y76         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]/C
                         clock pessimism              0.453    38.770    
                         clock uncertainty           -0.160    38.609    
    SLICE_X49Y76         FDCE (Setup_fdce_C_D)        0.029    38.638    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]
  -------------------------------------------------------------------
                         required time                         38.638    
                         arrival time                         -32.932    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.868ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.684ns  (logic 8.371ns (24.852%)  route 25.313ns (75.148%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.676ns = ( 38.324 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.590    31.932    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I4_O)        0.316    32.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[27]_i_3/O
                         net (fo=1, routed)           0.407    32.655    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[27]_i_3_n_0
    SLICE_X43Y81         LUT5 (Prop_lut5_I2_O)        0.124    32.779 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[27]_i_1/O
                         net (fo=1, routed)           0.000    32.779    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[26]
    SLICE_X43Y81         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.469    38.324    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X43Y81         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[27]/C
                         clock pessimism              0.453    38.777    
                         clock uncertainty           -0.160    38.616    
    SLICE_X43Y81         FDCE (Setup_fdce_C_D)        0.031    38.647    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[27]
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                         -32.779    
  -------------------------------------------------------------------
                         slack                                  5.868    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.621ns  (logic 8.371ns (24.898%)  route 25.250ns (75.102%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 38.323 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.531    31.873    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I4_O)        0.316    32.189 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[18]_i_3/O
                         net (fo=1, routed)           0.403    32.592    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[18]_i_3_n_0
    SLICE_X41Y80         LUT5 (Prop_lut5_I2_O)        0.124    32.716 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[18]_i_1/O
                         net (fo=1, routed)           0.000    32.716    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[17]
    SLICE_X41Y80         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.468    38.323    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X41Y80         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[18]/C
                         clock pessimism              0.453    38.776    
                         clock uncertainty           -0.160    38.615    
    SLICE_X41Y80         FDCE (Setup_fdce_C_D)        0.029    38.644    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[18]
  -------------------------------------------------------------------
                         required time                         38.644    
                         arrival time                         -32.716    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.594ns  (logic 8.371ns (24.918%)  route 25.223ns (75.082%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 38.320 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.428    31.770    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I4_O)        0.316    32.086 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[20]_i_3/O
                         net (fo=1, routed)           0.479    32.565    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[20]_i_3_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I2_O)        0.124    32.689 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[20]_i_1/O
                         net (fo=1, routed)           0.000    32.689    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[19]
    SLICE_X43Y77         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.465    38.320    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X43Y77         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[20]/C
                         clock pessimism              0.453    38.772    
                         clock uncertainty           -0.160    38.612    
    SLICE_X43Y77         FDCE (Setup_fdce_C_D)        0.029    38.641    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[20]
  -------------------------------------------------------------------
                         required time                         38.641    
                         arrival time                         -32.689    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.956ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.637ns  (logic 8.371ns (24.886%)  route 25.266ns (75.114%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.681ns = ( 38.319 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.453    31.796    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I4_O)        0.316    32.112 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[21]_i_3/O
                         net (fo=1, routed)           0.496    32.608    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[21]_i_3_n_0
    SLICE_X46Y77         LUT5 (Prop_lut5_I2_O)        0.124    32.732 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[21]_i_1/O
                         net (fo=1, routed)           0.000    32.732    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[20]
    SLICE_X46Y77         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.464    38.319    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X46Y77         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[21]/C
                         clock pessimism              0.453    38.771    
                         clock uncertainty           -0.160    38.611    
    SLICE_X46Y77         FDCE (Setup_fdce_C_D)        0.077    38.688    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[21]
  -------------------------------------------------------------------
                         required time                         38.688    
                         arrival time                         -32.732    
  -------------------------------------------------------------------
                         slack                                  5.956    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.603ns  (logic 8.371ns (24.911%)  route 25.232ns (75.089%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 38.323 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.751    32.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X42Y80         LUT6 (Prop_lut6_I4_O)        0.316    32.410 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[19]_i_3/O
                         net (fo=1, routed)           0.165    32.575    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[19]_i_3_n_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.124    32.699 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[19]_i_1/O
                         net (fo=1, routed)           0.000    32.699    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[18]
    SLICE_X42Y80         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.468    38.323    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X42Y80         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[19]/C
                         clock pessimism              0.453    38.776    
                         clock uncertainty           -0.160    38.615    
    SLICE_X42Y80         FDCE (Setup_fdce_C_D)        0.077    38.692    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[19]
  -------------------------------------------------------------------
                         required time                         38.692    
                         arrival time                         -32.699    
  -------------------------------------------------------------------
                         slack                                  5.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.764%)  route 0.161ns (53.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.655    -0.552    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y112        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.161    -0.251    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X30Y111        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.928    -0.787    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y111        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism              0.252    -0.535    
    SLICE_X30Y111        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.426    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[88]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.547    -0.661    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X36Y70         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.164    -0.497 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[24]/Q
                         net (fo=2, routed)           0.082    -0.414    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q[24]
    SLICE_X37Y70         LUT4 (Prop_lut4_I1_O)        0.048    -0.366 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[88]_i_1/O
                         net (fo=1, routed)           0.000    -0.366    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[88]_i_1_n_0
    SLICE_X37Y70         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.813    -0.902    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X37Y70         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[88]/C
                         clock pessimism              0.255    -0.648    
    SLICE_X37Y70         FDCE (Hold_fdce_C_D)         0.105    -0.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[88]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.637%)  route 0.161ns (53.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.655    -0.552    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y112        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.161    -0.250    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X30Y111        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.928    -0.787    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y111        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism              0.252    -0.535    
    SLICE_X30Y111        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.427    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.560    -0.648    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X49Y42         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[4]/Q
                         net (fo=1, routed)           0.097    -0.410    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[31]_2[4]
    SLICE_X48Y42         LUT6 (Prop_lut6_I2_O)        0.045    -0.365 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.365    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q[4]
    SLICE_X48Y42         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.828    -0.887    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X48Y42         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[4]/C
                         clock pessimism              0.253    -0.635    
    SLICE_X48Y42         FDCE (Hold_fdce_C_D)         0.091    -0.544    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.577    -0.631    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X60Y61         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.490 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[17]/Q
                         net (fo=2, routed)           0.098    -0.392    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q[17]
    SLICE_X61Y61         LUT6 (Prop_lut6_I2_O)        0.045    -0.347 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/branch_target_q[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.347    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile_n_212
    SLICE_X61Y61         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.846    -0.869    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X61Y61         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[17]/C
                         clock pessimism              0.252    -0.618    
    SLICE_X61Y61         FDCE (Hold_fdce_C_D)         0.091    -0.527    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.585    -0.623    RISCV_demonstrator_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X24Y32         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/Q
                         net (fo=1, routed)           0.119    -0.363    RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[1]
    SLICE_X25Y32         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.851    -0.864    RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X25Y32         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism              0.255    -0.610    
    SLICE_X25Y32         FDRE (Hold_fdre_C_D)         0.066    -0.544    RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.654    -0.553    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y109        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.170    -0.242    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X26Y110        SRLC32E                                      r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.927    -0.788    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y110        SRLC32E                                      r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism              0.250    -0.538    
    SLICE_X26Y110        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.423    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.639    -0.568    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X39Y100        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[45]/Q
                         net (fo=1, routed)           0.140    -0.287    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[45]
    SLICE_X38Y100        LUT3 (Prop_lut3_I2_O)        0.046    -0.241 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[45]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.241    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[45]_i_1__0_n_0
    SLICE_X38Y100        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.911    -0.804    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X38Y100        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[45]/C
                         clock pessimism              0.249    -0.555    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.131    -0.424    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[45]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.573    -0.635    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y93         FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[12]/Q
                         net (fo=1, routed)           0.140    -0.353    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[12]
    SLICE_X26Y93         LUT3 (Prop_lut3_I2_O)        0.046    -0.307 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[12]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.307    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[12]_i_1__2_n_0
    SLICE_X26Y93         FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.843    -0.872    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X26Y93         FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]/C
                         clock pessimism              0.251    -0.622    
    SLICE_X26Y93         FDRE (Hold_fdre_C_D)         0.131    -0.491    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[0][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.560    -0.648    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/clk
    SLICE_X33Y36         FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.507 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[0][19]/Q
                         net (fo=1, routed)           0.140    -0.366    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[0]_1[19]
    SLICE_X32Y36         LUT3 (Prop_lut3_I2_O)        0.046    -0.320 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/m_axil_araddr[19]_INST_0/O
                         net (fo=1, routed)           0.000    -0.320    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[19]
    SLICE_X32Y36         FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y36         FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/C
                         clock pessimism              0.256    -0.635    
    SLICE_X32Y36         FDRE (Hold_fdre_C_D)         0.131    -0.504    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_RISCV_demonstrator_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y1      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y3      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y4      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X3Y4      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X3Y1      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X4Y1      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X3Y9      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y3      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y0      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_4_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y1      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_4_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y91     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y91     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y89     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y89     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y89     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y89     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y89     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y89     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y92     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y92     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y91     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y91     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y89     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y89     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y89     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y89     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y89     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y89     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y92     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X26Y92     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_RISCV_demonstrator_clk_wiz_0
  To Clock:  clkfbout_RISCV_demonstrator_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_RISCV_demonstrator_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   RISCV_demonstrator_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.980ns  (logic 8.371ns (24.635%)  route 25.609ns (75.365%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT6=12 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.678ns = ( 38.322 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.175    31.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X60Y83         LUT6 (Prop_lut6_I5_O)        0.316    31.833 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[2]_i_3/O
                         net (fo=3, routed)           1.118    32.951    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_is_jmp_q_reg[26]_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I1_O)        0.124    33.075 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[1]_i_1/O
                         net (fo=1, routed)           0.000    33.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[0]
    SLICE_X40Y78         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.467    38.322    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X40Y78         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[1]/C
                         clock pessimism              0.453    38.775    
                         clock uncertainty           -0.160    38.614    
    SLICE_X40Y78         FDCE (Setup_fdce_C_D)        0.029    38.643    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[1]
  -------------------------------------------------------------------
                         required time                         38.643    
                         arrival time                         -33.075    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.633ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.964ns  (logic 8.371ns (24.647%)  route 25.593ns (75.353%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.681ns = ( 38.319 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.699    32.042    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I4_O)        0.316    32.358 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[22]_i_3/O
                         net (fo=1, routed)           0.578    32.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[22]_i_3_n_0
    SLICE_X46Y77         LUT5 (Prop_lut5_I2_O)        0.124    33.059 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[22]_i_1/O
                         net (fo=1, routed)           0.000    33.059    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[21]
    SLICE_X46Y77         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.464    38.319    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X46Y77         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[22]/C
                         clock pessimism              0.453    38.771    
                         clock uncertainty           -0.160    38.611    
    SLICE_X46Y77         FDCE (Setup_fdce_C_D)        0.081    38.692    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[22]
  -------------------------------------------------------------------
                         required time                         38.692    
                         arrival time                         -33.059    
  -------------------------------------------------------------------
                         slack                                  5.633    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.882ns  (logic 8.371ns (24.706%)  route 25.511ns (75.294%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT6=12 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 38.307 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.175    31.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X60Y83         LUT6 (Prop_lut6_I5_O)        0.316    31.833 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[2]_i_3/O
                         net (fo=3, routed)           1.020    32.853    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]_1
    SLICE_X51Y72         LUT6 (Prop_lut6_I2_O)        0.124    32.977 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_1/O
                         net (fo=1, routed)           0.000    32.977    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_1_n_0
    SLICE_X51Y72         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.452    38.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X51Y72         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]/C
                         clock pessimism              0.453    38.759    
                         clock uncertainty           -0.160    38.599    
    SLICE_X51Y72         FDCE (Setup_fdce_C_D)        0.029    38.628    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]
  -------------------------------------------------------------------
                         required time                         38.628    
                         arrival time                         -32.977    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.889ns  (logic 8.371ns (24.702%)  route 25.518ns (75.298%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 38.320 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.751    32.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X42Y80         LUT6 (Prop_lut6_I4_O)        0.316    32.410 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[11]_i_3/O
                         net (fo=1, routed)           0.450    32.860    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[11]_i_3_n_0
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.124    32.984 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[11]_i_1/O
                         net (fo=1, routed)           0.000    32.984    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[10]
    SLICE_X42Y77         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.465    38.320    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X42Y77         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[11]/C
                         clock pessimism              0.453    38.772    
                         clock uncertainty           -0.160    38.612    
    SLICE_X42Y77         FDCE (Setup_fdce_C_D)        0.077    38.689    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[11]
  -------------------------------------------------------------------
                         required time                         38.689    
                         arrival time                         -32.984    
  -------------------------------------------------------------------
                         slack                                  5.705    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.837ns  (logic 8.371ns (24.739%)  route 25.466ns (75.261%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT6=12 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.683ns = ( 38.317 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.175    31.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X60Y83         LUT6 (Prop_lut6_I5_O)        0.316    31.833 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[2]_i_3/O
                         net (fo=3, routed)           0.975    32.808    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_is_jmp_q_reg[26]_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I1_O)        0.124    32.932 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[2]_i_1/O
                         net (fo=1, routed)           0.000    32.932    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[1]
    SLICE_X49Y76         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.462    38.317    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X49Y76         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]/C
                         clock pessimism              0.453    38.770    
                         clock uncertainty           -0.160    38.609    
    SLICE_X49Y76         FDCE (Setup_fdce_C_D)        0.029    38.638    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]
  -------------------------------------------------------------------
                         required time                         38.638    
                         arrival time                         -32.932    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.868ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.684ns  (logic 8.371ns (24.852%)  route 25.313ns (75.148%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.676ns = ( 38.324 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.590    31.932    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I4_O)        0.316    32.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[27]_i_3/O
                         net (fo=1, routed)           0.407    32.655    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[27]_i_3_n_0
    SLICE_X43Y81         LUT5 (Prop_lut5_I2_O)        0.124    32.779 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[27]_i_1/O
                         net (fo=1, routed)           0.000    32.779    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[26]
    SLICE_X43Y81         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.469    38.324    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X43Y81         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[27]/C
                         clock pessimism              0.453    38.777    
                         clock uncertainty           -0.160    38.616    
    SLICE_X43Y81         FDCE (Setup_fdce_C_D)        0.031    38.647    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[27]
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                         -32.779    
  -------------------------------------------------------------------
                         slack                                  5.868    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.621ns  (logic 8.371ns (24.898%)  route 25.250ns (75.102%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 38.323 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.531    31.873    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I4_O)        0.316    32.189 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[18]_i_3/O
                         net (fo=1, routed)           0.403    32.592    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[18]_i_3_n_0
    SLICE_X41Y80         LUT5 (Prop_lut5_I2_O)        0.124    32.716 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[18]_i_1/O
                         net (fo=1, routed)           0.000    32.716    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[17]
    SLICE_X41Y80         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.468    38.323    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X41Y80         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[18]/C
                         clock pessimism              0.453    38.776    
                         clock uncertainty           -0.160    38.615    
    SLICE_X41Y80         FDCE (Setup_fdce_C_D)        0.029    38.644    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[18]
  -------------------------------------------------------------------
                         required time                         38.644    
                         arrival time                         -32.716    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.594ns  (logic 8.371ns (24.918%)  route 25.223ns (75.082%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 38.320 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.428    31.770    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I4_O)        0.316    32.086 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[20]_i_3/O
                         net (fo=1, routed)           0.479    32.565    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[20]_i_3_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I2_O)        0.124    32.689 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[20]_i_1/O
                         net (fo=1, routed)           0.000    32.689    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[19]
    SLICE_X43Y77         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.465    38.320    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X43Y77         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[20]/C
                         clock pessimism              0.453    38.772    
                         clock uncertainty           -0.160    38.612    
    SLICE_X43Y77         FDCE (Setup_fdce_C_D)        0.029    38.641    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[20]
  -------------------------------------------------------------------
                         required time                         38.641    
                         arrival time                         -32.689    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.956ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.637ns  (logic 8.371ns (24.886%)  route 25.266ns (75.114%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.681ns = ( 38.319 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.453    31.796    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I4_O)        0.316    32.112 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[21]_i_3/O
                         net (fo=1, routed)           0.496    32.608    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[21]_i_3_n_0
    SLICE_X46Y77         LUT5 (Prop_lut5_I2_O)        0.124    32.732 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[21]_i_1/O
                         net (fo=1, routed)           0.000    32.732    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[20]
    SLICE_X46Y77         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.464    38.319    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X46Y77         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[21]/C
                         clock pessimism              0.453    38.771    
                         clock uncertainty           -0.160    38.611    
    SLICE_X46Y77         FDCE (Setup_fdce_C_D)        0.077    38.688    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[21]
  -------------------------------------------------------------------
                         required time                         38.688    
                         arrival time                         -32.732    
  -------------------------------------------------------------------
                         slack                                  5.956    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.603ns  (logic 8.371ns (24.911%)  route 25.232ns (75.089%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 38.323 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.751    32.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X42Y80         LUT6 (Prop_lut6_I4_O)        0.316    32.410 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[19]_i_3/O
                         net (fo=1, routed)           0.165    32.575    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[19]_i_3_n_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.124    32.699 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[19]_i_1/O
                         net (fo=1, routed)           0.000    32.699    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[18]
    SLICE_X42Y80         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.468    38.323    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X42Y80         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[19]/C
                         clock pessimism              0.453    38.776    
                         clock uncertainty           -0.160    38.615    
    SLICE_X42Y80         FDCE (Setup_fdce_C_D)        0.077    38.692    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[19]
  -------------------------------------------------------------------
                         required time                         38.692    
                         arrival time                         -32.699    
  -------------------------------------------------------------------
                         slack                                  5.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.764%)  route 0.161ns (53.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.655    -0.552    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y112        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.161    -0.251    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X30Y111        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.928    -0.787    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y111        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism              0.252    -0.535    
                         clock uncertainty            0.160    -0.375    
    SLICE_X30Y111        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.266    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[88]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.547    -0.661    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X36Y70         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.164    -0.497 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[24]/Q
                         net (fo=2, routed)           0.082    -0.414    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q[24]
    SLICE_X37Y70         LUT4 (Prop_lut4_I1_O)        0.048    -0.366 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[88]_i_1/O
                         net (fo=1, routed)           0.000    -0.366    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[88]_i_1_n_0
    SLICE_X37Y70         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.813    -0.902    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X37Y70         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[88]/C
                         clock pessimism              0.255    -0.648    
                         clock uncertainty            0.160    -0.487    
    SLICE_X37Y70         FDCE (Hold_fdce_C_D)         0.105    -0.382    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[88]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.637%)  route 0.161ns (53.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.655    -0.552    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y112        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.161    -0.250    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X30Y111        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.928    -0.787    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y111        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism              0.252    -0.535    
                         clock uncertainty            0.160    -0.375    
    SLICE_X30Y111        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.267    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.560    -0.648    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X49Y42         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[4]/Q
                         net (fo=1, routed)           0.097    -0.410    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[31]_2[4]
    SLICE_X48Y42         LUT6 (Prop_lut6_I2_O)        0.045    -0.365 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.365    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q[4]
    SLICE_X48Y42         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.828    -0.887    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X48Y42         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[4]/C
                         clock pessimism              0.253    -0.635    
                         clock uncertainty            0.160    -0.474    
    SLICE_X48Y42         FDCE (Hold_fdce_C_D)         0.091    -0.383    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.577    -0.631    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X60Y61         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.490 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[17]/Q
                         net (fo=2, routed)           0.098    -0.392    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q[17]
    SLICE_X61Y61         LUT6 (Prop_lut6_I2_O)        0.045    -0.347 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/branch_target_q[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.347    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile_n_212
    SLICE_X61Y61         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.846    -0.869    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X61Y61         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[17]/C
                         clock pessimism              0.252    -0.618    
                         clock uncertainty            0.160    -0.457    
    SLICE_X61Y61         FDCE (Hold_fdce_C_D)         0.091    -0.366    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.585    -0.623    RISCV_demonstrator_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X24Y32         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/Q
                         net (fo=1, routed)           0.119    -0.363    RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[1]
    SLICE_X25Y32         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.851    -0.864    RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X25Y32         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism              0.255    -0.610    
                         clock uncertainty            0.160    -0.449    
    SLICE_X25Y32         FDRE (Hold_fdre_C_D)         0.066    -0.383    RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.654    -0.553    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y109        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.170    -0.242    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X26Y110        SRLC32E                                      r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.927    -0.788    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y110        SRLC32E                                      r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism              0.250    -0.538    
                         clock uncertainty            0.160    -0.378    
    SLICE_X26Y110        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.263    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.639    -0.568    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X39Y100        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[45]/Q
                         net (fo=1, routed)           0.140    -0.287    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[45]
    SLICE_X38Y100        LUT3 (Prop_lut3_I2_O)        0.046    -0.241 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[45]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.241    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[45]_i_1__0_n_0
    SLICE_X38Y100        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.911    -0.804    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X38Y100        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[45]/C
                         clock pessimism              0.249    -0.555    
                         clock uncertainty            0.160    -0.395    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.131    -0.264    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[45]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.573    -0.635    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y93         FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[12]/Q
                         net (fo=1, routed)           0.140    -0.353    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[12]
    SLICE_X26Y93         LUT3 (Prop_lut3_I2_O)        0.046    -0.307 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[12]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.307    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[12]_i_1__2_n_0
    SLICE_X26Y93         FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.843    -0.872    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X26Y93         FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]/C
                         clock pessimism              0.251    -0.622    
                         clock uncertainty            0.160    -0.461    
    SLICE_X26Y93         FDRE (Hold_fdre_C_D)         0.131    -0.330    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[0][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.560    -0.648    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/clk
    SLICE_X33Y36         FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.507 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[0][19]/Q
                         net (fo=1, routed)           0.140    -0.366    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[0]_1[19]
    SLICE_X32Y36         LUT3 (Prop_lut3_I2_O)        0.046    -0.320 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/m_axil_araddr[19]_INST_0/O
                         net (fo=1, routed)           0.000    -0.320    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[19]
    SLICE_X32Y36         FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y36         FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/C
                         clock pessimism              0.256    -0.635    
                         clock uncertainty            0.160    -0.474    
    SLICE_X32Y36         FDRE (Hold_fdre_C_D)         0.131    -0.343    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.023    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        33.980ns  (logic 8.371ns (24.635%)  route 25.609ns (75.365%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT6=12 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.678ns = ( 38.322 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.175    31.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X60Y83         LUT6 (Prop_lut6_I5_O)        0.316    31.833 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[2]_i_3/O
                         net (fo=3, routed)           1.118    32.951    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_is_jmp_q_reg[26]_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I1_O)        0.124    33.075 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[1]_i_1/O
                         net (fo=1, routed)           0.000    33.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[0]
    SLICE_X40Y78         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.467    38.322    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X40Y78         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[1]/C
                         clock pessimism              0.453    38.775    
                         clock uncertainty           -0.160    38.614    
    SLICE_X40Y78         FDCE (Setup_fdce_C_D)        0.029    38.643    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[1]
  -------------------------------------------------------------------
                         required time                         38.643    
                         arrival time                         -33.075    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.633ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        33.964ns  (logic 8.371ns (24.647%)  route 25.593ns (75.353%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.681ns = ( 38.319 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.699    32.042    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I4_O)        0.316    32.358 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[22]_i_3/O
                         net (fo=1, routed)           0.578    32.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[22]_i_3_n_0
    SLICE_X46Y77         LUT5 (Prop_lut5_I2_O)        0.124    33.059 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[22]_i_1/O
                         net (fo=1, routed)           0.000    33.059    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[21]
    SLICE_X46Y77         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.464    38.319    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X46Y77         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[22]/C
                         clock pessimism              0.453    38.771    
                         clock uncertainty           -0.160    38.611    
    SLICE_X46Y77         FDCE (Setup_fdce_C_D)        0.081    38.692    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[22]
  -------------------------------------------------------------------
                         required time                         38.692    
                         arrival time                         -33.059    
  -------------------------------------------------------------------
                         slack                                  5.633    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        33.882ns  (logic 8.371ns (24.706%)  route 25.511ns (75.294%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT6=12 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 38.307 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.175    31.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X60Y83         LUT6 (Prop_lut6_I5_O)        0.316    31.833 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[2]_i_3/O
                         net (fo=3, routed)           1.020    32.853    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]_1
    SLICE_X51Y72         LUT6 (Prop_lut6_I2_O)        0.124    32.977 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_1/O
                         net (fo=1, routed)           0.000    32.977    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_1_n_0
    SLICE_X51Y72         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.452    38.307    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X51Y72         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]/C
                         clock pessimism              0.453    38.759    
                         clock uncertainty           -0.160    38.599    
    SLICE_X51Y72         FDCE (Setup_fdce_C_D)        0.029    38.628    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q_reg[0]
  -------------------------------------------------------------------
                         required time                         38.628    
                         arrival time                         -32.977    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        33.889ns  (logic 8.371ns (24.702%)  route 25.518ns (75.298%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 38.320 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.751    32.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X42Y80         LUT6 (Prop_lut6_I4_O)        0.316    32.410 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[11]_i_3/O
                         net (fo=1, routed)           0.450    32.860    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[11]_i_3_n_0
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.124    32.984 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[11]_i_1/O
                         net (fo=1, routed)           0.000    32.984    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[10]
    SLICE_X42Y77         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.465    38.320    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X42Y77         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[11]/C
                         clock pessimism              0.453    38.772    
                         clock uncertainty           -0.160    38.612    
    SLICE_X42Y77         FDCE (Setup_fdce_C_D)        0.077    38.689    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[11]
  -------------------------------------------------------------------
                         required time                         38.689    
                         arrival time                         -32.984    
  -------------------------------------------------------------------
                         slack                                  5.705    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        33.837ns  (logic 8.371ns (24.739%)  route 25.466ns (75.261%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT6=12 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.683ns = ( 38.317 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.175    31.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X60Y83         LUT6 (Prop_lut6_I5_O)        0.316    31.833 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[2]_i_3/O
                         net (fo=3, routed)           0.975    32.808    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.btb_is_jmp_q_reg[26]_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I1_O)        0.124    32.932 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[2]_i_1/O
                         net (fo=1, routed)           0.000    32.932    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[1]
    SLICE_X49Y76         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.462    38.317    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X49Y76         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]/C
                         clock pessimism              0.453    38.770    
                         clock uncertainty           -0.160    38.609    
    SLICE_X49Y76         FDCE (Setup_fdce_C_D)        0.029    38.638    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[2]
  -------------------------------------------------------------------
                         required time                         38.638    
                         arrival time                         -32.932    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.868ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        33.684ns  (logic 8.371ns (24.852%)  route 25.313ns (75.148%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.676ns = ( 38.324 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.590    31.932    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I4_O)        0.316    32.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[27]_i_3/O
                         net (fo=1, routed)           0.407    32.655    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[27]_i_3_n_0
    SLICE_X43Y81         LUT5 (Prop_lut5_I2_O)        0.124    32.779 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[27]_i_1/O
                         net (fo=1, routed)           0.000    32.779    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[26]
    SLICE_X43Y81         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.469    38.324    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X43Y81         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[27]/C
                         clock pessimism              0.453    38.777    
                         clock uncertainty           -0.160    38.616    
    SLICE_X43Y81         FDCE (Setup_fdce_C_D)        0.031    38.647    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[27]
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                         -32.779    
  -------------------------------------------------------------------
                         slack                                  5.868    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        33.621ns  (logic 8.371ns (24.898%)  route 25.250ns (75.102%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 38.323 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.531    31.873    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X41Y80         LUT6 (Prop_lut6_I4_O)        0.316    32.189 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[18]_i_3/O
                         net (fo=1, routed)           0.403    32.592    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[18]_i_3_n_0
    SLICE_X41Y80         LUT5 (Prop_lut5_I2_O)        0.124    32.716 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[18]_i_1/O
                         net (fo=1, routed)           0.000    32.716    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[17]
    SLICE_X41Y80         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.468    38.323    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X41Y80         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[18]/C
                         clock pessimism              0.453    38.776    
                         clock uncertainty           -0.160    38.615    
    SLICE_X41Y80         FDCE (Setup_fdce_C_D)        0.029    38.644    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[18]
  -------------------------------------------------------------------
                         required time                         38.644    
                         arrival time                         -32.716    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        33.594ns  (logic 8.371ns (24.918%)  route 25.223ns (75.082%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 38.320 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.428    31.770    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I4_O)        0.316    32.086 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[20]_i_3/O
                         net (fo=1, routed)           0.479    32.565    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[20]_i_3_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I2_O)        0.124    32.689 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[20]_i_1/O
                         net (fo=1, routed)           0.000    32.689    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[19]
    SLICE_X43Y77         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.465    38.320    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X43Y77         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[20]/C
                         clock pessimism              0.453    38.772    
                         clock uncertainty           -0.160    38.612    
    SLICE_X43Y77         FDCE (Setup_fdce_C_D)        0.029    38.641    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[20]
  -------------------------------------------------------------------
                         required time                         38.641    
                         arrival time                         -32.689    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.956ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        33.637ns  (logic 8.371ns (24.886%)  route 25.266ns (75.114%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.681ns = ( 38.319 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.453    31.796    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I4_O)        0.316    32.112 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[21]_i_3/O
                         net (fo=1, routed)           0.496    32.608    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[21]_i_3_n_0
    SLICE_X46Y77         LUT5 (Prop_lut5_I2_O)        0.124    32.732 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[21]_i_1/O
                         net (fo=1, routed)           0.000    32.732    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[20]
    SLICE_X46Y77         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.464    38.319    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X46Y77         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[21]/C
                         clock pessimism              0.453    38.771    
                         clock uncertainty           -0.160    38.611    
    SLICE_X46Y77         FDCE (Setup_fdce_C_D)        0.077    38.688    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[21]
  -------------------------------------------------------------------
                         required time                         38.688    
                         arrival time                         -32.732    
  -------------------------------------------------------------------
                         slack                                  5.956    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        33.603ns  (logic 8.371ns (24.911%)  route 25.232ns (75.089%))
  Logic Levels:           28  (CARRY4=5 LUT2=3 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 38.323 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.787    -0.905    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/clk
    RAMB36_X1Y6          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.549 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_reg_2_1/DOADO[2]
                         net (fo=3, routed)           3.161     4.711    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/data_r_w[22]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124     4.835 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31/O
                         net (fo=1, routed)           2.061     6.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_31_n_0
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.124     7.019 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10/O
                         net (fo=1, routed)           0.000     7.019    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[5]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.395 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.395    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.624 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[5]_i_3/CO[2]
                         net (fo=1, routed)           0.915     8.539    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.310     8.849 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[5]_i_2/O
                         net (fo=119, routed)         1.325    10.174    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/dport_error_w
    SLICE_X54Y40         LUT2 (Prop_lut2_I1_O)        0.119    10.293 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/valid_wb_q_i_3/O
                         net (fo=2, routed)           0.321    10.615    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[1]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.355    10.970 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4/O
                         net (fo=2, routed)           0.477    11.446    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/squash_e1_e2_q_i_4_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_wb_q_i_4/O
                         net (fo=87, routed)          1.311    12.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/pc_wb_q_reg[2]_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I2_O)        0.153    13.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e2_q_i_2/O
                         net (fo=131, routed)         1.197    14.232    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/squash_e1_e2_q_reg_9
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.327    14.559 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         1.154    15.713    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124    15.837 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3/O
                         net (fo=2, routed)           0.582    16.419    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.124    16.543 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.638    18.181    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231/O
                         net (fo=1, routed)           0.000    18.305    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q[1]_i_231_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.818 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190/CO[3]
                         net (fo=1, routed)           0.000    18.818    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_190_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.935 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    18.935    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_142_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.164 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_index_q_reg[1]_i_82/CO[2]
                         net (fo=36, routed)          1.685    20.849    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[1]_i_13[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.310    21.159 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21/O
                         net (fo=34, routed)          1.093    22.252    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_index_q_reg[1]_i_78
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.150    22.402 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_13/O
                         net (fo=54, routed)          0.862    23.264    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_21_0
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.326    23.590 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.770    24.360    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.124    24.484 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         2.722    27.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844/O
                         net (fo=1, routed)           0.000    27.329    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_844_n_0
    SLICE_X74Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    27.574 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582/O
                         net (fo=1, routed)           0.000    27.574    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_582_n_0
    SLICE_X74Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    27.678 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329/O
                         net (fo=1, routed)           1.042    28.720    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_329_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I1_O)        0.316    29.036 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132/O
                         net (fo=1, routed)           0.000    29.036    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_132_n_0
    SLICE_X69Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    29.248 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    29.248    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X69Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    29.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          2.751    32.094    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X42Y80         LUT6 (Prop_lut6_I4_O)        0.316    32.410 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[19]_i_3/O
                         net (fo=1, routed)           0.165    32.575    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[19]_i_3_n_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.124    32.699 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[19]_i_1/O
                         net (fo=1, routed)           0.000    32.699    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[18]
    SLICE_X42Y80         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.468    38.323    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X42Y80         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[19]/C
                         clock pessimism              0.453    38.776    
                         clock uncertainty           -0.160    38.615    
    SLICE_X42Y80         FDCE (Setup_fdce_C_D)        0.077    38.692    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[19]
  -------------------------------------------------------------------
                         required time                         38.692    
                         arrival time                         -32.699    
  -------------------------------------------------------------------
                         slack                                  5.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.764%)  route 0.161ns (53.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.655    -0.552    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y112        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.161    -0.251    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X30Y111        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.928    -0.787    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y111        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism              0.252    -0.535    
                         clock uncertainty            0.160    -0.375    
    SLICE_X30Y111        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.266    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[88]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.547    -0.661    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X36Y70         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.164    -0.497 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q_reg[24]/Q
                         net (fo=2, routed)           0.082    -0.414    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_d_q[24]
    SLICE_X37Y70         LUT4 (Prop_lut4_I1_O)        0.048    -0.366 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[88]_i_1/O
                         net (fo=1, routed)           0.000    -0.366    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q[88]_i_1_n_0
    SLICE_X37Y70         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.813    -0.902    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X37Y70         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[88]/C
                         clock pessimism              0.255    -0.648    
                         clock uncertainty            0.160    -0.487    
    SLICE_X37Y70         FDCE (Hold_fdce_C_D)         0.105    -0.382    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/skid_buffer_q_reg[88]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.637%)  route 0.161ns (53.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.655    -0.552    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y112        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.161    -0.250    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X30Y111        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.928    -0.787    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y111        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism              0.252    -0.535    
                         clock uncertainty            0.160    -0.375    
    SLICE_X30Y111        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.267    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.560    -0.648    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X49Y42         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/rd_result_e1_q_reg[4]/Q
                         net (fo=1, routed)           0.097    -0.410    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[31]_2[4]
    SLICE_X48Y42         LUT6 (Prop_lut6_I2_O)        0.045    -0.365 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.365    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q[4]
    SLICE_X48Y42         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.828    -0.887    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/clk
    SLICE_X48Y42         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[4]/C
                         clock pessimism              0.253    -0.635    
                         clock uncertainty            0.160    -0.474    
    SLICE_X48Y42         FDCE (Hold_fdce_C_D)         0.091    -0.383    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/result_e2_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.577    -0.631    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/clk
    SLICE_X60Y61         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.490 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q_reg[17]/Q
                         net (fo=2, routed)           0.098    -0.392    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/csr_mepc_q[17]
    SLICE_X61Y61         LUT6 (Prop_lut6_I2_O)        0.045    -0.347 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile/branch_target_q[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.347    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/u_csrfile_n_212
    SLICE_X61Y61         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.846    -0.869    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/clk
    SLICE_X61Y61         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[17]/C
                         clock pessimism              0.252    -0.618    
                         clock uncertainty            0.160    -0.457    
    SLICE_X61Y61         FDCE (Hold_fdce_C_D)         0.091    -0.366    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_csr/branch_target_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.585    -0.623    RISCV_demonstrator_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X24Y32         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  RISCV_demonstrator_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/Q
                         net (fo=1, routed)           0.119    -0.363    RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[1]
    SLICE_X25Y32         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.851    -0.864    RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X25Y32         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism              0.255    -0.610    
                         clock uncertainty            0.160    -0.449    
    SLICE_X25Y32         FDRE (Hold_fdre_C_D)         0.066    -0.383    RISCV_demonstrator_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.654    -0.553    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y109        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.170    -0.242    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X26Y110        SRLC32E                                      r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.927    -0.788    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y110        SRLC32E                                      r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism              0.250    -0.538    
                         clock uncertainty            0.160    -0.378    
    SLICE_X26Y110        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.263    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.639    -0.568    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X39Y100        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[45]/Q
                         net (fo=1, routed)           0.140    -0.287    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[45]
    SLICE_X38Y100        LUT3 (Prop_lut3_I2_O)        0.046    -0.241 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[45]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.241    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[45]_i_1__0_n_0
    SLICE_X38Y100        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.911    -0.804    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X38Y100        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[45]/C
                         clock pessimism              0.249    -0.555    
                         clock uncertainty            0.160    -0.395    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.131    -0.264    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[45]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.573    -0.635    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y93         FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[12]/Q
                         net (fo=1, routed)           0.140    -0.353    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[12]
    SLICE_X26Y93         LUT3 (Prop_lut3_I2_O)        0.046    -0.307 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[12]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.307    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[12]_i_1__2_n_0
    SLICE_X26Y93         FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.843    -0.872    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X26Y93         FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]/C
                         clock pessimism              0.251    -0.622    
                         clock uncertainty            0.160    -0.461    
    SLICE_X26Y93         FDRE (Hold_fdre_C_D)         0.131    -0.330    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[0][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.560    -0.648    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/clk
    SLICE_X33Y36         FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.507 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[0][19]/Q
                         net (fo=1, routed)           0.140    -0.366    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/ram_q_reg[0]_1[19]
    SLICE_X32Y36         LUT3 (Prop_lut3_I2_O)        0.046    -0.320 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_axi/u_req/m_axil_araddr[19]_INST_0/O
                         net (fo=1, routed)           0.000    -0.320    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[19]
    SLICE_X32Y36         FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y36         FDRE                                         r  RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/C
                         clock pessimism              0.256    -0.635    
                         clock uncertainty            0.160    -0.474    
    SLICE_X32Y36         FDRE (Hold_fdre_C_D)         0.131    -0.343    RISCV_demonstrator_i/riscv_wrapper_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.023    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.258ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[137][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.717ns  (logic 0.608ns (5.189%)  route 11.109ns (94.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 38.397 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.499    10.865    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y25         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[137][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.542    38.397    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y25         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[137][1]/C
                         clock pessimism              0.453    38.850    
                         clock uncertainty           -0.160    38.690    
    SLICE_X74Y25         FDPE (Recov_fdpe_C_PRE)     -0.567    38.123    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[137][1]
  -------------------------------------------------------------------
                         required time                         38.123    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                 27.258    

Slack (MET) :             27.258ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[145][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.717ns  (logic 0.608ns (5.189%)  route 11.109ns (94.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 38.397 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.499    10.865    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y25         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[145][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.542    38.397    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y25         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[145][1]/C
                         clock pessimism              0.453    38.850    
                         clock uncertainty           -0.160    38.690    
    SLICE_X74Y25         FDPE (Recov_fdpe_C_PRE)     -0.567    38.123    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[145][1]
  -------------------------------------------------------------------
                         required time                         38.123    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                 27.258    

Slack (MET) :             27.258ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[153][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.717ns  (logic 0.608ns (5.189%)  route 11.109ns (94.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 38.397 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.499    10.865    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y25         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[153][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.542    38.397    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y25         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[153][1]/C
                         clock pessimism              0.453    38.850    
                         clock uncertainty           -0.160    38.690    
    SLICE_X74Y25         FDPE (Recov_fdpe_C_PRE)     -0.567    38.123    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[153][1]
  -------------------------------------------------------------------
                         required time                         38.123    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                 27.258    

Slack (MET) :             27.258ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[158][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.717ns  (logic 0.608ns (5.189%)  route 11.109ns (94.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 38.397 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.499    10.865    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y25         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[158][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.542    38.397    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y25         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[158][1]/C
                         clock pessimism              0.453    38.850    
                         clock uncertainty           -0.160    38.690    
    SLICE_X74Y25         FDPE (Recov_fdpe_C_PRE)     -0.567    38.123    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[158][1]
  -------------------------------------------------------------------
                         required time                         38.123    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                 27.258    

Slack (MET) :             27.347ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[502][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.632ns  (logic 0.608ns (5.227%)  route 11.024ns (94.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 38.402 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.414    10.780    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y21         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[502][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.547    38.402    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y21         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[502][1]/C
                         clock pessimism              0.453    38.855    
                         clock uncertainty           -0.160    38.695    
    SLICE_X74Y21         FDPE (Recov_fdpe_C_PRE)     -0.567    38.128    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[502][1]
  -------------------------------------------------------------------
                         required time                         38.128    
                         arrival time                         -10.780    
  -------------------------------------------------------------------
                         slack                                 27.347    

Slack (MET) :             27.352ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[423][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.627ns  (logic 0.608ns (5.229%)  route 11.019ns (94.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 38.402 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.409    10.776    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X75Y21         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[423][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.547    38.402    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X75Y21         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[423][1]/C
                         clock pessimism              0.453    38.855    
                         clock uncertainty           -0.160    38.695    
    SLICE_X75Y21         FDPE (Recov_fdpe_C_PRE)     -0.567    38.128    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[423][1]
  -------------------------------------------------------------------
                         required time                         38.128    
                         arrival time                         -10.776    
  -------------------------------------------------------------------
                         slack                                 27.352    

Slack (MET) :             27.352ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[429][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.627ns  (logic 0.608ns (5.229%)  route 11.019ns (94.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 38.402 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.409    10.776    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X75Y21         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[429][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.547    38.402    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X75Y21         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[429][1]/C
                         clock pessimism              0.453    38.855    
                         clock uncertainty           -0.160    38.695    
    SLICE_X75Y21         FDPE (Recov_fdpe_C_PRE)     -0.567    38.128    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[429][1]
  -------------------------------------------------------------------
                         required time                         38.128    
                         arrival time                         -10.776    
  -------------------------------------------------------------------
                         slack                                 27.352    

Slack (MET) :             27.352ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[431][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.627ns  (logic 0.608ns (5.229%)  route 11.019ns (94.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 38.402 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.409    10.776    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X75Y21         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[431][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.547    38.402    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X75Y21         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[431][1]/C
                         clock pessimism              0.453    38.855    
                         clock uncertainty           -0.160    38.695    
    SLICE_X75Y21         FDPE (Recov_fdpe_C_PRE)     -0.567    38.128    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[431][1]
  -------------------------------------------------------------------
                         required time                         38.128    
                         arrival time                         -10.776    
  -------------------------------------------------------------------
                         slack                                 27.352    

Slack (MET) :             27.456ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[274][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.529ns  (logic 0.608ns (5.274%)  route 10.921ns (94.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 38.408 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.311    10.678    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X70Y14         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[274][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.553    38.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X70Y14         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[274][0]/C
                         clock pessimism              0.453    38.861    
                         clock uncertainty           -0.160    38.701    
    SLICE_X70Y14         FDPE (Recov_fdpe_C_PRE)     -0.567    38.134    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[274][0]
  -------------------------------------------------------------------
                         required time                         38.134    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                 27.456    

Slack (MET) :             27.456ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[282][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.529ns  (logic 0.608ns (5.274%)  route 10.921ns (94.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 38.408 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.311    10.678    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X70Y14         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[282][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.553    38.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X70Y14         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[282][0]/C
                         clock pessimism              0.453    38.861    
                         clock uncertainty           -0.160    38.701    
    SLICE_X70Y14         FDPE (Recov_fdpe_C_PRE)     -0.567    38.134    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[282][0]
  -------------------------------------------------------------------
                         required time                         38.134    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                 27.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.428ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.184ns (12.508%)  route 1.287ns (87.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.191     0.901    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X29Y96         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.844    -0.871    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X29Y96         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[1]/C
                         clock pessimism              0.503    -0.368    
    SLICE_X29Y96         FDCE (Remov_fdce_C_CLR)     -0.159    -0.527    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.184ns (11.981%)  route 1.352ns (88.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.256     0.966    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X29Y97         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X29Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[0]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X29Y97         FDCE (Remov_fdce_C_CLR)     -0.159    -0.526    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.184ns (11.981%)  route 1.352ns (88.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.256     0.966    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X29Y97         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X29Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[1]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X29Y97         FDCE (Remov_fdce_C_CLR)     -0.159    -0.526    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.184ns (11.981%)  route 1.352ns (88.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.256     0.966    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X29Y97         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X29Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[2]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X29Y97         FDCE (Remov_fdce_C_CLR)     -0.159    -0.526    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.555ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_prio_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.184ns (11.329%)  route 1.440ns (88.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.344     1.054    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X30Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_prio_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X30Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_prio_q_reg/C
                         clock pessimism              0.503    -0.367    
    SLICE_X30Y98         FDCE (Remov_fdce_C_CLR)     -0.134    -0.501    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_prio_q_reg
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.555ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.184ns (11.329%)  route 1.440ns (88.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.344     1.054    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]_0
    SLICE_X30Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/clk
    SLICE_X30Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[0]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X30Y98         FDCE (Remov_fdce_C_CLR)     -0.134    -0.501    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.555ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.184ns (11.329%)  route 1.440ns (88.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.344     1.054    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]_0
    SLICE_X30Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/clk
    SLICE_X30Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr_reg[0]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X30Y98         FDCE (Remov_fdce_C_CLR)     -0.134    -0.501    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.555ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.184ns (11.329%)  route 1.440ns (88.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.344     1.054    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]_0
    SLICE_X30Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/clk
    SLICE_X30Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr_reg[1]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X30Y98         FDCE (Remov_fdce_C_CLR)     -0.134    -0.501    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.610ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_hold_rd_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.184ns (10.959%)  route 1.495ns (89.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.399     1.109    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X30Y97         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_hold_rd_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X30Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_hold_rd_q_reg/C
                         clock pessimism              0.503    -0.367    
    SLICE_X30Y97         FDCE (Remov_fdce_C_CLR)     -0.134    -0.501    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_hold_rd_q_reg
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             1.610ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.184ns (10.959%)  route 1.495ns (89.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.399     1.109    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]_0
    SLICE_X30Y97         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/clk
    SLICE_X30Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[1]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X30Y97         FDCE (Remov_fdce_C_CLR)     -0.134    -0.501    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  1.610    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.268ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.258ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[137][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.717ns  (logic 0.608ns (5.189%)  route 11.109ns (94.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 38.397 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.499    10.865    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y25         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[137][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.542    38.397    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y25         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[137][1]/C
                         clock pessimism              0.453    38.850    
                         clock uncertainty           -0.160    38.690    
    SLICE_X74Y25         FDPE (Recov_fdpe_C_PRE)     -0.567    38.123    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[137][1]
  -------------------------------------------------------------------
                         required time                         38.123    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                 27.258    

Slack (MET) :             27.258ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[145][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.717ns  (logic 0.608ns (5.189%)  route 11.109ns (94.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 38.397 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.499    10.865    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y25         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[145][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.542    38.397    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y25         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[145][1]/C
                         clock pessimism              0.453    38.850    
                         clock uncertainty           -0.160    38.690    
    SLICE_X74Y25         FDPE (Recov_fdpe_C_PRE)     -0.567    38.123    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[145][1]
  -------------------------------------------------------------------
                         required time                         38.123    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                 27.258    

Slack (MET) :             27.258ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[153][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.717ns  (logic 0.608ns (5.189%)  route 11.109ns (94.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 38.397 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.499    10.865    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y25         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[153][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.542    38.397    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y25         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[153][1]/C
                         clock pessimism              0.453    38.850    
                         clock uncertainty           -0.160    38.690    
    SLICE_X74Y25         FDPE (Recov_fdpe_C_PRE)     -0.567    38.123    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[153][1]
  -------------------------------------------------------------------
                         required time                         38.123    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                 27.258    

Slack (MET) :             27.258ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[158][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.717ns  (logic 0.608ns (5.189%)  route 11.109ns (94.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 38.397 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.499    10.865    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y25         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[158][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.542    38.397    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y25         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[158][1]/C
                         clock pessimism              0.453    38.850    
                         clock uncertainty           -0.160    38.690    
    SLICE_X74Y25         FDPE (Recov_fdpe_C_PRE)     -0.567    38.123    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[158][1]
  -------------------------------------------------------------------
                         required time                         38.123    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                 27.258    

Slack (MET) :             27.347ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[502][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.632ns  (logic 0.608ns (5.227%)  route 11.024ns (94.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 38.402 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.414    10.780    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y21         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[502][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.547    38.402    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y21         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[502][1]/C
                         clock pessimism              0.453    38.855    
                         clock uncertainty           -0.160    38.695    
    SLICE_X74Y21         FDPE (Recov_fdpe_C_PRE)     -0.567    38.128    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[502][1]
  -------------------------------------------------------------------
                         required time                         38.128    
                         arrival time                         -10.780    
  -------------------------------------------------------------------
                         slack                                 27.347    

Slack (MET) :             27.352ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[423][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.627ns  (logic 0.608ns (5.229%)  route 11.019ns (94.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 38.402 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.409    10.776    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X75Y21         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[423][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.547    38.402    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X75Y21         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[423][1]/C
                         clock pessimism              0.453    38.855    
                         clock uncertainty           -0.160    38.695    
    SLICE_X75Y21         FDPE (Recov_fdpe_C_PRE)     -0.567    38.128    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[423][1]
  -------------------------------------------------------------------
                         required time                         38.128    
                         arrival time                         -10.776    
  -------------------------------------------------------------------
                         slack                                 27.352    

Slack (MET) :             27.352ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[429][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.627ns  (logic 0.608ns (5.229%)  route 11.019ns (94.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 38.402 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.409    10.776    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X75Y21         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[429][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.547    38.402    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X75Y21         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[429][1]/C
                         clock pessimism              0.453    38.855    
                         clock uncertainty           -0.160    38.695    
    SLICE_X75Y21         FDPE (Recov_fdpe_C_PRE)     -0.567    38.128    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[429][1]
  -------------------------------------------------------------------
                         required time                         38.128    
                         arrival time                         -10.776    
  -------------------------------------------------------------------
                         slack                                 27.352    

Slack (MET) :             27.352ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[431][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.627ns  (logic 0.608ns (5.229%)  route 11.019ns (94.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 38.402 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.409    10.776    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X75Y21         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[431][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.547    38.402    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X75Y21         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[431][1]/C
                         clock pessimism              0.453    38.855    
                         clock uncertainty           -0.160    38.695    
    SLICE_X75Y21         FDPE (Recov_fdpe_C_PRE)     -0.567    38.128    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[431][1]
  -------------------------------------------------------------------
                         required time                         38.128    
                         arrival time                         -10.776    
  -------------------------------------------------------------------
                         slack                                 27.352    

Slack (MET) :             27.456ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[274][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.529ns  (logic 0.608ns (5.274%)  route 10.921ns (94.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 38.408 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.311    10.678    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X70Y14         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[274][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.553    38.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X70Y14         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[274][0]/C
                         clock pessimism              0.453    38.861    
                         clock uncertainty           -0.160    38.701    
    SLICE_X70Y14         FDPE (Recov_fdpe_C_PRE)     -0.567    38.134    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[274][0]
  -------------------------------------------------------------------
                         required time                         38.134    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                 27.456    

Slack (MET) :             27.456ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[282][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.529ns  (logic 0.608ns (5.274%)  route 10.921ns (94.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 38.408 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.311    10.678    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X70Y14         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[282][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.553    38.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X70Y14         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[282][0]/C
                         clock pessimism              0.453    38.861    
                         clock uncertainty           -0.160    38.701    
    SLICE_X70Y14         FDPE (Recov_fdpe_C_PRE)     -0.567    38.134    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[282][0]
  -------------------------------------------------------------------
                         required time                         38.134    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                 27.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.268ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.184ns (12.508%)  route 1.287ns (87.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.191     0.901    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X29Y96         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.844    -0.871    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X29Y96         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[1]/C
                         clock pessimism              0.503    -0.368    
                         clock uncertainty            0.160    -0.208    
    SLICE_X29Y96         FDCE (Remov_fdce_C_CLR)     -0.159    -0.367    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.332ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.184ns (11.981%)  route 1.352ns (88.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.256     0.966    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X29Y97         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X29Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[0]/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.160    -0.207    
    SLICE_X29Y97         FDCE (Remov_fdce_C_CLR)     -0.159    -0.366    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.332ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.184ns (11.981%)  route 1.352ns (88.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.256     0.966    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X29Y97         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X29Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[1]/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.160    -0.207    
    SLICE_X29Y97         FDCE (Remov_fdce_C_CLR)     -0.159    -0.366    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.332ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.184ns (11.981%)  route 1.352ns (88.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.256     0.966    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X29Y97         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X29Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[2]/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.160    -0.207    
    SLICE_X29Y97         FDCE (Remov_fdce_C_CLR)     -0.159    -0.366    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.395ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_prio_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.184ns (11.329%)  route 1.440ns (88.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.344     1.054    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X30Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_prio_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X30Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_prio_q_reg/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.160    -0.207    
    SLICE_X30Y98         FDCE (Remov_fdce_C_CLR)     -0.134    -0.341    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_prio_q_reg
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.395ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.184ns (11.329%)  route 1.440ns (88.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.344     1.054    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]_0
    SLICE_X30Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/clk
    SLICE_X30Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[0]/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.160    -0.207    
    SLICE_X30Y98         FDCE (Remov_fdce_C_CLR)     -0.134    -0.341    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.395ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.184ns (11.329%)  route 1.440ns (88.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.344     1.054    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]_0
    SLICE_X30Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/clk
    SLICE_X30Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr_reg[0]/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.160    -0.207    
    SLICE_X30Y98         FDCE (Remov_fdce_C_CLR)     -0.134    -0.341    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.395ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.184ns (11.329%)  route 1.440ns (88.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.344     1.054    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]_0
    SLICE_X30Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/clk
    SLICE_X30Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr_reg[1]/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.160    -0.207    
    SLICE_X30Y98         FDCE (Remov_fdce_C_CLR)     -0.134    -0.341    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.450ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_hold_rd_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.184ns (10.959%)  route 1.495ns (89.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.399     1.109    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X30Y97         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_hold_rd_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X30Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_hold_rd_q_reg/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.160    -0.207    
    SLICE_X30Y97         FDCE (Remov_fdce_C_CLR)     -0.134    -0.341    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_hold_rd_q_reg
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.450ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.184ns (10.959%)  route 1.495ns (89.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.399     1.109    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]_0
    SLICE_X30Y97         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/clk
    SLICE_X30Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[1]/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.160    -0.207    
    SLICE_X30Y97         FDCE (Remov_fdce_C_CLR)     -0.134    -0.341    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  1.450    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       27.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.268ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.258ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[137][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.717ns  (logic 0.608ns (5.189%)  route 11.109ns (94.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 38.397 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.499    10.865    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y25         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[137][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.542    38.397    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y25         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[137][1]/C
                         clock pessimism              0.453    38.850    
                         clock uncertainty           -0.160    38.690    
    SLICE_X74Y25         FDPE (Recov_fdpe_C_PRE)     -0.567    38.123    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[137][1]
  -------------------------------------------------------------------
                         required time                         38.123    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                 27.258    

Slack (MET) :             27.258ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[145][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.717ns  (logic 0.608ns (5.189%)  route 11.109ns (94.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 38.397 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.499    10.865    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y25         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[145][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.542    38.397    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y25         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[145][1]/C
                         clock pessimism              0.453    38.850    
                         clock uncertainty           -0.160    38.690    
    SLICE_X74Y25         FDPE (Recov_fdpe_C_PRE)     -0.567    38.123    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[145][1]
  -------------------------------------------------------------------
                         required time                         38.123    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                 27.258    

Slack (MET) :             27.258ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[153][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.717ns  (logic 0.608ns (5.189%)  route 11.109ns (94.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 38.397 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.499    10.865    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y25         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[153][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.542    38.397    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y25         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[153][1]/C
                         clock pessimism              0.453    38.850    
                         clock uncertainty           -0.160    38.690    
    SLICE_X74Y25         FDPE (Recov_fdpe_C_PRE)     -0.567    38.123    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[153][1]
  -------------------------------------------------------------------
                         required time                         38.123    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                 27.258    

Slack (MET) :             27.258ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[158][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.717ns  (logic 0.608ns (5.189%)  route 11.109ns (94.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 38.397 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.499    10.865    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y25         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[158][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.542    38.397    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y25         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[158][1]/C
                         clock pessimism              0.453    38.850    
                         clock uncertainty           -0.160    38.690    
    SLICE_X74Y25         FDPE (Recov_fdpe_C_PRE)     -0.567    38.123    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[158][1]
  -------------------------------------------------------------------
                         required time                         38.123    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                 27.258    

Slack (MET) :             27.347ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[502][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.632ns  (logic 0.608ns (5.227%)  route 11.024ns (94.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 38.402 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.414    10.780    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y21         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[502][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.547    38.402    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y21         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[502][1]/C
                         clock pessimism              0.453    38.855    
                         clock uncertainty           -0.160    38.695    
    SLICE_X74Y21         FDPE (Recov_fdpe_C_PRE)     -0.567    38.128    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[502][1]
  -------------------------------------------------------------------
                         required time                         38.128    
                         arrival time                         -10.780    
  -------------------------------------------------------------------
                         slack                                 27.347    

Slack (MET) :             27.352ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[423][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.627ns  (logic 0.608ns (5.229%)  route 11.019ns (94.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 38.402 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.409    10.776    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X75Y21         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[423][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.547    38.402    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X75Y21         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[423][1]/C
                         clock pessimism              0.453    38.855    
                         clock uncertainty           -0.160    38.695    
    SLICE_X75Y21         FDPE (Recov_fdpe_C_PRE)     -0.567    38.128    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[423][1]
  -------------------------------------------------------------------
                         required time                         38.128    
                         arrival time                         -10.776    
  -------------------------------------------------------------------
                         slack                                 27.352    

Slack (MET) :             27.352ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[429][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.627ns  (logic 0.608ns (5.229%)  route 11.019ns (94.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 38.402 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.409    10.776    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X75Y21         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[429][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.547    38.402    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X75Y21         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[429][1]/C
                         clock pessimism              0.453    38.855    
                         clock uncertainty           -0.160    38.695    
    SLICE_X75Y21         FDPE (Recov_fdpe_C_PRE)     -0.567    38.128    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[429][1]
  -------------------------------------------------------------------
                         required time                         38.128    
                         arrival time                         -10.776    
  -------------------------------------------------------------------
                         slack                                 27.352    

Slack (MET) :             27.352ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[431][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.627ns  (logic 0.608ns (5.229%)  route 11.019ns (94.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 38.402 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.409    10.776    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X75Y21         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[431][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.547    38.402    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X75Y21         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[431][1]/C
                         clock pessimism              0.453    38.855    
                         clock uncertainty           -0.160    38.695    
    SLICE_X75Y21         FDPE (Recov_fdpe_C_PRE)     -0.567    38.128    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[431][1]
  -------------------------------------------------------------------
                         required time                         38.128    
                         arrival time                         -10.776    
  -------------------------------------------------------------------
                         slack                                 27.352    

Slack (MET) :             27.456ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[274][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.529ns  (logic 0.608ns (5.274%)  route 10.921ns (94.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 38.408 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.311    10.678    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X70Y14         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[274][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.553    38.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X70Y14         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[274][0]/C
                         clock pessimism              0.453    38.861    
                         clock uncertainty           -0.160    38.701    
    SLICE_X70Y14         FDPE (Recov_fdpe_C_PRE)     -0.567    38.134    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[274][0]
  -------------------------------------------------------------------
                         required time                         38.134    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                 27.456    

Slack (MET) :             27.456ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[282][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.529ns  (logic 0.608ns (5.274%)  route 10.921ns (94.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 38.408 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.311    10.678    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X70Y14         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[282][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.553    38.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X70Y14         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[282][0]/C
                         clock pessimism              0.453    38.861    
                         clock uncertainty           -0.160    38.701    
    SLICE_X70Y14         FDPE (Recov_fdpe_C_PRE)     -0.567    38.134    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[282][0]
  -------------------------------------------------------------------
                         required time                         38.134    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                 27.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.268ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.184ns (12.508%)  route 1.287ns (87.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.191     0.901    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X29Y96         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.844    -0.871    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X29Y96         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[1]/C
                         clock pessimism              0.503    -0.368    
                         clock uncertainty            0.160    -0.208    
    SLICE_X29Y96         FDCE (Remov_fdce_C_CLR)     -0.159    -0.367    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.332ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.184ns (11.981%)  route 1.352ns (88.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.256     0.966    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X29Y97         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X29Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[0]/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.160    -0.207    
    SLICE_X29Y97         FDCE (Remov_fdce_C_CLR)     -0.159    -0.366    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.332ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.184ns (11.981%)  route 1.352ns (88.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.256     0.966    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X29Y97         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X29Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[1]/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.160    -0.207    
    SLICE_X29Y97         FDCE (Remov_fdce_C_CLR)     -0.159    -0.366    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.332ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.184ns (11.981%)  route 1.352ns (88.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.256     0.966    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X29Y97         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X29Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[2]/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.160    -0.207    
    SLICE_X29Y97         FDCE (Remov_fdce_C_CLR)     -0.159    -0.366    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.395ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_prio_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.184ns (11.329%)  route 1.440ns (88.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.344     1.054    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X30Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_prio_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X30Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_prio_q_reg/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.160    -0.207    
    SLICE_X30Y98         FDCE (Remov_fdce_C_CLR)     -0.134    -0.341    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_prio_q_reg
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.395ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.184ns (11.329%)  route 1.440ns (88.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.344     1.054    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]_0
    SLICE_X30Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/clk
    SLICE_X30Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[0]/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.160    -0.207    
    SLICE_X30Y98         FDCE (Remov_fdce_C_CLR)     -0.134    -0.341    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.395ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.184ns (11.329%)  route 1.440ns (88.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.344     1.054    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]_0
    SLICE_X30Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/clk
    SLICE_X30Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr_reg[0]/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.160    -0.207    
    SLICE_X30Y98         FDCE (Remov_fdce_C_CLR)     -0.134    -0.341    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.395ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.184ns (11.329%)  route 1.440ns (88.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.344     1.054    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]_0
    SLICE_X30Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/clk
    SLICE_X30Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr_reg[1]/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.160    -0.207    
    SLICE_X30Y98         FDCE (Remov_fdce_C_CLR)     -0.134    -0.341    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.450ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_hold_rd_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.184ns (10.959%)  route 1.495ns (89.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.399     1.109    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X30Y97         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_hold_rd_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X30Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_hold_rd_q_reg/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.160    -0.207    
    SLICE_X30Y97         FDCE (Remov_fdce_C_CLR)     -0.134    -0.341    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_hold_rd_q_reg
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.450ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.184ns (10.959%)  route 1.495ns (89.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.399     1.109    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]_0
    SLICE_X30Y97         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/clk
    SLICE_X30Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[1]/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.160    -0.207    
    SLICE_X30Y97         FDCE (Remov_fdce_C_CLR)     -0.134    -0.341    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  1.450    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       27.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.270ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[137][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.717ns  (logic 0.608ns (5.189%)  route 11.109ns (94.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 38.397 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.499    10.865    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y25         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[137][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.542    38.397    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y25         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[137][1]/C
                         clock pessimism              0.453    38.850    
                         clock uncertainty           -0.147    38.703    
    SLICE_X74Y25         FDPE (Recov_fdpe_C_PRE)     -0.567    38.136    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[137][1]
  -------------------------------------------------------------------
                         required time                         38.136    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                 27.270    

Slack (MET) :             27.270ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[145][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.717ns  (logic 0.608ns (5.189%)  route 11.109ns (94.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 38.397 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.499    10.865    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y25         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[145][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.542    38.397    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y25         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[145][1]/C
                         clock pessimism              0.453    38.850    
                         clock uncertainty           -0.147    38.703    
    SLICE_X74Y25         FDPE (Recov_fdpe_C_PRE)     -0.567    38.136    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[145][1]
  -------------------------------------------------------------------
                         required time                         38.136    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                 27.270    

Slack (MET) :             27.270ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[153][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.717ns  (logic 0.608ns (5.189%)  route 11.109ns (94.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 38.397 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.499    10.865    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y25         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[153][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.542    38.397    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y25         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[153][1]/C
                         clock pessimism              0.453    38.850    
                         clock uncertainty           -0.147    38.703    
    SLICE_X74Y25         FDPE (Recov_fdpe_C_PRE)     -0.567    38.136    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[153][1]
  -------------------------------------------------------------------
                         required time                         38.136    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                 27.270    

Slack (MET) :             27.270ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[158][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.717ns  (logic 0.608ns (5.189%)  route 11.109ns (94.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 38.397 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.499    10.865    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y25         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[158][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.542    38.397    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y25         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[158][1]/C
                         clock pessimism              0.453    38.850    
                         clock uncertainty           -0.147    38.703    
    SLICE_X74Y25         FDPE (Recov_fdpe_C_PRE)     -0.567    38.136    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[158][1]
  -------------------------------------------------------------------
                         required time                         38.136    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                 27.270    

Slack (MET) :             27.360ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[502][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.632ns  (logic 0.608ns (5.227%)  route 11.024ns (94.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 38.402 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.414    10.780    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y21         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[502][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.547    38.402    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y21         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[502][1]/C
                         clock pessimism              0.453    38.855    
                         clock uncertainty           -0.147    38.708    
    SLICE_X74Y21         FDPE (Recov_fdpe_C_PRE)     -0.567    38.141    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[502][1]
  -------------------------------------------------------------------
                         required time                         38.141    
                         arrival time                         -10.780    
  -------------------------------------------------------------------
                         slack                                 27.360    

Slack (MET) :             27.365ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[423][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.627ns  (logic 0.608ns (5.229%)  route 11.019ns (94.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 38.402 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.409    10.776    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X75Y21         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[423][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.547    38.402    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X75Y21         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[423][1]/C
                         clock pessimism              0.453    38.855    
                         clock uncertainty           -0.147    38.708    
    SLICE_X75Y21         FDPE (Recov_fdpe_C_PRE)     -0.567    38.141    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[423][1]
  -------------------------------------------------------------------
                         required time                         38.141    
                         arrival time                         -10.776    
  -------------------------------------------------------------------
                         slack                                 27.365    

Slack (MET) :             27.365ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[429][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.627ns  (logic 0.608ns (5.229%)  route 11.019ns (94.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 38.402 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.409    10.776    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X75Y21         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[429][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.547    38.402    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X75Y21         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[429][1]/C
                         clock pessimism              0.453    38.855    
                         clock uncertainty           -0.147    38.708    
    SLICE_X75Y21         FDPE (Recov_fdpe_C_PRE)     -0.567    38.141    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[429][1]
  -------------------------------------------------------------------
                         required time                         38.141    
                         arrival time                         -10.776    
  -------------------------------------------------------------------
                         slack                                 27.365    

Slack (MET) :             27.365ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[431][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.627ns  (logic 0.608ns (5.229%)  route 11.019ns (94.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 38.402 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.409    10.776    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X75Y21         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[431][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.547    38.402    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X75Y21         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[431][1]/C
                         clock pessimism              0.453    38.855    
                         clock uncertainty           -0.147    38.708    
    SLICE_X75Y21         FDPE (Recov_fdpe_C_PRE)     -0.567    38.141    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[431][1]
  -------------------------------------------------------------------
                         required time                         38.141    
                         arrival time                         -10.776    
  -------------------------------------------------------------------
                         slack                                 27.365    

Slack (MET) :             27.469ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[274][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.529ns  (logic 0.608ns (5.274%)  route 10.921ns (94.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 38.408 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.311    10.678    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X70Y14         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[274][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.553    38.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X70Y14         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[274][0]/C
                         clock pessimism              0.453    38.861    
                         clock uncertainty           -0.147    38.714    
    SLICE_X70Y14         FDPE (Recov_fdpe_C_PRE)     -0.567    38.147    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[274][0]
  -------------------------------------------------------------------
                         required time                         38.147    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                 27.469    

Slack (MET) :             27.469ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[282][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@40.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.529ns  (logic 0.608ns (5.274%)  route 10.921ns (94.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 38.408 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.841    -0.851    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.610     2.215    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.152     2.367 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        8.311    10.678    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X70Y14         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[282][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.553    38.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X70Y14         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[282][0]/C
                         clock pessimism              0.453    38.861    
                         clock uncertainty           -0.147    38.714    
    SLICE_X70Y14         FDPE (Recov_fdpe_C_PRE)     -0.567    38.147    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[282][0]
  -------------------------------------------------------------------
                         required time                         38.147    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                 27.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.428ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.184ns (12.508%)  route 1.287ns (87.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.191     0.901    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X29Y96         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.844    -0.871    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X29Y96         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[1]/C
                         clock pessimism              0.503    -0.368    
    SLICE_X29Y96         FDCE (Remov_fdce_C_CLR)     -0.159    -0.527    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.184ns (11.981%)  route 1.352ns (88.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.256     0.966    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X29Y97         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X29Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[0]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X29Y97         FDCE (Remov_fdce_C_CLR)     -0.159    -0.526    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.184ns (11.981%)  route 1.352ns (88.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.256     0.966    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X29Y97         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X29Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[1]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X29Y97         FDCE (Remov_fdce_C_CLR)     -0.159    -0.526    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.184ns (11.981%)  route 1.352ns (88.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.256     0.966    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X29Y97         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X29Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[2]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X29Y97         FDCE (Remov_fdce_C_CLR)     -0.159    -0.526    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.555ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_prio_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.184ns (11.329%)  route 1.440ns (88.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.344     1.054    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X30Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_prio_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X30Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_prio_q_reg/C
                         clock pessimism              0.503    -0.367    
    SLICE_X30Y98         FDCE (Remov_fdce_C_CLR)     -0.134    -0.501    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_prio_q_reg
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.555ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.184ns (11.329%)  route 1.440ns (88.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.344     1.054    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]_0
    SLICE_X30Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/clk
    SLICE_X30Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[0]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X30Y98         FDCE (Remov_fdce_C_CLR)     -0.134    -0.501    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.555ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.184ns (11.329%)  route 1.440ns (88.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.344     1.054    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]_0
    SLICE_X30Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/clk
    SLICE_X30Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr_reg[0]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X30Y98         FDCE (Remov_fdce_C_CLR)     -0.134    -0.501    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.555ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.184ns (11.329%)  route 1.440ns (88.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.344     1.054    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]_0
    SLICE_X30Y98         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/clk
    SLICE_X30Y98         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr_reg[1]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X30Y98         FDCE (Remov_fdce_C_CLR)     -0.134    -0.501    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.610ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_hold_rd_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.184ns (10.959%)  route 1.495ns (89.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.399     1.109    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/wr_ptr_reg[0]
    SLICE_X30Y97         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_hold_rd_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/clk
    SLICE_X30Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_hold_rd_q_reg/C
                         clock pessimism              0.503    -0.367    
    SLICE_X30Y97         FDCE (Remov_fdce_C_CLR)     -0.134    -0.501    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/req_hold_rd_q_reg
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             1.610ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.184ns (10.959%)  route 1.495ns (89.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.637    -0.570    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X44Y109        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.096     0.667    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X29Y96         LUT1 (Prop_lut1_I0_O)        0.043     0.710 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[5]_i_3__1/O
                         net (fo=6491, routed)        0.399     1.109    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]_0
    SLICE_X30Y97         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.845    -0.870    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/clk
    SLICE_X30Y97         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[1]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X30Y97         FDCE (Remov_fdce_C_CLR)     -0.134    -0.501    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  1.610    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.520ns  (logic 1.621ns (21.551%)  route 5.899ns (78.449%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           5.225     6.693    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X26Y33         LUT2 (Prop_lut2_I0_O)        0.153     6.846 r  RISCV_demonstrator_i/decoder2to4_0/Y[1]_INST_0/O
                         net (fo=1, routed)           0.674     7.520    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X23Y32         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.570    -1.575    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X23Y32         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.120ns  (logic 1.592ns (22.354%)  route 5.528ns (77.646%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  A_IBUF[0]_inst/O
                         net (fo=4, routed)           5.225     6.693    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X26Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.817 r  RISCV_demonstrator_i/decoder2to4_0/Y[0]_INST_0/O
                         net (fo=1, routed)           0.303     7.120    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X26Y34         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.566    -1.579    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X26Y34         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.017ns  (logic 1.592ns (22.682%)  route 5.425ns (77.318%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  A_IBUF[0]_inst/O
                         net (fo=4, routed)           4.885     6.352    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X26Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.476 r  RISCV_demonstrator_i/decoder2to4_0/Y[2]_INST_0/O
                         net (fo=1, routed)           0.540     7.017    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X22Y32         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.570    -1.575    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y32         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.502ns  (logic 1.618ns (24.876%)  route 4.885ns (75.124%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           4.885     6.352    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X26Y33         LUT2 (Prop_lut2_I1_O)        0.150     6.502 r  RISCV_demonstrator_i/decoder2to4_0/Y[3]_INST_0/O
                         net (fo=1, routed)           0.000     6.502    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X26Y33         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.565    -1.580    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X26Y33         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.207ns  (logic 1.530ns (29.388%)  route 3.677ns (70.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.677     5.207    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X44Y106        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.652    -1.493    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X44Y106        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.204ns  (logic 1.530ns (29.406%)  route 3.673ns (70.594%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.673     5.204    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X44Y106        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.652    -1.493    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X44Y106        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.961ns  (logic 0.297ns (15.171%)  route 1.663ns (84.829%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.663     1.961    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X44Y106        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.910    -0.805    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X44Y106        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.961ns  (logic 0.297ns (15.170%)  route 1.664ns (84.830%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.664     1.961    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X44Y106        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.910    -0.805    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X44Y106        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.260ns  (logic 0.295ns (13.032%)  route 1.966ns (86.968%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  A_IBUF[1]_inst/O
                         net (fo=4, routed)           1.966     2.213    RISCV_demonstrator_i/decoder2to4_0/A[1]
    SLICE_X26Y33         LUT2 (Prop_lut2_I0_O)        0.047     2.260 r  RISCV_demonstrator_i/decoder2to4_0/Y[3]_INST_0/O
                         net (fo=1, routed)           0.000     2.260    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X26Y33         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.852    -0.863    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X26Y33         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.367ns  (logic 0.293ns (12.359%)  route 2.075ns (87.641%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  A_IBUF[1]_inst/O
                         net (fo=4, routed)           1.965     2.212    RISCV_demonstrator_i/decoder2to4_0/A[1]
    SLICE_X26Y33         LUT2 (Prop_lut2_I0_O)        0.045     2.257 r  RISCV_demonstrator_i/decoder2to4_0/Y[0]_INST_0/O
                         net (fo=1, routed)           0.110     2.367    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X26Y34         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.853    -0.862    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X26Y34         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.501ns  (logic 0.293ns (11.700%)  route 2.208ns (88.300%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  A_IBUF[1]_inst/O
                         net (fo=4, routed)           1.966     2.213    RISCV_demonstrator_i/decoder2to4_0/A[1]
    SLICE_X26Y33         LUT2 (Prop_lut2_I0_O)        0.045     2.258 r  RISCV_demonstrator_i/decoder2to4_0/Y[2]_INST_0/O
                         net (fo=1, routed)           0.242     2.501    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X22Y32         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.855    -0.860    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y32         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.562ns  (logic 0.297ns (11.575%)  route 2.265ns (88.425%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  A_IBUF[1]_inst/O
                         net (fo=4, routed)           1.965     2.212    RISCV_demonstrator_i/decoder2to4_0/A[1]
    SLICE_X26Y33         LUT2 (Prop_lut2_I1_O)        0.049     2.261 r  RISCV_demonstrator_i/decoder2to4_0/Y[1]_INST_0/O
                         net (fo=1, routed)           0.301     2.562    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X23Y32         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.855    -0.860    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X23Y32         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.520ns  (logic 1.621ns (21.551%)  route 5.899ns (78.449%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           5.225     6.693    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X26Y33         LUT2 (Prop_lut2_I0_O)        0.153     6.846 r  RISCV_demonstrator_i/decoder2to4_0/Y[1]_INST_0/O
                         net (fo=1, routed)           0.674     7.520    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X23Y32         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.570    -1.575    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X23Y32         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.120ns  (logic 1.592ns (22.354%)  route 5.528ns (77.646%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  A_IBUF[0]_inst/O
                         net (fo=4, routed)           5.225     6.693    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X26Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.817 r  RISCV_demonstrator_i/decoder2to4_0/Y[0]_INST_0/O
                         net (fo=1, routed)           0.303     7.120    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X26Y34         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.566    -1.579    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X26Y34         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.017ns  (logic 1.592ns (22.682%)  route 5.425ns (77.318%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  A_IBUF[0]_inst/O
                         net (fo=4, routed)           4.885     6.352    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X26Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.476 r  RISCV_demonstrator_i/decoder2to4_0/Y[2]_INST_0/O
                         net (fo=1, routed)           0.540     7.017    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X22Y32         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.570    -1.575    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y32         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.502ns  (logic 1.618ns (24.876%)  route 4.885ns (75.124%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           4.885     6.352    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X26Y33         LUT2 (Prop_lut2_I1_O)        0.150     6.502 r  RISCV_demonstrator_i/decoder2to4_0/Y[3]_INST_0/O
                         net (fo=1, routed)           0.000     6.502    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X26Y33         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.565    -1.580    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X26Y33         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.207ns  (logic 1.530ns (29.388%)  route 3.677ns (70.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.677     5.207    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X44Y106        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.652    -1.493    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X44Y106        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.204ns  (logic 1.530ns (29.406%)  route 3.673ns (70.594%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.673     5.204    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X44Y106        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.652    -1.493    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X44Y106        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.961ns  (logic 0.297ns (15.171%)  route 1.663ns (84.829%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.663     1.961    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X44Y106        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.910    -0.805    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X44Y106        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.961ns  (logic 0.297ns (15.170%)  route 1.664ns (84.830%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.664     1.961    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X44Y106        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.910    -0.805    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X44Y106        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.260ns  (logic 0.295ns (13.032%)  route 1.966ns (86.968%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  A_IBUF[1]_inst/O
                         net (fo=4, routed)           1.966     2.213    RISCV_demonstrator_i/decoder2to4_0/A[1]
    SLICE_X26Y33         LUT2 (Prop_lut2_I0_O)        0.047     2.260 r  RISCV_demonstrator_i/decoder2to4_0/Y[3]_INST_0/O
                         net (fo=1, routed)           0.000     2.260    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X26Y33         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.852    -0.863    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X26Y33         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.367ns  (logic 0.293ns (12.359%)  route 2.075ns (87.641%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  A_IBUF[1]_inst/O
                         net (fo=4, routed)           1.965     2.212    RISCV_demonstrator_i/decoder2to4_0/A[1]
    SLICE_X26Y33         LUT2 (Prop_lut2_I0_O)        0.045     2.257 r  RISCV_demonstrator_i/decoder2to4_0/Y[0]_INST_0/O
                         net (fo=1, routed)           0.110     2.367    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X26Y34         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.853    -0.862    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X26Y34         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.501ns  (logic 0.293ns (11.700%)  route 2.208ns (88.300%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  A_IBUF[1]_inst/O
                         net (fo=4, routed)           1.966     2.213    RISCV_demonstrator_i/decoder2to4_0/A[1]
    SLICE_X26Y33         LUT2 (Prop_lut2_I0_O)        0.045     2.258 r  RISCV_demonstrator_i/decoder2to4_0/Y[2]_INST_0/O
                         net (fo=1, routed)           0.242     2.501    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X22Y32         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.855    -0.860    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y32         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.562ns  (logic 0.297ns (11.575%)  route 2.265ns (88.425%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  A_IBUF[1]_inst/O
                         net (fo=4, routed)           1.965     2.212    RISCV_demonstrator_i/decoder2to4_0/A[1]
    SLICE_X26Y33         LUT2 (Prop_lut2_I1_O)        0.049     2.261 r  RISCV_demonstrator_i/decoder2to4_0/Y[1]_INST_0/O
                         net (fo=1, routed)           0.301     2.562    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X23Y32         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.855    -0.860    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X23Y32         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.346ns  (logic 3.956ns (34.869%)  route 7.390ns (65.131%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.739    -0.953    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y33         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           7.390     6.893    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         3.500    10.393 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.393    LED[2]
    G14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.151ns  (logic 3.946ns (35.388%)  route 7.205ns (64.612%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.739    -0.953    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y33         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           7.205     6.708    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         3.490    10.198 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.198    LED[3]
    D18                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.103ns  (logic 4.039ns (39.975%)  route 6.064ns (60.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.739    -0.953    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y33         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           6.064     5.567    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         3.583     9.150 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.150    LED[1]
    M15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.706ns  (logic 4.037ns (41.591%)  route 5.669ns (58.409%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.739    -0.953    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y33         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           5.669     5.172    lopt
    M14                  OBUF (Prop_obuf_I_O)         3.581     8.753 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.753    LED[0]
    M14                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ENC_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.914ns  (logic 4.150ns (52.441%)  route 3.764ns (47.559%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.734    -0.958    RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y29         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           2.093     1.591    RISCV_demonstrator_i/decoder1to2_0/A
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.124     1.715 r  RISCV_demonstrator_i/decoder1to2_0/Y[0]_INST_0/O
                         net (fo=1, routed)           1.671     3.386    ENC_LED_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.570     6.956 r  ENC_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.956    ENC_LED[0]
    T5                                                                r  ENC_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ENC_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.145ns  (logic 4.044ns (56.603%)  route 3.101ns (43.397%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.734    -0.958    RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y29         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           3.101     2.598    ENC_LED_OBUF[1]
    Y11                  OBUF (Prop_obuf_I_O)         3.588     6.186 r  ENC_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.186    ENC_LED[1]
    Y11                                                               r  ENC_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ENC_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.522ns  (logic 1.429ns (56.679%)  route 1.093ns (43.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.581    -0.627    RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y29         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           1.093     0.607    ENC_LED_OBUF[1]
    Y11                  OBUF (Prop_obuf_I_O)         1.288     1.895 r  ENC_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.895    ENC_LED[1]
    Y11                                                               r  ENC_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ENC_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.768ns  (logic 1.457ns (52.635%)  route 1.311ns (47.365%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.581    -0.627    RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y29         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.974     0.489    RISCV_demonstrator_i/decoder1to2_0/A
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.045     0.534 r  RISCV_demonstrator_i/decoder1to2_0/Y[0]_INST_0/O
                         net (fo=1, routed)           0.337     0.870    ENC_LED_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         1.271     2.141 r  ENC_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.141    ENC_LED[0]
    T5                                                                r  ENC_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.562ns  (logic 1.422ns (39.934%)  route 2.139ns (60.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.585    -0.623    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y33         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.139     1.658    lopt
    M14                  OBUF (Prop_obuf_I_O)         1.281     2.939 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.939    LED[0]
    M14                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.912ns  (logic 1.424ns (36.408%)  route 2.487ns (63.592%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.585    -0.623    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y33         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.487     2.006    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         1.283     3.289 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.289    LED[1]
    M15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.331ns  (logic 1.332ns (30.762%)  route 2.999ns (69.238%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.585    -0.623    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y33         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.999     2.517    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         1.191     3.709 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.709    LED[3]
    D18                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.419ns  (logic 1.342ns (30.378%)  route 3.077ns (69.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.585    -0.623    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y33         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.077     2.595    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         1.201     3.797 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.797    LED[2]
    G14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.346ns  (logic 3.956ns (34.869%)  route 7.390ns (65.131%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.739    -0.953    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y33         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           7.390     6.893    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         3.500    10.393 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.393    LED[2]
    G14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.151ns  (logic 3.946ns (35.388%)  route 7.205ns (64.612%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.739    -0.953    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y33         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           7.205     6.708    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         3.490    10.198 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.198    LED[3]
    D18                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.103ns  (logic 4.039ns (39.975%)  route 6.064ns (60.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.739    -0.953    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y33         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           6.064     5.567    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         3.583     9.150 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.150    LED[1]
    M15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.706ns  (logic 4.037ns (41.591%)  route 5.669ns (58.409%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.739    -0.953    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y33         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           5.669     5.172    lopt
    M14                  OBUF (Prop_obuf_I_O)         3.581     8.753 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.753    LED[0]
    M14                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ENC_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.914ns  (logic 4.150ns (52.441%)  route 3.764ns (47.559%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.734    -0.958    RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y29         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           2.093     1.591    RISCV_demonstrator_i/decoder1to2_0/A
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.124     1.715 r  RISCV_demonstrator_i/decoder1to2_0/Y[0]_INST_0/O
                         net (fo=1, routed)           1.671     3.386    ENC_LED_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.570     6.956 r  ENC_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.956    ENC_LED[0]
    T5                                                                r  ENC_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ENC_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.145ns  (logic 4.044ns (56.603%)  route 3.101ns (43.397%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.734    -0.958    RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y29         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           3.101     2.598    ENC_LED_OBUF[1]
    Y11                  OBUF (Prop_obuf_I_O)         3.588     6.186 r  ENC_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.186    ENC_LED[1]
    Y11                                                               r  ENC_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ENC_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.522ns  (logic 1.429ns (56.679%)  route 1.093ns (43.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.581    -0.627    RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y29         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           1.093     0.607    ENC_LED_OBUF[1]
    Y11                  OBUF (Prop_obuf_I_O)         1.288     1.895 r  ENC_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.895    ENC_LED[1]
    Y11                                                               r  ENC_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ENC_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.768ns  (logic 1.457ns (52.635%)  route 1.311ns (47.365%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.581    -0.627    RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y29         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.974     0.489    RISCV_demonstrator_i/decoder1to2_0/A
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.045     0.534 r  RISCV_demonstrator_i/decoder1to2_0/Y[0]_INST_0/O
                         net (fo=1, routed)           0.337     0.870    ENC_LED_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         1.271     2.141 r  ENC_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.141    ENC_LED[0]
    T5                                                                r  ENC_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.562ns  (logic 1.422ns (39.934%)  route 2.139ns (60.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.585    -0.623    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y33         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.139     1.658    lopt
    M14                  OBUF (Prop_obuf_I_O)         1.281     2.939 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.939    LED[0]
    M14                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.912ns  (logic 1.424ns (36.408%)  route 2.487ns (63.592%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.585    -0.623    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y33         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.487     2.006    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         1.283     3.289 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.289    LED[1]
    M15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.331ns  (logic 1.332ns (30.762%)  route 2.999ns (69.238%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.585    -0.623    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y33         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.999     2.517    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         1.191     3.709 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.709    LED[3]
    D18                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.419ns  (logic 1.342ns (30.378%)  route 3.077ns (69.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.585    -0.623    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y33         FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.077     2.595    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         1.201     3.797 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.797    LED[2]
    G14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_RISCV_demonstrator_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_RISCV_demonstrator_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_RISCV_demonstrator_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  sysclk (IN)
                         net (fo=0)                   0.000    20.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    21.475 f  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    15.001 f  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206    17.207    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.308 f  RISCV_demonstrator_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.980    19.288    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_buf_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_RISCV_demonstrator_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.375    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_buf_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_RISCV_demonstrator_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_RISCV_demonstrator_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_RISCV_demonstrator_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  sysclk (IN)
                         net (fo=0)                   0.000    20.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    21.475 f  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    15.001 f  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206    17.207    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.308 f  RISCV_demonstrator_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.980    19.288    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_buf_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_RISCV_demonstrator_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.375    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_buf_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.926ns  (logic 6.832ns (76.538%)  route 2.094ns (23.462%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.202     4.843    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.967 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     4.967    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.517 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.517    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.631 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.631    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.745 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.745    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.859 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.859    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.973 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.973    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.087 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.087    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.201 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.201    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.315 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.315    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.429 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.430    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.544 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.544    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.878 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[27]_i_10/O[1]
                         net (fo=1, routed)           0.889     7.767    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[25]
    SLICE_X36Y50         LUT4 (Prop_lut4_I3_O)        0.303     8.070 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_8/O
                         net (fo=1, routed)           0.000     8.070    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_8_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.603 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.603    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.926 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.926    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_6
    SLICE_X36Y51         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y51         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.918ns  (logic 6.824ns (76.517%)  route 2.094ns (23.483%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.202     4.843    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.967 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     4.967    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.517 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.517    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.631 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.631    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.745 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.745    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.859 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.859    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.973 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.973    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.087 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.087    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.201 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.201    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.315 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.315    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.429 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.430    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.544 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.544    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.878 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[27]_i_10/O[1]
                         net (fo=1, routed)           0.889     7.767    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[25]
    SLICE_X36Y50         LUT4 (Prop_lut4_I3_O)        0.303     8.070 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_8/O
                         net (fo=1, routed)           0.000     8.070    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_8_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.603 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.603    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.918 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.918    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_4
    SLICE_X36Y51         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y51         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.842ns  (logic 6.748ns (76.315%)  route 2.094ns (23.685%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.202     4.843    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.967 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     4.967    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.517 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.517    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.631 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.631    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.745 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.745    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.859 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.859    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.973 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.973    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.087 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.087    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.201 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.201    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.315 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.315    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.429 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.430    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.544 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.544    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.878 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[27]_i_10/O[1]
                         net (fo=1, routed)           0.889     7.767    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[25]
    SLICE_X36Y50         LUT4 (Prop_lut4_I3_O)        0.303     8.070 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_8/O
                         net (fo=1, routed)           0.000     8.070    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_8_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.603 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.603    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.842 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.842    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_5
    SLICE_X36Y51         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y51         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.822ns  (logic 6.728ns (76.262%)  route 2.094ns (23.738%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.202     4.843    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.967 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     4.967    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.517 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.517    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.631 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.631    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.745 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.745    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.859 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.859    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.973 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.973    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.087 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.087    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.201 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.201    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.315 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.315    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.429 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.430    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.544 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.544    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.878 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[27]_i_10/O[1]
                         net (fo=1, routed)           0.889     7.767    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[25]
    SLICE_X36Y50         LUT4 (Prop_lut4_I3_O)        0.303     8.070 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_8/O
                         net (fo=1, routed)           0.000     8.070    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_8_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.603 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.603    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.822 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_7
    SLICE_X36Y51         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y51         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.727ns  (logic 6.543ns (74.975%)  route 2.184ns (25.025%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.202     4.843    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.967 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     4.967    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.517 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.517    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.631 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.631    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.745 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.745    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.859 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.859    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.973 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.973    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.087 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.087    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.201 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.201    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.315 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.315    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.429 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.430    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.743 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10/O[3]
                         net (fo=1, routed)           0.978     7.721    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[23]
    SLICE_X36Y49         LUT4 (Prop_lut4_I3_O)        0.306     8.027 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_6/O
                         net (fo=1, routed)           0.000     8.027    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_6_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.403 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.404    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.727 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.727    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_6
    SLICE_X36Y50         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y50         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.719ns  (logic 6.535ns (74.952%)  route 2.184ns (25.048%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.202     4.843    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.967 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     4.967    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.517 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.517    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.631 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.631    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.745 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.745    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.859 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.859    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.973 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.973    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.087 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.087    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.201 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.201    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.315 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.315    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.429 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.430    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.743 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10/O[3]
                         net (fo=1, routed)           0.978     7.721    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[23]
    SLICE_X36Y49         LUT4 (Prop_lut4_I3_O)        0.306     8.027 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_6/O
                         net (fo=1, routed)           0.000     8.027    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_6_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.403 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.404    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.719 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.719    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_4
    SLICE_X36Y50         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y50         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.648ns  (logic 6.554ns (75.784%)  route 2.094ns (24.216%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.202     4.843    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.967 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     4.967    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.517 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.517    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.631 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.631    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.745 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.745    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.859 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.859    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.973 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.973    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.087 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.087    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.201 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.201    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.315 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.315    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.429 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.430    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.544 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.544    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.878 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[27]_i_10/O[1]
                         net (fo=1, routed)           0.889     7.767    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[25]
    SLICE_X36Y50         LUT4 (Prop_lut4_I3_O)        0.303     8.070 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_8/O
                         net (fo=1, routed)           0.000     8.070    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_8_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.648 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.648    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_5
    SLICE_X36Y50         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y50         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.623ns  (logic 6.439ns (74.673%)  route 2.184ns (25.327%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.202     4.843    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.967 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     4.967    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.517 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.517    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.631 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.631    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.745 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.745    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.859 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.859    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.973 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.973    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.087 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.087    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.201 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.201    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.315 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.315    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.429 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.430    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.743 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10/O[3]
                         net (fo=1, routed)           0.978     7.721    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[23]
    SLICE_X36Y49         LUT4 (Prop_lut4_I3_O)        0.306     8.027 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_6/O
                         net (fo=1, routed)           0.000     8.027    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_6_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.403 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.404    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.623 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.623    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_7
    SLICE_X36Y50         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y50         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.596ns  (logic 6.429ns (74.794%)  route 2.167ns (25.206%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.202     4.843    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.967 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     4.967    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.517 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.517    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.631 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.631    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.745 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.745    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.859 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.859    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.973 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.973    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.087 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.087    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.201 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.201    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.315 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.315    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.628 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[3]
                         net (fo=1, routed)           0.962     7.591    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[19]
    SLICE_X36Y48         LUT4 (Prop_lut4_I3_O)        0.306     7.897 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_5/O
                         net (fo=1, routed)           0.000     7.897    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.273    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.596 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.596    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_6
    SLICE_X36Y49         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.496    -1.649    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y49         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.588ns  (logic 6.421ns (74.771%)  route 2.167ns (25.229%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.202     4.843    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.967 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     4.967    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.517 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.517    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.631 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.631    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.745 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.745    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.859 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.859    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.973 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.973    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.087 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.087    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.201 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.201    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.315 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.315    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.628 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[3]
                         net (fo=1, routed)           0.962     7.591    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[19]
    SLICE_X36Y48         LUT4 (Prop_lut4_I3_O)        0.306     7.897 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_5/O
                         net (fo=1, routed)           0.000     7.897    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.273    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.588 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.588    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_4
    SLICE_X36Y49         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.496    -1.649    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y49         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.960ns  (logic 0.630ns (65.648%)  route 0.330ns (34.352%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[14])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[14]
                         net (fo=3, routed)           0.328     0.851    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[14]
    SLICE_X36Y51         LUT4 (Prop_lut4_I1_O)        0.045     0.896 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_5/O
                         net (fo=1, routed)           0.000     0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_5_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.960 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.960    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_4
    SLICE_X36Y51         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y51         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.630ns (65.589%)  route 0.331ns (34.411%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[2])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[2]
                         net (fo=3, routed)           0.329     0.852    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[2]
    SLICE_X36Y48         LUT4 (Prop_lut4_I1_O)        0.045     0.897 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_5/O
                         net (fo=1, routed)           0.000     0.897    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.961 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.961    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_4
    SLICE_X36Y48         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.830    -0.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y48         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.630ns (63.659%)  route 0.360ns (36.341%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[6])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[6]
                         net (fo=3, routed)           0.358     0.881    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[6]
    SLICE_X36Y49         LUT4 (Prop_lut4_I1_O)        0.045     0.926 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_6/O
                         net (fo=1, routed)           0.000     0.926    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_6_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.990 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.990    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_4
    SLICE_X36Y49         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.830    -0.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y49         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.991ns  (logic 0.630ns (63.580%)  route 0.361ns (36.420%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[10])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[10]
                         net (fo=3, routed)           0.359     0.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[10]
    SLICE_X36Y50         LUT4 (Prop_lut4_I1_O)        0.045     0.927 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_6/O
                         net (fo=1, routed)           0.000     0.927    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_6_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.991 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.991    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_4
    SLICE_X36Y50         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y50         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.636ns (63.619%)  route 0.364ns (36.381%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[11])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[11]
                         net (fo=3, routed)           0.362     0.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[11]
    SLICE_X36Y51         LUT4 (Prop_lut4_I1_O)        0.045     0.930 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8/O
                         net (fo=1, routed)           0.000     0.930    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.000    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_7
    SLICE_X36Y51         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y51         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.035ns  (logic 0.671ns (64.850%)  route 0.364ns (35.150%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[11])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[11]
                         net (fo=3, routed)           0.362     0.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[11]
    SLICE_X36Y51         LUT4 (Prop_lut4_I1_O)        0.045     0.930 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8/O
                         net (fo=1, routed)           0.000     0.930    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.035    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_6
    SLICE_X36Y51         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y51         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.059ns  (logic 0.728ns (68.775%)  route 0.331ns (31.225%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[2])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[2]
                         net (fo=3, routed)           0.329     0.852    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[2]
    SLICE_X36Y48         LUT4 (Prop_lut4_I1_O)        0.045     0.897 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_5/O
                         net (fo=1, routed)           0.000     0.897    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.006 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.006    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.059 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.059    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_7
    SLICE_X36Y49         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.830    -0.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y49         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[20]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.631ns (59.481%)  route 0.430ns (40.519%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[5])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[5]
                         net (fo=3, routed)           0.428     0.951    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[5]
    SLICE_X36Y49         LUT4 (Prop_lut4_I1_O)        0.045     0.996 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_7/O
                         net (fo=1, routed)           0.000     0.996    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_7_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.061 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.061    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_5
    SLICE_X36Y49         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.830    -0.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y49         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[22]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.065ns  (logic 0.632ns (59.369%)  route 0.433ns (40.631%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.431     0.954    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X36Y48         LUT4 (Prop_lut4_I1_O)        0.045     0.999 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     0.999    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.065 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.065    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_6
    SLICE_X36Y48         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.830    -0.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y48         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[17]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.065ns  (logic 0.632ns (59.369%)  route 0.433ns (40.631%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.404ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[4]
                         net (fo=3, routed)           0.431     0.954    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[4]
    SLICE_X36Y49         LUT4 (Prop_lut4_I1_O)        0.045     0.999 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8/O
                         net (fo=1, routed)           0.000     0.999    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.065 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.065    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_6
    SLICE_X36Y49         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.830    -0.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y49         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.926ns  (logic 6.832ns (76.538%)  route 2.094ns (23.462%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.202     4.843    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.967 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     4.967    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.517 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.517    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.631 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.631    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.745 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.745    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.859 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.859    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.973 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.973    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.087 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.087    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.201 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.201    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.315 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.315    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.429 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.430    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.544 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.544    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.878 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[27]_i_10/O[1]
                         net (fo=1, routed)           0.889     7.767    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[25]
    SLICE_X36Y50         LUT4 (Prop_lut4_I3_O)        0.303     8.070 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_8/O
                         net (fo=1, routed)           0.000     8.070    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_8_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.603 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.603    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.926 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.926    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_6
    SLICE_X36Y51         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y51         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.918ns  (logic 6.824ns (76.517%)  route 2.094ns (23.483%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.202     4.843    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.967 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     4.967    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.517 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.517    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.631 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.631    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.745 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.745    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.859 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.859    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.973 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.973    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.087 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.087    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.201 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.201    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.315 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.315    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.429 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.430    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.544 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.544    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.878 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[27]_i_10/O[1]
                         net (fo=1, routed)           0.889     7.767    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[25]
    SLICE_X36Y50         LUT4 (Prop_lut4_I3_O)        0.303     8.070 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_8/O
                         net (fo=1, routed)           0.000     8.070    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_8_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.603 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.603    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.918 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.918    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_4
    SLICE_X36Y51         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y51         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.842ns  (logic 6.748ns (76.315%)  route 2.094ns (23.685%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.202     4.843    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.967 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     4.967    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.517 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.517    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.631 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.631    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.745 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.745    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.859 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.859    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.973 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.973    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.087 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.087    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.201 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.201    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.315 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.315    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.429 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.430    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.544 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.544    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.878 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[27]_i_10/O[1]
                         net (fo=1, routed)           0.889     7.767    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[25]
    SLICE_X36Y50         LUT4 (Prop_lut4_I3_O)        0.303     8.070 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_8/O
                         net (fo=1, routed)           0.000     8.070    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_8_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.603 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.603    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.842 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.842    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_5
    SLICE_X36Y51         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y51         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.822ns  (logic 6.728ns (76.262%)  route 2.094ns (23.738%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.202     4.843    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.967 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     4.967    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.517 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.517    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.631 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.631    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.745 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.745    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.859 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.859    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.973 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.973    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.087 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.087    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.201 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.201    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.315 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.315    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.429 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.430    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.544 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.544    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.878 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[27]_i_10/O[1]
                         net (fo=1, routed)           0.889     7.767    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[25]
    SLICE_X36Y50         LUT4 (Prop_lut4_I3_O)        0.303     8.070 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_8/O
                         net (fo=1, routed)           0.000     8.070    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_8_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.603 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.603    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.822 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.822    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_7
    SLICE_X36Y51         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y51         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.727ns  (logic 6.543ns (74.975%)  route 2.184ns (25.025%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.202     4.843    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.967 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     4.967    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.517 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.517    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.631 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.631    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.745 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.745    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.859 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.859    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.973 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.973    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.087 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.087    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.201 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.201    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.315 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.315    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.429 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.430    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.743 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10/O[3]
                         net (fo=1, routed)           0.978     7.721    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[23]
    SLICE_X36Y49         LUT4 (Prop_lut4_I3_O)        0.306     8.027 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_6/O
                         net (fo=1, routed)           0.000     8.027    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_6_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.403 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.404    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.727 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.727    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_6
    SLICE_X36Y50         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y50         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.719ns  (logic 6.535ns (74.952%)  route 2.184ns (25.048%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.202     4.843    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.967 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     4.967    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.517 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.517    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.631 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.631    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.745 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.745    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.859 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.859    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.973 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.973    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.087 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.087    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.201 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.201    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.315 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.315    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.429 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.430    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.743 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10/O[3]
                         net (fo=1, routed)           0.978     7.721    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[23]
    SLICE_X36Y49         LUT4 (Prop_lut4_I3_O)        0.306     8.027 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_6/O
                         net (fo=1, routed)           0.000     8.027    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_6_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.403 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.404    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.719 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.719    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_4
    SLICE_X36Y50         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y50         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.648ns  (logic 6.554ns (75.784%)  route 2.094ns (24.216%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.202     4.843    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.967 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     4.967    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.517 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.517    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.631 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.631    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.745 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.745    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.859 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.859    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.973 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.973    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.087 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.087    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.201 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.201    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.315 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.315    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.429 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.430    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.544 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.544    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.878 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[27]_i_10/O[1]
                         net (fo=1, routed)           0.889     7.767    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[25]
    SLICE_X36Y50         LUT4 (Prop_lut4_I3_O)        0.303     8.070 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_8/O
                         net (fo=1, routed)           0.000     8.070    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_8_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.648 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.648    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_5
    SLICE_X36Y50         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y50         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.623ns  (logic 6.439ns (74.673%)  route 2.184ns (25.327%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.202     4.843    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.967 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     4.967    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.517 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.517    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.631 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.631    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.745 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.745    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.859 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.859    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.973 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.973    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.087 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.087    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.201 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.201    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.315 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.315    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.429 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.430    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.743 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[23]_i_10/O[3]
                         net (fo=1, routed)           0.978     7.721    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[23]
    SLICE_X36Y49         LUT4 (Prop_lut4_I3_O)        0.306     8.027 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_6/O
                         net (fo=1, routed)           0.000     8.027    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_6_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.403 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.404    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.623 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.623    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_7
    SLICE_X36Y50         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.480    -1.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y50         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.596ns  (logic 6.429ns (74.794%)  route 2.167ns (25.206%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.202     4.843    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.967 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     4.967    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.517 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.517    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.631 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.631    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.745 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.745    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.859 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.859    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.973 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.973    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.087 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.087    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.201 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.201    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.315 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.315    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.628 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[3]
                         net (fo=1, routed)           0.962     7.591    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[19]
    SLICE_X36Y48         LUT4 (Prop_lut4_I3_O)        0.306     7.897 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_5/O
                         net (fo=1, routed)           0.000     7.897    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.273    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.596 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.596    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_6
    SLICE_X36Y49         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.496    -1.649    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y49         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.588ns  (logic 6.421ns (74.771%)  route 2.167ns (25.229%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           1.202     4.843    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.967 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_25/O
                         net (fo=1, routed)           0.000     4.967    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_2
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.517 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.517    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_18_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.631 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.631    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_13_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.745 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.745    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.859 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.859    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.973 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.973    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.087 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.087    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.201 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.201    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.315 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.315    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.628 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[3]
                         net (fo=1, routed)           0.962     7.591    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[19]
    SLICE_X36Y48         LUT4 (Prop_lut4_I3_O)        0.306     7.897 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_5/O
                         net (fo=1, routed)           0.000     7.897    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.273 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.273    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.588 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.588    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_4
    SLICE_X36Y49         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        1.496    -1.649    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y49         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.960ns  (logic 0.630ns (65.648%)  route 0.330ns (34.352%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[14])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[14]
                         net (fo=3, routed)           0.328     0.851    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[14]
    SLICE_X36Y51         LUT4 (Prop_lut4_I1_O)        0.045     0.896 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_5/O
                         net (fo=1, routed)           0.000     0.896    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_5_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.960 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.960    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_4
    SLICE_X36Y51         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y51         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.630ns (65.589%)  route 0.331ns (34.411%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[2])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[2]
                         net (fo=3, routed)           0.329     0.852    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[2]
    SLICE_X36Y48         LUT4 (Prop_lut4_I1_O)        0.045     0.897 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_5/O
                         net (fo=1, routed)           0.000     0.897    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.961 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.961    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_4
    SLICE_X36Y48         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.830    -0.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y48         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.630ns (63.659%)  route 0.360ns (36.341%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[6])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[6]
                         net (fo=3, routed)           0.358     0.881    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[6]
    SLICE_X36Y49         LUT4 (Prop_lut4_I1_O)        0.045     0.926 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_6/O
                         net (fo=1, routed)           0.000     0.926    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_6_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.990 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.990    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_4
    SLICE_X36Y49         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.830    -0.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y49         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.991ns  (logic 0.630ns (63.580%)  route 0.361ns (36.420%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[10])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[10]
                         net (fo=3, routed)           0.359     0.882    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[10]
    SLICE_X36Y50         LUT4 (Prop_lut4_I1_O)        0.045     0.927 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_6/O
                         net (fo=1, routed)           0.000     0.927    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_6_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.991 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.991    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_4
    SLICE_X36Y50         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y50         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.636ns (63.619%)  route 0.364ns (36.381%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[11])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[11]
                         net (fo=3, routed)           0.362     0.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[11]
    SLICE_X36Y51         LUT4 (Prop_lut4_I1_O)        0.045     0.930 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8/O
                         net (fo=1, routed)           0.000     0.930    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.000    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_7
    SLICE_X36Y51         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y51         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.035ns  (logic 0.671ns (64.850%)  route 0.364ns (35.150%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[11])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[11]
                         net (fo=3, routed)           0.362     0.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[11]
    SLICE_X36Y51         LUT4 (Prop_lut4_I1_O)        0.045     0.930 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8/O
                         net (fo=1, routed)           0.000     0.930    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.035 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.035    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_6
    SLICE_X36Y51         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.825    -0.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y51         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.059ns  (logic 0.728ns (68.775%)  route 0.331ns (31.225%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[2])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[2]
                         net (fo=3, routed)           0.329     0.852    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[2]
    SLICE_X36Y48         LUT4 (Prop_lut4_I1_O)        0.045     0.897 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_5/O
                         net (fo=1, routed)           0.000     0.897    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.006 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.006    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.059 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.059    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_7
    SLICE_X36Y49         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.830    -0.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y49         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[20]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.631ns (59.481%)  route 0.430ns (40.519%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[5])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[5]
                         net (fo=3, routed)           0.428     0.951    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[5]
    SLICE_X36Y49         LUT4 (Prop_lut4_I1_O)        0.045     0.996 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_7/O
                         net (fo=1, routed)           0.000     0.996    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_7_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.061 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.061    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_5
    SLICE_X36Y49         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.830    -0.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y49         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[22]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.065ns  (logic 0.632ns (59.369%)  route 0.433ns (40.631%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.431     0.954    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[0]
    SLICE_X36Y48         LUT4 (Prop_lut4_I1_O)        0.045     0.999 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     0.999    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.065 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.065    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_6
    SLICE_X36Y48         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.830    -0.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y48         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[17]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.065ns  (logic 0.632ns (59.369%)  route 0.433ns (40.631%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.391ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[4]
                         net (fo=3, routed)           0.431     0.954    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[4]
    SLICE_X36Y49         LUT4 (Prop_lut4_I1_O)        0.045     0.999 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8/O
                         net (fo=1, routed)           0.000     0.999    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_8_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.065 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.065    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_6
    SLICE_X36Y49         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7551, routed)        0.830    -0.885    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X36Y49         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/C





