;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV 717, <-20
	DJN -1, @-20
	ADD 30, 9
	SPL 0, <-1
	SUB @121, 106
	SUB 32, @10
	ADD 30, 9
	SUB @121, 106
	SUB #70, <82
	SLT 20, @290
	MOV -1, <-20
	CMP @-157, @-0
	SUB @121, 106
	SUB @121, 106
	SUB 32, @10
	SUB #70, <82
	CMP @-127, 100
	SLT 20, @290
	SUB 947, <-160
	SUB @121, 106
	MOV -1, <-20
	SUB #12, 0
	SUB #70, <82
	MOV -1, <-20
	SUB @0, @2
	CMP 947, <-160
	SUB #70, <82
	SLT 100, 90
	MOV -1, <-20
	SLT 100, 90
	ADD 20, @290
	SPL 0, <402
	ADD 210, 60
	SUB @127, @6
	CMP @121, 106
	ADD 20, @290
	CMP 12, @10
	MOV -1, <-20
	CMP @121, 106
	CMP @121, 106
	MOV -1, <-20
	CMP -207, <-120
	CMP -7, @-120
	MOV -1, <-20
	SPL 0, <402
	SPL 0, <402
	SPL 0, <-1
	DJN -1, @-20
	SUB #12, 0
