

================================================================
== Vitis HLS Report for 'conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4'
================================================================
* Date:           Wed Mar 12 17:42:18 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       conv_fprop2_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.983 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_84_3_VITIS_LOOP_86_4  |        ?|        ?|        23|          7|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|     2609|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    12|      553|      176|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|      142|    -|
|Register             |        -|     -|      730|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    13|     1283|     2959|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |dmul_64ns_64ns_64_8_max_dsp_1_U4  |dmul_64ns_64ns_64_8_max_dsp_1  |        0|   8|  388|  127|    0|
    |mul_31ns_32s_58_2_1_U5            |mul_31ns_32s_58_2_1            |        0|   4|  165|   49|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                             |                               |        0|  12|  553|  176|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +--------------------------------------------+-----------------------------------------+---------------------+
    |                  Instance                  |                  Module                 |      Expression     |
    +--------------------------------------------+-----------------------------------------+---------------------+
    |ama_addmuladd_17ns_17ns_17s_17ns_17_4_1_U6  |ama_addmuladd_17ns_17ns_17s_17ns_17_4_1  |  i0 + (i1 + i2) * i3|
    +--------------------------------------------+-----------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+------+------------+------------+
    |      Variable Name      | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+------+------------+------------+
    |add_ln84_1_fu_204_p2     |         +|   0|  0|    69|          62|           1|
    |add_ln84_fu_213_p2       |         +|   0|  0|    38|          31|           1|
    |add_ln86_fu_269_p2       |         +|   0|  0|    38|          31|           1|
    |add_ln88_2_fu_264_p2     |         +|   0|  0|    65|          58|          58|
    |add_ln88_3_fu_280_p2     |         +|   0|  0|    24|          17|          17|
    |grp_fu_329_p3            |         +|   0|  0|    24|          17|          17|
    |ap_condition_219         |       and|   0|  0|     2|           1|           1|
    |ap_condition_504         |       and|   0|  0|     2|           1|           1|
    |ap_condition_508         |       and|   0|  0|     2|           1|           1|
    |ap_condition_513         |       and|   0|  0|     2|           1|           1|
    |icmp_ln84_fu_199_p2      |      icmp|   0|  0|    69|          62|          62|
    |icmp_ln86_fu_194_p2      |      icmp|   0|  0|    39|          32|          32|
    |lshr_ln88_fu_295_p2      |      lshr|   0|  0|  2171|        3200|        3200|
    |select_ln84_1_fu_219_p3  |    select|   0|  0|    31|           1|          31|
    |select_ln84_fu_245_p3    |    select|   0|  0|    31|           1|          31|
    |ap_enable_pp0            |       xor|   0|  0|     2|           1|           2|
    +-------------------------+----------+----+---+------+------------+------------+
    |Total                    |          |   0|  0|  2609|        3517|        3457|
    +-------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  43|          8|    1|          8|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_sum_load         |   9|          2|   64|        128|
    |indvar_flatten_fu_76              |   9|          2|   62|        124|
    |m_fu_68                           |   9|          2|   31|         62|
    |n_fu_72                           |   9|          2|   31|         62|
    |sum_fu_64                         |   9|          2|   64|        128|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 142|         30|  259|        524|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln88_2_reg_445                   |  58|   0|   58|          0|
    |add_ln88_3_reg_450                   |  17|   0|   17|          0|
    |ap_CS_fsm                            |   7|   0|    7|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |empty_15_reg_435                     |  58|   0|   58|          0|
    |icmp_ln84_reg_416                    |   1|   0|    1|          0|
    |icmp_ln86_reg_411                    |   1|   0|    1|          0|
    |indvar_flatten_fu_76                 |  62|   0|   62|          0|
    |m_1_reg_406                          |  31|   0|   31|          0|
    |m_fu_68                              |  31|   0|   31|          0|
    |mul19_i_reg_480                      |  64|   0|   64|          0|
    |n_fu_72                              |  31|   0|   31|          0|
    |s2_pooling_la_map_data_load_reg_465  |  64|   0|   64|          0|
    |select_ln84_1_reg_420                |  31|   0|   31|          0|
    |sext_ln79_cast_reg_401               |  58|   0|   58|          0|
    |sum_fu_64                            |  64|   0|   64|          0|
    |trunc_ln84_reg_425                   |  17|   0|   17|          0|
    |trunc_ln88_reg_455                   |  64|   0|   64|          0|
    |icmp_ln84_reg_416                    |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 730|  32|  667|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+------+------------+------------------------------------------------------+--------------+
|            RTL Ports            | Dir | Bits |  Protocol  |                     Source Object                    |    C Type    |
+---------------------------------+-----+------+------------+------------------------------------------------------+--------------+
|ap_clk                           |   in|     1|  ap_ctrl_hs|  conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4|  return value|
|ap_rst                           |   in|     1|  ap_ctrl_hs|  conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4|  return value|
|ap_start                         |   in|     1|  ap_ctrl_hs|  conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4|  return value|
|ap_done                          |  out|     1|  ap_ctrl_hs|  conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4|  return value|
|ap_idle                          |  out|     1|  ap_ctrl_hs|  conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4|  return value|
|ap_ready                         |  out|     1|  ap_ctrl_hs|  conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4|  return value|
|ap_ce                            |   in|     1|  ap_ctrl_hs|  conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4|  return value|
|grp_fu_274_p_din0                |  out|    64|  ap_ctrl_hs|  conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4|  return value|
|grp_fu_274_p_din1                |  out|    64|  ap_ctrl_hs|  conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4|  return value|
|grp_fu_274_p_opcode              |  out|     1|  ap_ctrl_hs|  conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4|  return value|
|grp_fu_274_p_dout0               |   in|    64|  ap_ctrl_hs|  conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4|  return value|
|grp_fu_274_p_ce                  |  out|     1|  ap_ctrl_hs|  conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4|  return value|
|c3_conv_layer_kernel_w_load      |   in|    32|     ap_none|                           c3_conv_layer_kernel_w_load|        scalar|
|mul_ln156                        |   in|    62|     ap_none|                                             mul_ln156|        scalar|
|empty_11                         |   in|    17|     ap_none|                                              empty_11|        scalar|
|empty_12                         |   in|    17|     ap_none|                                              empty_12|        scalar|
|sext_ln79                        |   in|    32|     ap_none|                                             sext_ln79|        scalar|
|empty                            |   in|    17|     ap_none|                                                 empty|        scalar|
|zext_ln88_1                      |   in|    17|     ap_none|                                           zext_ln88_1|        scalar|
|s2_pooling_la_map_data_address0  |  out|    17|   ap_memory|                                s2_pooling_la_map_data|         array|
|s2_pooling_la_map_data_ce0       |  out|     1|   ap_memory|                                s2_pooling_la_map_data|         array|
|s2_pooling_la_map_data_q0        |   in|    64|   ap_memory|                                s2_pooling_la_map_data|         array|
|c3_conv_layer_kernel_load        |   in|  3200|     ap_none|                             c3_conv_layer_kernel_load|        scalar|
|sum_out                          |  out|    64|      ap_vld|                                               sum_out|       pointer|
|sum_out_ap_vld                   |  out|     1|      ap_vld|                                               sum_out|       pointer|
+---------------------------------+-----+------+------------+------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 7, D = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [../source/hls.cpp:78->../source/hls.cpp:155]   --->   Operation 26 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%m = alloca i32 1" [../source/hls.cpp:86->../source/hls.cpp:155]   --->   Operation 27 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [../source/hls.cpp:84->../source/hls.cpp:155]   --->   Operation 28 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 29 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%c3_conv_layer_kernel_load_read = read i3200 @_ssdm_op_Read.ap_auto.i3200, i3200 %c3_conv_layer_kernel_load"   --->   Operation 30 'read' 'c3_conv_layer_kernel_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln88_1_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %zext_ln88_1"   --->   Operation 31 'read' 'zext_ln88_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %empty"   --->   Operation 32 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln79_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln79"   --->   Operation 33 'read' 'sext_ln79_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1 = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %empty_12"   --->   Operation 34 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %empty_11"   --->   Operation 35 'read' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mul_ln156_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %mul_ln156"   --->   Operation 36 'read' 'mul_ln156_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%c3_conv_layer_kernel_w_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c3_conv_layer_kernel_w_load"   --->   Operation 37 'read' 'c3_conv_layer_kernel_w_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln79_cast = sext i32 %sext_ln79_read"   --->   Operation 38 'sext' 'sext_ln79_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s2_pooling_la_map_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln0 = store i62 0, i62 %indvar_flatten"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln84 = store i31 0, i31 %n" [../source/hls.cpp:84->../source/hls.cpp:155]   --->   Operation 41 'store' 'store_ln84' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln86 = store i31 0, i31 %m" [../source/hls.cpp:86->../source/hls.cpp:155]   --->   Operation 42 'store' 'store_ln86' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln78 = store i64 0, i64 %sum" [../source/hls.cpp:78->../source/hls.cpp:155]   --->   Operation 43 'store' 'store_ln78' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 44 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.51>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%m_1 = load i31 %m" [../source/hls.cpp:86->../source/hls.cpp:155]   --->   Operation 45 'load' 'm_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i62 %indvar_flatten" [../source/hls.cpp:84->../source/hls.cpp:155]   --->   Operation 46 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i31 %m_1" [../source/hls.cpp:86->../source/hls.cpp:155]   --->   Operation 47 'zext' 'zext_ln86_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.88ns)   --->   "%icmp_ln86 = icmp_slt  i32 %zext_ln86_1, i32 %c3_conv_layer_kernel_w_load_read" [../source/hls.cpp:86->../source/hls.cpp:155]   --->   Operation 48 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.12ns)   --->   "%icmp_ln84 = icmp_eq  i62 %indvar_flatten_load, i62 %mul_ln156_read" [../source/hls.cpp:84->../source/hls.cpp:155]   --->   Operation 49 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.12ns)   --->   "%add_ln84_1 = add i62 %indvar_flatten_load, i62 1" [../source/hls.cpp:84->../source/hls.cpp:155]   --->   Operation 50 'add' 'add_ln84_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %for.inc21.i.loopexit, void %for.inc29.i.loopexit.exitStub" [../source/hls.cpp:84->../source/hls.cpp:155]   --->   Operation 51 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%n_load = load i31 %n" [../source/hls.cpp:84->../source/hls.cpp:155]   --->   Operation 52 'load' 'n_load' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.87ns)   --->   "%add_ln84 = add i31 %n_load, i31 1" [../source/hls.cpp:84->../source/hls.cpp:155]   --->   Operation 53 'add' 'add_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.25ns)   --->   "%select_ln84_1 = select i1 %icmp_ln86, i31 %n_load, i31 %add_ln84" [../source/hls.cpp:84->../source/hls.cpp:155]   --->   Operation 54 'select' 'select_ln84_1' <Predicate = (!icmp_ln84)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i31 %select_ln84_1" [../source/hls.cpp:84->../source/hls.cpp:155]   --->   Operation 55 'trunc' 'trunc_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln84 = store i62 %add_ln84_1, i62 %indvar_flatten" [../source/hls.cpp:84->../source/hls.cpp:155]   --->   Operation 56 'store' 'store_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.38>
ST_2 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln84 = store i31 %select_ln84_1, i31 %n" [../source/hls.cpp:84->../source/hls.cpp:155]   --->   Operation 57 'store' 'store_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.69>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i31 %select_ln84_1" [../source/hls.cpp:84->../source/hls.cpp:155]   --->   Operation 58 'zext' 'zext_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.69ns) (grouped into DSP with root node add_ln88)   --->   "%empty_13 = add i17 %trunc_ln84, i17 %tmp_2" [../source/hls.cpp:84->../source/hls.cpp:155]   --->   Operation 59 'add' 'empty_13' <Predicate = (!icmp_ln84)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 60 [3/3] (0.99ns) (grouped into DSP with root node add_ln88)   --->   "%empty_14 = mul i17 %empty_13, i17 %tmp_1" [../source/hls.cpp:84->../source/hls.cpp:155]   --->   Operation 60 'mul' 'empty_14' <Predicate = (!icmp_ln84)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 61 [2/2] (2.29ns)   --->   "%empty_15 = mul i58 %zext_ln84, i58 %sext_ln79_cast" [../source/hls.cpp:84->../source/hls.cpp:155]   --->   Operation 61 'mul' 'empty_15' <Predicate = (!icmp_ln84)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 62 [2/3] (0.99ns) (grouped into DSP with root node add_ln88)   --->   "%empty_14 = mul i17 %empty_13, i17 %tmp_1" [../source/hls.cpp:84->../source/hls.cpp:155]   --->   Operation 62 'mul' 'empty_14' <Predicate = (!icmp_ln84)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 63 [1/2] (2.29ns)   --->   "%empty_15 = mul i58 %zext_ln84, i58 %sext_ln79_cast" [../source/hls.cpp:84->../source/hls.cpp:155]   --->   Operation 63 'mul' 'empty_15' <Predicate = (!icmp_ln84)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.68>
ST_5 : Operation 64 [1/1] (0.25ns)   --->   "%select_ln84 = select i1 %icmp_ln86, i31 %m_1, i31 0" [../source/hls.cpp:84->../source/hls.cpp:155]   --->   Operation 64 'select' 'select_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 65 [1/3] (0.00ns) (grouped into DSP with root node add_ln88)   --->   "%empty_14 = mul i17 %empty_13, i17 %tmp_1" [../source/hls.cpp:84->../source/hls.cpp:155]   --->   Operation 65 'mul' 'empty_14' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i31 %select_ln84" [../source/hls.cpp:86->../source/hls.cpp:155]   --->   Operation 66 'zext' 'zext_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i31 %select_ln84" [../source/hls.cpp:86->../source/hls.cpp:155]   --->   Operation 67 'trunc' 'trunc_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.79ns)   --->   "%add_ln88_1 = add i17 %tmp, i17 %trunc_ln86" [../source/hls.cpp:88->../source/hls.cpp:155]   --->   Operation 68 'add' 'add_ln88_1' <Predicate = (!icmp_ln84)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln88 = add i17 %add_ln88_1, i17 %empty_14" [../source/hls.cpp:88->../source/hls.cpp:155]   --->   Operation 69 'add' 'add_ln88' <Predicate = (!icmp_ln84)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 70 [1/1] (1.06ns)   --->   "%add_ln88_2 = add i58 %zext_ln86, i58 %empty_15" [../source/hls.cpp:88->../source/hls.cpp:155]   --->   Operation 70 'add' 'add_ln88_2' <Predicate = (!icmp_ln84)> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.87ns)   --->   "%add_ln86 = add i31 %select_ln84, i31 1" [../source/hls.cpp:86->../source/hls.cpp:155]   --->   Operation 71 'add' 'add_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.38ns)   --->   "%store_ln86 = store i31 %add_ln86, i31 %m" [../source/hls.cpp:86->../source/hls.cpp:155]   --->   Operation 72 'store' 'store_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 1.44>
ST_6 : Operation 73 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln88 = add i17 %add_ln88_1, i17 %empty_14" [../source/hls.cpp:88->../source/hls.cpp:155]   --->   Operation 73 'add' 'add_ln88' <Predicate = (!icmp_ln84)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 74 [1/1] (0.79ns)   --->   "%add_ln88_3 = add i17 %zext_ln88_1_read, i17 %add_ln88" [../source/hls.cpp:88->../source/hls.cpp:155]   --->   Operation 74 'add' 'add_ln88_3' <Predicate = (!icmp_ln84)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 %add_ln88_2, i6 0" [../source/hls.cpp:88->../source/hls.cpp:155]   --->   Operation 75 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i64 %shl_ln" [../source/hls.cpp:88->../source/hls.cpp:155]   --->   Operation 76 'zext' 'zext_ln88' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.44ns)   --->   "%lshr_ln88 = lshr i3200 %c3_conv_layer_kernel_load_read, i3200 %zext_ln88" [../source/hls.cpp:88->../source/hls.cpp:155]   --->   Operation 77 'lshr' 'lshr_ln88' <Predicate = (!icmp_ln84)> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i3200 %lshr_ln88" [../source/hls.cpp:88->../source/hls.cpp:155]   --->   Operation 78 'trunc' 'trunc_ln88' <Predicate = (!icmp_ln84)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.98>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln88_2 = zext i17 %add_ln88_3" [../source/hls.cpp:88->../source/hls.cpp:155]   --->   Operation 79 'zext' 'zext_ln88_2' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%s2_pooling_la_map_data_addr = getelementptr i64 %s2_pooling_la_map_data, i64 0, i64 %zext_ln88_2" [../source/hls.cpp:88->../source/hls.cpp:155]   --->   Operation 80 'getelementptr' 's2_pooling_la_map_data_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_7 : Operation 81 [2/2] (2.98ns)   --->   "%s2_pooling_la_map_data_load = load i17 %s2_pooling_la_map_data_addr" [../source/hls.cpp:88->../source/hls.cpp:155]   --->   Operation 81 'load' 's2_pooling_la_map_data_load' <Predicate = (!icmp_ln84)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 122880> <RAM>

State 8 <SV = 7> <Delay = 2.98>
ST_8 : Operation 82 [1/2] ( I:2.98ns O:2.98ns )   --->   "%s2_pooling_la_map_data_load = load i17 %s2_pooling_la_map_data_addr" [../source/hls.cpp:88->../source/hls.cpp:155]   --->   Operation 82 'load' 's2_pooling_la_map_data_load' <Predicate = (!icmp_ln84)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 122880> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln88 = bitcast i64 %s2_pooling_la_map_data_load" [../source/hls.cpp:88->../source/hls.cpp:155]   --->   Operation 83 'bitcast' 'bitcast_ln88' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%bitcast_ln88_1 = bitcast i64 %trunc_ln88" [../source/hls.cpp:88->../source/hls.cpp:155]   --->   Operation 84 'bitcast' 'bitcast_ln88_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [8/8] (2.32ns)   --->   "%mul19_i = dmul i64 %bitcast_ln88, i64 %bitcast_ln88_1" [../source/hls.cpp:88->../source/hls.cpp:155]   --->   Operation 85 'dmul' 'mul19_i' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 86 [7/8] (2.32ns)   --->   "%mul19_i = dmul i64 %bitcast_ln88, i64 %bitcast_ln88_1" [../source/hls.cpp:88->../source/hls.cpp:155]   --->   Operation 86 'dmul' 'mul19_i' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 87 [6/8] (2.32ns)   --->   "%mul19_i = dmul i64 %bitcast_ln88, i64 %bitcast_ln88_1" [../source/hls.cpp:88->../source/hls.cpp:155]   --->   Operation 87 'dmul' 'mul19_i' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 88 [5/8] (2.32ns)   --->   "%mul19_i = dmul i64 %bitcast_ln88, i64 %bitcast_ln88_1" [../source/hls.cpp:88->../source/hls.cpp:155]   --->   Operation 88 'dmul' 'mul19_i' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 89 [4/8] (2.32ns)   --->   "%mul19_i = dmul i64 %bitcast_ln88, i64 %bitcast_ln88_1" [../source/hls.cpp:88->../source/hls.cpp:155]   --->   Operation 89 'dmul' 'mul19_i' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 90 [3/8] (2.32ns)   --->   "%mul19_i = dmul i64 %bitcast_ln88, i64 %bitcast_ln88_1" [../source/hls.cpp:88->../source/hls.cpp:155]   --->   Operation 90 'dmul' 'mul19_i' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 91 [2/8] (2.32ns)   --->   "%mul19_i = dmul i64 %bitcast_ln88, i64 %bitcast_ln88_1" [../source/hls.cpp:88->../source/hls.cpp:155]   --->   Operation 91 'dmul' 'mul19_i' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 92 [1/8] (2.32ns)   --->   "%mul19_i = dmul i64 %bitcast_ln88, i64 %bitcast_ln88_1" [../source/hls.cpp:88->../source/hls.cpp:155]   --->   Operation 92 'dmul' 'mul19_i' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.90>
ST_17 : Operation 93 [1/1] (0.00ns)   --->   "%sum_load = load i64 %sum" [../source/hls.cpp:88->../source/hls.cpp:155]   --->   Operation 93 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 94 [8/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul19_i" [../source/hls.cpp:88->../source/hls.cpp:155]   --->   Operation 94 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 106 [1/1] (0.00ns)   --->   "%sum_load_1 = load i64 %sum"   --->   Operation 106 'load' 'sum_load_1' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_17 : Operation 107 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %sum_out, i64 %sum_load_1"   --->   Operation 107 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_17 : Operation 108 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 108 'ret' 'ret_ln0' <Predicate = (icmp_ln84)> <Delay = 0.38>

State 18 <SV = 17> <Delay = 1.90>
ST_18 : Operation 95 [7/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul19_i" [../source/hls.cpp:88->../source/hls.cpp:155]   --->   Operation 95 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.90>
ST_19 : Operation 96 [6/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul19_i" [../source/hls.cpp:88->../source/hls.cpp:155]   --->   Operation 96 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.90>
ST_20 : Operation 97 [5/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul19_i" [../source/hls.cpp:88->../source/hls.cpp:155]   --->   Operation 97 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.90>
ST_21 : Operation 98 [4/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul19_i" [../source/hls.cpp:88->../source/hls.cpp:155]   --->   Operation 98 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.90>
ST_22 : Operation 99 [3/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul19_i" [../source/hls.cpp:88->../source/hls.cpp:155]   --->   Operation 99 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.90>
ST_23 : Operation 100 [2/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul19_i" [../source/hls.cpp:88->../source/hls.cpp:155]   --->   Operation 100 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.29>
ST_24 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_84_3_VITIS_LOOP_86_4_str"   --->   Operation 101 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 102 [1/1] (0.00ns)   --->   "%specpipeline_ln78 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../source/hls.cpp:78->../source/hls.cpp:155]   --->   Operation 102 'specpipeline' 'specpipeline_ln78' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 103 [1/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul19_i" [../source/hls.cpp:88->../source/hls.cpp:155]   --->   Operation 103 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 104 [1/1] (0.38ns)   --->   "%store_ln78 = store i64 %sum_1, i64 %sum" [../source/hls.cpp:78->../source/hls.cpp:155]   --->   Operation 104 'store' 'store_ln78' <Predicate = true> <Delay = 0.38>
ST_24 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln86 = br void %for.inc.i" [../source/hls.cpp:86->../source/hls.cpp:155]   --->   Operation 105 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs_ce:ce=1
Port [ c3_conv_layer_kernel_w_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln156]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln79]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln88_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s2_pooling_la_map_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c3_conv_layer_kernel_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                              (alloca        ) [ 0111111111111111111111111]
m                                (alloca        ) [ 0111110000000000000000000]
n                                (alloca        ) [ 0110000000000000000000000]
indvar_flatten                   (alloca        ) [ 0110000000000000000000000]
c3_conv_layer_kernel_load_read   (read          ) [ 0011111000000000000000000]
zext_ln88_1_read                 (read          ) [ 0011111000000000000000000]
tmp                              (read          ) [ 0011110000000000000000000]
sext_ln79_read                   (read          ) [ 0000000000000000000000000]
tmp_1                            (read          ) [ 0011110000000000000000000]
tmp_2                            (read          ) [ 0011000000000000000000000]
mul_ln156_read                   (read          ) [ 0010000000000000000000000]
c3_conv_layer_kernel_w_load_read (read          ) [ 0010000000000000000000000]
sext_ln79_cast                   (sext          ) [ 0011100000000000000000000]
specinterface_ln0                (specinterface ) [ 0000000000000000000000000]
store_ln0                        (store         ) [ 0000000000000000000000000]
store_ln84                       (store         ) [ 0000000000000000000000000]
store_ln86                       (store         ) [ 0000000000000000000000000]
store_ln78                       (store         ) [ 0000000000000000000000000]
br_ln0                           (br            ) [ 0000000000000000000000000]
m_1                              (load          ) [ 0001110000000000000000000]
indvar_flatten_load              (load          ) [ 0000000000000000000000000]
zext_ln86_1                      (zext          ) [ 0000000000000000000000000]
icmp_ln86                        (icmp          ) [ 0001110000000000000000000]
icmp_ln84                        (icmp          ) [ 0111111111111111110000000]
add_ln84_1                       (add           ) [ 0000000000000000000000000]
br_ln84                          (br            ) [ 0000000000000000000000000]
n_load                           (load          ) [ 0000000000000000000000000]
add_ln84                         (add           ) [ 0000000000000000000000000]
select_ln84_1                    (select        ) [ 0001000000000000000000000]
trunc_ln84                       (trunc         ) [ 0001000000000000000000000]
store_ln84                       (store         ) [ 0000000000000000000000000]
store_ln84                       (store         ) [ 0000000000000000000000000]
zext_ln84                        (zext          ) [ 0000100000000000000000000]
empty_13                         (add           ) [ 0000110000000000000000000]
empty_15                         (mul           ) [ 0000010000000000000000000]
select_ln84                      (select        ) [ 0000000000000000000000000]
empty_14                         (mul           ) [ 0000001000000000000000000]
zext_ln86                        (zext          ) [ 0000000000000000000000000]
trunc_ln86                       (trunc         ) [ 0000000000000000000000000]
add_ln88_1                       (add           ) [ 0000001000000000000000000]
add_ln88_2                       (add           ) [ 0000001000000000000000000]
add_ln86                         (add           ) [ 0000000000000000000000000]
store_ln86                       (store         ) [ 0000000000000000000000000]
add_ln88                         (add           ) [ 0000000000000000000000000]
add_ln88_3                       (add           ) [ 0000000100000000000000000]
shl_ln                           (bitconcatenate) [ 0000000000000000000000000]
zext_ln88                        (zext          ) [ 0000000000000000000000000]
lshr_ln88                        (lshr          ) [ 0000000000000000000000000]
trunc_ln88                       (trunc         ) [ 0110000111000000000000000]
zext_ln88_2                      (zext          ) [ 0000000000000000000000000]
s2_pooling_la_map_data_addr      (getelementptr ) [ 0100000010000000000000000]
s2_pooling_la_map_data_load      (load          ) [ 0010000001000000000000000]
bitcast_ln88                     (bitcast       ) [ 0111111100111111100000000]
bitcast_ln88_1                   (bitcast       ) [ 0111111100111111100000000]
mul19_i                          (dmul          ) [ 0111111100000000011111111]
sum_load                         (load          ) [ 0111111100000000001111111]
specloopname_ln0                 (specloopname  ) [ 0000000000000000000000000]
specpipeline_ln78                (specpipeline  ) [ 0000000000000000000000000]
sum_1                            (dadd          ) [ 0000000000000000000000000]
store_ln78                       (store         ) [ 0000000000000000000000000]
br_ln86                          (br            ) [ 0000000000000000000000000]
sum_load_1                       (load          ) [ 0000000000000000000000000]
write_ln0                        (write         ) [ 0000000000000000000000000]
ret_ln0                          (ret           ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c3_conv_layer_kernel_w_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_conv_layer_kernel_w_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln156">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln156"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty_11">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty_12">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sext_ln79">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln79"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="empty">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zext_ln88_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln88_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="s2_pooling_la_map_data">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2_pooling_la_map_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="c3_conv_layer_kernel_load">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_conv_layer_kernel_load"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sum_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3200"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i58.i6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_84_3_VITIS_LOOP_86_4_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="sum_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="m_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="n_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="indvar_flatten_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="c3_conv_layer_kernel_load_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="3200" slack="0"/>
<pin id="82" dir="0" index="1" bw="3200" slack="0"/>
<pin id="83" dir="1" index="2" bw="3200" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c3_conv_layer_kernel_load_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="zext_ln88_1_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="17" slack="0"/>
<pin id="88" dir="0" index="1" bw="17" slack="0"/>
<pin id="89" dir="1" index="2" bw="17" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln88_1_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="17" slack="0"/>
<pin id="94" dir="0" index="1" bw="17" slack="0"/>
<pin id="95" dir="1" index="2" bw="17" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="sext_ln79_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln79_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_1_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="17" slack="0"/>
<pin id="106" dir="0" index="1" bw="17" slack="0"/>
<pin id="107" dir="1" index="2" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_2_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="17" slack="0"/>
<pin id="112" dir="0" index="1" bw="17" slack="0"/>
<pin id="113" dir="1" index="2" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="mul_ln156_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="62" slack="0"/>
<pin id="118" dir="0" index="1" bw="62" slack="0"/>
<pin id="119" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln156_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="c3_conv_layer_kernel_w_load_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c3_conv_layer_kernel_w_load_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln0_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="0" index="2" bw="64" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/17 "/>
</bind>
</comp>

<comp id="135" class="1004" name="s2_pooling_la_map_data_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="17" slack="0"/>
<pin id="139" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s2_pooling_la_map_data_addr/7 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="17" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s2_pooling_la_map_data_load/7 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="1"/>
<pin id="151" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="sum_1/17 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul19_i/9 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="31" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="2"/>
<pin id="159" dir="1" index="2" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_15/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="sext_ln79_cast_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="58" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln79_cast/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln0_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="62" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln84_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="31" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln86_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="31" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln78_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="0"/>
<pin id="181" dir="0" index="1" bw="64" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="m_1_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="31" slack="1"/>
<pin id="186" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_1/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="indvar_flatten_load_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="62" slack="1"/>
<pin id="189" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln86_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="31" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_1/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln86_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="1"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln84_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="62" slack="0"/>
<pin id="201" dir="0" index="1" bw="62" slack="1"/>
<pin id="202" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln84_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="62" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_1/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="n_load_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="31" slack="1"/>
<pin id="212" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_load/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln84_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="31" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="select_ln84_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="31" slack="0"/>
<pin id="222" dir="0" index="2" bw="31" slack="0"/>
<pin id="223" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln84_1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln84_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="31" slack="0"/>
<pin id="229" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln84_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="62" slack="0"/>
<pin id="233" dir="0" index="1" bw="62" slack="1"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln84_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="31" slack="0"/>
<pin id="238" dir="0" index="1" bw="31" slack="1"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln84_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="31" slack="1"/>
<pin id="243" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="select_ln84_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="3"/>
<pin id="247" dir="0" index="1" bw="31" slack="3"/>
<pin id="248" dir="0" index="2" bw="31" slack="0"/>
<pin id="249" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln84/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln86_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="31" slack="0"/>
<pin id="253" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="trunc_ln86_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="31" slack="0"/>
<pin id="257" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln88_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="17" slack="4"/>
<pin id="261" dir="0" index="1" bw="17" slack="0"/>
<pin id="262" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88_1/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln88_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="31" slack="0"/>
<pin id="266" dir="0" index="1" bw="58" slack="1"/>
<pin id="267" dir="1" index="2" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88_2/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln86_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="31" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln86_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="31" slack="0"/>
<pin id="277" dir="0" index="1" bw="31" slack="4"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/5 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln88_3_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="17" slack="5"/>
<pin id="282" dir="0" index="1" bw="17" slack="0"/>
<pin id="283" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88_3/6 "/>
</bind>
</comp>

<comp id="284" class="1004" name="shl_ln_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="0"/>
<pin id="286" dir="0" index="1" bw="58" slack="1"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/6 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln88_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="0"/>
<pin id="293" dir="1" index="1" bw="3200" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/6 "/>
</bind>
</comp>

<comp id="295" class="1004" name="lshr_ln88_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="3200" slack="5"/>
<pin id="297" dir="0" index="1" bw="64" slack="0"/>
<pin id="298" dir="1" index="2" bw="3200" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln88/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="trunc_ln88_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="3200" slack="0"/>
<pin id="302" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln88/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln88_2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="17" slack="1"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88_2/7 "/>
</bind>
</comp>

<comp id="308" class="1004" name="bitcast_ln88_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="1"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln88/9 "/>
</bind>
</comp>

<comp id="312" class="1004" name="bitcast_ln88_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="3"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln88_1/9 "/>
</bind>
</comp>

<comp id="316" class="1004" name="sum_load_load_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="16"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/17 "/>
</bind>
</comp>

<comp id="320" class="1004" name="store_ln78_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="0"/>
<pin id="322" dir="0" index="1" bw="64" slack="23"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/24 "/>
</bind>
</comp>

<comp id="325" class="1004" name="sum_load_1_load_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="16"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_1/17 "/>
</bind>
</comp>

<comp id="329" class="1007" name="grp_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="17" slack="1"/>
<pin id="331" dir="0" index="1" bw="17" slack="2"/>
<pin id="332" dir="0" index="2" bw="17" slack="2147483647"/>
<pin id="333" dir="0" index="3" bw="17" slack="0"/>
<pin id="334" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="empty_13/3 empty_14/3 add_ln88/5 "/>
</bind>
</comp>

<comp id="337" class="1005" name="sum_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="0"/>
<pin id="339" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="345" class="1005" name="m_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="31" slack="0"/>
<pin id="347" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="352" class="1005" name="n_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="31" slack="0"/>
<pin id="354" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="359" class="1005" name="indvar_flatten_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="62" slack="0"/>
<pin id="361" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="366" class="1005" name="c3_conv_layer_kernel_load_read_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="3200" slack="5"/>
<pin id="368" dir="1" index="1" bw="3200" slack="5"/>
</pin_list>
<bind>
<opset="c3_conv_layer_kernel_load_read "/>
</bind>
</comp>

<comp id="371" class="1005" name="zext_ln88_1_read_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="17" slack="5"/>
<pin id="373" dir="1" index="1" bw="17" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln88_1_read "/>
</bind>
</comp>

<comp id="376" class="1005" name="tmp_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="17" slack="4"/>
<pin id="378" dir="1" index="1" bw="17" slack="4"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="381" class="1005" name="tmp_1_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="17" slack="2"/>
<pin id="383" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="386" class="1005" name="tmp_2_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="17" slack="2"/>
<pin id="388" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="391" class="1005" name="mul_ln156_read_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="62" slack="1"/>
<pin id="393" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln156_read "/>
</bind>
</comp>

<comp id="396" class="1005" name="c3_conv_layer_kernel_w_load_read_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c3_conv_layer_kernel_w_load_read "/>
</bind>
</comp>

<comp id="401" class="1005" name="sext_ln79_cast_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="58" slack="2"/>
<pin id="403" dir="1" index="1" bw="58" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln79_cast "/>
</bind>
</comp>

<comp id="406" class="1005" name="m_1_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="31" slack="3"/>
<pin id="408" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="411" class="1005" name="icmp_ln86_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="3"/>
<pin id="413" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln86 "/>
</bind>
</comp>

<comp id="416" class="1005" name="icmp_ln84_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="1"/>
<pin id="418" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln84 "/>
</bind>
</comp>

<comp id="420" class="1005" name="select_ln84_1_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="31" slack="1"/>
<pin id="422" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln84_1 "/>
</bind>
</comp>

<comp id="425" class="1005" name="trunc_ln84_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="17" slack="1"/>
<pin id="427" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln84 "/>
</bind>
</comp>

<comp id="430" class="1005" name="zext_ln84_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="58" slack="1"/>
<pin id="432" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln84 "/>
</bind>
</comp>

<comp id="435" class="1005" name="empty_15_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="58" slack="1"/>
<pin id="437" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="empty_15 "/>
</bind>
</comp>

<comp id="440" class="1005" name="add_ln88_1_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="17" slack="1"/>
<pin id="442" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln88_1 "/>
</bind>
</comp>

<comp id="445" class="1005" name="add_ln88_2_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="58" slack="1"/>
<pin id="447" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="add_ln88_2 "/>
</bind>
</comp>

<comp id="450" class="1005" name="add_ln88_3_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="17" slack="1"/>
<pin id="452" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln88_3 "/>
</bind>
</comp>

<comp id="455" class="1005" name="trunc_ln88_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="64" slack="3"/>
<pin id="457" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln88 "/>
</bind>
</comp>

<comp id="460" class="1005" name="s2_pooling_la_map_data_addr_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="17" slack="1"/>
<pin id="462" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="s2_pooling_la_map_data_addr "/>
</bind>
</comp>

<comp id="465" class="1005" name="s2_pooling_la_map_data_load_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="64" slack="1"/>
<pin id="467" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s2_pooling_la_map_data_load "/>
</bind>
</comp>

<comp id="470" class="1005" name="bitcast_ln88_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="64" slack="1"/>
<pin id="472" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln88 "/>
</bind>
</comp>

<comp id="475" class="1005" name="bitcast_ln88_1_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="64" slack="1"/>
<pin id="477" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln88_1 "/>
</bind>
</comp>

<comp id="480" class="1005" name="mul19_i_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="1"/>
<pin id="482" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul19_i "/>
</bind>
</comp>

<comp id="485" class="1005" name="sum_load_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="64" slack="1"/>
<pin id="487" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="20" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="28" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="62" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="18" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="54" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="135" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="163"><net_src comp="98" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="40" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="42" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="42" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="44" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="193"><net_src comp="184" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="187" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="187" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="46" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="217"><net_src comp="210" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="48" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="194" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="210" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="213" pin="2"/><net_sink comp="219" pin=2"/></net>

<net id="230"><net_src comp="219" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="204" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="219" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="241" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="250"><net_src comp="42" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="254"><net_src comp="245" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="245" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="255" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="251" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="245" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="48" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="269" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="289"><net_src comp="50" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="52" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="294"><net_src comp="284" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="303"><net_src comp="295" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="304" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="311"><net_src comp="308" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="315"><net_src comp="312" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="319"><net_src comp="316" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="324"><net_src comp="148" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="325" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="335"><net_src comp="259" pin="2"/><net_sink comp="329" pin=3"/></net>

<net id="336"><net_src comp="329" pin="4"/><net_sink comp="280" pin=1"/></net>

<net id="340"><net_src comp="64" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="343"><net_src comp="337" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="344"><net_src comp="337" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="348"><net_src comp="68" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="351"><net_src comp="345" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="355"><net_src comp="72" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="358"><net_src comp="352" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="362"><net_src comp="76" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="365"><net_src comp="359" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="369"><net_src comp="80" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="374"><net_src comp="86" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="379"><net_src comp="92" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="384"><net_src comp="104" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="389"><net_src comp="110" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="394"><net_src comp="116" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="399"><net_src comp="122" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="404"><net_src comp="160" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="409"><net_src comp="184" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="414"><net_src comp="194" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="419"><net_src comp="199" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="219" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="428"><net_src comp="227" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="433"><net_src comp="241" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="438"><net_src comp="156" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="443"><net_src comp="259" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="448"><net_src comp="264" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="453"><net_src comp="280" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="458"><net_src comp="300" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="463"><net_src comp="135" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="468"><net_src comp="142" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="473"><net_src comp="308" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="478"><net_src comp="312" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="483"><net_src comp="152" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="488"><net_src comp="316" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="148" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s2_pooling_la_map_data | {}
	Port: sum_out | {17 }
 - Input state : 
	Port: conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4 : c3_conv_layer_kernel_w_load | {1 }
	Port: conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4 : mul_ln156 | {1 }
	Port: conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4 : empty_11 | {1 }
	Port: conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4 : empty_12 | {1 }
	Port: conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4 : sext_ln79 | {1 }
	Port: conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4 : empty | {1 }
	Port: conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4 : zext_ln88_1 | {1 }
	Port: conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4 : s2_pooling_la_map_data | {7 8 }
	Port: conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4 : c3_conv_layer_kernel_load | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln84 : 1
		store_ln86 : 1
		store_ln78 : 1
	State 2
		zext_ln86_1 : 1
		icmp_ln86 : 2
		icmp_ln84 : 1
		add_ln84_1 : 1
		br_ln84 : 2
		add_ln84 : 1
		select_ln84_1 : 3
		trunc_ln84 : 4
		store_ln84 : 2
		store_ln84 : 4
	State 3
		empty_14 : 1
		empty_15 : 1
	State 4
	State 5
		zext_ln86 : 1
		trunc_ln86 : 1
		add_ln88_1 : 2
		add_ln88 : 3
		add_ln88_2 : 2
		add_ln86 : 1
		store_ln86 : 2
	State 6
		add_ln88_3 : 1
		zext_ln88 : 1
		lshr_ln88 : 2
		trunc_ln88 : 3
	State 7
		s2_pooling_la_map_data_addr : 1
		s2_pooling_la_map_data_load : 2
	State 8
	State 9
		mul19_i : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		sum_1 : 1
		write_ln0 : 1
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		store_ln78 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|
|   lshr   |               lshr_ln88_fu_295               |    0    |    0    |   2171  |
|----------|----------------------------------------------|---------|---------|---------|
|   dadd   |                  grp_fu_148                  |    3    |   685   |   635   |
|----------|----------------------------------------------|---------|---------|---------|
|   dmul   |                  grp_fu_152                  |    8    |   388   |   127   |
|----------|----------------------------------------------|---------|---------|---------|
|          |               add_ln84_1_fu_204              |    0    |    0    |    69   |
|          |                add_ln84_fu_213               |    0    |    0    |    38   |
|    add   |               add_ln88_1_fu_259              |    0    |    0    |    24   |
|          |               add_ln88_2_fu_264              |    0    |    0    |    65   |
|          |                add_ln86_fu_269               |    0    |    0    |    38   |
|          |               add_ln88_3_fu_280              |    0    |    0    |    24   |
|----------|----------------------------------------------|---------|---------|---------|
|    mul   |                  grp_fu_156                  |    4    |   165   |    49   |
|----------|----------------------------------------------|---------|---------|---------|
|   icmp   |               icmp_ln86_fu_194               |    0    |    0    |    39   |
|          |               icmp_ln84_fu_199               |    0    |    0    |    69   |
|----------|----------------------------------------------|---------|---------|---------|
|  select  |             select_ln84_1_fu_219             |    0    |    0    |    31   |
|          |              select_ln84_fu_245              |    0    |    0    |    31   |
|----------|----------------------------------------------|---------|---------|---------|
| addmuladd|                  grp_fu_329                  |    1    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |   c3_conv_layer_kernel_load_read_read_fu_80  |    0    |    0    |    0    |
|          |          zext_ln88_1_read_read_fu_86         |    0    |    0    |    0    |
|          |                tmp_read_fu_92                |    0    |    0    |    0    |
|   read   |           sext_ln79_read_read_fu_98          |    0    |    0    |    0    |
|          |               tmp_1_read_fu_104              |    0    |    0    |    0    |
|          |               tmp_2_read_fu_110              |    0    |    0    |    0    |
|          |          mul_ln156_read_read_fu_116          |    0    |    0    |    0    |
|          | c3_conv_layer_kernel_w_load_read_read_fu_122 |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   write  |            write_ln0_write_fu_128            |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   sext   |             sext_ln79_cast_fu_160            |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |              zext_ln86_1_fu_190              |    0    |    0    |    0    |
|          |               zext_ln84_fu_241               |    0    |    0    |    0    |
|   zext   |               zext_ln86_fu_251               |    0    |    0    |    0    |
|          |               zext_ln88_fu_291               |    0    |    0    |    0    |
|          |              zext_ln88_2_fu_304              |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |               trunc_ln84_fu_227              |    0    |    0    |    0    |
|   trunc  |               trunc_ln86_fu_255              |    0    |    0    |    0    |
|          |               trunc_ln88_fu_300              |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|bitconcatenate|                 shl_ln_fu_284                |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   Total  |                                              |    16   |   1238  |   3410  |
|----------|----------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|           add_ln88_1_reg_440           |   17   |
|           add_ln88_2_reg_445           |   58   |
|           add_ln88_3_reg_450           |   17   |
|         bitcast_ln88_1_reg_475         |   64   |
|          bitcast_ln88_reg_470          |   64   |
| c3_conv_layer_kernel_load_read_reg_366 |  3200  |
|c3_conv_layer_kernel_w_load_read_reg_396|   32   |
|            empty_15_reg_435            |   58   |
|            icmp_ln84_reg_416           |    1   |
|            icmp_ln86_reg_411           |    1   |
|         indvar_flatten_reg_359         |   62   |
|               m_1_reg_406              |   31   |
|                m_reg_345               |   31   |
|             mul19_i_reg_480            |   64   |
|         mul_ln156_read_reg_391         |   62   |
|                n_reg_352               |   31   |
|   s2_pooling_la_map_data_addr_reg_460  |   17   |
|   s2_pooling_la_map_data_load_reg_465  |   64   |
|          select_ln84_1_reg_420         |   31   |
|         sext_ln79_cast_reg_401         |   58   |
|            sum_load_reg_485            |   64   |
|               sum_reg_337              |   64   |
|              tmp_1_reg_381             |   17   |
|              tmp_2_reg_386             |   17   |
|               tmp_reg_376              |   17   |
|           trunc_ln84_reg_425           |   17   |
|           trunc_ln88_reg_455           |   64   |
|            zext_ln84_reg_430           |   58   |
|        zext_ln88_1_read_reg_371        |   17   |
+----------------------------------------+--------+
|                  Total                 |  4298  |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_142 |  p0  |   2  |  17  |   34   ||    0    ||    9    |
|     grp_fu_148    |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|     grp_fu_152    |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|     grp_fu_152    |  p1  |   2  |  64  |   128  ||    0    ||    9    |
|     grp_fu_156    |  p0  |   2  |  31  |   62   ||    0    ||    9    |
|     grp_fu_329    |  p0  |   2  |  17  |   34   ||    0    ||    9    |
|     grp_fu_329    |  p1  |   2  |  17  |   34   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   548  ||  2.709  ||    0    ||    63   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |  1238  |  3410  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    0   |   63   |
|  Register |    -   |    -   |  4298  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    2   |  5536  |  3473  |
+-----------+--------+--------+--------+--------+
