use ceno_emul::{InsnKind, StepRecord};
use ff_ext::ExtensionField;

use super::{RIVInstruction, constants::UInt, r_insn::RInstructionConfig};
use crate::{
    circuit_builder::CircuitBuilder, error::ZKVMError, gadgets::IsZeroConfig,
    instructions::Instruction, uint::Value, witness::LkMultiplicity,
};
use core::mem::MaybeUninit;
use std::marker::PhantomData;

pub struct ArithConfig<E: ExtensionField> {
    r_insn: RInstructionConfig<E>,

    dividend: UInt<E>,
    divisor: UInt<E>,
    pub(crate) outcome: UInt<E>,

    remainder: UInt<E>,
    inter_mul_value: UInt<E>,
    is_zero: IsZeroConfig,
}

pub struct ArithInstruction<E, I>(PhantomData<(E, I)>);

pub struct DivUOp;
impl RIVInstruction for DivUOp {
    const INST_KIND: InsnKind = InsnKind::DIVU;
}
pub type DivUInstruction<E> = ArithInstruction<E, DivUOp>;

impl<E: ExtensionField, I: RIVInstruction> Instruction<E> for ArithInstruction<E, I> {
    type InstructionConfig = ArithConfig<E>;

    fn name() -> String {
        format!("{:?}", I::INST_KIND)
    }

    fn construct_circuit(
        circuit_builder: &mut CircuitBuilder<E>,
    ) -> Result<Self::InstructionConfig, ZKVMError> {
        // outcome = dividend / divisor + remainder => dividend = divisor * outcome + r
        let mut divisor = UInt::new_unchecked(|| "divisor", circuit_builder)?;
        let mut outcome = UInt::new(|| "outcome", circuit_builder)?;
        let r = UInt::new(|| "remainder", circuit_builder)?;

        let (dividend, inter_mul_value) =
            divisor.mul_add(|| "dividend", circuit_builder, &mut outcome, &r, true)?;

        // div by zero check
        let is_zero = IsZeroConfig::construct_circuit(
            circuit_builder,
            || "divisor_zero_check",
            divisor.value(),
        )?;

        let outcome_value = outcome.value();
        circuit_builder
            .condition_require_equal(
                || "outcome_is_zero",
                is_zero.expr(),
                outcome_value.clone(),
                ((1 << UInt::<E>::M) - 1).into(),
                outcome_value,
            )
            .unwrap();

        let r_insn = RInstructionConfig::<E>::construct_circuit(
            circuit_builder,
            I::INST_KIND,
            dividend.register_expr(),
            divisor.register_expr(),
            outcome.register_expr(),
        )?;

        Ok(ArithConfig {
            r_insn,
            dividend,
            divisor,
            outcome,
            remainder: r,
            inter_mul_value,
            is_zero,
        })
    }

    fn assign_instance(
        config: &Self::InstructionConfig,
        instance: &mut [MaybeUninit<E::BaseField>],
        lkm: &mut LkMultiplicity,
        step: &StepRecord,
    ) -> Result<(), ZKVMError> {
        let rs1 = step.rs1().unwrap().value;
        let rs2 = step.rs2().unwrap().value;
        let rd = step.rd().unwrap().value.after;

        // dividend = divisor * outcome + r
        let divisor = Value::new_unchecked(rs2);
        let outcome = Value::new(rd, lkm);

        let r = if rs2 == 0 {
            Value::new_unchecked(0)
        } else {
            Value::new(rs1 % rs2, lkm)
        };

        // assignment
        config.r_insn.assign_instance(instance, lkm, step)?;
        config
            .divisor
            .assign_limbs(instance, divisor.as_u16_limbs());
        config
            .outcome
            .assign_limbs(instance, outcome.as_u16_limbs());

        let (dividend, inter_mul_value) = divisor.mul_add(&outcome, &r, lkm, true);

        config
            .inter_mul_value
            .assign_limb_with_carry_auxiliary(instance, lkm, &inter_mul_value)?;

        config.dividend.assign_limb_with_carry(instance, &dividend);

        config.remainder.assign_limbs(instance, r.as_u16_limbs());

        config
            .is_zero
            .assign_instance(instance, (rs2 as u64).into())?;

        Ok(())
    }
}

#[cfg(test)]
mod test {

    mod divu {
        use std::u32;

        use ceno_emul::{Change, StepRecord, Word};
        use goldilocks::GoldilocksExt2;
        use itertools::Itertools;
        use multilinear_extensions::mle::IntoMLEs;
        use rand::Rng;

        use crate::{
            Value,
            circuit_builder::{CircuitBuilder, ConstraintSystem},
            instructions::{
                Instruction,
                riscv::{constants::UInt, divu::DivUInstruction},
            },
            scheme::mock_prover::{MOCK_PC_DIVU, MOCK_PROGRAM, MockProver},
        };

        fn verify(name: &'static str, dividend: Word, divisor: Word, outcome: Word) {
            let mut cs = ConstraintSystem::<GoldilocksExt2>::new(|| "riscv");
            let mut cb = CircuitBuilder::new(&mut cs);
            let config = cb
                .namespace(
                    || format!("divu_{name}"),
                    |cb| Ok(DivUInstruction::construct_circuit(cb)),
                )
                .unwrap()
                .unwrap();

            // values assignment
            let (raw_witin, _) =
                DivUInstruction::assign_instances(&config, cb.cs.num_witin as usize, vec![
                    StepRecord::new_r_instruction(
                        3,
                        MOCK_PC_DIVU,
                        MOCK_PROGRAM[9],
                        dividend,
                        divisor,
                        Change::new(0, outcome),
                        0,
                    ),
                ])
                .unwrap();

            let expected_rd_written =
                UInt::from_const_unchecked(Value::new_unchecked(outcome).as_u16_limbs().to_vec());

            config
                .outcome
                .require_equal(|| "assert_outcome", &mut cb, &expected_rd_written)
                .unwrap();

            MockProver::assert_satisfied(
                &mut cb,
                &raw_witin
                    .de_interleaving()
                    .into_mles()
                    .into_iter()
                    .map(|v| v.into())
                    .collect_vec(),
                None,
            );
        }
        #[test]
        fn test_opcode_divu() {
            verify("basic", 10, 2, 5);
            verify("dividend > divisor", 10, 11, 0);
            verify("remainder", 11, 2, 5);
            verify("u32::MAX", u32::MAX, u32::MAX, 1);
            verify("div u32::MAX", 3, u32::MAX, 0);
            verify("u32::MAX div by 2", u32::MAX, 2, u32::MAX / 2);
            verify("div by zero", 10, 0, u32::MAX);
            verify("mul carry", 1202729773, 171818539, 7);
        }

        #[test]
        fn test_opcode_divu_random() {
            let mut rng = rand::thread_rng();
            let a: u32 = rng.gen();
            let b: u32 = rng.gen_range(1..u32::MAX);
            println!("random: {} / {} = {}", a, b, a / b);
            verify("random", a, b, a / b);
        }
    }
}
