--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf GenIO.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12725 paths analyzed, 849 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.069ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_2/counterSchodki_0 (SLICE_X24Y15.SR), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/Note_0 (FF)
  Destination:          XLXI_2/counterSchodki_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.069ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_4/Note_0 to XLXI_2/counterSchodki_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y30.YQ      Tcko                  0.652   XLXI_4/Note<1>
                                                       XLXI_4/Note_0
    SLICE_X28Y43.F1      net (fanout=22)       1.767   XLXI_4/Note<0>
    SLICE_X28Y43.X       Tilo                  0.759   N34
                                                       XLXI_2/frequency<1>_SW0
    SLICE_X26Y28.F1      net (fanout=1)        1.614   N34
    SLICE_X26Y28.X       Tilo                  0.759   XLXI_2/frequency<1>
                                                       XLXI_2/frequency<1>
    SLICE_X25Y23.F4      net (fanout=1)        0.589   XLXI_2/frequency<1>
    SLICE_X25Y23.COUT    Topcyf                1.162   XLXI_2/Mcompar_Start_or0000_cy<2>
                                                       XLXI_2/Mcompar_Start_or0000_lut<1>
                                                       XLXI_2/Mcompar_Start_or0000_cy<1>
                                                       XLXI_2/Mcompar_Start_or0000_cy<2>
    SLICE_X25Y24.CIN     net (fanout=1)        0.000   XLXI_2/Mcompar_Start_or0000_cy<2>
    SLICE_X25Y24.COUT    Tbyp                  0.118   XLXI_2/Mcompar_Start_or0000_cy<4>
                                                       XLXI_2/Mcompar_Start_or0000_cy<3>
                                                       XLXI_2/Mcompar_Start_or0000_cy<4>
    SLICE_X25Y25.CIN     net (fanout=1)        0.000   XLXI_2/Mcompar_Start_or0000_cy<4>
    SLICE_X25Y25.COUT    Tbyp                  0.118   XLXI_2/Mcompar_Start_or0000_cy<6>
                                                       XLXI_2/Mcompar_Start_or0000_cy<5>
                                                       XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X24Y14.F1      net (fanout=10)       1.712   XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X24Y14.X       Tilo                  0.759   XLXI_2/counterSchodki_and0000
                                                       XLXI_2/counterSchodki_and0000
    SLICE_X24Y15.SR      net (fanout=2)        1.150   XLXI_2/counterSchodki_and0000
    SLICE_X24Y15.CLK     Tsrck                 0.910   XLXI_2/counterSchodki<0>
                                                       XLXI_2/counterSchodki_0
    -------------------------------------------------  ---------------------------
    Total                                     12.069ns (5.237ns logic, 6.832ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/Note_2 (FF)
  Destination:          XLXI_2/counterSchodki_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.514ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_4/Note_2 to XLXI_2/counterSchodki_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y32.YQ      Tcko                  0.587   XLXI_4/Note<3>
                                                       XLXI_4/Note_2
    SLICE_X28Y43.F4      net (fanout=25)       1.277   XLXI_4/Note<2>
    SLICE_X28Y43.X       Tilo                  0.759   N34
                                                       XLXI_2/frequency<1>_SW0
    SLICE_X26Y28.F1      net (fanout=1)        1.614   N34
    SLICE_X26Y28.X       Tilo                  0.759   XLXI_2/frequency<1>
                                                       XLXI_2/frequency<1>
    SLICE_X25Y23.F4      net (fanout=1)        0.589   XLXI_2/frequency<1>
    SLICE_X25Y23.COUT    Topcyf                1.162   XLXI_2/Mcompar_Start_or0000_cy<2>
                                                       XLXI_2/Mcompar_Start_or0000_lut<1>
                                                       XLXI_2/Mcompar_Start_or0000_cy<1>
                                                       XLXI_2/Mcompar_Start_or0000_cy<2>
    SLICE_X25Y24.CIN     net (fanout=1)        0.000   XLXI_2/Mcompar_Start_or0000_cy<2>
    SLICE_X25Y24.COUT    Tbyp                  0.118   XLXI_2/Mcompar_Start_or0000_cy<4>
                                                       XLXI_2/Mcompar_Start_or0000_cy<3>
                                                       XLXI_2/Mcompar_Start_or0000_cy<4>
    SLICE_X25Y25.CIN     net (fanout=1)        0.000   XLXI_2/Mcompar_Start_or0000_cy<4>
    SLICE_X25Y25.COUT    Tbyp                  0.118   XLXI_2/Mcompar_Start_or0000_cy<6>
                                                       XLXI_2/Mcompar_Start_or0000_cy<5>
                                                       XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X24Y14.F1      net (fanout=10)       1.712   XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X24Y14.X       Tilo                  0.759   XLXI_2/counterSchodki_and0000
                                                       XLXI_2/counterSchodki_and0000
    SLICE_X24Y15.SR      net (fanout=2)        1.150   XLXI_2/counterSchodki_and0000
    SLICE_X24Y15.CLK     Tsrck                 0.910   XLXI_2/counterSchodki<0>
                                                       XLXI_2/counterSchodki_0
    -------------------------------------------------  ---------------------------
    Total                                     11.514ns (5.172ns logic, 6.342ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/Note_6 (FF)
  Destination:          XLXI_2/counterSchodki_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.473ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_4/Note_6 to XLXI_2/counterSchodki_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y33.XQ      Tcko                  0.591   XLXI_4/Note<6>
                                                       XLXI_4/Note_6
    SLICE_X27Y27.G3      net (fanout=18)       1.237   XLXI_4/Note<6>
    SLICE_X27Y27.Y       Tilo                  0.704   N53
                                                       XLXI_2/frequency<2>35
    SLICE_X26Y28.G1      net (fanout=3)        0.460   XLXI_2/N18
    SLICE_X26Y28.Y       Tilo                  0.759   XLXI_2/frequency<1>
                                                       XLXI_2/frequency<11>15
    SLICE_X29Y30.F1      net (fanout=2)        0.793   XLXI_2/N7
    SLICE_X29Y30.X       Tilo                  0.704   XLXI_2/frequency<11>
                                                       XLXI_2/frequency<11>103
    SLICE_X25Y25.G2      net (fanout=1)        0.693   XLXI_2/frequency<11>
    SLICE_X25Y25.COUT    Topcyg                1.001   XLXI_2/Mcompar_Start_or0000_cy<6>
                                                       XLXI_2/Mcompar_Start_or0000_lut<6>
                                                       XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X24Y14.F1      net (fanout=10)       1.712   XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X24Y14.X       Tilo                  0.759   XLXI_2/counterSchodki_and0000
                                                       XLXI_2/counterSchodki_and0000
    SLICE_X24Y15.SR      net (fanout=2)        1.150   XLXI_2/counterSchodki_and0000
    SLICE_X24Y15.CLK     Tsrck                 0.910   XLXI_2/counterSchodki<0>
                                                       XLXI_2/counterSchodki_0
    -------------------------------------------------  ---------------------------
    Total                                     11.473ns (5.428ns logic, 6.045ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/counterSchodki_1 (SLICE_X24Y15.SR), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/Note_0 (FF)
  Destination:          XLXI_2/counterSchodki_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.069ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_4/Note_0 to XLXI_2/counterSchodki_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y30.YQ      Tcko                  0.652   XLXI_4/Note<1>
                                                       XLXI_4/Note_0
    SLICE_X28Y43.F1      net (fanout=22)       1.767   XLXI_4/Note<0>
    SLICE_X28Y43.X       Tilo                  0.759   N34
                                                       XLXI_2/frequency<1>_SW0
    SLICE_X26Y28.F1      net (fanout=1)        1.614   N34
    SLICE_X26Y28.X       Tilo                  0.759   XLXI_2/frequency<1>
                                                       XLXI_2/frequency<1>
    SLICE_X25Y23.F4      net (fanout=1)        0.589   XLXI_2/frequency<1>
    SLICE_X25Y23.COUT    Topcyf                1.162   XLXI_2/Mcompar_Start_or0000_cy<2>
                                                       XLXI_2/Mcompar_Start_or0000_lut<1>
                                                       XLXI_2/Mcompar_Start_or0000_cy<1>
                                                       XLXI_2/Mcompar_Start_or0000_cy<2>
    SLICE_X25Y24.CIN     net (fanout=1)        0.000   XLXI_2/Mcompar_Start_or0000_cy<2>
    SLICE_X25Y24.COUT    Tbyp                  0.118   XLXI_2/Mcompar_Start_or0000_cy<4>
                                                       XLXI_2/Mcompar_Start_or0000_cy<3>
                                                       XLXI_2/Mcompar_Start_or0000_cy<4>
    SLICE_X25Y25.CIN     net (fanout=1)        0.000   XLXI_2/Mcompar_Start_or0000_cy<4>
    SLICE_X25Y25.COUT    Tbyp                  0.118   XLXI_2/Mcompar_Start_or0000_cy<6>
                                                       XLXI_2/Mcompar_Start_or0000_cy<5>
                                                       XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X24Y14.F1      net (fanout=10)       1.712   XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X24Y14.X       Tilo                  0.759   XLXI_2/counterSchodki_and0000
                                                       XLXI_2/counterSchodki_and0000
    SLICE_X24Y15.SR      net (fanout=2)        1.150   XLXI_2/counterSchodki_and0000
    SLICE_X24Y15.CLK     Tsrck                 0.910   XLXI_2/counterSchodki<0>
                                                       XLXI_2/counterSchodki_1
    -------------------------------------------------  ---------------------------
    Total                                     12.069ns (5.237ns logic, 6.832ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/Note_2 (FF)
  Destination:          XLXI_2/counterSchodki_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.514ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_4/Note_2 to XLXI_2/counterSchodki_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y32.YQ      Tcko                  0.587   XLXI_4/Note<3>
                                                       XLXI_4/Note_2
    SLICE_X28Y43.F4      net (fanout=25)       1.277   XLXI_4/Note<2>
    SLICE_X28Y43.X       Tilo                  0.759   N34
                                                       XLXI_2/frequency<1>_SW0
    SLICE_X26Y28.F1      net (fanout=1)        1.614   N34
    SLICE_X26Y28.X       Tilo                  0.759   XLXI_2/frequency<1>
                                                       XLXI_2/frequency<1>
    SLICE_X25Y23.F4      net (fanout=1)        0.589   XLXI_2/frequency<1>
    SLICE_X25Y23.COUT    Topcyf                1.162   XLXI_2/Mcompar_Start_or0000_cy<2>
                                                       XLXI_2/Mcompar_Start_or0000_lut<1>
                                                       XLXI_2/Mcompar_Start_or0000_cy<1>
                                                       XLXI_2/Mcompar_Start_or0000_cy<2>
    SLICE_X25Y24.CIN     net (fanout=1)        0.000   XLXI_2/Mcompar_Start_or0000_cy<2>
    SLICE_X25Y24.COUT    Tbyp                  0.118   XLXI_2/Mcompar_Start_or0000_cy<4>
                                                       XLXI_2/Mcompar_Start_or0000_cy<3>
                                                       XLXI_2/Mcompar_Start_or0000_cy<4>
    SLICE_X25Y25.CIN     net (fanout=1)        0.000   XLXI_2/Mcompar_Start_or0000_cy<4>
    SLICE_X25Y25.COUT    Tbyp                  0.118   XLXI_2/Mcompar_Start_or0000_cy<6>
                                                       XLXI_2/Mcompar_Start_or0000_cy<5>
                                                       XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X24Y14.F1      net (fanout=10)       1.712   XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X24Y14.X       Tilo                  0.759   XLXI_2/counterSchodki_and0000
                                                       XLXI_2/counterSchodki_and0000
    SLICE_X24Y15.SR      net (fanout=2)        1.150   XLXI_2/counterSchodki_and0000
    SLICE_X24Y15.CLK     Tsrck                 0.910   XLXI_2/counterSchodki<0>
                                                       XLXI_2/counterSchodki_1
    -------------------------------------------------  ---------------------------
    Total                                     11.514ns (5.172ns logic, 6.342ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/Note_6 (FF)
  Destination:          XLXI_2/counterSchodki_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.473ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_4/Note_6 to XLXI_2/counterSchodki_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y33.XQ      Tcko                  0.591   XLXI_4/Note<6>
                                                       XLXI_4/Note_6
    SLICE_X27Y27.G3      net (fanout=18)       1.237   XLXI_4/Note<6>
    SLICE_X27Y27.Y       Tilo                  0.704   N53
                                                       XLXI_2/frequency<2>35
    SLICE_X26Y28.G1      net (fanout=3)        0.460   XLXI_2/N18
    SLICE_X26Y28.Y       Tilo                  0.759   XLXI_2/frequency<1>
                                                       XLXI_2/frequency<11>15
    SLICE_X29Y30.F1      net (fanout=2)        0.793   XLXI_2/N7
    SLICE_X29Y30.X       Tilo                  0.704   XLXI_2/frequency<11>
                                                       XLXI_2/frequency<11>103
    SLICE_X25Y25.G2      net (fanout=1)        0.693   XLXI_2/frequency<11>
    SLICE_X25Y25.COUT    Topcyg                1.001   XLXI_2/Mcompar_Start_or0000_cy<6>
                                                       XLXI_2/Mcompar_Start_or0000_lut<6>
                                                       XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X24Y14.F1      net (fanout=10)       1.712   XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X24Y14.X       Tilo                  0.759   XLXI_2/counterSchodki_and0000
                                                       XLXI_2/counterSchodki_and0000
    SLICE_X24Y15.SR      net (fanout=2)        1.150   XLXI_2/counterSchodki_and0000
    SLICE_X24Y15.CLK     Tsrck                 0.910   XLXI_2/counterSchodki<0>
                                                       XLXI_2/counterSchodki_1
    -------------------------------------------------  ---------------------------
    Total                                     11.473ns (5.428ns logic, 6.045ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/counterSchodki_3 (SLICE_X25Y14.SR), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/Note_0 (FF)
  Destination:          XLXI_2/counterSchodki_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.063ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_4/Note_0 to XLXI_2/counterSchodki_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y30.YQ      Tcko                  0.652   XLXI_4/Note<1>
                                                       XLXI_4/Note_0
    SLICE_X28Y43.F1      net (fanout=22)       1.767   XLXI_4/Note<0>
    SLICE_X28Y43.X       Tilo                  0.759   N34
                                                       XLXI_2/frequency<1>_SW0
    SLICE_X26Y28.F1      net (fanout=1)        1.614   N34
    SLICE_X26Y28.X       Tilo                  0.759   XLXI_2/frequency<1>
                                                       XLXI_2/frequency<1>
    SLICE_X25Y23.F4      net (fanout=1)        0.589   XLXI_2/frequency<1>
    SLICE_X25Y23.COUT    Topcyf                1.162   XLXI_2/Mcompar_Start_or0000_cy<2>
                                                       XLXI_2/Mcompar_Start_or0000_lut<1>
                                                       XLXI_2/Mcompar_Start_or0000_cy<1>
                                                       XLXI_2/Mcompar_Start_or0000_cy<2>
    SLICE_X25Y24.CIN     net (fanout=1)        0.000   XLXI_2/Mcompar_Start_or0000_cy<2>
    SLICE_X25Y24.COUT    Tbyp                  0.118   XLXI_2/Mcompar_Start_or0000_cy<4>
                                                       XLXI_2/Mcompar_Start_or0000_cy<3>
                                                       XLXI_2/Mcompar_Start_or0000_cy<4>
    SLICE_X25Y25.CIN     net (fanout=1)        0.000   XLXI_2/Mcompar_Start_or0000_cy<4>
    SLICE_X25Y25.COUT    Tbyp                  0.118   XLXI_2/Mcompar_Start_or0000_cy<6>
                                                       XLXI_2/Mcompar_Start_or0000_cy<5>
                                                       XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X24Y14.F1      net (fanout=10)       1.712   XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X24Y14.X       Tilo                  0.759   XLXI_2/counterSchodki_and0000
                                                       XLXI_2/counterSchodki_and0000
    SLICE_X25Y14.SR      net (fanout=2)        1.144   XLXI_2/counterSchodki_and0000
    SLICE_X25Y14.CLK     Tsrck                 0.910   XLXI_2/counterSchodki<3>
                                                       XLXI_2/counterSchodki_3
    -------------------------------------------------  ---------------------------
    Total                                     12.063ns (5.237ns logic, 6.826ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/Note_2 (FF)
  Destination:          XLXI_2/counterSchodki_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.508ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_4/Note_2 to XLXI_2/counterSchodki_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y32.YQ      Tcko                  0.587   XLXI_4/Note<3>
                                                       XLXI_4/Note_2
    SLICE_X28Y43.F4      net (fanout=25)       1.277   XLXI_4/Note<2>
    SLICE_X28Y43.X       Tilo                  0.759   N34
                                                       XLXI_2/frequency<1>_SW0
    SLICE_X26Y28.F1      net (fanout=1)        1.614   N34
    SLICE_X26Y28.X       Tilo                  0.759   XLXI_2/frequency<1>
                                                       XLXI_2/frequency<1>
    SLICE_X25Y23.F4      net (fanout=1)        0.589   XLXI_2/frequency<1>
    SLICE_X25Y23.COUT    Topcyf                1.162   XLXI_2/Mcompar_Start_or0000_cy<2>
                                                       XLXI_2/Mcompar_Start_or0000_lut<1>
                                                       XLXI_2/Mcompar_Start_or0000_cy<1>
                                                       XLXI_2/Mcompar_Start_or0000_cy<2>
    SLICE_X25Y24.CIN     net (fanout=1)        0.000   XLXI_2/Mcompar_Start_or0000_cy<2>
    SLICE_X25Y24.COUT    Tbyp                  0.118   XLXI_2/Mcompar_Start_or0000_cy<4>
                                                       XLXI_2/Mcompar_Start_or0000_cy<3>
                                                       XLXI_2/Mcompar_Start_or0000_cy<4>
    SLICE_X25Y25.CIN     net (fanout=1)        0.000   XLXI_2/Mcompar_Start_or0000_cy<4>
    SLICE_X25Y25.COUT    Tbyp                  0.118   XLXI_2/Mcompar_Start_or0000_cy<6>
                                                       XLXI_2/Mcompar_Start_or0000_cy<5>
                                                       XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X24Y14.F1      net (fanout=10)       1.712   XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X24Y14.X       Tilo                  0.759   XLXI_2/counterSchodki_and0000
                                                       XLXI_2/counterSchodki_and0000
    SLICE_X25Y14.SR      net (fanout=2)        1.144   XLXI_2/counterSchodki_and0000
    SLICE_X25Y14.CLK     Tsrck                 0.910   XLXI_2/counterSchodki<3>
                                                       XLXI_2/counterSchodki_3
    -------------------------------------------------  ---------------------------
    Total                                     11.508ns (5.172ns logic, 6.336ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/Note_6 (FF)
  Destination:          XLXI_2/counterSchodki_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.467ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_4/Note_6 to XLXI_2/counterSchodki_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y33.XQ      Tcko                  0.591   XLXI_4/Note<6>
                                                       XLXI_4/Note_6
    SLICE_X27Y27.G3      net (fanout=18)       1.237   XLXI_4/Note<6>
    SLICE_X27Y27.Y       Tilo                  0.704   N53
                                                       XLXI_2/frequency<2>35
    SLICE_X26Y28.G1      net (fanout=3)        0.460   XLXI_2/N18
    SLICE_X26Y28.Y       Tilo                  0.759   XLXI_2/frequency<1>
                                                       XLXI_2/frequency<11>15
    SLICE_X29Y30.F1      net (fanout=2)        0.793   XLXI_2/N7
    SLICE_X29Y30.X       Tilo                  0.704   XLXI_2/frequency<11>
                                                       XLXI_2/frequency<11>103
    SLICE_X25Y25.G2      net (fanout=1)        0.693   XLXI_2/frequency<11>
    SLICE_X25Y25.COUT    Topcyg                1.001   XLXI_2/Mcompar_Start_or0000_cy<6>
                                                       XLXI_2/Mcompar_Start_or0000_lut<6>
                                                       XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X24Y14.F1      net (fanout=10)       1.712   XLXI_2/Mcompar_Start_or0000_cy<6>
    SLICE_X24Y14.X       Tilo                  0.759   XLXI_2/counterSchodki_and0000
                                                       XLXI_2/counterSchodki_and0000
    SLICE_X25Y14.SR      net (fanout=2)        1.144   XLXI_2/counterSchodki_and0000
    SLICE_X25Y14.CLK     Tsrck                 0.910   XLXI_2/counterSchodki<3>
                                                       XLXI_2/counterSchodki_3
    -------------------------------------------------  ---------------------------
    Total                                     11.467ns (5.428ns logic, 6.039ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_5/Mshreg_height_FSM_FFd3/SRL16E (SLICE_X38Y65.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.827ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_5/height_FSM_FFd5 (FF)
  Destination:          XLXI_5/Mshreg_height_FSM_FFd3/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.827ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 20.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_5/height_FSM_FFd5 to XLXI_5/Mshreg_height_FSM_FFd3/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y65.XQ      Tcko                  0.474   XLXI_5/height_FSM_FFd5
                                                       XLXI_5/height_FSM_FFd5
    SLICE_X38Y65.BY      net (fanout=4)        0.480   XLXI_5/height_FSM_FFd5
    SLICE_X38Y65.CLK     Tdh         (-Th)     0.127   XLXI_5/height_FSM_FFd5
                                                       XLXI_5/Mshreg_height_FSM_FFd3/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.827ns (0.347ns logic, 0.480ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/F0 (SLICE_X37Y39.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.937ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/qF0 (FF)
  Destination:          XLXI_3/F0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.940ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.051 - 0.048)
  Source Clock:         Clk_BUFGP rising at 20.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_3/qF0 to XLXI_3/F0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y38.YQ      Tcko                  0.470   XLXI_3/qF0
                                                       XLXI_3/qF0
    SLICE_X37Y39.BX      net (fanout=1)        0.377   XLXI_3/qF0
    SLICE_X37Y39.CLK     Tckdi       (-Th)    -0.093   XLXN_44
                                                       XLXI_3/F0
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.563ns logic, 0.377ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/E0 (SLICE_X37Y39.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.981ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/qE0 (FF)
  Destination:          XLXI_3/E0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.984ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.051 - 0.048)
  Source Clock:         Clk_BUFGP rising at 20.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_3/qE0 to XLXI_3/E0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y39.YQ      Tcko                  0.470   XLXI_3/qE0
                                                       XLXI_3/qE0
    SLICE_X37Y39.BY      net (fanout=1)        0.379   XLXI_3/qE0
    SLICE_X37Y39.CLK     Tckdi       (-Th)    -0.135   XLXN_44
                                                       XLXI_3/E0
    -------------------------------------------------  ---------------------------
    Total                                      0.984ns (0.605ns logic, 0.379ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: XLXI_6/XLXI_3/CLKA
  Logical resource: XLXI_6/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: XLXI_6/XLXI_3/CLKA
  Logical resource: XLXI_6/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: XLXI_6/XLXI_3/CLKA
  Logical resource: XLXI_6/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   12.069|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 12725 paths, 0 nets, and 1789 connections

Design statistics:
   Minimum period:  12.069ns{1}   (Maximum frequency:  82.857MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 13 19:22:27 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4511 MB



