{
 "builder": {
  "_version": "<undefined>",
  "_logger": "hdl_checker.builders.fallback",
  "_work_folder": "/home/danny/Documents/HDL/Cache/.hdl_checker",
  "_builtin_libraries": [],
  "_added_libraries": [
   {
    "name": "default_library",
    "case_sensitive": false,
    "__class__": "Identifier"
   }
  ],
  "__class__": "Fallback"
 },
 "config_file": [
  {
   "name": "/tmp/hdl_checker_project_pid14295.json",
   "__class__": "Path"
  },
  1710808076.4056854,
  "generated"
 ],
 "database": {
  "sources": [
   {
    "path": {
     "name": "/home/danny/Documents/HDL/Cache/verification/test_clAdapter.sv",
     "__class__": "Path"
    },
    "mtime": 1710558647.1032605,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/danny/Documents/HDL/Cache/rtl/CacheLineAdapter.sv",
     "__class__": "Path"
    },
    "mtime": 1710807889.853796,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/danny/Documents/HDL/Cache/vivado2023.2/vivado2023.2.sim/sim_1/behav/xsim/glbl.v",
     "__class__": "Path"
    },
    "mtime": 1710558647.107261,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/danny/Documents/HDL/Cache/rtl/cacheController.sv",
     "__class__": "Path"
    },
    "mtime": 1710807889.853796,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/danny/Documents/HDL/Cache/rtl/Memory.sv",
     "__class__": "Path"
    },
    "mtime": 1710807889.853796,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp0obvh5__.sv",
     "__class__": "TemporaryPath"
    },
    "mtime": 1710808062.9614196,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/danny/Documents/HDL/Cache/rtl/clk_div.sv",
     "__class__": "Path"
    },
    "mtime": 1710722937.7842836,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/danny/Documents/HDL/Cache/rtl/MainMemory.sv",
     "__class__": "Path"
    },
    "mtime": 1710728782.2728777,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/danny/Documents/HDL/Cache/verification/test_cache.sv",
     "__class__": "Path"
    },
    "mtime": 1710807889.857796,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/danny/Documents/HDL/Cache/verification/test_instrL1.sv",
     "__class__": "Path"
    },
    "mtime": 1710558647.1032605,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/danny/Documents/HDL/Cache/rtl/InstructionL1.sv",
     "__class__": "Path"
    },
    "mtime": 1710728571.3974946,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/danny/Documents/HDL/Cache/verification/test_mainMem.sv",
     "__class__": "Path"
    },
    "mtime": 1710724504.1249416,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/danny/Documents/HDL/Cache/rtl/DataL1.sv",
     "__class__": "Path"
    },
    "mtime": 1710728596.1907012,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   }
  ],
  "inferred_libraries": [
   {
    "name": "/tmp/tmp5r026ymj.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0obvh5__.sv",
    "__class__": "Path"
   },
   {
    "name": "/home/danny/Documents/HDL/Cache/rtl/InstructionL1.sv",
    "__class__": "Path"
   },
   {
    "name": "/home/danny/Documents/HDL/Cache/rtl/Memory.sv",
    "__class__": "Path"
   },
   {
    "name": "/home/danny/Documents/HDL/Cache/rtl/DataL1.sv",
    "__class__": "Path"
   }
  ],
  "design_units": [
   {
    "owner": {
     "name": "/home/danny/Documents/HDL/Cache/rtl/Memory.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "Memory",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/danny/Documents/HDL/Cache/rtl/MainMemory.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "MainMemory",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/danny/Documents/HDL/Cache/rtl/clk_div.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "clk_2n_div",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/danny/Documents/HDL/Cache/rtl/CacheLineAdapter.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "CacheLineAdapter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/danny/Documents/HDL/Cache/vivado2023.2/vivado2023.2.sim/sim_1/behav/xsim/glbl.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "glbl",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/danny/Documents/HDL/Cache/verification/test_instrL1.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "l1_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/danny/Documents/HDL/Cache/verification/test_mainMem.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "mm_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/danny/Documents/HDL/Cache/rtl/InstructionL1.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "InstrL1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/danny/Documents/HDL/Cache/verification/test_clAdapter.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "cl_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp0obvh5__.sv",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "Memory",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/danny/Documents/HDL/Cache/verification/test_cache.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "cache_tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/danny/Documents/HDL/Cache/rtl/cacheController.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "CacheController",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      30,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/danny/Documents/HDL/Cache/rtl/DataL1.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "DataL1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   }
  ],
  "__class__": "Database"
 },
 "__version__": "0.7.4"
}