/// Auto-generated bit field definitions for PCNT
/// Family: esp32
/// Vendor: ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::espressif::esp32::pcnt {

using namespace alloy::hal::bitfields;

// ============================================================================
// PCNT Bit Field Definitions
// ============================================================================

/// U[8]_CONF0 - U[8]_CONF0
namespace u_conf0 {
    /// This register is used to filter pluse whose width is smaller than this value for unit0.
    /// Position: 0, Width: 10
    /// Access: read-write
    using FILTER_THRES = BitField<0, 10>;
    constexpr uint32_t FILTER_THRES_Pos = 0;
    constexpr uint32_t FILTER_THRES_Msk = FILTER_THRES::mask;

    /// This is the enable bit for filtering input signals for unit0.
    /// Position: 10, Width: 1
    /// Access: read-write
    using FILTER_EN = BitField<10, 1>;
    constexpr uint32_t FILTER_EN_Pos = 10;
    constexpr uint32_t FILTER_EN_Msk = FILTER_EN::mask;

    /// This is the enable bit for comparing unit0's count with 0 value.
    /// Position: 11, Width: 1
    /// Access: read-write
    using THR_ZERO_EN = BitField<11, 1>;
    constexpr uint32_t THR_ZERO_EN_Pos = 11;
    constexpr uint32_t THR_ZERO_EN_Msk = THR_ZERO_EN::mask;

    /// This is the enable bit for comparing unit0's count with thr_h_lim value.
    /// Position: 12, Width: 1
    /// Access: read-write
    using THR_H_LIM_EN = BitField<12, 1>;
    constexpr uint32_t THR_H_LIM_EN_Pos = 12;
    constexpr uint32_t THR_H_LIM_EN_Msk = THR_H_LIM_EN::mask;

    /// This is the enable bit for comparing unit0's count with thr_l_lim value.
    /// Position: 13, Width: 1
    /// Access: read-write
    using THR_L_LIM_EN = BitField<13, 1>;
    constexpr uint32_t THR_L_LIM_EN_Pos = 13;
    constexpr uint32_t THR_L_LIM_EN_Msk = THR_L_LIM_EN::mask;

    /// This is the enable bit for comparing unit0's count with thres0 value.
    /// Position: 14, Width: 1
    /// Access: read-write
    using THR_THRES0_EN = BitField<14, 1>;
    constexpr uint32_t THR_THRES0_EN_Pos = 14;
    constexpr uint32_t THR_THRES0_EN_Msk = THR_THRES0_EN::mask;

    /// This is the enable bit for comparing unit0's count with thres1 value .
    /// Position: 15, Width: 1
    /// Access: read-write
    using THR_THRES1_EN = BitField<15, 1>;
    constexpr uint32_t THR_THRES1_EN_Pos = 15;
    constexpr uint32_t THR_THRES1_EN_Msk = THR_THRES1_EN::mask;

    /// This register is used to control the mode of channel0's input negedge signal for unit0. 2'd1: increase at the negedge of input signal 2'd2:decrease at the negedge of input signal others:forbidden
    /// Position: 16, Width: 2
    /// Access: read-write
    using CH0_NEG_MODE = BitField<16, 2>;
    constexpr uint32_t CH0_NEG_MODE_Pos = 16;
    constexpr uint32_t CH0_NEG_MODE_Msk = CH0_NEG_MODE::mask;

    /// This register is used to control the mode of channel0's input posedge signal for unit0. 2'd1: increase at the posedge of input signal 2'd2:decrease at the posedge of input signal others:forbidden
    /// Position: 18, Width: 2
    /// Access: read-write
    using CH0_POS_MODE = BitField<18, 2>;
    constexpr uint32_t CH0_POS_MODE_Pos = 18;
    constexpr uint32_t CH0_POS_MODE_Msk = CH0_POS_MODE::mask;

    /// This register is used to control the mode of channel0's high control signal for unit0. 2'd0:increase when control signal is low 2'd1: decrease when control signal is high others:forbidden
    /// Position: 20, Width: 2
    /// Access: read-write
    using CH0_HCTRL_MODE = BitField<20, 2>;
    constexpr uint32_t CH0_HCTRL_MODE_Pos = 20;
    constexpr uint32_t CH0_HCTRL_MODE_Msk = CH0_HCTRL_MODE::mask;

    /// This register is used to control the mode of channel0's low control signal for unit0. 2'd0:increase when control signal is low 2'd1: decrease when control signal is high others:forbidden
    /// Position: 22, Width: 2
    /// Access: read-write
    using CH0_LCTRL_MODE = BitField<22, 2>;
    constexpr uint32_t CH0_LCTRL_MODE_Pos = 22;
    constexpr uint32_t CH0_LCTRL_MODE_Msk = CH0_LCTRL_MODE::mask;

    /// This register is used to control the mode of channel1's input negedge signal for unit0. 2'd1: increase at the negedge of input signal 2'd2:decrease at the negedge of input signal others:forbidden
    /// Position: 24, Width: 2
    /// Access: read-write
    using CH1_NEG_MODE = BitField<24, 2>;
    constexpr uint32_t CH1_NEG_MODE_Pos = 24;
    constexpr uint32_t CH1_NEG_MODE_Msk = CH1_NEG_MODE::mask;

    /// This register is used to control the mode of channel1's input posedge signal for unit0. 2'd1: increase at the posedge of input signal 2'd2:decrease at the posedge of input signal others:forbidden
    /// Position: 26, Width: 2
    /// Access: read-write
    using CH1_POS_MODE = BitField<26, 2>;
    constexpr uint32_t CH1_POS_MODE_Pos = 26;
    constexpr uint32_t CH1_POS_MODE_Msk = CH1_POS_MODE::mask;

    /// This register is used to control the mode of channel1's high control signal for unit0. 2'd0:increase when control signal is low 2'd1: decrease when control signal is high others:forbidden
    /// Position: 28, Width: 2
    /// Access: read-write
    using CH1_HCTRL_MODE = BitField<28, 2>;
    constexpr uint32_t CH1_HCTRL_MODE_Pos = 28;
    constexpr uint32_t CH1_HCTRL_MODE_Msk = CH1_HCTRL_MODE::mask;

    /// This register is used to control the mode of channel1's low control signal for unit0. 2'd0:increase when control signal is low 2'd1: decrease when control signal is high others:forbidden
    /// Position: 30, Width: 2
    /// Access: read-write
    using CH1_LCTRL_MODE = BitField<30, 2>;
    constexpr uint32_t CH1_LCTRL_MODE_Pos = 30;
    constexpr uint32_t CH1_LCTRL_MODE_Msk = CH1_LCTRL_MODE::mask;

}  // namespace u_conf0

/// U[8]_CONF1 - U[8]_CONF1
namespace u_conf1 {
    /// This register is used to configure thres0 value for unit0.
    /// Position: 0, Width: 16
    /// Access: read-write
    using CNT_THRES0 = BitField<0, 16>;
    constexpr uint32_t CNT_THRES0_Pos = 0;
    constexpr uint32_t CNT_THRES0_Msk = CNT_THRES0::mask;

    /// This register is used to configure thres1 value for unit0.
    /// Position: 16, Width: 16
    /// Access: read-write
    using CNT_THRES1 = BitField<16, 16>;
    constexpr uint32_t CNT_THRES1_Pos = 16;
    constexpr uint32_t CNT_THRES1_Msk = CNT_THRES1::mask;

}  // namespace u_conf1

/// U[8]_CONF2 - U[8]_CONF2
namespace u_conf2 {
    /// This register is used to configure thr_h_lim value for unit0.
    /// Position: 0, Width: 16
    /// Access: read-write
    using CNT_H_LIM = BitField<0, 16>;
    constexpr uint32_t CNT_H_LIM_Pos = 0;
    constexpr uint32_t CNT_H_LIM_Msk = CNT_H_LIM::mask;

    /// This register is used to confiugre thr_l_lim value for unit0.
    /// Position: 16, Width: 16
    /// Access: read-write
    using CNT_L_LIM = BitField<16, 16>;
    constexpr uint32_t CNT_L_LIM_Pos = 16;
    constexpr uint32_t CNT_L_LIM_Msk = CNT_L_LIM::mask;

}  // namespace u_conf2

/// U[8]_CNT - U[8]_CNT
namespace u_cnt {
    /// This register stores the current pulse count value for unit0.
    /// Position: 0, Width: 16
    /// Access: read-only
    using CNT = BitField<0, 16>;
    constexpr uint32_t CNT_Pos = 0;
    constexpr uint32_t CNT_Msk = CNT::mask;

}  // namespace u_cnt

/// INT_RAW - INT_RAW
namespace int_raw {
    /// This is the interrupt raw bit for channel0 event.
    /// Position: 0, Width: 1
    /// Access: read-only
    using CNT_THR_EVENT_U0 = BitField<0, 1>;
    constexpr uint32_t CNT_THR_EVENT_U0_Pos = 0;
    constexpr uint32_t CNT_THR_EVENT_U0_Msk = CNT_THR_EVENT_U0::mask;

    /// This is the interrupt raw bit for channel1 event.
    /// Position: 1, Width: 1
    /// Access: read-only
    using CNT_THR_EVENT_U1 = BitField<1, 1>;
    constexpr uint32_t CNT_THR_EVENT_U1_Pos = 1;
    constexpr uint32_t CNT_THR_EVENT_U1_Msk = CNT_THR_EVENT_U1::mask;

    /// This is the interrupt raw bit for channel2 event.
    /// Position: 2, Width: 1
    /// Access: read-only
    using CNT_THR_EVENT_U2 = BitField<2, 1>;
    constexpr uint32_t CNT_THR_EVENT_U2_Pos = 2;
    constexpr uint32_t CNT_THR_EVENT_U2_Msk = CNT_THR_EVENT_U2::mask;

    /// This is the interrupt raw bit for channel3 event.
    /// Position: 3, Width: 1
    /// Access: read-only
    using CNT_THR_EVENT_U3 = BitField<3, 1>;
    constexpr uint32_t CNT_THR_EVENT_U3_Pos = 3;
    constexpr uint32_t CNT_THR_EVENT_U3_Msk = CNT_THR_EVENT_U3::mask;

    /// This is the interrupt raw bit for channel4 event.
    /// Position: 4, Width: 1
    /// Access: read-only
    using CNT_THR_EVENT_U4 = BitField<4, 1>;
    constexpr uint32_t CNT_THR_EVENT_U4_Pos = 4;
    constexpr uint32_t CNT_THR_EVENT_U4_Msk = CNT_THR_EVENT_U4::mask;

    /// This is the interrupt raw bit for channel5 event.
    /// Position: 5, Width: 1
    /// Access: read-only
    using CNT_THR_EVENT_U5 = BitField<5, 1>;
    constexpr uint32_t CNT_THR_EVENT_U5_Pos = 5;
    constexpr uint32_t CNT_THR_EVENT_U5_Msk = CNT_THR_EVENT_U5::mask;

    /// This is the interrupt raw bit for channel6 event.
    /// Position: 6, Width: 1
    /// Access: read-only
    using CNT_THR_EVENT_U6 = BitField<6, 1>;
    constexpr uint32_t CNT_THR_EVENT_U6_Pos = 6;
    constexpr uint32_t CNT_THR_EVENT_U6_Msk = CNT_THR_EVENT_U6::mask;

    /// This is the interrupt raw bit for channel7 event.
    /// Position: 7, Width: 1
    /// Access: read-only
    using CNT_THR_EVENT_U7 = BitField<7, 1>;
    constexpr uint32_t CNT_THR_EVENT_U7_Pos = 7;
    constexpr uint32_t CNT_THR_EVENT_U7_Msk = CNT_THR_EVENT_U7::mask;

}  // namespace int_raw

/// INT_ST - INT_ST
namespace int_st {
    /// This is the interrupt status bit for channel0 event.
    /// Position: 0, Width: 1
    /// Access: read-only
    using CNT_THR_EVENT_U0 = BitField<0, 1>;
    constexpr uint32_t CNT_THR_EVENT_U0_Pos = 0;
    constexpr uint32_t CNT_THR_EVENT_U0_Msk = CNT_THR_EVENT_U0::mask;

    /// This is the interrupt status bit for channel1 event.
    /// Position: 1, Width: 1
    /// Access: read-only
    using CNT_THR_EVENT_U1 = BitField<1, 1>;
    constexpr uint32_t CNT_THR_EVENT_U1_Pos = 1;
    constexpr uint32_t CNT_THR_EVENT_U1_Msk = CNT_THR_EVENT_U1::mask;

    /// This is the interrupt status bit for channel2 event.
    /// Position: 2, Width: 1
    /// Access: read-only
    using CNT_THR_EVENT_U2 = BitField<2, 1>;
    constexpr uint32_t CNT_THR_EVENT_U2_Pos = 2;
    constexpr uint32_t CNT_THR_EVENT_U2_Msk = CNT_THR_EVENT_U2::mask;

    /// This is the interrupt status bit for channel3 event.
    /// Position: 3, Width: 1
    /// Access: read-only
    using CNT_THR_EVENT_U3 = BitField<3, 1>;
    constexpr uint32_t CNT_THR_EVENT_U3_Pos = 3;
    constexpr uint32_t CNT_THR_EVENT_U3_Msk = CNT_THR_EVENT_U3::mask;

    /// This is the interrupt status bit for channel4 event.
    /// Position: 4, Width: 1
    /// Access: read-only
    using CNT_THR_EVENT_U4 = BitField<4, 1>;
    constexpr uint32_t CNT_THR_EVENT_U4_Pos = 4;
    constexpr uint32_t CNT_THR_EVENT_U4_Msk = CNT_THR_EVENT_U4::mask;

    /// This is the interrupt status bit for channel5 event.
    /// Position: 5, Width: 1
    /// Access: read-only
    using CNT_THR_EVENT_U5 = BitField<5, 1>;
    constexpr uint32_t CNT_THR_EVENT_U5_Pos = 5;
    constexpr uint32_t CNT_THR_EVENT_U5_Msk = CNT_THR_EVENT_U5::mask;

    /// This is the interrupt status bit for channel6 event.
    /// Position: 6, Width: 1
    /// Access: read-only
    using CNT_THR_EVENT_U6 = BitField<6, 1>;
    constexpr uint32_t CNT_THR_EVENT_U6_Pos = 6;
    constexpr uint32_t CNT_THR_EVENT_U6_Msk = CNT_THR_EVENT_U6::mask;

    /// This is the interrupt status bit for channel7 event.
    /// Position: 7, Width: 1
    /// Access: read-only
    using CNT_THR_EVENT_U7 = BitField<7, 1>;
    constexpr uint32_t CNT_THR_EVENT_U7_Pos = 7;
    constexpr uint32_t CNT_THR_EVENT_U7_Msk = CNT_THR_EVENT_U7::mask;

}  // namespace int_st

/// INT_ENA - INT_ENA
namespace int_ena {
    /// This is the interrupt enable bit for channel0 event.
    /// Position: 0, Width: 1
    /// Access: read-write
    using CNT_THR_EVENT_U0 = BitField<0, 1>;
    constexpr uint32_t CNT_THR_EVENT_U0_Pos = 0;
    constexpr uint32_t CNT_THR_EVENT_U0_Msk = CNT_THR_EVENT_U0::mask;

    /// This is the interrupt enable bit for channel1 event.
    /// Position: 1, Width: 1
    /// Access: read-write
    using CNT_THR_EVENT_U1 = BitField<1, 1>;
    constexpr uint32_t CNT_THR_EVENT_U1_Pos = 1;
    constexpr uint32_t CNT_THR_EVENT_U1_Msk = CNT_THR_EVENT_U1::mask;

    /// This is the interrupt enable bit for channel2 event.
    /// Position: 2, Width: 1
    /// Access: read-write
    using CNT_THR_EVENT_U2 = BitField<2, 1>;
    constexpr uint32_t CNT_THR_EVENT_U2_Pos = 2;
    constexpr uint32_t CNT_THR_EVENT_U2_Msk = CNT_THR_EVENT_U2::mask;

    /// This is the interrupt enable bit for channel3 event.
    /// Position: 3, Width: 1
    /// Access: read-write
    using CNT_THR_EVENT_U3 = BitField<3, 1>;
    constexpr uint32_t CNT_THR_EVENT_U3_Pos = 3;
    constexpr uint32_t CNT_THR_EVENT_U3_Msk = CNT_THR_EVENT_U3::mask;

    /// This is the interrupt enable bit for channel4 event.
    /// Position: 4, Width: 1
    /// Access: read-write
    using CNT_THR_EVENT_U4 = BitField<4, 1>;
    constexpr uint32_t CNT_THR_EVENT_U4_Pos = 4;
    constexpr uint32_t CNT_THR_EVENT_U4_Msk = CNT_THR_EVENT_U4::mask;

    /// This is the interrupt enable bit for channel5 event.
    /// Position: 5, Width: 1
    /// Access: read-write
    using CNT_THR_EVENT_U5 = BitField<5, 1>;
    constexpr uint32_t CNT_THR_EVENT_U5_Pos = 5;
    constexpr uint32_t CNT_THR_EVENT_U5_Msk = CNT_THR_EVENT_U5::mask;

    /// This is the interrupt enable bit for channel6 event.
    /// Position: 6, Width: 1
    /// Access: read-write
    using CNT_THR_EVENT_U6 = BitField<6, 1>;
    constexpr uint32_t CNT_THR_EVENT_U6_Pos = 6;
    constexpr uint32_t CNT_THR_EVENT_U6_Msk = CNT_THR_EVENT_U6::mask;

    /// This is the interrupt enable bit for channel7 event.
    /// Position: 7, Width: 1
    /// Access: read-write
    using CNT_THR_EVENT_U7 = BitField<7, 1>;
    constexpr uint32_t CNT_THR_EVENT_U7_Pos = 7;
    constexpr uint32_t CNT_THR_EVENT_U7_Msk = CNT_THR_EVENT_U7::mask;

}  // namespace int_ena

/// INT_CLR - INT_CLR
namespace int_clr {
    /// Set this bit to clear channel0 event interrupt.
    /// Position: 0, Width: 1
    /// Access: write-only
    using CNT_THR_EVENT_U0 = BitField<0, 1>;
    constexpr uint32_t CNT_THR_EVENT_U0_Pos = 0;
    constexpr uint32_t CNT_THR_EVENT_U0_Msk = CNT_THR_EVENT_U0::mask;

    /// Set this bit to clear channel1 event interrupt.
    /// Position: 1, Width: 1
    /// Access: write-only
    using CNT_THR_EVENT_U1 = BitField<1, 1>;
    constexpr uint32_t CNT_THR_EVENT_U1_Pos = 1;
    constexpr uint32_t CNT_THR_EVENT_U1_Msk = CNT_THR_EVENT_U1::mask;

    /// Set this bit to clear channel2 event interrupt.
    /// Position: 2, Width: 1
    /// Access: write-only
    using CNT_THR_EVENT_U2 = BitField<2, 1>;
    constexpr uint32_t CNT_THR_EVENT_U2_Pos = 2;
    constexpr uint32_t CNT_THR_EVENT_U2_Msk = CNT_THR_EVENT_U2::mask;

    /// Set this bit to clear channel3 event interrupt.
    /// Position: 3, Width: 1
    /// Access: write-only
    using CNT_THR_EVENT_U3 = BitField<3, 1>;
    constexpr uint32_t CNT_THR_EVENT_U3_Pos = 3;
    constexpr uint32_t CNT_THR_EVENT_U3_Msk = CNT_THR_EVENT_U3::mask;

    /// Set this bit to clear channel4 event interrupt.
    /// Position: 4, Width: 1
    /// Access: write-only
    using CNT_THR_EVENT_U4 = BitField<4, 1>;
    constexpr uint32_t CNT_THR_EVENT_U4_Pos = 4;
    constexpr uint32_t CNT_THR_EVENT_U4_Msk = CNT_THR_EVENT_U4::mask;

    /// Set this bit to clear channel5 event interrupt.
    /// Position: 5, Width: 1
    /// Access: write-only
    using CNT_THR_EVENT_U5 = BitField<5, 1>;
    constexpr uint32_t CNT_THR_EVENT_U5_Pos = 5;
    constexpr uint32_t CNT_THR_EVENT_U5_Msk = CNT_THR_EVENT_U5::mask;

    /// Set this bit to clear channel6 event interrupt.
    /// Position: 6, Width: 1
    /// Access: write-only
    using CNT_THR_EVENT_U6 = BitField<6, 1>;
    constexpr uint32_t CNT_THR_EVENT_U6_Pos = 6;
    constexpr uint32_t CNT_THR_EVENT_U6_Msk = CNT_THR_EVENT_U6::mask;

    /// Set this bit to clear channel7 event interrupt.
    /// Position: 7, Width: 1
    /// Access: write-only
    using CNT_THR_EVENT_U7 = BitField<7, 1>;
    constexpr uint32_t CNT_THR_EVENT_U7_Pos = 7;
    constexpr uint32_t CNT_THR_EVENT_U7_Msk = CNT_THR_EVENT_U7::mask;

}  // namespace int_clr

/// U[8]_STATUS - U[8]_STATUS
namespace u_status {
    /// Position: 0, Width: 32
    /// Access: read-only
    using CORE_STATUS_U0 = BitField<0, 32>;
    constexpr uint32_t CORE_STATUS_U0_Pos = 0;
    constexpr uint32_t CORE_STATUS_U0_Msk = CORE_STATUS_U0::mask;

    /// Position: 0, Width: 2
    /// Access: read-write
    using ZERO_MODE = BitField<0, 2>;
    constexpr uint32_t ZERO_MODE_Pos = 0;
    constexpr uint32_t ZERO_MODE_Msk = ZERO_MODE::mask;

    /// Position: 2, Width: 1
    /// Access: read-write
    using THRES1 = BitField<2, 1>;
    constexpr uint32_t THRES1_Pos = 2;
    constexpr uint32_t THRES1_Msk = THRES1::mask;

    /// Position: 3, Width: 1
    /// Access: read-write
    using THRES0 = BitField<3, 1>;
    constexpr uint32_t THRES0_Pos = 3;
    constexpr uint32_t THRES0_Msk = THRES0::mask;

    /// Position: 4, Width: 1
    /// Access: read-write
    using L_LIM = BitField<4, 1>;
    constexpr uint32_t L_LIM_Pos = 4;
    constexpr uint32_t L_LIM_Msk = L_LIM::mask;

    /// Position: 5, Width: 1
    /// Access: read-write
    using H_LIM = BitField<5, 1>;
    constexpr uint32_t H_LIM_Pos = 5;
    constexpr uint32_t H_LIM_Msk = H_LIM::mask;

    /// Position: 6, Width: 1
    /// Access: read-write
    using ZERO = BitField<6, 1>;
    constexpr uint32_t ZERO_Pos = 6;
    constexpr uint32_t ZERO_Msk = ZERO::mask;

}  // namespace u_status

/// CTRL - CTRL
namespace ctrl {
    /// Set this bit to clear unit0's counter.
    /// Position: 0, Width: 1
    /// Access: read-write
    using CNT_RST_U0 = BitField<0, 1>;
    constexpr uint32_t CNT_RST_U0_Pos = 0;
    constexpr uint32_t CNT_RST_U0_Msk = CNT_RST_U0::mask;

    /// Set this bit to pause unit0's counter.
    /// Position: 1, Width: 1
    /// Access: read-write
    using CNT_PAUSE_U0 = BitField<1, 1>;
    constexpr uint32_t CNT_PAUSE_U0_Pos = 1;
    constexpr uint32_t CNT_PAUSE_U0_Msk = CNT_PAUSE_U0::mask;

    /// Set this bit to clear unit1's counter.
    /// Position: 2, Width: 1
    /// Access: read-write
    using CNT_RST_U1 = BitField<2, 1>;
    constexpr uint32_t CNT_RST_U1_Pos = 2;
    constexpr uint32_t CNT_RST_U1_Msk = CNT_RST_U1::mask;

    /// Set this bit to pause unit1's counter.
    /// Position: 3, Width: 1
    /// Access: read-write
    using CNT_PAUSE_U1 = BitField<3, 1>;
    constexpr uint32_t CNT_PAUSE_U1_Pos = 3;
    constexpr uint32_t CNT_PAUSE_U1_Msk = CNT_PAUSE_U1::mask;

    /// Set this bit to clear unit2's counter.
    /// Position: 4, Width: 1
    /// Access: read-write
    using CNT_RST_U2 = BitField<4, 1>;
    constexpr uint32_t CNT_RST_U2_Pos = 4;
    constexpr uint32_t CNT_RST_U2_Msk = CNT_RST_U2::mask;

    /// Set this bit to pause unit2's counter.
    /// Position: 5, Width: 1
    /// Access: read-write
    using CNT_PAUSE_U2 = BitField<5, 1>;
    constexpr uint32_t CNT_PAUSE_U2_Pos = 5;
    constexpr uint32_t CNT_PAUSE_U2_Msk = CNT_PAUSE_U2::mask;

    /// Set this bit to clear unit3's counter.
    /// Position: 6, Width: 1
    /// Access: read-write
    using CNT_RST_U3 = BitField<6, 1>;
    constexpr uint32_t CNT_RST_U3_Pos = 6;
    constexpr uint32_t CNT_RST_U3_Msk = CNT_RST_U3::mask;

    /// Set this bit to pause unit3's counter.
    /// Position: 7, Width: 1
    /// Access: read-write
    using CNT_PAUSE_U3 = BitField<7, 1>;
    constexpr uint32_t CNT_PAUSE_U3_Pos = 7;
    constexpr uint32_t CNT_PAUSE_U3_Msk = CNT_PAUSE_U3::mask;

    /// Set this bit to clear unit4's counter.
    /// Position: 8, Width: 1
    /// Access: read-write
    using CNT_RST_U4 = BitField<8, 1>;
    constexpr uint32_t CNT_RST_U4_Pos = 8;
    constexpr uint32_t CNT_RST_U4_Msk = CNT_RST_U4::mask;

    /// Set this bit to pause unit4's counter.
    /// Position: 9, Width: 1
    /// Access: read-write
    using CNT_PAUSE_U4 = BitField<9, 1>;
    constexpr uint32_t CNT_PAUSE_U4_Pos = 9;
    constexpr uint32_t CNT_PAUSE_U4_Msk = CNT_PAUSE_U4::mask;

    /// Set this bit to clear unit5's counter.
    /// Position: 10, Width: 1
    /// Access: read-write
    using CNT_RST_U5 = BitField<10, 1>;
    constexpr uint32_t CNT_RST_U5_Pos = 10;
    constexpr uint32_t CNT_RST_U5_Msk = CNT_RST_U5::mask;

    /// Set this bit to pause unit5's counter.
    /// Position: 11, Width: 1
    /// Access: read-write
    using CNT_PAUSE_U5 = BitField<11, 1>;
    constexpr uint32_t CNT_PAUSE_U5_Pos = 11;
    constexpr uint32_t CNT_PAUSE_U5_Msk = CNT_PAUSE_U5::mask;

    /// Set this bit to clear unit6's counter.
    /// Position: 12, Width: 1
    /// Access: read-write
    using CNT_RST_U6 = BitField<12, 1>;
    constexpr uint32_t CNT_RST_U6_Pos = 12;
    constexpr uint32_t CNT_RST_U6_Msk = CNT_RST_U6::mask;

    /// Set this bit to pause unit6's counter.
    /// Position: 13, Width: 1
    /// Access: read-write
    using CNT_PAUSE_U6 = BitField<13, 1>;
    constexpr uint32_t CNT_PAUSE_U6_Pos = 13;
    constexpr uint32_t CNT_PAUSE_U6_Msk = CNT_PAUSE_U6::mask;

    /// Set this bit to clear unit7's counter.
    /// Position: 14, Width: 1
    /// Access: read-write
    using CNT_RST_U7 = BitField<14, 1>;
    constexpr uint32_t CNT_RST_U7_Pos = 14;
    constexpr uint32_t CNT_RST_U7_Msk = CNT_RST_U7::mask;

    /// Set this bit to pause unit7's counter.
    /// Position: 15, Width: 1
    /// Access: read-write
    using CNT_PAUSE_U7 = BitField<15, 1>;
    constexpr uint32_t CNT_PAUSE_U7_Pos = 15;
    constexpr uint32_t CNT_PAUSE_U7_Msk = CNT_PAUSE_U7::mask;

    /// Position: 16, Width: 1
    /// Access: read-write
    using CLK_EN = BitField<16, 1>;
    constexpr uint32_t CLK_EN_Pos = 16;
    constexpr uint32_t CLK_EN_Msk = CLK_EN::mask;

}  // namespace ctrl

/// DATE - DATE
namespace date {
    /// Position: 0, Width: 32
    /// Access: read-write
    using DATE = BitField<0, 32>;
    constexpr uint32_t DATE_Pos = 0;
    constexpr uint32_t DATE_Msk = DATE::mask;

}  // namespace date

}  // namespace alloy::hal::espressif::esp32::pcnt
