INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vighnesh/project_4/project_4.sim/sim_1/synth/timing/xsim/sigmoid_unit_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULT_ACC_LD
INFO: [VRFC 10-311] analyzing module MULT_ACC_LD_0
INFO: [VRFC 10-311] analyzing module MULT_ACC_LD_1
INFO: [VRFC 10-311] analyzing module MULT_ACC_LD_2
INFO: [VRFC 10-311] analyzing module sigmoid_unit
INFO: [VRFC 10-311] analyzing module glbl
