//
//  core.c
//  gameboi
//
//  Created by Ryan Terry on 8/25/16.
//  Copyright Â© 2016 Byteandahalf. All rights reserved.
//

#include "core.h"
#include "system.h"
#include "databus.h"

#include <stdio.h> // for printf
#include <stdlib.h> // for free


static const char* instructions[] =
#include "instruction_names.h"

#define __CPU_SLOW_DEBUG_


/*
 * ================= CPU =================
 */

void cpu_initialize(struct gb_cpu* cpu)
{
    cpu->reg_PC = 0x0000;
    cpu->cycles = 0;
}

void cpu_teardown(struct gb_cpu* cpu)
{
    free(cpu);
}

int cpu_execute(struct gb_cpu* cpu, u16 address)
{
    u8 instr = databus_read8(address);
    u8 cycles_add = 0;
    u8 pc_add = 0;
    
#ifdef __CPU_SLOW_DEBUG_
    printf("INSTRUCTION: (%s) at %#04x\n", instructions[instr], address);
#endif
    
    switch(instr)
    {
        case 0x00: // NOP
            cycles_add = 4;
            pc_add = 1;
            cpu_set_flags(FLAG_NO_MODIFY, FLAG_NO_MODIFY, FLAG_NO_MODIFY, FLAG_NO_MODIFY);
            break;
        case 0x01: // LD BC,d16
            cycles_add = 16;
            pc_add = 3;
            cpu->reg_BC = databus_read16(address + 1);
            break;
        case 0x02: // LD (BC),A
            cycles_add = 8;
            pc_add = 1;
            databus_write8(cpu->reg_BC, reg_get_high(&cpu->reg_AF));
            break;
        case 0x03: // INC BC
            cycles_add = 8;
            pc_add = 1;
            cpu->reg_BC++;
            break;
        case 0x04: // INC B
            cycles_add = 4;
            pc_add = 1;
            reg_set_high(&cpu->reg_BC, reg_get_high(&cpu->reg_BC) + 1);
            break;
        case 0x05: // DEC B
            cycles_add = 4;
            pc_add = 1;
            u8 sub_b = reg_get_high(&cpu->reg_BC) - 1;
            reg_set_high(&cpu->reg_BC, sub_b);
            // TODO: Modify half-carry flag properly
            cpu_set_flags(sub_b == 0, true, FLAG_NO_MODIFY, FLAG_NO_MODIFY);
            break;
        case 0x06: // LD B,d8
            cycles_add = 8;
            pc_add = 2;
            reg_set_high(&cpu->reg_BC, databus_read8(address + 1));
            break;
        case 0x07: // RLCA
            break;
        case 0x08: // LD (d16),SP
            cycles_add = 20;
            pc_add = 3;
            databus_write16(databus_read16(address + 1), cpu->reg_SP);
            break;
        case 0x0C: // INC C
            cycles_add = 4;
            pc_add = 1;
            reg_set_low(&cpu->reg_BC, reg_get_low(&cpu->reg_BC) + 1);
            break;
        case 0x0D: // DEC C
            cycles_add = 4;
            pc_add = 1;
            u8 sub_c = reg_get_low(&cpu->reg_BC) - 1;
            reg_set_low(&cpu->reg_BC, sub_c);
            // TODO: Modify half-carry flag properly
            cpu_set_flags(sub_c == 0, true, FLAG_NO_MODIFY, FLAG_NO_MODIFY);
            break;
        case 0x0E: // LD C,d8
            cycles_add = 8;
            pc_add = 2;
            reg_set_low(&cpu->reg_BC, databus_read8(address + 1));
            break;
        case 0x11: // LD DE,d16
            cycles_add = 12;
            pc_add = 3;
            cpu->reg_DE = databus_read16(address + 1);
            break;
        case 0x13: // INC DE
            cycles_add = 8;
            pc_add = 1;
            cpu->reg_DE++;
            break;
        case 0x15: // DEC D
            cycles_add = 4;
            pc_add = 1;
            u8 sub_d = reg_get_high(&cpu->reg_DE) - 1;
            reg_set_high(&cpu->reg_DE, sub_d);
            // TODO: Modify half-carry flag properly
            cpu_set_flags(sub_d == 0, true, FLAG_NO_MODIFY, FLAG_NO_MODIFY);
            break;
        case 0x16: // LD D,d8
            cycles_add = 8;
            pc_add = 2;
            reg_set_high(&cpu->reg_DE, databus_read8(address + 1));
            break;
        case 0x17: // RLA
            cycles_add = 4;
            pc_add = 1;
            reg_set_high(&cpu->reg_AF, cpu_logic_rl_through(reg_get_high(&cpu->reg_AF)));
            break;
        case 0x18: // JR r8
            cycles_add = 12;
            pc_add = 2;
            cpu->reg_PC += (signed char)(databus_read8(address + 1));
            break;
        case 0x1A: // LD A,(DE)
            cycles_add = 8;
            pc_add = 1;
            reg_set_high(&cpu->reg_AF, databus_read8(cpu->reg_DE));
            break;
        case 0x1D: // DEC E
            cycles_add = 4;
            pc_add = 1;
            u8 sub_e = reg_get_low(&cpu->reg_DE) - 1;
            reg_set_low(&cpu->reg_DE, sub_e);
            // TODO: Modify half-carry flag properly
            cpu_set_flags(sub_e == 0, true, FLAG_NO_MODIFY, FLAG_NO_MODIFY);
            break;
        case 0x1E: // LD E,d8
            cycles_add = 8;
            pc_add = 2;
            reg_set_low(&cpu->reg_DE, databus_read8(address + 1));
            break;
        case 0x20: // JR NZ,r8
            cycles_add = 8;
            pc_add = 2;
            if(!flag_get_zero())
            {
                cycles_add = 12;
                cpu->reg_PC += (signed char)(databus_read8(address + 1));
            }
            break;
        case 0x21: // LD HL,d16
            cycles_add = 12;
            pc_add = 3;
            cpu->reg_HL = databus_read16(address + 1);
            break;
        case 0x22: // LD (HL+),A
            cycles_add = 8;
            pc_add = 1;
            databus_write8(cpu->reg_HL, reg_get_high(&cpu->reg_AF));
            cpu->reg_HL++;
            break;
        case 0x23: // INC HL
            cycles_add = 8;
            pc_add = 1;
            cpu->reg_HL++;
            break;
        case 0x24: // INC H
            cycles_add = 4;
            pc_add = 1;
            reg_set_high(&cpu->reg_HL, reg_get_high(&cpu->reg_HL) + 1);
            break;
        case 0x28: // JR Z,r8
            cycles_add = 8;
            pc_add = 2;
            if(flag_get_zero())
            {
                cycles_add = 12;
                cpu->reg_PC += (signed char)(databus_read8(address + 1));
            }
            break;
        case 0x2E: // LD L,d8
            cycles_add = 8;
            pc_add = 2;
            reg_set_low(&cpu->reg_HL, databus_read8(address + 1));
            break;
        case 0x31: // LD SP,d16
            cycles_add = 12;
            pc_add = 3;
            cpu->reg_SP = databus_read16(address + 1);
            break;
        case 0x32: // LD (HL-),A
            cycles_add = 8;
            pc_add = 1;
            databus_write8(cpu->reg_HL, reg_get_high(&cpu->reg_AF));
            cpu->reg_HL--;
            break;
        case 0x3D: // DEC A
            cycles_add = 4;
            pc_add = 1;
            u8 sub_a = reg_get_high(&cpu->reg_AF) - 1;
            reg_set_high(&cpu->reg_AF, sub_a);
            // TODO: Modify half-carry flag properly
            cpu_set_flags(sub_a == 0, true, FLAG_NO_MODIFY, FLAG_NO_MODIFY);
            break;
        case 0x3E: // LD A,d8
            cycles_add = 8;
            pc_add = 2;
            reg_set_high(&cpu->reg_AF, databus_read8(address + 1));
            break;
        case 0x4F: // LD C,A
            cycles_add = 4;
            pc_add = 1;
            reg_set_low(&cpu->reg_BC, reg_get_high(&cpu->reg_AF));
            break;
        case 0x57: // LD D,A
            cycles_add = 4;
            pc_add = 1;
            reg_set_high(&cpu->reg_DE, reg_get_high(&cpu->reg_AF));
            break;
        case 0x67: // LD H,A
            cycles_add = 4;
            pc_add = 1;
            reg_set_high(&cpu->reg_HL, reg_get_high(&cpu->reg_AF));
            break;
        case 0x77: // LD (HL),A
            cycles_add = 8;
            pc_add = 1;
            databus_write8(cpu->reg_HL, reg_get_high(&cpu->reg_AF));
            break;
        case 0x78: // LD A,B
            cycles_add = 4;
            pc_add = 1;
            reg_set_high(&cpu->reg_AF, reg_get_high(&cpu->reg_BC));
            break;
        case 0x7B: // LD A,E
            cycles_add = 4;
            pc_add = 1;
            reg_set_high(&cpu->reg_AF, reg_get_low(&cpu->reg_DE));
            break;
        case 0x7C: // LD A,H
            cycles_add = 4;
            pc_add = 1;
            reg_set_high(&cpu->reg_AF, reg_get_high(&cpu->reg_HL));
            break;
        case 0x7D: // LD A,L
            cycles_add = 4;
            pc_add = 1;
            reg_set_high(&cpu->reg_AF, reg_get_low(&cpu->reg_HL));
            break;
        case 0x86: // ADD A,(HL)
            cycles_add = 8;
            pc_add = 1;
            reg_set_high(&cpu->reg_AF, reg_get_high(&cpu->reg_AF) + databus_read8(cpu->reg_HL));
            break;
        case 0x90: // SUB B
            cycles_add = 4;
            pc_add = 1;
            u8 sub_ab = reg_get_high(&cpu->reg_AF) - reg_get_high(&cpu->reg_BC);
            reg_set_high(&cpu->reg_AF, sub_ab);
            // TODO: Modify carries properly
            cpu_set_flags(sub_ab == 0, true, FLAG_NO_MODIFY, FLAG_NO_MODIFY);
            break;
        case 0xAF: // XOR A
            cycles_add = 4;
            pc_add = 1;
            reg_set_high(&cpu->reg_AF, 0);
            break;
        case 0xBE: // CP (HL)
            cycles_add = 8;
            pc_add = 1;
            u8 cp_hl = reg_get_high(&cpu->reg_AF) - databus_read8(cpu->reg_HL);
            cpu_set_flags(cp_hl == 0, true, FLAG_NO_MODIFY, FLAG_NO_MODIFY);
            break;
        case 0xC1: // POP BC
            cycles_add = 12;
            pc_add = 1;
            cpu->reg_BC = databus_read16(cpu->reg_SP);
            cpu->reg_SP += 2;
            break;
        case 0xC3: // JP d16
            cycles_add = 16;
            cpu->reg_PC = databus_read16(address + 1);
            break;
        case 0xC5: // PUSH BC
            cycles_add = 16;
            pc_add = 1;
            cpu->reg_SP -= 2;
            databus_write16(cpu->reg_SP, cpu->reg_BC);
            break;
        case 0xC9: // RET
            cycles_add = 16;
            cpu->reg_PC = databus_read16(cpu->reg_SP);
            cpu->reg_SP += 2;
            break;
        case 0xCB: // PREFIX CB
            if(!cpu_execute_extended_instruction(cpu, address + 1, &cycles_add, &pc_add))
            {
                return 0;
            }
            break;
        case 0xCD: // CALL a16
            cycles_add = 24;
            cpu->reg_SP -= 2;
            databus_write16(cpu->reg_SP, cpu->reg_PC + 3);
            cpu->reg_PC = databus_read16(address + 1);
            break;
        case 0xD9: // RETI
            cycles_add = 16;
            pc_add = 1;
            cpu->reg_PC = databus_read16(cpu->reg_SP);
            cpu->reg_SP += 2;
            gameboy->IME = true;
            break;
        case 0xE0: // LD ($FF00+a8),A
            cycles_add = 12;
            pc_add = 2;
            databus_write8(0xFF00 + databus_read8(address + 1), reg_get_high(&cpu->reg_AF));
            break;
        case 0xE2: // LD ($FF00+C),A
            cycles_add = 8;
            pc_add = 1;
            databus_write8(0xFF00 + reg_get_low(&cpu->reg_BC), reg_get_high(&cpu->reg_AF));
            break;
        case 0xEA: // LD (a16),A
            cycles_add = 16;
            pc_add = 3;
            databus_write8(databus_read16(address + 1), reg_get_high(&cpu->reg_AF));
            break;
        case 0xF0: // LD A,($FF00+a8)
            cycles_add = 12;
            pc_add = 2;
            reg_set_high(&cpu->reg_AF, databus_read8(0xFF00 + databus_read8(address + 1)));
            break;
        case 0xF3: // DI
            cycles_add = 4;
            pc_add = 1;
            gameboy->IME = false;
            break;
        case 0xFB: // EI
            cycles_add = 4;
            pc_add = 1;
            gameboy->IME = true;
            break;
        case 0xFE: // CP d8
            cycles_add = 4;
            pc_add = 2;
            u8 cp_d8 = reg_get_high(&cpu->reg_AF) - databus_read8(address + 1);
            // TODO: Modify half-carry and carry flags properly
            cpu_set_flags(cp_d8 == 0, true, FLAG_NO_MODIFY, FLAG_NO_MODIFY);
            break;
        default:
            printf("CPU: Opcode %#02x at %#04x not implemented! Aborting...\n", instr, address);
            return 0;
    }
    
    cpu->cycles += cycles_add;
    cpu->reg_PC += pc_add;
    
    return cycles_add;
}

bool cpu_execute_extended_instruction(struct gb_cpu* cpu, u16 address, u8* cycles_add, u8* pc_add)
{
    u8 instr = databus_read8(address);
    
#ifdef __CPU_SLOW_DEBUG_
    printf("EXTENDED INSTRUCTION: (%#02x) at %#04x\n", /*instructions[0x00 + 0x100]*/instr, address);
#endif
    
    switch(instr)
    {
        case 0x11: // RL C
            *cycles_add = 8;
            *pc_add = 2;
            reg_set_low(&cpu->reg_BC, cpu_logic_rl_through(reg_get_low(&cpu->reg_BC)));
            break;
        case 0x7C: // BIT 7,H
            *cycles_add = 8;
            *pc_add = 2;
            flag_set_zero(!(reg_get_high(&cpu->reg_HL) & 0b10000000));
            break;
        default:
            printf("CPU: Extended Opcode %#02x at %#04x not implemented! Aborting...\n", instr, address);
            return false;
    }
    
    return true;
}

/*
 * ================= LOGIC =================
 */

/*
 * Rotate into the carry flag
*/
u8 cpu_logic_rl_into(u8 value)
{
    bool carry = (value & 0b10000000) != 0;
    
    value <<= 1;
    value |= carry;
    flag_set_carry(carry);
    
    return value;
}
u8 cpu_logic_rr_into(u8 value)
{
    bool carry = (value & 0b00000001) != 0;
    
    value >>= 1;
    value |= (carry << 7);
    flag_set_carry(carry);
    
    return value;
}
/*
 * Rotate through the carry flag
*/
u8 cpu_logic_rl_through(u8 value)
{
    bool carry = (value & 0b10000000) != 0;
    
    value <<= 1;
    value |= flag_get_carry();
    flag_set_carry(carry);
    
    return value;
}
u8 cpu_logic_rr_through(u8 value)
{
    bool carry = (value & 0b00000001) != 0;
    
    value >>= 1;
    value |= (flag_get_carry() << 7);
    flag_set_carry(carry);
    
    return value;
}



/*
 * ================= REGISTERS =================
*/

u8 reg_get_high(u16* reg)
{
    return (*reg >> 8) & 0xFF;
}
void reg_set_high(u16* reg, u8 value)
{
    *reg = ((value << 8) | (*reg & 0xFF));
}
u8 reg_get_low(u16* reg)
{
    return *reg & 0xFF;
}
void reg_set_low(u16* reg, u8 value)
{
    *reg = ((*reg & 0xFF00) | value);
}

/*
 * ================= FLAGS =================
 */

void cpu_set_flags(signed char z, signed char n, signed char h, signed char c)
{
    if(z != FLAG_NO_MODIFY)
        flag_set_zero(z);
    if(n != FLAG_NO_MODIFY)
        flag_set_negative(n);
    if(h != FLAG_NO_MODIFY)
        flag_set_halfcarry(h);
    if(c != FLAG_NO_MODIFY)
        flag_set_carry(c);
}
void flag_set_zero(bool set)
{
    reg_set_low(&gameboy->cpu->reg_AF, ((set << FLAG_ZERO_SHIFT) | (reg_get_low(&gameboy->cpu->reg_AF) & ~FLAG_ZERO_MASK)));
}
bool flag_get_zero()
{
    return (reg_get_low(&gameboy->cpu->reg_AF) & FLAG_ZERO_MASK) != 0;
}

void flag_set_negative(bool set)
{
    reg_set_low(&gameboy->cpu->reg_AF, ((set << FLAG_NEGATIVE_SHIFT) | (reg_get_low(&gameboy->cpu->reg_AF) & ~FLAG_NEGATIVE_MASK)));
}
bool flag_get_negative()
{
    return (reg_get_low(&gameboy->cpu->reg_AF) & FLAG_NEGATIVE_MASK) != 0;
}

void flag_set_halfcarry(bool set)
{
    reg_set_low(&gameboy->cpu->reg_AF, ((set << FLAG_HALFCARRY_SHIFT) | (reg_get_low(&gameboy->cpu->reg_AF) & ~FLAG_HALFCARRY_MASK)));
}
bool flag_get_halfcarry()
{
    return (reg_get_low(&gameboy->cpu->reg_AF) & FLAG_HALFCARRY_MASK) != 0;
}

void flag_set_carry(bool set)
{
    reg_set_low(&gameboy->cpu->reg_AF, ((set << FLAG_CARRY_SHIFT) | (reg_get_low(&gameboy->cpu->reg_AF) & ~FLAG_CARRY_MASK)));
}
bool flag_get_carry()
{
    return (reg_get_low(&gameboy->cpu->reg_AF) & FLAG_CARRY_MASK) != 0;
}
