{
  "module_name": "video-pxafb.h",
  "hash_id": "aba93029a601fd079d6f97321574377b28a3a3808e52a60d7baea50563c48a68",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/platform_data/video-pxafb.h",
  "human_readable_source": " \n \n\n#include <linux/fb.h>\n\n \n#define LCD_CONN_TYPE(_x)\t((_x) & 0x0f)\n#define LCD_CONN_WIDTH(_x)\t(((_x) >> 4) & 0x1f)\n\n#define LCD_TYPE_MASK\t\t0xf\n#define LCD_TYPE_UNKNOWN\t0\n#define LCD_TYPE_MONO_STN\t1\n#define LCD_TYPE_MONO_DSTN\t2\n#define LCD_TYPE_COLOR_STN\t3\n#define LCD_TYPE_COLOR_DSTN\t4\n#define LCD_TYPE_COLOR_TFT\t5\n#define LCD_TYPE_SMART_PANEL\t6\n#define LCD_TYPE_MAX\t\t7\n\n#define LCD_MONO_STN_4BPP\t((4  << 4) | LCD_TYPE_MONO_STN)\n#define LCD_MONO_STN_8BPP\t((8  << 4) | LCD_TYPE_MONO_STN)\n#define LCD_MONO_DSTN_8BPP\t((8  << 4) | LCD_TYPE_MONO_DSTN)\n#define LCD_COLOR_STN_8BPP\t((8  << 4) | LCD_TYPE_COLOR_STN)\n#define LCD_COLOR_DSTN_16BPP\t((16 << 4) | LCD_TYPE_COLOR_DSTN)\n#define LCD_COLOR_TFT_8BPP\t((8  << 4) | LCD_TYPE_COLOR_TFT)\n#define LCD_COLOR_TFT_16BPP\t((16 << 4) | LCD_TYPE_COLOR_TFT)\n#define LCD_COLOR_TFT_18BPP\t((18 << 4) | LCD_TYPE_COLOR_TFT)\n#define LCD_SMART_PANEL_8BPP\t((8  << 4) | LCD_TYPE_SMART_PANEL)\n#define LCD_SMART_PANEL_16BPP\t((16 << 4) | LCD_TYPE_SMART_PANEL)\n#define LCD_SMART_PANEL_18BPP\t((18 << 4) | LCD_TYPE_SMART_PANEL)\n\n#define LCD_AC_BIAS_FREQ(x)\t(((x) & 0xff) << 10)\n#define LCD_BIAS_ACTIVE_HIGH\t(0 << 18)\n#define LCD_BIAS_ACTIVE_LOW\t(1 << 18)\n#define LCD_PCLK_EDGE_RISE\t(0 << 19)\n#define LCD_PCLK_EDGE_FALL\t(1 << 19)\n#define LCD_ALTERNATE_MAPPING\t(1 << 20)\n\n \nstruct pxafb_mode_info {\n\tu_long\t\tpixclock;\n\n\tu_short\t\txres;\n\tu_short\t\tyres;\n\n\tu_char\t\tbpp;\n\tu_int\t\tcmap_greyscale:1,\n\t\t\tdepth:8,\n\t\t\ttransparency:1,\n\t\t\tunused:22;\n\n\t \n\tu_char\t\thsync_len;\n\tu_char\t\tleft_margin;\n\tu_char\t\tright_margin;\n\n\tu_char\t\tvsync_len;\n\tu_char\t\tupper_margin;\n\tu_char\t\tlower_margin;\n\tu_char\t\tsync;\n\n\t \n\tunsigned\ta0csrd_set_hld;\t \n\tunsigned\ta0cswr_set_hld;\t \n\tunsigned\twr_pulse_width;\t \n\tunsigned\trd_pulse_width;\t \n\tunsigned\tcmd_inh_time;\t \n\tunsigned\top_hold_time;\t \n};\n\nstruct pxafb_mach_info {\n\tstruct pxafb_mode_info *modes;\n\tunsigned int num_modes;\n\n\tunsigned int\tlcd_conn;\n\tunsigned long\tvideo_mem_size;\n\n\tu_int\t\tfixed_modes:1,\n\t\t\tcmap_inverse:1,\n\t\t\tcmap_static:1,\n\t\t\tacceleration_enabled:1,\n\t\t\tunused:28;\n\n\t \n\tu_int\t\tlccr0;\n\t \n\tu_int\t\tlccr3;\n\t \n\tu_int\t\tlccr4;\n\tvoid (*pxafb_backlight_power)(int);\n\tvoid (*pxafb_lcd_power)(int, struct fb_var_screeninfo *);\n\tvoid (*smart_update)(struct fb_info *);\n};\n\nvoid pxa_set_fb_info(struct device *, struct pxafb_mach_info *);\nunsigned long pxafb_get_hsync_time(struct device *dev);\n\n \n#define SMART_CMD_A0\t\t\t (0x1 << 8)\n#define SMART_CMD_READ_STATUS_REG\t (0x0 << 9)\n#define SMART_CMD_READ_FRAME_BUFFER\t((0x0 << 9) | SMART_CMD_A0)\n#define SMART_CMD_WRITE_COMMAND\t\t (0x1 << 9)\n#define SMART_CMD_WRITE_DATA\t\t((0x1 << 9) | SMART_CMD_A0)\n#define SMART_CMD_WRITE_FRAME\t\t((0x2 << 9) | SMART_CMD_A0)\n#define SMART_CMD_WAIT_FOR_VSYNC\t (0x3 << 9)\n#define SMART_CMD_NOOP\t\t\t (0x4 << 9)\n#define SMART_CMD_INTERRUPT\t\t (0x5 << 9)\n\n#define SMART_CMD(x)\t(SMART_CMD_WRITE_COMMAND | ((x) & 0xff))\n#define SMART_DAT(x)\t(SMART_CMD_WRITE_DATA | ((x) & 0xff))\n\n \n#define SMART_CMD_DELAY\t\t(0x6 << 9)\n#define SMART_DELAY(ms)\t\t(SMART_CMD_DELAY | ((ms) & 0xff))\n\n#ifdef CONFIG_FB_PXA_SMARTPANEL\nextern int pxafb_smart_queue(struct fb_info *info, uint16_t *cmds, int);\nextern int pxafb_smart_flush(struct fb_info *info);\n#else\nstatic inline int pxafb_smart_queue(struct fb_info *info,\n\t\t\t\t    uint16_t *cmds, int n)\n{\n\treturn 0;\n}\n\nstatic inline int pxafb_smart_flush(struct fb_info *info)\n{\n\treturn 0;\n}\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}