
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-1
Install: D:\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-AP2159I

Implementation : rev_1

# Written on Thu May 14 09:54:02 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                              Requested      Requested     Clock        Clock                     Clock
Level     Clock                                              Frequency      Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                             2979.7 MHz     0.336         system       system_clkgroup           0    
                                                                                                                                      
0 -       _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock     247.4 MHz      4.041         inferred     Autoconstr_clkgroup_1     153  
                                                                                                                                      
0 -       _~dvi2rgb_DVI_RX_Top_|hdmi_dclk_inferred_clock     150.0 MHz      6.667         inferred     Autoconstr_clkgroup_0     3    
======================================================================================================================================


Clock Load Summary
******************

                                                   Clock     Source                                        Clock Pin                           Non-clock Pin     Non-clock Pin
Clock                                              Load      Pin                                           Seq Example                         Seq Example       Comb Example 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                             0         -                                             -                                   -                 -            
                                                                                                                                                                              
_~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock     153       dvi2rgb_inst.u_clkdiv5.CLKOUT(CLKDIV)         dvi2rgb_inst.de_r.C                 -                 -            
                                                                                                                                                                              
_~dvi2rgb_DVI_RX_Top_|hdmi_dclk_inferred_clock     3         dvi2rgb_inst.TMDSRX_PLL_inst.CLKOUTP(PLL)     dvi2rgb_inst.u_HDMI_B_DATA.FCLK     -                 -            
==============================================================================================================================================================================
