<profile>

<section name = "Vivado HLS Report for 'ddr_hls_test'" level="0">
<item name = "Date">Wed Aug 15 03:52:18 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">ddr_hls_test</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.750, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, 1, -, -, ?, no</column>
<column name="- Loop 2">?, ?, 204803, -, -, ?, no</column>
<column name=" + Loop 2.1">92160, 92160, 9, -, -, 10240, no</column>
<column name=" + Loop 2.2">112640, 112640, 11, -, -, 10240, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 321</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">4, -, 792, 1126</column>
<column name="Memory">24, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 266</column>
<column name="Register">-, -, 439, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">10, 0, 1, 3</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="ddr_hls_test_BUS_A_s_axi_U">ddr_hls_test_BUS_A_s_axi, 0, 0, 226, 360</column>
<column name="ddr_hls_test_gmem_m_axi_U">ddr_hls_test_gmem_m_axi, 4, 0, 566, 766</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="addr_bram_U">ddr_hls_test_addrbkb, 24, 0, 0, 10240, 24, 1, 245760</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_3_fu_317_p2">+, 0, 0, 19, 14, 1</column>
<column name="i_fu_269_p2">+, 0, 0, 19, 14, 1</column>
<column name="j_1_fu_253_p2">+, 0, 0, 38, 31, 1</column>
<column name="saMaster2_sum3_fu_337_p2">+, 0, 0, 37, 30, 30</column>
<column name="saMaster2_sum_fu_288_p2">+, 0, 0, 37, 30, 30</column>
<column name="tmp_2_fu_280_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_s_fu_328_p2">+, 0, 0, 39, 32, 32</column>
<column name="exitcond1_fu_263_p2">icmp, 0, 0, 13, 14, 14</column>
<column name="exitcond_fu_311_p2">icmp, 0, 0, 13, 14, 14</column>
<column name="tmp_1_fu_248_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_7_fu_355_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="tmp_fu_233_p2">icmp, 0, 0, 18, 32, 11</column>
<column name="res_check_1_fu_360_p2">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="addr_bram_address0">15, 3, 14, 42</column>
<column name="ap_NS_fsm">113, 24, 1, 24</column>
<column name="ap_sig_ioackin_gmem_ARREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_WREADY">9, 2, 1, 2</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="hls_check">15, 3, 32, 96</column>
<column name="i_1_reg_194">9, 2, 14, 28</column>
<column name="i_2_reg_205">9, 2, 14, 28</column>
<column name="j_reg_183">9, 2, 31, 62</column>
<column name="res_check_fu_94">9, 2, 1, 2</column>
<column name="start_signal_o">15, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">23, 0, 23, 0</column>
<column name="ap_reg_ioackin_gmem_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_WREADY">1, 0, 1, 0</column>
<column name="gmem_addr_1_read_reg_472">64, 0, 64, 0</column>
<column name="i_1_cast2_reg_409">14, 0, 32, 18</column>
<column name="i_1_reg_194">14, 0, 14, 0</column>
<column name="i_2_reg_205">14, 0, 14, 0</column>
<column name="i_3_reg_446">14, 0, 14, 0</column>
<column name="i_reg_417">14, 0, 14, 0</column>
<column name="j_1_reg_401">31, 0, 31, 0</column>
<column name="j_cast_reg_392">31, 0, 32, 1</column>
<column name="j_reg_183">31, 0, 31, 0</column>
<column name="res_check_fu_94">1, 0, 1, 0</column>
<column name="run_cnt_reg_387">32, 0, 32, 0</column>
<column name="saMaster2_sum3_reg_461">30, 0, 30, 0</column>
<column name="saMaster2_sum_reg_432">30, 0, 30, 0</column>
<column name="tmp_10_cast_reg_371">29, 0, 30, 1</column>
<column name="tmp_2_reg_427">32, 0, 32, 0</column>
<column name="tmp_s_reg_456">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_BUS_A_AWVALID">in, 1, s_axi, BUS_A, scalar</column>
<column name="s_axi_BUS_A_AWREADY">out, 1, s_axi, BUS_A, scalar</column>
<column name="s_axi_BUS_A_AWADDR">in, 6, s_axi, BUS_A, scalar</column>
<column name="s_axi_BUS_A_WVALID">in, 1, s_axi, BUS_A, scalar</column>
<column name="s_axi_BUS_A_WREADY">out, 1, s_axi, BUS_A, scalar</column>
<column name="s_axi_BUS_A_WDATA">in, 32, s_axi, BUS_A, scalar</column>
<column name="s_axi_BUS_A_WSTRB">in, 4, s_axi, BUS_A, scalar</column>
<column name="s_axi_BUS_A_ARVALID">in, 1, s_axi, BUS_A, scalar</column>
<column name="s_axi_BUS_A_ARREADY">out, 1, s_axi, BUS_A, scalar</column>
<column name="s_axi_BUS_A_ARADDR">in, 6, s_axi, BUS_A, scalar</column>
<column name="s_axi_BUS_A_RVALID">out, 1, s_axi, BUS_A, scalar</column>
<column name="s_axi_BUS_A_RREADY">in, 1, s_axi, BUS_A, scalar</column>
<column name="s_axi_BUS_A_RDATA">out, 32, s_axi, BUS_A, scalar</column>
<column name="s_axi_BUS_A_RRESP">out, 2, s_axi, BUS_A, scalar</column>
<column name="s_axi_BUS_A_BVALID">out, 1, s_axi, BUS_A, scalar</column>
<column name="s_axi_BUS_A_BREADY">in, 1, s_axi, BUS_A, scalar</column>
<column name="s_axi_BUS_A_BRESP">out, 2, s_axi, BUS_A, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, ddr_hls_test, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, ddr_hls_test, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, ddr_hls_test, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
