$date
	Wed Aug 14 07:38:39 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_half_adder $end
$var wire 1 ! s $end
$var wire 1 " c $end
$var reg 1 # a $end
$var reg 1 $ b $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
0"
1!
$end
#20000
0!
0$
#40000
1!
1#
#60000
0!
1"
1$
#90000
