{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 13:39:48 2019 " "Info: Processing started: Wed Dec 11 13:39:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProjetoSDU2 -c ProjetoSDU2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoSDU2 -c ProjetoSDU2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "memory:comb_4\|controllerInstruction\[1\] " "Warning: Node \"memory:comb_4\|controllerInstruction\[1\]\" is a latch" {  } { { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memory:comb_4\|controllerInstruction\[2\] " "Warning: Node \"memory:comb_4\|controllerInstruction\[2\]\" is a latch" {  } { { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memory:comb_4\|controllerInstruction\[0\] " "Warning: Node \"memory:comb_4\|controllerInstruction\[0\]\" is a latch" {  } { { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memory:comb_4\|inX\[0\] " "Warning: Node \"memory:comb_4\|inX\[0\]\" is a latch" {  } { { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memory:comb_4\|inX\[1\] " "Warning: Node \"memory:comb_4\|inX\[1\]\" is a latch" {  } { { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CPU.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 3 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "memory:comb_4\|Mux6~0 " "Info: Detected gated clock \"memory:comb_4\|Mux6~0\" as buffer" {  } { { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory:comb_4\|Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:comb_3\|counterOut\[2\] " "Info: Detected ripple clock \"counter:comb_3\|counterOut\[2\]\" as buffer" {  } { { "counter.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/counter.v" 9 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "counter:comb_3\|counterOut\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:comb_3\|counterOut\[1\] " "Info: Detected ripple clock \"counter:comb_3\|counterOut\[1\]\" as buffer" {  } { { "counter.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/counter.v" 9 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "counter:comb_3\|counterOut\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register memory:comb_4\|controllerInstruction\[2\] register controller:cont\|Ty\[0\] 198.77 MHz 5.031 ns Internal " "Info: Clock \"clock\" has Internal fmax of 198.77 MHz between source register \"memory:comb_4\|controllerInstruction\[2\]\" and destination register \"controller:cont\|Ty\[0\]\" (period= 5.031 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.458 ns + Longest register register " "Info: + Longest register to register delay is 1.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns memory:comb_4\|controllerInstruction\[2\] 1 REG LCCOMB_X18_Y10_N22 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y10_N22; Fanout = 7; REG Node = 'memory:comb_4\|controllerInstruction\[2\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory:comb_4|controllerInstruction[2] } "NODE_NAME" } } { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.225 ns) 0.497 ns controller:cont\|Ty\[0\]~0 2 COMB LCCOMB_X18_Y10_N10 5 " "Info: 2: + IC(0.272 ns) + CELL(0.225 ns) = 0.497 ns; Loc. = LCCOMB_X18_Y10_N10; Fanout = 5; COMB Node = 'controller:cont\|Ty\[0\]~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.497 ns" { memory:comb_4|controllerInstruction[2] controller:cont|Ty[0]~0 } "NODE_NAME" } } { "controller.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/controller.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.746 ns) 1.458 ns controller:cont\|Ty\[0\] 3 REG LCFF_X18_Y10_N21 2 " "Info: 3: + IC(0.215 ns) + CELL(0.746 ns) = 1.458 ns; Loc. = LCFF_X18_Y10_N21; Fanout = 2; REG Node = 'controller:cont\|Ty\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.961 ns" { controller:cont|Ty[0]~0 controller:cont|Ty[0] } "NODE_NAME" } } { "controller.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/controller.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.971 ns ( 66.60 % ) " "Info: Total cell delay = 0.971 ns ( 66.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.487 ns ( 33.40 % ) " "Info: Total interconnect delay = 0.487 ns ( 33.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.458 ns" { memory:comb_4|controllerInstruction[2] controller:cont|Ty[0]~0 controller:cont|Ty[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "1.458 ns" { memory:comb_4|controllerInstruction[2] {} controller:cont|Ty[0]~0 {} controller:cont|Ty[0] {} } { 0.000ns 0.272ns 0.215ns } { 0.000ns 0.225ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.483 ns - Smallest " "Info: - Smallest clock skew is -3.483 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.465 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clock'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clock~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 2.465 ns controller:cont\|Ty\[0\] 3 REG LCFF_X18_Y10_N21 2 " "Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X18_Y10_N21; Fanout = 2; REG Node = 'controller:cont\|Ty\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.268 ns" { clock~clkctrl controller:cont|Ty[0] } "NODE_NAME" } } { "controller.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/controller.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.72 % ) " "Info: Total cell delay = 1.472 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 40.28 % ) " "Info: Total interconnect delay = 0.993 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.465 ns" { clock clock~clkctrl controller:cont|Ty[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.465 ns" { clock {} clock~combout {} clock~clkctrl {} controller:cont|Ty[0] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.948 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 5.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clock'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.712 ns) 2.643 ns counter:comb_3\|counterOut\[1\] 2 REG LCFF_X18_Y10_N5 7 " "Info: 2: + IC(1.077 ns) + CELL(0.712 ns) = 2.643 ns; Loc. = LCFF_X18_Y10_N5; Fanout = 7; REG Node = 'counter:comb_3\|counterOut\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.789 ns" { clock counter:comb_3|counterOut[1] } "NODE_NAME" } } { "counter.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/counter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.225 ns) 3.202 ns memory:comb_4\|Mux6~0 3 COMB LCCOMB_X18_Y10_N16 1 " "Info: 3: + IC(0.334 ns) + CELL(0.225 ns) = 3.202 ns; Loc. = LCCOMB_X18_Y10_N16; Fanout = 1; COMB Node = 'memory:comb_4\|Mux6~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.559 ns" { counter:comb_3|counterOut[1] memory:comb_4|Mux6~0 } "NODE_NAME" } } { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(0.000 ns) 4.993 ns memory:comb_4\|Mux6~0clkctrl 4 COMB CLKCTRL_G1 5 " "Info: 4: + IC(1.791 ns) + CELL(0.000 ns) = 4.993 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'memory:comb_4\|Mux6~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.791 ns" { memory:comb_4|Mux6~0 memory:comb_4|Mux6~0clkctrl } "NODE_NAME" } } { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.053 ns) 5.948 ns memory:comb_4\|controllerInstruction\[2\] 5 REG LCCOMB_X18_Y10_N22 7 " "Info: 5: + IC(0.902 ns) + CELL(0.053 ns) = 5.948 ns; Loc. = LCCOMB_X18_Y10_N22; Fanout = 7; REG Node = 'memory:comb_4\|controllerInstruction\[2\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.955 ns" { memory:comb_4|Mux6~0clkctrl memory:comb_4|controllerInstruction[2] } "NODE_NAME" } } { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.844 ns ( 31.00 % ) " "Info: Total cell delay = 1.844 ns ( 31.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.104 ns ( 69.00 % ) " "Info: Total interconnect delay = 4.104 ns ( 69.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.948 ns" { clock counter:comb_3|counterOut[1] memory:comb_4|Mux6~0 memory:comb_4|Mux6~0clkctrl memory:comb_4|controllerInstruction[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.948 ns" { clock {} clock~combout {} counter:comb_3|counterOut[1] {} memory:comb_4|Mux6~0 {} memory:comb_4|Mux6~0clkctrl {} memory:comb_4|controllerInstruction[2] {} } { 0.000ns 0.000ns 1.077ns 0.334ns 1.791ns 0.902ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.465 ns" { clock clock~clkctrl controller:cont|Ty[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.465 ns" { clock {} clock~combout {} clock~clkctrl {} controller:cont|Ty[0] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.948 ns" { clock counter:comb_3|counterOut[1] memory:comb_4|Mux6~0 memory:comb_4|Mux6~0clkctrl memory:comb_4|controllerInstruction[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.948 ns" { clock {} clock~combout {} counter:comb_3|counterOut[1] {} memory:comb_4|Mux6~0 {} memory:comb_4|Mux6~0clkctrl {} memory:comb_4|controllerInstruction[2] {} } { 0.000ns 0.000ns 1.077ns 0.334ns 1.791ns 0.902ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "controller.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/controller.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.458 ns" { memory:comb_4|controllerInstruction[2] controller:cont|Ty[0]~0 controller:cont|Ty[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "1.458 ns" { memory:comb_4|controllerInstruction[2] {} controller:cont|Ty[0]~0 {} controller:cont|Ty[0] {} } { 0.000ns 0.272ns 0.215ns } { 0.000ns 0.225ns 0.746ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.465 ns" { clock clock~clkctrl controller:cont|Ty[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.465 ns" { clock {} clock~combout {} clock~clkctrl {} controller:cont|Ty[0] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.948 ns" { clock counter:comb_3|counterOut[1] memory:comb_4|Mux6~0 memory:comb_4|Mux6~0clkctrl memory:comb_4|controllerInstruction[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.948 ns" { clock {} clock~combout {} counter:comb_3|counterOut[1] {} memory:comb_4|Mux6~0 {} memory:comb_4|Mux6~0clkctrl {} memory:comb_4|controllerInstruction[2] {} } { 0.000ns 0.000ns 1.077ns 0.334ns 1.791ns 0.902ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter:comb_3\|counterOut\[1\] memory:comb_4\|controllerInstruction\[1\] clock 2.746 ns " "Info: Found hold time violation between source  pin or register \"counter:comb_3\|counterOut\[1\]\" and destination pin or register \"memory:comb_4\|controllerInstruction\[1\]\" for clock \"clock\" (Hold time is 2.746 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.399 ns + Largest " "Info: + Largest clock skew is 3.399 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.948 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 5.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clock'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.712 ns) 2.643 ns counter:comb_3\|counterOut\[1\] 2 REG LCFF_X18_Y10_N5 7 " "Info: 2: + IC(1.077 ns) + CELL(0.712 ns) = 2.643 ns; Loc. = LCFF_X18_Y10_N5; Fanout = 7; REG Node = 'counter:comb_3\|counterOut\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.789 ns" { clock counter:comb_3|counterOut[1] } "NODE_NAME" } } { "counter.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/counter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.225 ns) 3.202 ns memory:comb_4\|Mux6~0 3 COMB LCCOMB_X18_Y10_N16 1 " "Info: 3: + IC(0.334 ns) + CELL(0.225 ns) = 3.202 ns; Loc. = LCCOMB_X18_Y10_N16; Fanout = 1; COMB Node = 'memory:comb_4\|Mux6~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.559 ns" { counter:comb_3|counterOut[1] memory:comb_4|Mux6~0 } "NODE_NAME" } } { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(0.000 ns) 4.993 ns memory:comb_4\|Mux6~0clkctrl 4 COMB CLKCTRL_G1 5 " "Info: 4: + IC(1.791 ns) + CELL(0.000 ns) = 4.993 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'memory:comb_4\|Mux6~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.791 ns" { memory:comb_4|Mux6~0 memory:comb_4|Mux6~0clkctrl } "NODE_NAME" } } { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.053 ns) 5.948 ns memory:comb_4\|controllerInstruction\[1\] 5 REG LCCOMB_X18_Y10_N30 6 " "Info: 5: + IC(0.902 ns) + CELL(0.053 ns) = 5.948 ns; Loc. = LCCOMB_X18_Y10_N30; Fanout = 6; REG Node = 'memory:comb_4\|controllerInstruction\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.955 ns" { memory:comb_4|Mux6~0clkctrl memory:comb_4|controllerInstruction[1] } "NODE_NAME" } } { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.844 ns ( 31.00 % ) " "Info: Total cell delay = 1.844 ns ( 31.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.104 ns ( 69.00 % ) " "Info: Total interconnect delay = 4.104 ns ( 69.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.948 ns" { clock counter:comb_3|counterOut[1] memory:comb_4|Mux6~0 memory:comb_4|Mux6~0clkctrl memory:comb_4|controllerInstruction[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.948 ns" { clock {} clock~combout {} counter:comb_3|counterOut[1] {} memory:comb_4|Mux6~0 {} memory:comb_4|Mux6~0clkctrl {} memory:comb_4|controllerInstruction[1] {} } { 0.000ns 0.000ns 1.077ns 0.334ns 1.791ns 0.902ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.549 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clock'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.618 ns) 2.549 ns counter:comb_3\|counterOut\[1\] 2 REG LCFF_X18_Y10_N5 7 " "Info: 2: + IC(1.077 ns) + CELL(0.618 ns) = 2.549 ns; Loc. = LCFF_X18_Y10_N5; Fanout = 7; REG Node = 'counter:comb_3\|counterOut\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.695 ns" { clock counter:comb_3|counterOut[1] } "NODE_NAME" } } { "counter.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/counter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 57.75 % ) " "Info: Total cell delay = 1.472 ns ( 57.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.077 ns ( 42.25 % ) " "Info: Total interconnect delay = 1.077 ns ( 42.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.549 ns" { clock counter:comb_3|counterOut[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.549 ns" { clock {} clock~combout {} counter:comb_3|counterOut[1] {} } { 0.000ns 0.000ns 1.077ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.948 ns" { clock counter:comb_3|counterOut[1] memory:comb_4|Mux6~0 memory:comb_4|Mux6~0clkctrl memory:comb_4|controllerInstruction[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.948 ns" { clock {} clock~combout {} counter:comb_3|counterOut[1] {} memory:comb_4|Mux6~0 {} memory:comb_4|Mux6~0clkctrl {} memory:comb_4|controllerInstruction[1] {} } { 0.000ns 0.000ns 1.077ns 0.334ns 1.791ns 0.902ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.549 ns" { clock counter:comb_3|counterOut[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.549 ns" { clock {} clock~combout {} counter:comb_3|counterOut[1] {} } { 0.000ns 0.000ns 1.077ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "counter.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/counter.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.559 ns - Shortest register register " "Info: - Shortest register to register delay is 0.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:comb_3\|counterOut\[1\] 1 REG LCFF_X18_Y10_N5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y10_N5; Fanout = 7; REG Node = 'counter:comb_3\|counterOut\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter:comb_3|counterOut[1] } "NODE_NAME" } } { "counter.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/counter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.225 ns) 0.559 ns memory:comb_4\|controllerInstruction\[1\] 2 REG LCCOMB_X18_Y10_N30 6 " "Info: 2: + IC(0.334 ns) + CELL(0.225 ns) = 0.559 ns; Loc. = LCCOMB_X18_Y10_N30; Fanout = 6; REG Node = 'memory:comb_4\|controllerInstruction\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.559 ns" { counter:comb_3|counterOut[1] memory:comb_4|controllerInstruction[1] } "NODE_NAME" } } { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.225 ns ( 40.25 % ) " "Info: Total cell delay = 0.225 ns ( 40.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.334 ns ( 59.75 % ) " "Info: Total interconnect delay = 0.334 ns ( 59.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.559 ns" { counter:comb_3|counterOut[1] memory:comb_4|controllerInstruction[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.559 ns" { counter:comb_3|counterOut[1] {} memory:comb_4|controllerInstruction[1] {} } { 0.000ns 0.334ns } { 0.000ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.948 ns" { clock counter:comb_3|counterOut[1] memory:comb_4|Mux6~0 memory:comb_4|Mux6~0clkctrl memory:comb_4|controllerInstruction[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.948 ns" { clock {} clock~combout {} counter:comb_3|counterOut[1] {} memory:comb_4|Mux6~0 {} memory:comb_4|Mux6~0clkctrl {} memory:comb_4|controllerInstruction[1] {} } { 0.000ns 0.000ns 1.077ns 0.334ns 1.791ns 0.902ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.549 ns" { clock counter:comb_3|counterOut[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.549 ns" { clock {} clock~combout {} counter:comb_3|counterOut[1] {} } { 0.000ns 0.000ns 1.077ns } { 0.000ns 0.854ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.559 ns" { counter:comb_3|counterOut[1] memory:comb_4|controllerInstruction[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.559 ns" { counter:comb_3|counterOut[1] {} memory:comb_4|controllerInstruction[1] {} } { 0.000ns 0.334ns } { 0.000ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock inX\[0\] memory:comb_4\|inX\[0\] 9.639 ns register " "Info: tco from clock \"clock\" to destination pin \"inX\[0\]\" through register \"memory:comb_4\|inX\[0\]\" is 9.639 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.947 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 5.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clock'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.712 ns) 2.643 ns counter:comb_3\|counterOut\[1\] 2 REG LCFF_X18_Y10_N5 7 " "Info: 2: + IC(1.077 ns) + CELL(0.712 ns) = 2.643 ns; Loc. = LCFF_X18_Y10_N5; Fanout = 7; REG Node = 'counter:comb_3\|counterOut\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.789 ns" { clock counter:comb_3|counterOut[1] } "NODE_NAME" } } { "counter.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/counter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.225 ns) 3.202 ns memory:comb_4\|Mux6~0 3 COMB LCCOMB_X18_Y10_N16 1 " "Info: 3: + IC(0.334 ns) + CELL(0.225 ns) = 3.202 ns; Loc. = LCCOMB_X18_Y10_N16; Fanout = 1; COMB Node = 'memory:comb_4\|Mux6~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.559 ns" { counter:comb_3|counterOut[1] memory:comb_4|Mux6~0 } "NODE_NAME" } } { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(0.000 ns) 4.993 ns memory:comb_4\|Mux6~0clkctrl 4 COMB CLKCTRL_G1 5 " "Info: 4: + IC(1.791 ns) + CELL(0.000 ns) = 4.993 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'memory:comb_4\|Mux6~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.791 ns" { memory:comb_4|Mux6~0 memory:comb_4|Mux6~0clkctrl } "NODE_NAME" } } { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.053 ns) 5.947 ns memory:comb_4\|inX\[0\] 5 REG LCCOMB_X18_Y10_N26 1 " "Info: 5: + IC(0.901 ns) + CELL(0.053 ns) = 5.947 ns; Loc. = LCCOMB_X18_Y10_N26; Fanout = 1; REG Node = 'memory:comb_4\|inX\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.954 ns" { memory:comb_4|Mux6~0clkctrl memory:comb_4|inX[0] } "NODE_NAME" } } { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.844 ns ( 31.01 % ) " "Info: Total cell delay = 1.844 ns ( 31.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.103 ns ( 68.99 % ) " "Info: Total interconnect delay = 4.103 ns ( 68.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.947 ns" { clock counter:comb_3|counterOut[1] memory:comb_4|Mux6~0 memory:comb_4|Mux6~0clkctrl memory:comb_4|inX[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.947 ns" { clock {} clock~combout {} counter:comb_3|counterOut[1] {} memory:comb_4|Mux6~0 {} memory:comb_4|Mux6~0clkctrl {} memory:comb_4|inX[0] {} } { 0.000ns 0.000ns 1.077ns 0.334ns 1.791ns 0.901ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.692 ns + Longest register pin " "Info: + Longest register to pin delay is 3.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns memory:comb_4\|inX\[0\] 1 REG LCCOMB_X18_Y10_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y10_N26; Fanout = 1; REG Node = 'memory:comb_4\|inX\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory:comb_4|inX[0] } "NODE_NAME" } } { "memory.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/memory.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.704 ns) + CELL(1.988 ns) 3.692 ns inX\[0\] 2 PIN PIN_C13 0 " "Info: 2: + IC(1.704 ns) + CELL(1.988 ns) = 3.692 ns; Loc. = PIN_C13; Fanout = 0; PIN Node = 'inX\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.692 ns" { memory:comb_4|inX[0] inX[0] } "NODE_NAME" } } { "CPU.v" "" { Text "E:/Users/maa4/Desktop/Projeto sd/CPU.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.988 ns ( 53.85 % ) " "Info: Total cell delay = 1.988 ns ( 53.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.704 ns ( 46.15 % ) " "Info: Total interconnect delay = 1.704 ns ( 46.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.692 ns" { memory:comb_4|inX[0] inX[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.692 ns" { memory:comb_4|inX[0] {} inX[0] {} } { 0.000ns 1.704ns } { 0.000ns 1.988ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.947 ns" { clock counter:comb_3|counterOut[1] memory:comb_4|Mux6~0 memory:comb_4|Mux6~0clkctrl memory:comb_4|inX[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.947 ns" { clock {} clock~combout {} counter:comb_3|counterOut[1] {} memory:comb_4|Mux6~0 {} memory:comb_4|Mux6~0clkctrl {} memory:comb_4|inX[0] {} } { 0.000ns 0.000ns 1.077ns 0.334ns 1.791ns 0.901ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.692 ns" { memory:comb_4|inX[0] inX[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.692 ns" { memory:comb_4|inX[0] {} inX[0] {} } { 0.000ns 1.704ns } { 0.000ns 1.988ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4367 " "Info: Peak virtual memory: 4367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 13:39:48 2019 " "Info: Processing ended: Wed Dec 11 13:39:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
