/*
Developer   - Sriram Venkata Krishna
Date        - 11-08-2025
Platform    - HDL Bits
*/

//013. Vector 2

module top_module(input [31:0] in, output [31:0] out);

    wire [7:0] in_3, in_2, in_1, in_0;
    
    assign in_3[7:0] = in[31:24];
    assign in_2[7:0] = in[23:16];
    assign in_1[7:0] = in[15:8];
    assign in_0[7:0] = in[7:0];
    
    assign out[31:24] = in_0[7:0];
    assign out[23:16] = in_1[7:0];
    assign out[15:8] = in_2[7:0];
    assign out[7:0] = in_3[7:0];

endmodule
