$date
	Thu May  1 12:00:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_clock_synchronizer $end
$var wire 10 ! sync_out [9:0] $end
$var reg 1 " clk_in $end
$var reg 1 # clk_out $end
$var reg 1 $ n_reset $end
$var reg 10 % to_sync [9:0] $end
$scope module uut $end
$var wire 1 " clk_in $end
$var wire 1 # clk_out $end
$var wire 1 $ n_reset $end
$var wire 10 & sync_out [9:0] $end
$var wire 10 ' to_sync [9:0] $end
$var parameter 32 ( SYNC_WIDTH $end
$var reg 10 ) sync_reg_1 [9:0] $end
$var reg 10 * sync_reg_2 [9:0] $end
$var reg 10 + sync_reg_3 [9:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 (
$end
#0
$dumpvars
b0 +
b0 *
b0 )
b0 '
b0 &
b0 %
0$
0#
0"
b0 !
$end
#5000
1"
#7000
1#
#10000
0"
1$
#14000
0#
#15000
1"
#20000
0"
b1111111111 %
b1111111111 '
#21000
1#
#25000
b1111111111 )
1"
#28000
0#
#30000
0"
#35000
b1111111111 *
1"
1#
#40000
0"
#42000
0#
#45000
1"
#49000
b0 *
b0 )
b1111111111 !
b1111111111 &
b1111111111 +
1#
#50000
0"
#55000
1"
#56000
0#
#60000
0"
#63000
b0 !
b0 &
b0 +
1#
#65000
b1111111111 )
1"
#70000
0"
0#
#75000
1"
#77000
b1111111111 *
1#
#80000
0"
#84000
0#
#85000
1"
#90000
0"
#91000
b0 *
b0 )
b1111111111 !
b1111111111 &
b1111111111 +
1#
#95000
1"
#98000
0#
#100000
0"
#105000
b0 !
b0 &
b0 +
1"
1#
#110000
0"
#112000
0#
#115000
b1111111111 )
1"
#119000
b1111111111 *
1#
#120000
0"
