# githubvisible=true

[GeneralSettings]
TargetFamily = FlexRIO
BaseTarget = PXIe-7903
LabVIEWPath = ../../../bad_labview_path


[VivadoProjectSettings]
TopLevelEntity = SasquatchTopTemplate
# note: no spaces allowed in project name, do not include .xpr extension
VivadoProjectName = # Missing on purpose to test errors
VivadoToolsPath = ../../../bad_vivado_path
VivadoProjectFilesLists =
    vivadoprojectdeps.txt
    vivadoprojectsources.txt
    vivadoprojectclipsources.txt
ConstraintsTemplates=
    xdc/constraints.xdc_template
VivadoProjectConstraintsFiles =
    xdc/constraints_place.xdc
    objects/xdc/constraints.xdc
UseGeneratedLVWindowFiles = False
TheWindowFolder = objects/TheWindow


[LVFPGATargetSettings]
# Inputs
LVTargetBoardIO = lvFpgaTarget/LVTargetBoardIO.csv
# *** TEMPORARY WORKAROUND ***
# IncludeCLIPSocket must be set to True because LabVIEW FPGA and the FlexRIO driver looks for it in the target plugin when generating
# constants that go into a package file called PkgLvFpgaConst.vhd that is created during LV FPGA code generation.  This is a temporary
# workaround until the FlexRIO driver is updated to properly generate these constants even when the CLIP socket is not included on the
# target plugin.
IncludeCLIPSocket = True
IncludeLVTargetBoardIO = True
LVTargetName = PXIe-7903Aurora
LVTargetGUID = 8943868e-fc0c-4e48-a2e9-1ebce7779d5c
LVTargetInstallFolder = ../../../bad_test_plugin_install_dir
LVTargetConstraintsFiles =
    xdc/constraints.xdc_template
    xdc/constraints_place.xdc

# Templates
WindowVhdlTemplate = rtl-lvfpga/lvgen/bad_window_path.mako
TargetXMLTemplates =
    lvFpgaTarget/Resource.xml.mako 
    lvFpgaTarget/Sasquatch7903.xml.mako

# Outputs
WindowVhdlOutput = objects/rtl-lvfpga/lvgen/TheWindow.vhd
WindowInstantiationExample = objects/rtl-lvfpga/lvgen/TheWindowInstantiationExample.vhd
LVTargetPluginFolder = objects/LVTargetPlugin/PXIe-7903Aurora
BoardIOXML = objects/LVTargetPlugin/PXIe-7903Aurora/boardio.xml
ClockXML = objects/LVTargetPlugin/PXIe-7903Aurora/CustomClocks.xml


[CLIPMigrationSettings]
# Inputs
CLIPXML = ../../incorrect_file_path.xml
CLIPHDLTop = ../../dependencies/githubdeps/ni.hw-flexrio.sasquatch_aurora64b66b_clip.25.5.0.11-ci-passed-main-f/aurora64b66b_framing_crcx4_28p0GHz/CLIP/aurora64b66b_framing_crcx4_28p0GHz/Source/vhdl/UserRTL_PXIe7903_Aurora64b66b_Framing_Crcx4_28p0GHz.vhd
CLIPXDCIn = 
    ../../dependencies/githubdeps/ni.hw-flexrio.sasquatch_aurora64b66b_clip.25.5.0.11-ci-passed-main-f/aurora64b66b_framing_crcx4_28p0GHz/CLIP/aurora64b66b_framing_crcx4_28p0GHz/Source/xdc/PXIe7903_Aurora64b66b_Framing_Crcx4_28p0GHz.xdc
    ../../dependencies/githubdeps/ni.hw-flexrio.sasquatch_aurora64b66b_clip.25.5.0.11-ci-passed-main-f/aurora64b66b_framing_crcx4_28p0GHz/CLIP/aurora64b66b_framing_crcx4_28p0GHz/Source/xdc/PXIe7903_microblaze_debug_place.xdc
CLIPInstancePath = UserRTL_PXIe7903_Aurora64b66b_Framing_Crcx4_28p0GHz_inst

# Outputs
LVTargetBoardIO = lvFpgaTarget/LVTargetBoardIO.csv
CLIPInstantiationExample = objects/CLIPMigration/CLIPInstantiationExample.vhd
CLIPtoWindowSignalDefinitions = objects/CLIPMigration/CLIPtoWindowSignalDefinitions.vhd
CLIPXDCOutFolder = objects/CLIPMigration/xdc

[LVWindowNetlistSettings]
# Inputs
VivadoProjectExportXPR = ../../../test-labview-vpe/VivadoProject/bad_xpr_file.xpr

# Outputs
TheWindowFolder = objects/TheWindow
