21:32:11 INFO  : Registering command handlers for SDK TCF services
21:32:11 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Nostreum\Desktop\FPGA2\FPGA2.sdk\temp_xsdb_launch_script.tcl
21:32:12 INFO  : XSCT server has started successfully.
21:32:12 INFO  : Successfully done setting XSCT server connection channel  
21:32:13 INFO  : Successfully done setting SDK workspace  
21:32:13 INFO  : Processing command line option -hwspec C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper.hdf.
21:34:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248526106" && level==0} -index 1' command is executed.
21:35:01 INFO  : FPGA configured successfully with bitstream "C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:35:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 21 - No IP instance named axi_timer_0 present in hardware design

21:35:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 231 - No IP instance named mulacc_0 present in hardware design

21:35:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

21:35:12 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
21:35:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 21 - No IP instance named axi_timer_0 present in hardware design

21:35:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 231 - No IP instance named mulacc_0 present in hardware design

21:35:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

21:35:12 INFO  : Unable to read in MSS file C:\Users\Nostreum\Desktop\FPGA2\FPGA2.sdk\DeepLearningZynq_bsp\system.mss : null
21:35:12 ERROR : Failed to closesw "C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss"
Reason: Cannot close sw design 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss'.
Design is not opened in the current session.


21:36:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 21 - No IP instance named axi_timer_0 present in hardware design

21:36:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 231 - No IP instance named mulacc_0 present in hardware design

21:36:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

21:36:58 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
21:36:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 21 - No IP instance named axi_timer_0 present in hardware design

21:36:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 231 - No IP instance named mulacc_0 present in hardware design

21:36:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

21:36:58 INFO  : Unable to read in MSS file C:\Users\Nostreum\Desktop\FPGA2\FPGA2.sdk\DeepLearningZynq_bsp\system.mss : null
21:36:58 ERROR : Failed to closesw "C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss"
Reason: Cannot close sw design 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss'.
Design is not opened in the current session.


21:37:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248526106" && level==0} -index 1' command is executed.
21:37:04 INFO  : 'fpga -state' command is executed.
21:37:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:04 INFO  : Jtag cable 'Digilent Zed 210248526106' is selected.
21:37:04 INFO  : 'jtag frequency' command is executed.
21:37:04 INFO  : Sourcing of 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:37:04 INFO  : Context for 'APU' is selected.
21:37:04 INFO  : Hardware design information is loaded from 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:37:04 INFO  : Context for 'APU' is selected.
21:37:05 INFO  : 'stop' command is executed.
21:37:06 INFO  : 'ps7_init' command is executed.
21:37:07 INFO  : 'ps7_post_config' command is executed.
21:37:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:37:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:09 ERROR : Memory write error at 0x100000. AP transaction timeout
21:37:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
loadhw C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
dow C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq/Release/DeepLearningZynq.elf
----------------End of Script----------------

21:38:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 21 - No IP instance named axi_timer_0 present in hardware design

21:38:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 231 - No IP instance named mulacc_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

21:38:59 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
21:38:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 21 - No IP instance named axi_timer_0 present in hardware design

21:38:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 231 - No IP instance named mulacc_0 present in hardware design

21:38:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

21:38:59 INFO  : Unable to read in MSS file C:\Users\Nostreum\Desktop\FPGA2\FPGA2.sdk\DeepLearningZynq_bsp\system.mss : null
21:38:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 21 - No IP instance named axi_timer_0 present in hardware design

21:38:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 231 - No IP instance named mulacc_0 present in hardware design

21:38:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

21:38:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 21 - No IP instance named axi_timer_0 present in hardware design

21:38:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 231 - No IP instance named mulacc_0 present in hardware design

21:38:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

21:38:59 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

21:39:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 21 - No IP instance named axi_timer_0 present in hardware design

21:39:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 231 - No IP instance named mulacc_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

21:39:01 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
21:39:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 21 - No IP instance named axi_timer_0 present in hardware design

21:39:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 231 - No IP instance named mulacc_0 present in hardware design

21:39:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

21:39:01 INFO  : Unable to read in MSS file C:\Users\Nostreum\Desktop\FPGA2\FPGA2.sdk\DeepLearningZynq_bsp\system.mss : null
21:39:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 21 - No IP instance named axi_timer_0 present in hardware design

21:39:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 231 - No IP instance named mulacc_0 present in hardware design

21:39:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

21:39:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 21 - No IP instance named axi_timer_0 present in hardware design

21:39:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 231 - No IP instance named mulacc_0 present in hardware design

21:39:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

21:39:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 21 - No IP instance named axi_timer_0 present in hardware design

21:39:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 231 - No IP instance named mulacc_0 present in hardware design

21:39:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

21:39:02 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
21:39:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 21 - No IP instance named axi_timer_0 present in hardware design

21:39:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 231 - No IP instance named mulacc_0 present in hardware design

21:39:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

21:39:02 INFO  : Unable to read in MSS file C:\Users\Nostreum\Desktop\FPGA2\FPGA2.sdk\DeepLearningZynq_bsp\system.mss : null
21:39:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 21 - No IP instance named axi_timer_0 present in hardware design

21:39:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 231 - No IP instance named mulacc_0 present in hardware design

21:39:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

21:39:02 ERROR : Failed to closesw "C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss"
Reason: Cannot close sw design 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss'.
Design is not opened in the current session.


21:40:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 21 - No IP instance named axi_timer_0 present in hardware design

21:40:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 231 - No IP instance named mulacc_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

21:40:40 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
21:40:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 21 - No IP instance named axi_timer_0 present in hardware design

21:40:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 231 - No IP instance named mulacc_0 present in hardware design

21:40:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

21:40:40 INFO  : Unable to read in MSS file C:\Users\Nostreum\Desktop\FPGA2\FPGA2.sdk\DeepLearningZynq_bsp\system.mss : null
21:40:40 ERROR : Failed to closesw "C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss"
Reason: Cannot close sw design 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss'.
Design is not opened in the current session.


21:40:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 21 - No IP instance named axi_timer_0 present in hardware design

21:40:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 231 - No IP instance named mulacc_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

21:40:49 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
21:40:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 21 - No IP instance named axi_timer_0 present in hardware design

21:40:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 231 - No IP instance named mulacc_0 present in hardware design

21:40:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

21:40:49 INFO  : Unable to read in MSS file C:\Users\Nostreum\Desktop\FPGA2\FPGA2.sdk\DeepLearningZynq_bsp\system.mss : null
21:40:49 ERROR : Failed to closesw "C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss"
Reason: Cannot close sw design 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss'.
Design is not opened in the current session.


21:44:10 WARN  : Ignoring the file C:\Users\Nostreum\Desktop\FPGA2\DeepLearningZynq\DeepLearningZynq.sdk\DeepLearningZynq\Release\makefile, as it is not a valid Hardware Specification file
21:44:20 WARN  : Ignoring the file C:\Users\Nostreum\Desktop\FPGA2\DeepLearningZynq\DeepLearningZynq.sdk\DeepLearningZynq\Release\makefile, as it is not a valid Hardware Specification file
21:48:03 INFO  : Registering command handlers for SDK TCF services
21:48:03 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Nostreum\Desktop\FPGA2\FPGA2.sdk\temp_xsdb_launch_script.tcl
21:48:05 INFO  : XSCT server has started successfully.
21:48:05 INFO  : Successfully done setting XSCT server connection channel  
21:48:07 INFO  : Successfully done setting SDK workspace  
21:48:07 INFO  : Processing command line option -hwspec C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper.hdf.
21:48:07 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:51:18 INFO  : Registering command handlers for SDK TCF services
21:51:18 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Nostreum\Desktop\FPGA2\FPGA2.sdk\temp_xsdb_launch_script.tcl
21:51:19 INFO  : XSCT server has started successfully.
21:51:19 INFO  : Successfully done setting XSCT server connection channel  
21:51:19 INFO  : Processing command line option -hwspec C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper.hdf.
21:51:19 INFO  : Successfully done setting SDK workspace  
21:51:19 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:52:40 INFO  : Registering command handlers for SDK TCF services
21:52:40 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Nostreum\Desktop\FPGA2\FPGA2.sdk\temp_xsdb_launch_script.tcl
21:52:41 INFO  : XSCT server has started successfully.
21:52:42 INFO  : Successfully done setting XSCT server connection channel  
21:52:42 INFO  : Successfully done setting SDK workspace  
22:10:50 INFO  : Registering command handlers for SDK TCF services
22:10:50 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Nostreum\Desktop\FPGA2\FPGA2.sdk\temp_xsdb_launch_script.tcl
22:10:51 INFO  : XSCT server has started successfully.
22:10:51 INFO  : Successfully done setting XSCT server connection channel  
22:10:52 INFO  : Successfully done setting SDK workspace  
22:10:52 INFO  : Processing command line option -hwspec C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper.hdf.
22:10:52 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:15:36 INFO  : Successfully generated C:\Users\Nostreum\Desktop\FPGA2\FPGA2.sdk\Test\src\lscript.ld.
22:15:36 INFO  : Applying linker script to all configurations of project Test.
22:15:36 INFO  : Setting rebuild state to true for all configurations of project Test.
22:29:28 INFO  : Registering command handlers for SDK TCF services
22:29:28 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Nostreum\Desktop\FPGA2\FPGA2.sdk\temp_xsdb_launch_script.tcl
22:29:29 INFO  : XSCT server has started successfully.
22:29:29 INFO  : Successfully done setting XSCT server connection channel  
22:29:29 INFO  : Processing command line option -hwspec C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper.hdf.
22:29:29 INFO  : Successfully done setting SDK workspace  
22:29:29 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:30:17 INFO  : Registering command handlers for SDK TCF services
22:30:17 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Nostreum\Desktop\FPGA2\FPGA2.sdk\temp_xsdb_launch_script.tcl
22:30:18 INFO  : XSCT server has started successfully.
22:30:19 INFO  : Successfully done setting XSCT server connection channel  
22:30:19 INFO  : Processing command line option -hwspec C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper.hdf.
22:30:19 INFO  : Successfully done setting SDK workspace  
22:30:19 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:39:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:39:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248526106" && level==0} -index 1' command is executed.
22:39:40 ERROR : Cannot find memory context of target ARM_DAP
22:40:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:40:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248526106" && level==0} -index 1' command is executed.
22:40:10 INFO  : FPGA configured successfully with bitstream "C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:40:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248526106" && level==0} -index 1' command is executed.
22:40:25 INFO  : 'fpga -state' command is executed.
22:40:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:40:25 INFO  : Jtag cable 'Digilent Zed 210248526106' is selected.
22:40:25 INFO  : 'jtag frequency' command is executed.
22:40:25 INFO  : Sourcing of 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:40:25 INFO  : Context for 'APU' is selected.
22:40:25 INFO  : Hardware design information is loaded from 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:40:25 INFO  : Context for 'APU' is selected.
22:40:25 INFO  : 'stop' command is executed.
22:40:25 INFO  : 'ps7_init' command is executed.
22:40:25 INFO  : 'ps7_post_config' command is executed.
22:40:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:40:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:26 INFO  : The application 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/Test/Release/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:40:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
loadhw C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
dow C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/Test/Release/Test.elf
----------------End of Script----------------

22:40:26 INFO  : Memory regions updated for context APU
22:40:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:26 INFO  : 'con' command is executed.
22:40:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
con
----------------End of Script----------------

22:40:26 INFO  : Launch script is exported to file 'C:\Users\Nostreum\Desktop\FPGA2\FPGA2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_release_test.elf_on_local.tcl'
22:41:00 INFO  : Disconnected from the channel tcfchan#1.
22:41:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248526106" && level==0} -index 1' command is executed.
22:41:01 INFO  : 'fpga -state' command is executed.
22:41:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:02 INFO  : Jtag cable 'Digilent Zed 210248526106' is selected.
22:41:02 INFO  : 'jtag frequency' command is executed.
22:41:02 INFO  : Sourcing of 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:41:02 INFO  : Context for 'APU' is selected.
22:41:03 INFO  : Hardware design information is loaded from 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:41:03 INFO  : Context for 'APU' is selected.
22:41:03 INFO  : 'stop' command is executed.
22:41:04 INFO  : 'ps7_init' command is executed.
22:41:04 INFO  : 'ps7_post_config' command is executed.
22:41:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:41:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:04 INFO  : The application 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/Test/Release/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:41:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
loadhw C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
dow C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/Test/Release/Test.elf
----------------End of Script----------------

22:41:04 INFO  : Memory regions updated for context APU
22:41:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:04 INFO  : 'con' command is executed.
22:41:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
con
----------------End of Script----------------

22:41:04 INFO  : Launch script is exported to file 'C:\Users\Nostreum\Desktop\FPGA2\FPGA2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_release_test.elf_on_local.tcl'
22:41:27 INFO  : Disconnected from the channel tcfchan#2.
22:41:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248526106" && level==0} -index 1' command is executed.
22:41:28 INFO  : 'fpga -state' command is executed.
22:41:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:28 INFO  : Jtag cable 'Digilent Zed 210248526106' is selected.
22:41:28 INFO  : 'jtag frequency' command is executed.
22:41:28 INFO  : Sourcing of 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:41:28 INFO  : Context for 'APU' is selected.
22:41:30 INFO  : Hardware design information is loaded from 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:41:30 INFO  : Context for 'APU' is selected.
22:41:30 INFO  : 'stop' command is executed.
22:41:30 INFO  : 'ps7_init' command is executed.
22:41:30 INFO  : 'ps7_post_config' command is executed.
22:41:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:41:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:31 INFO  : The application 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/Test/Release/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:41:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
loadhw C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
dow C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/Test/Release/Test.elf
----------------End of Script----------------

22:41:31 INFO  : Memory regions updated for context APU
22:41:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:31 INFO  : 'con' command is executed.
22:41:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
con
----------------End of Script----------------

22:41:31 INFO  : Launch script is exported to file 'C:\Users\Nostreum\Desktop\FPGA2\FPGA2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_release_test.elf_on_local.tcl'
22:43:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 21 - No IP instance named axi_timer_0 present in hardware design

22:43:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 231 - No IP instance named mulacc_0 present in hardware design

22:43:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

22:43:02 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
22:43:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 21 - No IP instance named axi_timer_0 present in hardware design

22:43:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 231 - No IP instance named mulacc_0 present in hardware design

22:43:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

22:43:02 INFO  : Unable to read in MSS file C:\Users\Nostreum\Desktop\FPGA2\FPGA2.sdk\DeepLearningZynq_bsp\system.mss : null
22:43:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 21 - No IP instance named axi_timer_0 present in hardware design

22:43:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 231 - No IP instance named mulacc_0 present in hardware design

22:43:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

22:43:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 21 - No IP instance named axi_timer_0 present in hardware design

22:43:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 231 - No IP instance named mulacc_0 present in hardware design

22:43:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

22:43:02 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

22:44:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 21 - No IP instance named axi_timer_0 present in hardware design

22:44:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 231 - No IP instance named mulacc_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

22:44:48 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
22:44:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 21 - No IP instance named axi_timer_0 present in hardware design

22:44:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 231 - No IP instance named mulacc_0 present in hardware design

22:44:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

22:44:48 INFO  : Unable to read in MSS file C:\Users\Nostreum\Desktop\FPGA2\FPGA2.sdk\DeepLearningZynq_bsp\system.mss : null
22:44:48 ERROR : Failed to closesw "C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss"
Reason: Cannot close sw design 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss'.
Design is not opened in the current session.


22:47:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 21 - No IP instance named axi_timer_0 present in hardware design

22:47:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 231 - No IP instance named mulacc_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

22:47:10 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
22:47:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 21 - No IP instance named axi_timer_0 present in hardware design

22:47:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 231 - No IP instance named mulacc_0 present in hardware design

22:47:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

22:47:10 INFO  : Unable to read in MSS file C:\Users\Nostreum\Desktop\FPGA2\FPGA2.sdk\DeepLearningZynq_bsp\system.mss : null
22:47:10 ERROR : Failed to closesw "C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss"
Reason: Cannot close sw design 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss'.
Design is not opened in the current session.


22:48:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 21 - No IP instance named axi_timer_0 present in hardware design

22:48:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 231 - No IP instance named mulacc_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

22:48:15 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
22:48:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 21 - No IP instance named axi_timer_0 present in hardware design

22:48:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 231 - No IP instance named mulacc_0 present in hardware design

22:48:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

22:48:15 INFO  : Unable to read in MSS file C:\Users\Nostreum\Desktop\FPGA2\FPGA2.sdk\DeepLearningZynq_bsp\system.mss : null
22:48:15 ERROR : Failed to closesw "C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss"
Reason: Cannot close sw design 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss'.
Design is not opened in the current session.


22:48:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 21 - No IP instance named axi_timer_0 present in hardware design

22:48:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 231 - No IP instance named mulacc_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

22:48:58 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
22:48:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 21 - No IP instance named axi_timer_0 present in hardware design

22:48:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 231 - No IP instance named mulacc_0 present in hardware design

22:48:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

22:48:58 INFO  : Unable to read in MSS file C:\Users\Nostreum\Desktop\FPGA2\FPGA2.sdk\DeepLearningZynq_bsp\system.mss : null
22:48:58 ERROR : Failed to closesw "C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss"
Reason: Cannot close sw design 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss'.
Design is not opened in the current session.


22:49:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 21 - No IP instance named axi_timer_0 present in hardware design

22:49:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 231 - No IP instance named mulacc_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

22:49:21 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
22:49:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 21 - No IP instance named axi_timer_0 present in hardware design

22:49:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 231 - No IP instance named mulacc_0 present in hardware design

22:49:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

22:49:21 INFO  : Unable to read in MSS file C:\Users\Nostreum\Desktop\FPGA2\FPGA2.sdk\DeepLearningZynq_bsp\system.mss : null
22:49:21 ERROR : Failed to closesw "C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss"
Reason: Cannot close sw design 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss'.
Design is not opened in the current session.


22:49:33 INFO  : Disconnected from the channel tcfchan#3.
22:49:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248526106" && level==0} -index 1' command is executed.
22:49:35 INFO  : 'fpga -state' command is executed.
22:49:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:49:35 INFO  : Jtag cable 'Digilent Zed 210248526106' is selected.
22:49:35 INFO  : 'jtag frequency' command is executed.
22:49:35 INFO  : Sourcing of 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:49:35 INFO  : Context for 'APU' is selected.
22:49:37 INFO  : Hardware design information is loaded from 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:49:37 INFO  : Context for 'APU' is selected.
22:49:37 INFO  : 'stop' command is executed.
22:49:37 INFO  : 'ps7_init' command is executed.
22:49:37 INFO  : 'ps7_post_config' command is executed.
22:49:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:49:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:39 INFO  : The application 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq/Debug/DeepLearningZynq.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:49:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
loadhw C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
dow C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq/Debug/DeepLearningZynq.elf
----------------End of Script----------------

22:49:39 INFO  : Memory regions updated for context APU
22:49:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:39 INFO  : 'con' command is executed.
22:49:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
con
----------------End of Script----------------

22:49:39 INFO  : Launch script is exported to file 'C:\Users\Nostreum\Desktop\FPGA2\FPGA2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_deeplearningzynq.elf_on_local.tcl'
22:50:09 INFO  : Disconnected from the channel tcfchan#4.
22:50:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248526106" && level==0} -index 1' command is executed.
22:50:10 INFO  : 'fpga -state' command is executed.
22:50:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:50:10 INFO  : Jtag cable 'Digilent Zed 210248526106' is selected.
22:50:10 INFO  : 'jtag frequency' command is executed.
22:50:10 INFO  : Sourcing of 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:50:10 INFO  : Context for 'APU' is selected.
22:50:12 INFO  : Hardware design information is loaded from 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:50:12 INFO  : Context for 'APU' is selected.
22:50:12 INFO  : 'stop' command is executed.
22:50:12 INFO  : 'ps7_init' command is executed.
22:50:12 INFO  : 'ps7_post_config' command is executed.
22:50:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:50:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:14 INFO  : The application 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq/Debug/DeepLearningZynq.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:50:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
loadhw C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
dow C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq/Debug/DeepLearningZynq.elf
----------------End of Script----------------

22:50:14 INFO  : Memory regions updated for context APU
22:50:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:14 INFO  : 'con' command is executed.
22:50:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
con
----------------End of Script----------------

22:50:14 INFO  : Launch script is exported to file 'C:\Users\Nostreum\Desktop\FPGA2\FPGA2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_deeplearningzynq.elf_on_local.tcl'
23:19:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 21 - No IP instance named axi_timer_0 present in hardware design

23:19:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 231 - No IP instance named mulacc_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

23:19:52 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
23:19:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 21 - No IP instance named axi_timer_0 present in hardware design

23:19:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss line 231 - No IP instance named mulacc_0 present in hardware design

23:19:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

23:19:52 INFO  : Unable to read in MSS file C:\Users\Nostreum\Desktop\FPGA2\FPGA2.sdk\DeepLearningZynq_bsp\system.mss : null
23:19:52 ERROR : Failed to closesw "C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss"
Reason: Cannot close sw design 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq_bsp/system.mss'.
Design is not opened in the current session.


23:19:56 INFO  : Disconnected from the channel tcfchan#5.
23:19:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248526106" && level==0} -index 1' command is executed.
23:19:57 INFO  : 'fpga -state' command is executed.
23:19:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:19:58 INFO  : Jtag cable 'Digilent Zed 210248526106' is selected.
23:19:58 INFO  : 'jtag frequency' command is executed.
23:19:58 INFO  : Sourcing of 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:19:58 INFO  : Context for 'APU' is selected.
23:20:00 INFO  : Hardware design information is loaded from 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:20:00 INFO  : Context for 'APU' is selected.
23:20:00 INFO  : 'stop' command is executed.
23:20:00 INFO  : 'ps7_init' command is executed.
23:20:00 INFO  : 'ps7_post_config' command is executed.
23:20:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:20:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:02 INFO  : The application 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq/Debug/DeepLearningZynq.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:20:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
loadhw C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
dow C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq/Debug/DeepLearningZynq.elf
----------------End of Script----------------

23:20:02 INFO  : Memory regions updated for context APU
23:20:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:02 INFO  : 'con' command is executed.
23:20:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
con
----------------End of Script----------------

23:20:02 INFO  : Launch script is exported to file 'C:\Users\Nostreum\Desktop\FPGA2\FPGA2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_deeplearningzynq.elf_on_local.tcl'
23:20:23 INFO  : Disconnected from the channel tcfchan#6.
23:20:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248526106" && level==0} -index 1' command is executed.
23:20:24 INFO  : 'fpga -state' command is executed.
23:20:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:24 INFO  : Jtag cable 'Digilent Zed 210248526106' is selected.
23:20:24 INFO  : 'jtag frequency' command is executed.
23:20:24 INFO  : Sourcing of 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:20:24 INFO  : Context for 'APU' is selected.
23:20:26 INFO  : Hardware design information is loaded from 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:20:26 INFO  : Context for 'APU' is selected.
23:20:26 INFO  : 'stop' command is executed.
23:20:27 INFO  : 'ps7_init' command is executed.
23:20:27 INFO  : 'ps7_post_config' command is executed.
23:20:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:20:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:28 INFO  : The application 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq/Debug/DeepLearningZynq.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:20:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
loadhw C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
dow C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq/Debug/DeepLearningZynq.elf
----------------End of Script----------------

23:20:28 INFO  : Memory regions updated for context APU
23:20:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:28 INFO  : 'con' command is executed.
23:20:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
con
----------------End of Script----------------

23:20:28 INFO  : Launch script is exported to file 'C:\Users\Nostreum\Desktop\FPGA2\FPGA2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_deeplearningzynq.elf_on_local.tcl'
23:21:19 INFO  : Disconnected from the channel tcfchan#7.
23:21:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248526106" && level==0} -index 1' command is executed.
23:21:20 INFO  : 'fpga -state' command is executed.
23:21:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:20 INFO  : Jtag cable 'Digilent Zed 210248526106' is selected.
23:21:20 INFO  : 'jtag frequency' command is executed.
23:21:20 INFO  : Sourcing of 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:21:20 INFO  : Context for 'APU' is selected.
23:21:21 INFO  : Hardware design information is loaded from 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:21:22 INFO  : Context for 'APU' is selected.
23:21:22 INFO  : 'stop' command is executed.
23:21:22 INFO  : 'ps7_init' command is executed.
23:21:22 INFO  : 'ps7_post_config' command is executed.
23:21:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:21:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:24 INFO  : The application 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq/Debug/DeepLearningZynq.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:21:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
loadhw C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
dow C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq/Debug/DeepLearningZynq.elf
----------------End of Script----------------

23:21:24 INFO  : Memory regions updated for context APU
23:21:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:24 INFO  : 'con' command is executed.
23:21:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
con
----------------End of Script----------------

23:21:24 INFO  : Launch script is exported to file 'C:\Users\Nostreum\Desktop\FPGA2\FPGA2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_deeplearningzynq.elf_on_local.tcl'
23:23:21 INFO  : Disconnected from the channel tcfchan#8.
23:23:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248526106" && level==0} -index 1' command is executed.
23:23:22 INFO  : 'fpga -state' command is executed.
23:23:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:23:22 INFO  : Jtag cable 'Digilent Zed 210248526106' is selected.
23:23:22 INFO  : 'jtag frequency' command is executed.
23:23:22 INFO  : Sourcing of 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:23:22 INFO  : Context for 'APU' is selected.
23:23:24 INFO  : Hardware design information is loaded from 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:23:24 INFO  : Context for 'APU' is selected.
23:23:24 INFO  : 'stop' command is executed.
23:23:24 INFO  : 'ps7_init' command is executed.
23:23:24 INFO  : 'ps7_post_config' command is executed.
23:23:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:23:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:26 INFO  : The application 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq/Debug/DeepLearningZynq.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:23:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
loadhw C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
dow C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq/Debug/DeepLearningZynq.elf
----------------End of Script----------------

23:23:26 INFO  : Memory regions updated for context APU
23:23:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:26 INFO  : 'con' command is executed.
23:23:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
con
----------------End of Script----------------

23:23:26 INFO  : Launch script is exported to file 'C:\Users\Nostreum\Desktop\FPGA2\FPGA2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_deeplearningzynq.elf_on_local.tcl'
23:25:26 INFO  : Disconnected from the channel tcfchan#9.
23:25:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248526106" && level==0} -index 1' command is executed.
23:25:27 INFO  : 'fpga -state' command is executed.
23:25:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:27 INFO  : Jtag cable 'Digilent Zed 210248526106' is selected.
23:25:27 INFO  : 'jtag frequency' command is executed.
23:25:27 INFO  : Sourcing of 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:25:27 INFO  : Context for 'APU' is selected.
23:25:29 INFO  : Hardware design information is loaded from 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:25:29 INFO  : Context for 'APU' is selected.
23:25:29 INFO  : 'stop' command is executed.
23:25:30 INFO  : 'ps7_init' command is executed.
23:25:30 INFO  : 'ps7_post_config' command is executed.
23:25:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:25:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:31 INFO  : The application 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq/Debug/DeepLearningZynq.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:25:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
loadhw C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
dow C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq/Debug/DeepLearningZynq.elf
----------------End of Script----------------

23:25:31 INFO  : Memory regions updated for context APU
23:25:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:32 INFO  : 'con' command is executed.
23:25:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
con
----------------End of Script----------------

23:25:32 INFO  : Launch script is exported to file 'C:\Users\Nostreum\Desktop\FPGA2\FPGA2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_deeplearningzynq.elf_on_local.tcl'
23:26:20 INFO  : Disconnected from the channel tcfchan#10.
23:26:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248526106" && level==0} -index 1' command is executed.
23:26:21 INFO  : 'fpga -state' command is executed.
23:26:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:21 INFO  : Jtag cable 'Digilent Zed 210248526106' is selected.
23:26:21 INFO  : 'jtag frequency' command is executed.
23:26:21 INFO  : Sourcing of 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:26:21 INFO  : Context for 'APU' is selected.
23:26:23 INFO  : Hardware design information is loaded from 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:26:23 INFO  : Context for 'APU' is selected.
23:26:23 INFO  : 'stop' command is executed.
23:26:23 INFO  : 'ps7_init' command is executed.
23:26:23 INFO  : 'ps7_post_config' command is executed.
23:26:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:26:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:25 INFO  : The application 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq/Debug/DeepLearningZynq.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:26:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
loadhw C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
dow C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq/Debug/DeepLearningZynq.elf
----------------End of Script----------------

23:26:25 INFO  : Memory regions updated for context APU
23:26:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:25 INFO  : 'con' command is executed.
23:26:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
con
----------------End of Script----------------

23:26:25 INFO  : Launch script is exported to file 'C:\Users\Nostreum\Desktop\FPGA2\FPGA2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_deeplearningzynq.elf_on_local.tcl'
23:27:04 INFO  : Disconnected from the channel tcfchan#11.
23:27:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248526106" && level==0} -index 1' command is executed.
23:27:05 INFO  : 'fpga -state' command is executed.
23:27:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:27:05 INFO  : Jtag cable 'Digilent Zed 210248526106' is selected.
23:27:05 INFO  : 'jtag frequency' command is executed.
23:27:05 INFO  : Sourcing of 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:27:05 INFO  : Context for 'APU' is selected.
23:27:06 INFO  : Hardware design information is loaded from 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:27:06 INFO  : Context for 'APU' is selected.
23:27:06 INFO  : 'stop' command is executed.
23:27:07 INFO  : 'ps7_init' command is executed.
23:27:07 INFO  : 'ps7_post_config' command is executed.
23:27:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:27:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:09 INFO  : The application 'C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq/Debug/DeepLearningZynq.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:27:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
loadhw C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
dow C:/Users/Nostreum/Desktop/FPGA2/FPGA2.sdk/DeepLearningZynq/Debug/DeepLearningZynq.elf
----------------End of Script----------------

23:27:09 INFO  : Memory regions updated for context APU
23:27:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:09 INFO  : 'con' command is executed.
23:27:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248526106"} -index 0
con
----------------End of Script----------------

23:27:09 INFO  : Launch script is exported to file 'C:\Users\Nostreum\Desktop\FPGA2\FPGA2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_deeplearningzynq.elf_on_local.tcl'
00:26:58 INFO  : Disconnected from the channel tcfchan#12.
