// Seed: 3719801092
module module_0 (
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_20 = 1 === id_17;
  wire id_25;
endmodule
module module_1 (
    output tri0 id_0,
    output wor id_1,
    input supply0 id_2,
    output wire id_3,
    input tri1 id_4,
    output tri0 id_5,
    input supply0 id_6,
    output wire id_7,
    output tri1 id_8
    , id_17,
    output wand id_9,
    output supply1 id_10,
    input tri1 id_11,
    input wor id_12,
    output supply1 id_13,
    input wor id_14,
    input supply0 id_15
);
  wire id_18;
  supply1 id_19;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_17,
      id_18
  );
  wire id_20;
  always id_5 += id_19;
  assign id_7 = 1;
endmodule
