###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       156677   # Number of WRITE/WRITEP commands
num_reads_done                 =       694432   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       515365   # Number of read row buffer hits
num_read_cmds                  =       694426   # Number of READ/READP commands
num_writes_done                =       156682   # Number of read requests issued
num_write_row_hits             =       117790   # Number of write row buffer hits
num_act_cmds                   =       218977   # Number of ACT commands
num_pre_cmds                   =       218946   # Number of PRE commands
num_ondemand_pres              =       195894   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9349473   # Cyles of rank active rank.0
rank_active_cycles.1           =      9122295   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       650527   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       877705   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       808262   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8522   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3563   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1998   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          687   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          812   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          997   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1060   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1196   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1873   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22144   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            7   # Write cmd latency (cycles)
write_latency[20-39]           =          173   # Write cmd latency (cycles)
write_latency[40-59]           =          253   # Write cmd latency (cycles)
write_latency[60-79]           =          475   # Write cmd latency (cycles)
write_latency[80-99]           =         1026   # Write cmd latency (cycles)
write_latency[100-119]         =         2065   # Write cmd latency (cycles)
write_latency[120-139]         =         3451   # Write cmd latency (cycles)
write_latency[140-159]         =         5029   # Write cmd latency (cycles)
write_latency[160-179]         =         6082   # Write cmd latency (cycles)
write_latency[180-199]         =         6812   # Write cmd latency (cycles)
write_latency[200-]            =       131304   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       242901   # Read request latency (cycles)
read_latency[40-59]            =        81436   # Read request latency (cycles)
read_latency[60-79]            =       108000   # Read request latency (cycles)
read_latency[80-99]            =        47825   # Read request latency (cycles)
read_latency[100-119]          =        35501   # Read request latency (cycles)
read_latency[120-139]          =        28108   # Read request latency (cycles)
read_latency[140-159]          =        17750   # Read request latency (cycles)
read_latency[160-179]          =        13623   # Read request latency (cycles)
read_latency[180-199]          =        10884   # Read request latency (cycles)
read_latency[200-]             =       108399   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.82132e+08   # Write energy
read_energy                    =  2.79993e+09   # Read energy
act_energy                     =  5.99121e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.12253e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.21298e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83407e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.69231e+09   # Active standby energy rank.1
average_read_latency           =      129.981   # Average read request latency (cycles)
average_interarrival           =       11.749   # Average request interarrival latency (cycles)
total_energy                   =  1.71458e+10   # Total energy (pJ)
average_power                  =      1714.58   # Average power (mW)
average_bandwidth              =      7.26284   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       163899   # Number of WRITE/WRITEP commands
num_reads_done                 =       683070   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       493726   # Number of read row buffer hits
num_read_cmds                  =       683069   # Number of READ/READP commands
num_writes_done                =       163900   # Number of read requests issued
num_write_row_hits             =       116600   # Number of write row buffer hits
num_act_cmds                   =       237591   # Number of ACT commands
num_pre_cmds                   =       237562   # Number of PRE commands
num_ondemand_pres              =       214987   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9224266   # Cyles of rank active rank.0
rank_active_cycles.1           =      9218067   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       775734   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       781933   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       803260   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9544   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3567   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1900   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          716   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          788   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          941   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1083   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1271   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1808   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22092   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           13   # Write cmd latency (cycles)
write_latency[20-39]           =          231   # Write cmd latency (cycles)
write_latency[40-59]           =          281   # Write cmd latency (cycles)
write_latency[60-79]           =          540   # Write cmd latency (cycles)
write_latency[80-99]           =         1122   # Write cmd latency (cycles)
write_latency[100-119]         =         2205   # Write cmd latency (cycles)
write_latency[120-139]         =         4015   # Write cmd latency (cycles)
write_latency[140-159]         =         5788   # Write cmd latency (cycles)
write_latency[160-179]         =         7095   # Write cmd latency (cycles)
write_latency[180-199]         =         7991   # Write cmd latency (cycles)
write_latency[200-]            =       134618   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       235598   # Read request latency (cycles)
read_latency[40-59]            =        79494   # Read request latency (cycles)
read_latency[60-79]            =       116367   # Read request latency (cycles)
read_latency[80-99]            =        48283   # Read request latency (cycles)
read_latency[100-119]          =        36991   # Read request latency (cycles)
read_latency[120-139]          =        29249   # Read request latency (cycles)
read_latency[140-159]          =        17011   # Read request latency (cycles)
read_latency[160-179]          =        12733   # Read request latency (cycles)
read_latency[180-199]          =         9965   # Read request latency (cycles)
read_latency[200-]             =        97378   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.18184e+08   # Write energy
read_energy                    =  2.75413e+09   # Read energy
act_energy                     =  6.50049e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.72352e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.75328e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.75594e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.75207e+09   # Active standby energy rank.1
average_read_latency           =      120.852   # Average read request latency (cycles)
average_interarrival           =      11.8065   # Average request interarrival latency (cycles)
total_energy                   =  1.71827e+10   # Total energy (pJ)
average_power                  =      1718.27   # Average power (mW)
average_bandwidth              =      7.22748   # Average bandwidth
