<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Aug  4 22:57:53 2022" VIVADOVERSION="2021.2">

  <SYSTEMINFO ARCH="zynq" BOARD="www.digilentinc.com:pynq-z1:part0:1.0" DEVICE="7z020" NAME="INVERTER_BD" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="PWM_SYSCLK" SIGIS="clk" SIGNAME="External_Ports_PWM_SYSCLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_gen_u" PORT="PCLK"/>
        <CONNECTION INSTANCE="pwm_gen_v" PORT="PCLK"/>
        <CONNECTION INSTANCE="pwm_gen_w" PORT="PCLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="axi_aclk" SIGIS="clk" SIGNAME="External_Ports_axi_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="phase_cfg_gpio" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="pwm_dc_gpio" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="dds_compiler_2" PORT="aclk"/>
        <CONNECTION INSTANCE="dds_compiler_1" PORT="aclk"/>
        <CONNECTION INSTANCE="dds_compiler_0" PORT="aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_axi_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="phase_cfg_gpio" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="pwm_dc_gpio" PORT="s_axi_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="U_PWM_P" SIGIS="undef" SIGNAME="pwm_gen_u_OUTPUT_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_gen_u" PORT="OUTPUT_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="U_PWM_N" SIGIS="undef" SIGNAME="pwm_gen_u_OUTPUT_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_gen_u" PORT="OUTPUT_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="V_PWM_N" SIGIS="undef" SIGNAME="pwm_gen_v_OUTPUT_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_gen_v" PORT="OUTPUT_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="V_PWM_P" SIGIS="undef" SIGNAME="pwm_gen_v_OUTPUT_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_gen_v" PORT="OUTPUT_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="W_PWM_N" SIGIS="undef" SIGNAME="pwm_gen_w_OUTPUT_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_gen_w" PORT="OUTPUT_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="W_PWM_P" SIGIS="undef" SIGNAME="pwm_gen_w_OUTPUT_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_gen_w" PORT="OUTPUT_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="S_AXI_PWMCFG_araddr" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_PWMCFG_arready" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_PWMCFG_arvalid" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="S_AXI_PWMCFG_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_PWMCFG_awready" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_PWMCFG_awvalid" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_PWMCFG_bready" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_PWMCFG_bresp" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_PWMCFG_bvalid" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="S_AXI_PWMCFG_rdata" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_PWMCFG_rready" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_PWMCFG_rresp" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_PWMCFG_rvalid" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S_AXI_PWMCFG_wdata" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_PWMCFG_wready" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_PWMCFG_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_PWMCFG_wvalid" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="S_AXI_PHASECFG_araddr" RIGHT="0" SIGIS="undef" SIGNAME="phase_cfg_gpio_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_cfg_gpio" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_PHASECFG_arready" SIGIS="undef" SIGNAME="phase_cfg_gpio_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_cfg_gpio" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_PHASECFG_arvalid" SIGIS="undef" SIGNAME="phase_cfg_gpio_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_cfg_gpio" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="S_AXI_PHASECFG_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="phase_cfg_gpio_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_cfg_gpio" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_PHASECFG_awready" SIGIS="undef" SIGNAME="phase_cfg_gpio_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_cfg_gpio" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_PHASECFG_awvalid" SIGIS="undef" SIGNAME="phase_cfg_gpio_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_cfg_gpio" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_PHASECFG_bready" SIGIS="undef" SIGNAME="phase_cfg_gpio_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_cfg_gpio" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_PHASECFG_bresp" RIGHT="0" SIGIS="undef" SIGNAME="phase_cfg_gpio_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_cfg_gpio" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_PHASECFG_bvalid" SIGIS="undef" SIGNAME="phase_cfg_gpio_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_cfg_gpio" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="S_AXI_PHASECFG_rdata" RIGHT="0" SIGIS="undef" SIGNAME="phase_cfg_gpio_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_cfg_gpio" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_PHASECFG_rready" SIGIS="undef" SIGNAME="phase_cfg_gpio_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_cfg_gpio" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_PHASECFG_rresp" RIGHT="0" SIGIS="undef" SIGNAME="phase_cfg_gpio_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_cfg_gpio" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_PHASECFG_rvalid" SIGIS="undef" SIGNAME="phase_cfg_gpio_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_cfg_gpio" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S_AXI_PHASECFG_wdata" RIGHT="0" SIGIS="undef" SIGNAME="phase_cfg_gpio_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_cfg_gpio" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_PHASECFG_wready" SIGIS="undef" SIGNAME="phase_cfg_gpio_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_cfg_gpio" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_PHASECFG_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="phase_cfg_gpio_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_cfg_gpio" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_PHASECFG_wvalid" SIGIS="undef" SIGNAME="phase_cfg_gpio_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="phase_cfg_gpio" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="S_AXI_PWMDC_araddr" RIGHT="0" SIGIS="undef" SIGNAME="pwm_dc_gpio_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_dc_gpio" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_PWMDC_arready" SIGIS="undef" SIGNAME="pwm_dc_gpio_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_dc_gpio" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_PWMDC_arvalid" SIGIS="undef" SIGNAME="pwm_dc_gpio_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_dc_gpio" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="S_AXI_PWMDC_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="pwm_dc_gpio_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_dc_gpio" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_PWMDC_awready" SIGIS="undef" SIGNAME="pwm_dc_gpio_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_dc_gpio" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_PWMDC_awvalid" SIGIS="undef" SIGNAME="pwm_dc_gpio_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_dc_gpio" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_PWMDC_bready" SIGIS="undef" SIGNAME="pwm_dc_gpio_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_dc_gpio" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_PWMDC_bresp" RIGHT="0" SIGIS="undef" SIGNAME="pwm_dc_gpio_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_dc_gpio" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_PWMDC_bvalid" SIGIS="undef" SIGNAME="pwm_dc_gpio_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_dc_gpio" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="S_AXI_PWMDC_rdata" RIGHT="0" SIGIS="undef" SIGNAME="pwm_dc_gpio_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_dc_gpio" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_PWMDC_rready" SIGIS="undef" SIGNAME="pwm_dc_gpio_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_dc_gpio" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_PWMDC_rresp" RIGHT="0" SIGIS="undef" SIGNAME="pwm_dc_gpio_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_dc_gpio" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_PWMDC_rvalid" SIGIS="undef" SIGNAME="pwm_dc_gpio_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_dc_gpio" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S_AXI_PWMDC_wdata" RIGHT="0" SIGIS="undef" SIGNAME="pwm_dc_gpio_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_dc_gpio" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_PWMDC_wready" SIGIS="undef" SIGNAME="pwm_dc_gpio_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_dc_gpio" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_PWMDC_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="pwm_dc_gpio_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_dc_gpio" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_PWMDC_wvalid" SIGIS="undef" SIGNAME="pwm_dc_gpio_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_dc_gpio" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXI_PWMCFG" DATAWIDTH="32" NAME="S_AXI_PWMCFG" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="INVERTER_BD_axi_aclk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_PWMCFG_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_PWMCFG_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_PWMCFG_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_PWMCFG_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_PWMCFG_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_PWMCFG_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_PWMCFG_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_PWMCFG_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_PWMCFG_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_PWMCFG_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_PWMCFG_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_PWMCFG_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_PWMCFG_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_PWMCFG_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_PWMCFG_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_PWMCFG_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_PWMCFG_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00000FFF" INSTANCE="pwm_cfg_gpio" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S_AXI_PWMCFG" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="pwm_cfg_gpio"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXI_PHASECFG" DATAWIDTH="32" NAME="S_AXI_PHASECFG" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="INVERTER_BD_axi_aclk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_PHASECFG_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_PHASECFG_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_PHASECFG_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_PHASECFG_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_PHASECFG_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_PHASECFG_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_PHASECFG_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_PHASECFG_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_PHASECFG_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_PHASECFG_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_PHASECFG_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_PHASECFG_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_PHASECFG_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_PHASECFG_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_PHASECFG_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_PHASECFG_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_PHASECFG_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0000FFFF" INSTANCE="phase_cfg_gpio" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S_AXI_PHASECFG" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="phase_cfg_gpio"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXI_PWMDC" DATAWIDTH="32" NAME="S_AXI_PWMDC" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="INVERTER_BD_axi_aclk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_PWMDC_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_PWMDC_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_PWMDC_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_PWMDC_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_PWMDC_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_PWMDC_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_PWMDC_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_PWMDC_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_PWMDC_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_PWMDC_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_PWMDC_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_PWMDC_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_PWMDC_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_PWMDC_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_PWMDC_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_PWMDC_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_PWMDC_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0000FFFF" INSTANCE="pwm_dc_gpio" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S_AXI_PWMDC" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="pwm_dc_gpio"/>
      </PERIPHERALS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/dc_mux_0" HWVERSION="1.0" INSTANCE="dc_mux_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dc_mux" VLNV="xilinx.com:module_ref:dc_mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="INVERTER_BD_dc_mux_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="UDC0" RIGHT="0" SIGIS="undef" SIGNAME="dc_scaler_0_DCOUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dc_scaler_0" PORT="DCOUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="VDC0" RIGHT="0" SIGIS="undef" SIGNAME="dc_scaler_1_DCOUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dc_scaler_1" PORT="DCOUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="WDC0" RIGHT="0" SIGIS="undef" SIGNAME="dc_scaler_2_DCOUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dc_scaler_2" PORT="DCOUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="UDC1" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_4_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_4" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="VDC1" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_5_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_5" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="WDC1" RIGHT="0" SIGIS="undef" SIGNAME="pwm_dc_gpio_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_dc_gpio" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="xlslice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_3" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="UDCOUT" RIGHT="0" SIGIS="undef" SIGNAME="dc_mux_0_UDCOUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_gen_u" PORT="DC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="VDCOUT" RIGHT="0" SIGIS="undef" SIGNAME="dc_mux_0_VDCOUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_gen_v" PORT="DC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="WDCOUT" RIGHT="0" SIGIS="undef" SIGNAME="dc_mux_0_WDCOUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_gen_w" PORT="DC"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/dc_scaler_0" HWVERSION="1.0" INSTANCE="dc_scaler_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dc_scaler" VLNV="xilinx.com:module_ref:dc_scaler:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="INVERTER_BD_dc_scaler_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="DC" RIGHT="0" SIGIS="undef" SIGNAME="dds_compiler_0_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_compiler_0" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="SCALE" RIGHT="0" SIGIS="undef" SIGNAME="phase_cfg_gpio_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phase_cfg_gpio" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="DCOUT" RIGHT="0" SIGIS="undef" SIGNAME="dc_scaler_0_DCOUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dc_mux_0" PORT="UDC0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/dc_scaler_1" HWVERSION="1.0" INSTANCE="dc_scaler_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dc_scaler" VLNV="xilinx.com:module_ref:dc_scaler:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="INVERTER_BD_dc_scaler_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="DC" RIGHT="0" SIGIS="undef" SIGNAME="dds_compiler_1_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_compiler_1" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="SCALE" RIGHT="0" SIGIS="undef" SIGNAME="phase_cfg_gpio_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phase_cfg_gpio" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="DCOUT" RIGHT="0" SIGIS="undef" SIGNAME="dc_scaler_1_DCOUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dc_mux_0" PORT="VDC0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/dc_scaler_2" HWVERSION="1.0" INSTANCE="dc_scaler_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dc_scaler" VLNV="xilinx.com:module_ref:dc_scaler:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="INVERTER_BD_dc_scaler_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="DC" RIGHT="0" SIGIS="undef" SIGNAME="dds_compiler_2_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_compiler_2" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="SCALE" RIGHT="0" SIGIS="undef" SIGNAME="phase_cfg_gpio_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phase_cfg_gpio" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="DCOUT" RIGHT="0" SIGIS="undef" SIGNAME="dc_scaler_2_DCOUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dc_mux_0" PORT="WDC0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/dds_compiler_0" HWVERSION="6.0" INSTANCE="dds_compiler_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dds_compiler" VLNV="xilinx.com:ip:dds_compiler:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=dds_compiler;v=v6_0;d=pg141-dds-compiler.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_MODE_OF_OPERATION" VALUE="0"/>
        <PARAMETER NAME="C_MODULUS" VALUE="9"/>
        <PARAMETER NAME="C_ACCUMULATOR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_HAS_PHASE_OUT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PHASEGEN" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SINCOS" VALUE="1"/>
        <PARAMETER NAME="C_LATENCY" VALUE="8"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_NEGATIVE_COSINE" VALUE="0"/>
        <PARAMETER NAME="C_NEGATIVE_SINE" VALUE="0"/>
        <PARAMETER NAME="C_NOISE_SHAPING" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUTS_REQUIRED" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUT_FORM" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_PHASE_ANGLE_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_PHASE_INCREMENT" VALUE="3"/>
        <PARAMETER NAME="C_PHASE_INCREMENT_VALUE" VALUE="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0"/>
        <PARAMETER NAME="C_RESYNC" VALUE="0"/>
        <PARAMETER NAME="C_PHASE_OFFSET" VALUE="2"/>
        <PARAMETER NAME="C_PHASE_OFFSET_VALUE" VALUE="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0"/>
        <PARAMETER NAME="C_OPTIMISE_GOAL" VALUE="0"/>
        <PARAMETER NAME="C_USE_DSP48" VALUE="0"/>
        <PARAMETER NAME="C_POR_MODE" VALUE="0"/>
        <PARAMETER NAME="C_AMPLITUDE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_TREADY" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_PHASE" VALUE="1"/>
        <PARAMETER NAME="C_S_PHASE_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_PHASE_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_S_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_CONFIG" VALUE="0"/>
        <PARAMETER NAME="C_S_CONFIG_SYNC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_S_CONFIG_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_M_DATA" VALUE="1"/>
        <PARAMETER NAME="C_M_DATA_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_M_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_M_PHASE" VALUE="0"/>
        <PARAMETER NAME="C_M_PHASE_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_PHASE_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEBUG_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="C_CHAN_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="INVERTER_BD_dds_compiler_0_1"/>
        <PARAMETER NAME="PartsPresent" VALUE="Phase_Generator_and_SIN_COS_LUT"/>
        <PARAMETER NAME="DDS_Clock_Rate" VALUE="100"/>
        <PARAMETER NAME="Channels" VALUE="1"/>
        <PARAMETER NAME="Mode_of_Operation" VALUE="Standard"/>
        <PARAMETER NAME="Modulus" VALUE="9"/>
        <PARAMETER NAME="Parameter_Entry" VALUE="Hardware_Parameters"/>
        <PARAMETER NAME="Spurious_Free_Dynamic_Range" VALUE="45"/>
        <PARAMETER NAME="Frequency_Resolution" VALUE="0.4"/>
        <PARAMETER NAME="Noise_Shaping" VALUE="None"/>
        <PARAMETER NAME="Phase_Width" VALUE="32"/>
        <PARAMETER NAME="Output_Width" VALUE="16"/>
        <PARAMETER NAME="Phase_Increment" VALUE="Streaming"/>
        <PARAMETER NAME="Resync" VALUE="false"/>
        <PARAMETER NAME="Phase_offset" VALUE="Fixed"/>
        <PARAMETER NAME="Output_Selection" VALUE="Sine"/>
        <PARAMETER NAME="Negative_Sine" VALUE="false"/>
        <PARAMETER NAME="Negative_Cosine" VALUE="false"/>
        <PARAMETER NAME="Amplitude_Mode" VALUE="Full_Range"/>
        <PARAMETER NAME="Memory_Type" VALUE="Auto"/>
        <PARAMETER NAME="Optimization_Goal" VALUE="Auto"/>
        <PARAMETER NAME="DSP48_Use" VALUE="Minimal"/>
        <PARAMETER NAME="Has_Phase_Out" VALUE="false"/>
        <PARAMETER NAME="DATA_Has_TLAST" VALUE="Not_Required"/>
        <PARAMETER NAME="Has_TREADY" VALUE="false"/>
        <PARAMETER NAME="S_PHASE_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="S_PHASE_TUSER_Width" VALUE="1"/>
        <PARAMETER NAME="M_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="M_PHASE_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="S_CONFIG_Sync_Mode" VALUE="On_Vector"/>
        <PARAMETER NAME="OUTPUT_FORM" VALUE="Twos_Complement"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Auto"/>
        <PARAMETER NAME="Latency" VALUE="8"/>
        <PARAMETER NAME="Has_ARESETn" VALUE="true"/>
        <PARAMETER NAME="Has_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Output_Frequency1" VALUE="0"/>
        <PARAMETER NAME="PINC1" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles1" VALUE="0"/>
        <PARAMETER NAME="POFF1" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency2" VALUE="0"/>
        <PARAMETER NAME="PINC2" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles2" VALUE="0"/>
        <PARAMETER NAME="POFF2" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency3" VALUE="0"/>
        <PARAMETER NAME="PINC3" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles3" VALUE="0"/>
        <PARAMETER NAME="POFF3" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency4" VALUE="0"/>
        <PARAMETER NAME="PINC4" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles4" VALUE="0"/>
        <PARAMETER NAME="POFF4" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency5" VALUE="0"/>
        <PARAMETER NAME="PINC5" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles5" VALUE="0"/>
        <PARAMETER NAME="POFF5" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency6" VALUE="0"/>
        <PARAMETER NAME="PINC6" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles6" VALUE="0"/>
        <PARAMETER NAME="POFF6" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency7" VALUE="0"/>
        <PARAMETER NAME="PINC7" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles7" VALUE="0"/>
        <PARAMETER NAME="POFF7" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency8" VALUE="0"/>
        <PARAMETER NAME="PINC8" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles8" VALUE="0"/>
        <PARAMETER NAME="POFF8" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency9" VALUE="0"/>
        <PARAMETER NAME="PINC9" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles9" VALUE="0"/>
        <PARAMETER NAME="POFF9" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency10" VALUE="0"/>
        <PARAMETER NAME="PINC10" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles10" VALUE="0"/>
        <PARAMETER NAME="POFF10" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency11" VALUE="0"/>
        <PARAMETER NAME="PINC11" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles11" VALUE="0"/>
        <PARAMETER NAME="POFF11" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency12" VALUE="0"/>
        <PARAMETER NAME="PINC12" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles12" VALUE="0"/>
        <PARAMETER NAME="POFF12" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency13" VALUE="0"/>
        <PARAMETER NAME="PINC13" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles13" VALUE="0"/>
        <PARAMETER NAME="POFF13" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency14" VALUE="0"/>
        <PARAMETER NAME="PINC14" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles14" VALUE="0"/>
        <PARAMETER NAME="POFF14" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency15" VALUE="0"/>
        <PARAMETER NAME="PINC15" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles15" VALUE="0"/>
        <PARAMETER NAME="POFF15" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency16" VALUE="0"/>
        <PARAMETER NAME="PINC16" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles16" VALUE="0"/>
        <PARAMETER NAME="POFF16" VALUE="0"/>
        <PARAMETER NAME="POR_mode" VALUE="false"/>
        <PARAMETER NAME="GUI_Behaviour" VALUE="Coregen"/>
        <PARAMETER NAME="explicit_period" VALUE="false"/>
        <PARAMETER NAME="period" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_phase_tvalid" SIGIS="undef" SIGNAME="xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_phase_tdata" RIGHT="0" SIGIS="undef" SIGNAME="phase_cfg_gpio_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phase_cfg_gpio" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dds_compiler_0_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dc_scaler_0" PORT="DC"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS_PHASE" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="INVERTER_BD_axi_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_phase_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_phase_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DATA" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="INVERTER_BD_axi_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 16 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/dds_compiler_1" HWVERSION="6.0" INSTANCE="dds_compiler_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dds_compiler" VLNV="xilinx.com:ip:dds_compiler:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=dds_compiler;v=v6_0;d=pg141-dds-compiler.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_MODE_OF_OPERATION" VALUE="0"/>
        <PARAMETER NAME="C_MODULUS" VALUE="9"/>
        <PARAMETER NAME="C_ACCUMULATOR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_HAS_PHASE_OUT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PHASEGEN" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SINCOS" VALUE="1"/>
        <PARAMETER NAME="C_LATENCY" VALUE="8"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_NEGATIVE_COSINE" VALUE="0"/>
        <PARAMETER NAME="C_NEGATIVE_SINE" VALUE="0"/>
        <PARAMETER NAME="C_NOISE_SHAPING" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUTS_REQUIRED" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUT_FORM" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_PHASE_ANGLE_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_PHASE_INCREMENT" VALUE="3"/>
        <PARAMETER NAME="C_PHASE_INCREMENT_VALUE" VALUE="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0"/>
        <PARAMETER NAME="C_RESYNC" VALUE="0"/>
        <PARAMETER NAME="C_PHASE_OFFSET" VALUE="2"/>
        <PARAMETER NAME="C_PHASE_OFFSET_VALUE" VALUE="10101010101010101010101010101010,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0"/>
        <PARAMETER NAME="C_OPTIMISE_GOAL" VALUE="0"/>
        <PARAMETER NAME="C_USE_DSP48" VALUE="0"/>
        <PARAMETER NAME="C_POR_MODE" VALUE="0"/>
        <PARAMETER NAME="C_AMPLITUDE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_TREADY" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_PHASE" VALUE="1"/>
        <PARAMETER NAME="C_S_PHASE_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_PHASE_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_S_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_CONFIG" VALUE="0"/>
        <PARAMETER NAME="C_S_CONFIG_SYNC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_S_CONFIG_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_M_DATA" VALUE="1"/>
        <PARAMETER NAME="C_M_DATA_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_M_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_M_PHASE" VALUE="0"/>
        <PARAMETER NAME="C_M_PHASE_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_PHASE_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEBUG_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="C_CHAN_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="INVERTER_BD_dds_compiler_0_2"/>
        <PARAMETER NAME="PartsPresent" VALUE="Phase_Generator_and_SIN_COS_LUT"/>
        <PARAMETER NAME="DDS_Clock_Rate" VALUE="100"/>
        <PARAMETER NAME="Channels" VALUE="1"/>
        <PARAMETER NAME="Mode_of_Operation" VALUE="Standard"/>
        <PARAMETER NAME="Modulus" VALUE="9"/>
        <PARAMETER NAME="Parameter_Entry" VALUE="Hardware_Parameters"/>
        <PARAMETER NAME="Spurious_Free_Dynamic_Range" VALUE="45"/>
        <PARAMETER NAME="Frequency_Resolution" VALUE="0.4"/>
        <PARAMETER NAME="Noise_Shaping" VALUE="None"/>
        <PARAMETER NAME="Phase_Width" VALUE="32"/>
        <PARAMETER NAME="Output_Width" VALUE="16"/>
        <PARAMETER NAME="Phase_Increment" VALUE="Streaming"/>
        <PARAMETER NAME="Resync" VALUE="false"/>
        <PARAMETER NAME="Phase_offset" VALUE="Fixed"/>
        <PARAMETER NAME="Output_Selection" VALUE="Sine"/>
        <PARAMETER NAME="Negative_Sine" VALUE="false"/>
        <PARAMETER NAME="Negative_Cosine" VALUE="false"/>
        <PARAMETER NAME="Amplitude_Mode" VALUE="Full_Range"/>
        <PARAMETER NAME="Memory_Type" VALUE="Auto"/>
        <PARAMETER NAME="Optimization_Goal" VALUE="Auto"/>
        <PARAMETER NAME="DSP48_Use" VALUE="Minimal"/>
        <PARAMETER NAME="Has_Phase_Out" VALUE="false"/>
        <PARAMETER NAME="DATA_Has_TLAST" VALUE="Not_Required"/>
        <PARAMETER NAME="Has_TREADY" VALUE="false"/>
        <PARAMETER NAME="S_PHASE_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="S_PHASE_TUSER_Width" VALUE="1"/>
        <PARAMETER NAME="M_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="M_PHASE_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="S_CONFIG_Sync_Mode" VALUE="On_Vector"/>
        <PARAMETER NAME="OUTPUT_FORM" VALUE="Twos_Complement"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Auto"/>
        <PARAMETER NAME="Latency" VALUE="8"/>
        <PARAMETER NAME="Has_ARESETn" VALUE="true"/>
        <PARAMETER NAME="Has_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Output_Frequency1" VALUE="0"/>
        <PARAMETER NAME="PINC1" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles1" VALUE="0"/>
        <PARAMETER NAME="POFF1" VALUE="10101010101010101010101010101010"/>
        <PARAMETER NAME="Output_Frequency2" VALUE="0"/>
        <PARAMETER NAME="PINC2" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles2" VALUE="0"/>
        <PARAMETER NAME="POFF2" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency3" VALUE="0"/>
        <PARAMETER NAME="PINC3" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles3" VALUE="0"/>
        <PARAMETER NAME="POFF3" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency4" VALUE="0"/>
        <PARAMETER NAME="PINC4" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles4" VALUE="0"/>
        <PARAMETER NAME="POFF4" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency5" VALUE="0"/>
        <PARAMETER NAME="PINC5" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles5" VALUE="0"/>
        <PARAMETER NAME="POFF5" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency6" VALUE="0"/>
        <PARAMETER NAME="PINC6" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles6" VALUE="0"/>
        <PARAMETER NAME="POFF6" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency7" VALUE="0"/>
        <PARAMETER NAME="PINC7" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles7" VALUE="0"/>
        <PARAMETER NAME="POFF7" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency8" VALUE="0"/>
        <PARAMETER NAME="PINC8" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles8" VALUE="0"/>
        <PARAMETER NAME="POFF8" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency9" VALUE="0"/>
        <PARAMETER NAME="PINC9" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles9" VALUE="0"/>
        <PARAMETER NAME="POFF9" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency10" VALUE="0"/>
        <PARAMETER NAME="PINC10" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles10" VALUE="0"/>
        <PARAMETER NAME="POFF10" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency11" VALUE="0"/>
        <PARAMETER NAME="PINC11" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles11" VALUE="0"/>
        <PARAMETER NAME="POFF11" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency12" VALUE="0"/>
        <PARAMETER NAME="PINC12" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles12" VALUE="0"/>
        <PARAMETER NAME="POFF12" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency13" VALUE="0"/>
        <PARAMETER NAME="PINC13" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles13" VALUE="0"/>
        <PARAMETER NAME="POFF13" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency14" VALUE="0"/>
        <PARAMETER NAME="PINC14" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles14" VALUE="0"/>
        <PARAMETER NAME="POFF14" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency15" VALUE="0"/>
        <PARAMETER NAME="PINC15" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles15" VALUE="0"/>
        <PARAMETER NAME="POFF15" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency16" VALUE="0"/>
        <PARAMETER NAME="PINC16" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles16" VALUE="0"/>
        <PARAMETER NAME="POFF16" VALUE="0"/>
        <PARAMETER NAME="POR_mode" VALUE="false"/>
        <PARAMETER NAME="GUI_Behaviour" VALUE="Coregen"/>
        <PARAMETER NAME="explicit_period" VALUE="false"/>
        <PARAMETER NAME="period" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_phase_tvalid" SIGIS="undef" SIGNAME="xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_phase_tdata" RIGHT="0" SIGIS="undef" SIGNAME="phase_cfg_gpio_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phase_cfg_gpio" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dds_compiler_1_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dc_scaler_1" PORT="DC"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS_PHASE" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="INVERTER_BD_axi_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_phase_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_phase_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DATA" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="INVERTER_BD_axi_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 16 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/dds_compiler_2" HWVERSION="6.0" INSTANCE="dds_compiler_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dds_compiler" VLNV="xilinx.com:ip:dds_compiler:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=dds_compiler;v=v6_0;d=pg141-dds-compiler.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_MODE_OF_OPERATION" VALUE="0"/>
        <PARAMETER NAME="C_MODULUS" VALUE="9"/>
        <PARAMETER NAME="C_ACCUMULATOR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_HAS_PHASE_OUT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PHASEGEN" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SINCOS" VALUE="1"/>
        <PARAMETER NAME="C_LATENCY" VALUE="8"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_NEGATIVE_COSINE" VALUE="0"/>
        <PARAMETER NAME="C_NEGATIVE_SINE" VALUE="0"/>
        <PARAMETER NAME="C_NOISE_SHAPING" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUTS_REQUIRED" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUT_FORM" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_PHASE_ANGLE_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_PHASE_INCREMENT" VALUE="3"/>
        <PARAMETER NAME="C_PHASE_INCREMENT_VALUE" VALUE="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0"/>
        <PARAMETER NAME="C_RESYNC" VALUE="0"/>
        <PARAMETER NAME="C_PHASE_OFFSET" VALUE="2"/>
        <PARAMETER NAME="C_PHASE_OFFSET_VALUE" VALUE="01010101010101010101010101010101,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0"/>
        <PARAMETER NAME="C_OPTIMISE_GOAL" VALUE="0"/>
        <PARAMETER NAME="C_USE_DSP48" VALUE="0"/>
        <PARAMETER NAME="C_POR_MODE" VALUE="0"/>
        <PARAMETER NAME="C_AMPLITUDE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_TREADY" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_PHASE" VALUE="1"/>
        <PARAMETER NAME="C_S_PHASE_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_PHASE_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_S_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_CONFIG" VALUE="0"/>
        <PARAMETER NAME="C_S_CONFIG_SYNC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_S_CONFIG_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_M_DATA" VALUE="1"/>
        <PARAMETER NAME="C_M_DATA_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_M_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_M_PHASE" VALUE="0"/>
        <PARAMETER NAME="C_M_PHASE_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_PHASE_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEBUG_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="C_CHAN_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="INVERTER_BD_dds_compiler_0_3"/>
        <PARAMETER NAME="PartsPresent" VALUE="Phase_Generator_and_SIN_COS_LUT"/>
        <PARAMETER NAME="DDS_Clock_Rate" VALUE="100"/>
        <PARAMETER NAME="Channels" VALUE="1"/>
        <PARAMETER NAME="Mode_of_Operation" VALUE="Standard"/>
        <PARAMETER NAME="Modulus" VALUE="9"/>
        <PARAMETER NAME="Parameter_Entry" VALUE="Hardware_Parameters"/>
        <PARAMETER NAME="Spurious_Free_Dynamic_Range" VALUE="45"/>
        <PARAMETER NAME="Frequency_Resolution" VALUE="0.4"/>
        <PARAMETER NAME="Noise_Shaping" VALUE="None"/>
        <PARAMETER NAME="Phase_Width" VALUE="32"/>
        <PARAMETER NAME="Output_Width" VALUE="16"/>
        <PARAMETER NAME="Phase_Increment" VALUE="Streaming"/>
        <PARAMETER NAME="Resync" VALUE="false"/>
        <PARAMETER NAME="Phase_offset" VALUE="Fixed"/>
        <PARAMETER NAME="Output_Selection" VALUE="Sine"/>
        <PARAMETER NAME="Negative_Sine" VALUE="false"/>
        <PARAMETER NAME="Negative_Cosine" VALUE="false"/>
        <PARAMETER NAME="Amplitude_Mode" VALUE="Full_Range"/>
        <PARAMETER NAME="Memory_Type" VALUE="Auto"/>
        <PARAMETER NAME="Optimization_Goal" VALUE="Auto"/>
        <PARAMETER NAME="DSP48_Use" VALUE="Minimal"/>
        <PARAMETER NAME="Has_Phase_Out" VALUE="false"/>
        <PARAMETER NAME="DATA_Has_TLAST" VALUE="Not_Required"/>
        <PARAMETER NAME="Has_TREADY" VALUE="false"/>
        <PARAMETER NAME="S_PHASE_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="S_PHASE_TUSER_Width" VALUE="1"/>
        <PARAMETER NAME="M_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="M_PHASE_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="S_CONFIG_Sync_Mode" VALUE="On_Vector"/>
        <PARAMETER NAME="OUTPUT_FORM" VALUE="Twos_Complement"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Auto"/>
        <PARAMETER NAME="Latency" VALUE="8"/>
        <PARAMETER NAME="Has_ARESETn" VALUE="true"/>
        <PARAMETER NAME="Has_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Output_Frequency1" VALUE="0"/>
        <PARAMETER NAME="PINC1" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles1" VALUE="0"/>
        <PARAMETER NAME="POFF1" VALUE="01010101010101010101010101010101"/>
        <PARAMETER NAME="Output_Frequency2" VALUE="0"/>
        <PARAMETER NAME="PINC2" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles2" VALUE="0"/>
        <PARAMETER NAME="POFF2" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency3" VALUE="0"/>
        <PARAMETER NAME="PINC3" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles3" VALUE="0"/>
        <PARAMETER NAME="POFF3" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency4" VALUE="0"/>
        <PARAMETER NAME="PINC4" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles4" VALUE="0"/>
        <PARAMETER NAME="POFF4" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency5" VALUE="0"/>
        <PARAMETER NAME="PINC5" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles5" VALUE="0"/>
        <PARAMETER NAME="POFF5" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency6" VALUE="0"/>
        <PARAMETER NAME="PINC6" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles6" VALUE="0"/>
        <PARAMETER NAME="POFF6" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency7" VALUE="0"/>
        <PARAMETER NAME="PINC7" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles7" VALUE="0"/>
        <PARAMETER NAME="POFF7" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency8" VALUE="0"/>
        <PARAMETER NAME="PINC8" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles8" VALUE="0"/>
        <PARAMETER NAME="POFF8" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency9" VALUE="0"/>
        <PARAMETER NAME="PINC9" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles9" VALUE="0"/>
        <PARAMETER NAME="POFF9" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency10" VALUE="0"/>
        <PARAMETER NAME="PINC10" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles10" VALUE="0"/>
        <PARAMETER NAME="POFF10" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency11" VALUE="0"/>
        <PARAMETER NAME="PINC11" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles11" VALUE="0"/>
        <PARAMETER NAME="POFF11" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency12" VALUE="0"/>
        <PARAMETER NAME="PINC12" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles12" VALUE="0"/>
        <PARAMETER NAME="POFF12" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency13" VALUE="0"/>
        <PARAMETER NAME="PINC13" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles13" VALUE="0"/>
        <PARAMETER NAME="POFF13" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency14" VALUE="0"/>
        <PARAMETER NAME="PINC14" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles14" VALUE="0"/>
        <PARAMETER NAME="POFF14" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency15" VALUE="0"/>
        <PARAMETER NAME="PINC15" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles15" VALUE="0"/>
        <PARAMETER NAME="POFF15" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency16" VALUE="0"/>
        <PARAMETER NAME="PINC16" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles16" VALUE="0"/>
        <PARAMETER NAME="POFF16" VALUE="0"/>
        <PARAMETER NAME="POR_mode" VALUE="false"/>
        <PARAMETER NAME="GUI_Behaviour" VALUE="Coregen"/>
        <PARAMETER NAME="explicit_period" VALUE="false"/>
        <PARAMETER NAME="period" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_phase_tvalid" SIGIS="undef" SIGNAME="xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_phase_tdata" RIGHT="0" SIGIS="undef" SIGNAME="phase_cfg_gpio_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="phase_cfg_gpio" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dds_compiler_2_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dc_scaler_2" PORT="DC"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS_PHASE" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="INVERTER_BD_axi_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_phase_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_phase_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DATA" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="INVERTER_BD_axi_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 16 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="27" FULLNAME="/phase_cfg_gpio" HWVERSION="2.0" INSTANCE="phase_cfg_gpio" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="INVERTER_BD_pwm_cfg_gpio_1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0000FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="phase_cfg_gpio_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PHASECFG_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="phase_cfg_gpio_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PHASECFG_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="phase_cfg_gpio_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PHASECFG_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="phase_cfg_gpio_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PHASECFG_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="phase_cfg_gpio_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PHASECFG_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="phase_cfg_gpio_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PHASECFG_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="phase_cfg_gpio_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PHASECFG_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="phase_cfg_gpio_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PHASECFG_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="phase_cfg_gpio_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PHASECFG_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="phase_cfg_gpio_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PHASECFG_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="phase_cfg_gpio_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PHASECFG_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="phase_cfg_gpio_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PHASECFG_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="phase_cfg_gpio_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PHASECFG_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="phase_cfg_gpio_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PHASECFG_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="phase_cfg_gpio_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PHASECFG_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="phase_cfg_gpio_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PHASECFG_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="phase_cfg_gpio_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PHASECFG_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="phase_cfg_gpio_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_compiler_0" PORT="s_axis_phase_tdata"/>
            <CONNECTION INSTANCE="dds_compiler_2" PORT="s_axis_phase_tdata"/>
            <CONNECTION INSTANCE="dds_compiler_1" PORT="s_axis_phase_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="phase_cfg_gpio_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dc_scaler_0" PORT="SCALE"/>
            <CONNECTION INSTANCE="dc_scaler_1" PORT="SCALE"/>
            <CONNECTION INSTANCE="dc_scaler_2" PORT="SCALE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXI_PHASECFG" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="INVERTER_BD_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="27" FULLNAME="/pwm_cfg_gpio" HWVERSION="2.0" INSTANCE="pwm_cfg_gpio" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="INVERTER_BD_axi_gpio_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMCFG_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMCFG_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMCFG_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMCFG_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMCFG_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMCFG_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMCFG_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMCFG_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMCFG_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMCFG_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMCFG_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMCFG_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMCFG_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMCFG_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMCFG_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMCFG_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMCFG_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_1" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_2" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_3" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXI_PWMCFG" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="INVERTER_BD_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="27" FULLNAME="/pwm_dc_gpio" HWVERSION="2.0" INSTANCE="pwm_dc_gpio" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="INVERTER_BD_pwm_cfg_gpio_2"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0000FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="pwm_dc_gpio_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMDC_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="pwm_dc_gpio_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMDC_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="pwm_dc_gpio_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMDC_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="pwm_dc_gpio_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMDC_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="pwm_dc_gpio_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMDC_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="pwm_dc_gpio_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMDC_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="pwm_dc_gpio_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMDC_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="pwm_dc_gpio_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMDC_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="pwm_dc_gpio_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMDC_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="pwm_dc_gpio_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMDC_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="pwm_dc_gpio_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMDC_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="pwm_dc_gpio_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMDC_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="pwm_dc_gpio_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMDC_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="pwm_dc_gpio_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMDC_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="pwm_dc_gpio_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMDC_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="pwm_dc_gpio_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMDC_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="pwm_dc_gpio_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMDC_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="pwm_dc_gpio_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_4" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_5" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="pwm_dc_gpio_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dc_mux_0" PORT="WDC1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXI_PWMDC" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="INVERTER_BD_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/pwm_gen_u" HWVERSION="1.0" INSTANCE="pwm_gen_u" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pwm_generator" VLNV="xilinx.com:module_ref:pwm_generator:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="INVERTER_BD_pwm_generator_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="PCLK" SIGIS="undef" SIGNAME="External_Ports_PWM_SYSCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PWM_SYSCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="PRD" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="DC" RIGHT="0" SIGIS="undef" SIGNAME="dc_mux_0_UDCOUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dc_mux_0" PORT="UDCOUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="DT" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RSTN" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OUTPUT_P" SIGIS="undef" SIGNAME="pwm_gen_u_OUTPUT_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="U_PWM_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OUTPUT_N" SIGIS="undef" SIGNAME="pwm_gen_u_OUTPUT_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="U_PWM_N"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/pwm_gen_v" HWVERSION="1.0" INSTANCE="pwm_gen_v" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pwm_generator" VLNV="xilinx.com:module_ref:pwm_generator:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="INVERTER_BD_pwm_generator_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="PCLK" SIGIS="undef" SIGNAME="External_Ports_PWM_SYSCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PWM_SYSCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="PRD" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="DC" RIGHT="0" SIGIS="undef" SIGNAME="dc_mux_0_VDCOUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dc_mux_0" PORT="VDCOUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="DT" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RSTN" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OUTPUT_P" SIGIS="undef" SIGNAME="pwm_gen_v_OUTPUT_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="V_PWM_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OUTPUT_N" SIGIS="undef" SIGNAME="pwm_gen_v_OUTPUT_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="V_PWM_N"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/pwm_gen_w" HWVERSION="1.0" INSTANCE="pwm_gen_w" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pwm_generator" VLNV="xilinx.com:module_ref:pwm_generator:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="INVERTER_BD_pwm_generator_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="PCLK" SIGIS="undef" SIGNAME="External_Ports_PWM_SYSCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PWM_SYSCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="PRD" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="DC" RIGHT="0" SIGIS="undef" SIGNAME="dc_mux_0_WDCOUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dc_mux_0" PORT="WDCOUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="DT" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RSTN" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OUTPUT_P" SIGIS="undef" SIGNAME="pwm_gen_w_OUTPUT_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="W_PWM_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OUTPUT_N" SIGIS="undef" SIGNAME="pwm_gen_w_OUTPUT_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="W_PWM_N"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xlslice_0" HWVERSION="1.0" INSTANCE="xlslice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="15"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="INVERTER_BD_xlslice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_gen_u" PORT="PRD"/>
            <CONNECTION INSTANCE="pwm_gen_v" PORT="PRD"/>
            <CONNECTION INSTANCE="pwm_gen_w" PORT="PRD"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xlslice_1" HWVERSION="1.0" INSTANCE="xlslice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="31"/>
        <PARAMETER NAME="DIN_TO" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="INVERTER_BD_xlslice_1_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_gen_u" PORT="DT"/>
            <CONNECTION INSTANCE="pwm_gen_v" PORT="DT"/>
            <CONNECTION INSTANCE="pwm_gen_w" PORT="DT"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xlslice_2" HWVERSION="1.0" INSTANCE="xlslice_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="2"/>
        <PARAMETER NAME="DIN_FROM" VALUE="0"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="INVERTER_BD_xlslice_2_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_compiler_1" PORT="s_axis_phase_tvalid"/>
            <CONNECTION INSTANCE="dds_compiler_2" PORT="s_axis_phase_tvalid"/>
            <CONNECTION INSTANCE="dds_compiler_0" PORT="s_axis_phase_tvalid"/>
            <CONNECTION INSTANCE="dds_compiler_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="dds_compiler_2" PORT="aresetn"/>
            <CONNECTION INSTANCE="dds_compiler_1" PORT="aresetn"/>
            <CONNECTION INSTANCE="pwm_gen_u" PORT="RSTN"/>
            <CONNECTION INSTANCE="pwm_gen_v" PORT="RSTN"/>
            <CONNECTION INSTANCE="pwm_gen_w" PORT="RSTN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xlslice_3" HWVERSION="1.0" INSTANCE="xlslice_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="2"/>
        <PARAMETER NAME="DIN_FROM" VALUE="1"/>
        <PARAMETER NAME="DIN_TO" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="INVERTER_BD_xlslice_2_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dc_mux_0" PORT="sel"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xlslice_4" HWVERSION="1.0" INSTANCE="xlslice_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="15"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="INVERTER_BD_xlslice_0_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="pwm_dc_gpio_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_dc_gpio" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_4_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dc_mux_0" PORT="UDC1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xlslice_5" HWVERSION="1.0" INSTANCE="xlslice_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="31"/>
        <PARAMETER NAME="DIN_TO" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="INVERTER_BD_xlslice_4_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="pwm_dc_gpio_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_dc_gpio" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_5_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dc_mux_0" PORT="VDC1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
