#Build: Fabric Compiler 2022.2-SP4.2, Build 132111, Aug 13 06:22 2023
#Install: D:\pango\PDS_2022.2-SP4.2-ads\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: xiao
Generated by Fabric Compiler (version 2022.2-SP4.2 build 132111) at Sat Jun 29 22:27:40 2024
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/top_module.v". 
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/top_module.v". 
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/top_module.v". 
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:02
Loading the device ...
W: ConstraintEditor-4019: Port Bus 'adc_data_1' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'ampl_state' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'meas_state' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'time_state' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ad_clk_1' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ad_oe_1' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ad_oe_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'enc_clk_ampl' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'enc_clk_time' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'enc_dt_ampl' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'enc_dt_time' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'enc_sw_ampl' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'enc_sw_time' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_force_trig' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_run' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_single' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'spi_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'spi_cs' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'spi_data_ready' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'spi_miso' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'spi_mosi' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'state_change_flag' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sys_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sys_rst_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'trigger' unspecified I/O constraint.
Open UCE successfully.
Current device : PGL25G-6FBG256
File "D:/pango/MyProject/oscillosope/prj/oscillosope.fdc" has been added to project successfully.
Save Constraint in file D:/pango/MyProject/oscillosope/prj/oscillosope.fdc success.
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Sat Jun 29 22:51:45 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
License checkout: fabric_ads from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
W: Flow-4058: The device information PGL25G-6FBG256 of IP 'D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.idf' is not the same as the current project.
W: Flow-4058: The device information PGL25G-6FBG256 of IP 'D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.idf' is not the same as the current project.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/adc_rd.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/adc_rd.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 1)] Analyzing module adc_rd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/adc_rd.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/data_packing.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/data_packing.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/data_packing.v(line number: 1)] Analyzing module data_packing (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/data_packing.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/encoder_drive.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/encoder_drive.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Analyzing module encoder_drive (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/encoder_drive.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 1)] Analyzing module f_Sa_control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_rd.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/fifo_rd.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/fifo_rd.v(line number: 1)] Analyzing module fifo_rd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_rd.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_wr.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/fifo_wr.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 1)] Analyzing module fifo_wr (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_wr.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/ip_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/ip_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 1)] Analyzing module ip_fifo (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/ip_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/key_debounce.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/key_debounce.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Analyzing module key_debounce (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/key_debounce.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 1)] Analyzing module spi_drive (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/state_control.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/state_control.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 1)] Analyzing module state_control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/state_control.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/top_module.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/top_module.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 1)] Analyzing module top_module (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/top_module.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/force_trig.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/force_trig.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/force_trig.v(line number: 1)] Analyzing module force_trig (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/force_trig.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_measure.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/f_measure.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 1)] Analyzing module f_measure (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_measure.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/divider_32.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/divider_32.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 1)] Analyzing module divider_32 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/divider_32.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Analyzing module ipml_fifo_ctrl_v1_4_async_fifo (library work)
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 52)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 54)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 65)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 67)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Analyzing module ipml_sdpram_v1_6_async_fifo (library work)
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 306)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 307)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 310)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 314)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 318)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 322)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 326)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 327)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 330)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 331)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 334)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 335)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 338)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 339)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 342)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 343)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 346)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 347)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 355)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 359)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 363)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 367)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 371)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 372)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 375)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 376)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 380)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 381)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 384)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 385)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 388)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 389)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 392)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 393)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 402)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 403)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 407)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 412)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 413)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Analyzing module ipml_fifo_v1_7_async_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Analyzing module async_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v successfully.
I: Module "top_module" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.377s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 1)] Elaborating module top_module
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 55)] Elaborating instance u_f_measure
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 1)] Elaborating module f_measure
I: Module instance {top_module/u_f_measure} parameter value:
    F_STANDARD = 32'b00001110111001101011001010000000
    en_pulse_max = 32'b00000000000000011110100001001000
    gate_set_max = 32'b00000000000000001111010000100100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 150)] Elaborating instance u_divider_32
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 1)] Elaborating module divider_32
I: Module instance {top_module/u_f_measure/u_divider_32} parameter value:
    div_max = 32'b00000000000000000000000000100000
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 55)] Width mismatch between port f_st_re_div_32 and signal bound to it for instantiated module f_measure
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 63)] Elaborating instance u_force_trig
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/force_trig.v(line number: 1)] Elaborating module force_trig
I: Module instance {top_module/u_force_trig} parameter value:
    TIME_500ms = 5'b00000
    TIME_200ms = 5'b00001
    TIME_100ms = 5'b00010
    TIME_50ms = 5'b00011
    TIME_20ms = 5'b00100
    TIME_10ms = 5'b00101
    TIME_5ms = 5'b00110
    TIME_2ms = 5'b00111
    TIME_1ms = 5'b01000
    TIME_500us = 5'b01001
    TIME_200us = 5'b01010
    TIME_100us = 5'b01011
    TIME_50us = 5'b01100
    TIME_20us = 5'b01101
    TIME_10us = 5'b01110
    TIME_5us = 5'b01111
    TIME_2us = 5'b10000
    TIME_1us = 5'b10001
    TIME_500ns = 5'b10010
    TIME_200ns = 5'b10011
    TIME_100ns = 5'b10100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 72)] Elaborating instance u_ip_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 1)] Elaborating module ip_fifo
I: Module instance {top_module/u_ip_fifo} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    RUN = 2'b00
    SINGLE = 2'b01
    PAUSE = 2'b10
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 142)] Elaborating instance u_async_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Elaborating module async_fifo
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 162)] Elaborating instance U_ipml_fifo_async_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Elaborating module ipml_fifo_v1_7_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 91)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Elaborating module ipml_sdpram_v1_6_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 467)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 479)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 480)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 615)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 675)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 676)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 677)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 679)] Case condition never applies
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 119)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Elaborating module ipml_fifo_ctrl_v1_4_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 201)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 142)] Width mismatch between port wr_data and signal bound to it for instantiated module async_fifo
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 142)] Width mismatch between port rd_data and signal bound to it for instantiated module async_fifo
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 160)] Elaborating instance u_fifo_wr
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 1)] Elaborating module fifo_wr
I: Module instance {top_module/u_ip_fifo/u_fifo_wr} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 160)] Width mismatch between port fifo_wr_data and signal bound to it for instantiated module fifo_wr
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 176)] Elaborating instance u_fifo_rd
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/fifo_rd.v(line number: 1)] Elaborating module fifo_rd
I: Module instance {top_module/u_ip_fifo/u_fifo_rd} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 92)] Elaborating instance u_adc_rd
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 1)] Elaborating module adc_rd
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 58)] Elaborating instance u_data_packing
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/data_packing.v(line number: 1)] Elaborating module data_packing
I: Module instance {top_module/u_adc_rd/u_data_packing} parameter value:
    REAL_SIGN_H = 3'b000
    REAL_SIGN_L = 3'b111
    EQUI_SIGN_H = 3'b000
    EQUI_SIGN_L = 3'b000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 71)] Elaborating instance u_f_Sa_control
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 1)] Elaborating module f_Sa_control
I: Module instance {top_module/u_adc_rd/u_f_Sa_control} parameter value:
    ADC_F = 32'b00001011111010111100001000000000
    REAL_F_MIN = 32'b00000000000000000000000000110010
    REAL_F_DIV = 32'b00000000001111010000100100000000
    EQUI_F_MAX = 32'b00000000000011110100001001000000
    EQUI_F_DIV = 32'b00000000000000000000000011001000
    TIME_500ms = 5'b00000
    TIME_200ms = 5'b00001
    TIME_100ms = 5'b00010
    TIME_50ms = 5'b00011
    TIME_20ms = 5'b00100
    TIME_10ms = 5'b00101
    TIME_5ms = 5'b00110
    TIME_2ms = 5'b00111
    TIME_1ms = 5'b01000
    TIME_500us = 5'b01001
    TIME_200us = 5'b01010
    TIME_100us = 5'b01011
    TIME_50us = 5'b01100
    TIME_20us = 5'b01101
    TIME_10us = 5'b01110
    TIME_5us = 5'b01111
    TIME_2us = 5'b10000
    TIME_1us = 5'b10001
    TIME_500ns = 5'b10010
    TIME_200ns = 5'b10011
    TIME_100ns = 5'b10100
W: Verilog-2042: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 116)] real 1599999.000000 rounded to int 1599999, which maybe cause simulation mismatch
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 113)] Elaborating instance u_spi_drive
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 1)] Elaborating module spi_drive
I: Module instance {top_module/u_spi_drive} parameter value:
    IDLE = 32'b00000000000000000000000000000000
    TRANSFORM = 32'b00000000000000000000000000000001
    DATA_LEN = 32'b00000000000000000000000000001000
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    DATA_BIT_TOTAL = 32'b00000000000000000000000010100000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 126)] Elaborating instance u_state_control
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 1)] Elaborating module state_control
I: Module instance {top_module/u_state_control} parameter value:
    RUN = 2'b00
    SINGLE = 2'b01
    PAUSE = 2'b10
    TIME_STATE_MAX = 5'b10100
    TIME_STATE_MIN = 5'b00011
    AMPL_STATE_MAX = 4'b1000
    AMPL_STATE_MIN = 4'b0001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 78)] Elaborating instance u_key_debounce_single
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_single} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 86)] Elaborating instance u_key_debounce_run
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_run} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 183)] Elaborating instance u_encoder_drive_time
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Elaborating module encoder_drive
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 252)] Elaborating instance u_encoder_drive_ampl
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Elaborating module encoder_drive
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 280)] Elaborating instance u_key_debounce_force_trig
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_force_trig} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 149)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 232)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 119)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 140)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 141)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2023: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 63)] Give initial value 0 for the no drive pin en_force_trig in module instance top_module.u_force_trig
W: Verilog-2036: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 92)] Net ad_otr_1 connected to input port of module instance top_module.u_adc_rd has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.034s wall, 0.016s user + 0.016s system = 0.031s CPU (91.4%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.046s wall, 0.016s user + 0.000s system = 0.016s CPU (33.8%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 33)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 15)] Latch is generated for signal spi_data_ready, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 41)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 9)] Feedback mux created for signal 'Sa_clk'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 12)] Feedback mux created for signal 'time_state0'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 12)] Feedback mux created for signal 'fifo_wr_data'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
I: Removed inst spi_clk3 that is redundant to spi_clk1.
I: Removed inst spi_clk2 that is redundant to spi_clk0.
Executing : rtl-infer successfully. Time elapsed: 0.435s wall, 0.266s user + 0.109s system = 0.375s CPU (86.3%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.044s wall, 0.047s user + 0.000s system = 0.047s CPU (106.3%)

Start FSM inference.
I: FSM meas_state_fsm[1:0] inferred.
FSM meas_state_fsm[1:0] STG:
Number of reachable states: 3
Input nets: key_filter_run_neg key_filter_single_neg 
S0(00)-->S0(00): 00
S1(01)-->S1(01): 0x
S0(00)-->S2(10): 1x
S1(01)-->S2(10): 1x
S2(10)-->S0(00): 1x
S2(10)-->S2(10): 00
S0(00)-->S1(01): 01
S2(10)-->S1(01): 01

Executing : FSM inference successfully. Time elapsed: 0.015s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N97 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N76 (bmsWIDEMUX).
I: Constant propagation done on N65 (bmsPMUX).
I: Constant propagation done on N191_1 (bmsPMUX).
I: Constant propagation done on N203_1 (bmsPMUX).
I: Constant propagation done on N215_2 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N3203_1 (bmsWIDEMUX).
I: Constant propagation done on N2535 (bmsWIDEMUX).
I: Constant propagation done on N2155 (bmsWIDEMUX).
I: Constant propagation done on N2952 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.089s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Jun 29 22:51:48 2024
Action compile: Peak memory pool usage is 146 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:02
Loading the device ...
W: ConstraintEditor-4019: Port Bus 'ampl_state' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'meas_state' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'time_state' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ad_clk_1' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ad_oe_1' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ad_oe_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'adc_data_1[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'adc_data_1[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'adc_data_1[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'adc_data_1[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'adc_data_1[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'adc_data_1[8]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'adc_data_1[9]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'enc_clk_ampl' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'enc_clk_time' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'enc_dt_ampl' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'enc_dt_time' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'enc_sw_ampl' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'enc_sw_time' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_auto' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_force_trig' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_run' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_single' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'spi_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'spi_cs' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'spi_data_ready' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'spi_miso' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'spi_mosi' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'state_change_flag' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sys_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sys_rst_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'trigger' unspecified I/O constraint.
Open UCE successfully.
Current device : PGL25G-6MBG324
Save Constraint in file D:/pango/MyProject/oscillosope/prj/oscillosope.fdc success.
C: Flow-2004: Constraint file modified: "D:/pango/MyProject/oscillosope/prj/oscillosope.fdc". 
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/top_module.v". 
Save Constraint in file D:/pango/MyProject/oscillosope/prj/oscillosope.fdc success.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:02
Loading the device ...
W: ConstraintEditor-4019: Port Bus 'ampl_state' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'meas_state' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'time_state' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'enc_clk_ampl' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'enc_clk_time' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'enc_dt_ampl' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'enc_dt_time' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'enc_sw_ampl' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'enc_sw_time' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_auto' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_force_trig' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_run' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_single' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'spi_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'spi_cs' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'spi_data_ready' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'spi_miso' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'spi_mosi' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'state_change_flag' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'trigger' unspecified I/O constraint.
Open UCE successfully.
Current device : PGL25G-6MBG324
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:02
Loading the device ...
W: ConstraintEditor-4019: Port Bus 'ampl_state' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'meas_state' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'time_state' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'enc_clk_ampl' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'enc_clk_time' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'enc_dt_ampl' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'enc_dt_time' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'enc_sw_ampl' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'enc_sw_time' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_auto' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_force_trig' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_run' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_single' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'spi_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'spi_cs' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'spi_data_ready' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'spi_miso' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'spi_mosi' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'state_change_flag' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'trigger' unspecified I/O constraint.
Open UCE successfully.
Current device : PGL25G-6MBG324


Process "Compile" started.
Current time: Sat Jun 29 23:00:13 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
License checkout: fabric_ads from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
W: Flow-4058: The device information PGL25G-6FBG256 of IP 'D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.idf' is not the same as the current project.
W: Flow-4058: The device information PGL25G-6FBG256 of IP 'D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.idf' is not the same as the current project.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/adc_rd.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/adc_rd.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 1)] Analyzing module adc_rd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/adc_rd.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/data_packing.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/data_packing.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/data_packing.v(line number: 1)] Analyzing module data_packing (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/data_packing.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/encoder_drive.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/encoder_drive.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Analyzing module encoder_drive (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/encoder_drive.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 1)] Analyzing module f_Sa_control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_rd.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/fifo_rd.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/fifo_rd.v(line number: 1)] Analyzing module fifo_rd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_rd.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_wr.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/fifo_wr.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 1)] Analyzing module fifo_wr (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_wr.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/ip_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/ip_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 1)] Analyzing module ip_fifo (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/ip_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/key_debounce.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/key_debounce.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Analyzing module key_debounce (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/key_debounce.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 1)] Analyzing module spi_drive (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/state_control.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/state_control.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 1)] Analyzing module state_control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/state_control.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/top_module.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/top_module.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 1)] Analyzing module top_module (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/top_module.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/force_trig.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/force_trig.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/force_trig.v(line number: 1)] Analyzing module force_trig (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/force_trig.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_measure.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/f_measure.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 1)] Analyzing module f_measure (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_measure.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/divider_32.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/divider_32.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 1)] Analyzing module divider_32 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/divider_32.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Analyzing module ipml_fifo_ctrl_v1_4_async_fifo (library work)
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 52)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 54)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 65)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 67)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Analyzing module ipml_sdpram_v1_6_async_fifo (library work)
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 306)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 307)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 310)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 314)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 318)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 322)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 326)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 327)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 330)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 331)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 334)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 335)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 338)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 339)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 342)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 343)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 346)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 347)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 355)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 359)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 363)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 367)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 371)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 372)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 375)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 376)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 380)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 381)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 384)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 385)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 388)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 389)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 392)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 393)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 402)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 403)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 407)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 412)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 413)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Analyzing module ipml_fifo_v1_7_async_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Analyzing module async_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v successfully.
I: Module "top_module" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.339s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 1)] Elaborating module top_module
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 55)] Elaborating instance u_f_measure
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 1)] Elaborating module f_measure
I: Module instance {top_module/u_f_measure} parameter value:
    F_STANDARD = 32'b00001110111001101011001010000000
    en_pulse_max = 32'b00000000000000011110100001001000
    gate_set_max = 32'b00000000000000001111010000100100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 150)] Elaborating instance u_divider_32
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 1)] Elaborating module divider_32
I: Module instance {top_module/u_f_measure/u_divider_32} parameter value:
    div_max = 32'b00000000000000000000000000100000
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 55)] Width mismatch between port f_st_re_div_32 and signal bound to it for instantiated module f_measure
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 63)] Elaborating instance u_force_trig
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/force_trig.v(line number: 1)] Elaborating module force_trig
I: Module instance {top_module/u_force_trig} parameter value:
    TIME_500ms = 5'b00000
    TIME_200ms = 5'b00001
    TIME_100ms = 5'b00010
    TIME_50ms = 5'b00011
    TIME_20ms = 5'b00100
    TIME_10ms = 5'b00101
    TIME_5ms = 5'b00110
    TIME_2ms = 5'b00111
    TIME_1ms = 5'b01000
    TIME_500us = 5'b01001
    TIME_200us = 5'b01010
    TIME_100us = 5'b01011
    TIME_50us = 5'b01100
    TIME_20us = 5'b01101
    TIME_10us = 5'b01110
    TIME_5us = 5'b01111
    TIME_2us = 5'b10000
    TIME_1us = 5'b10001
    TIME_500ns = 5'b10010
    TIME_200ns = 5'b10011
    TIME_100ns = 5'b10100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 72)] Elaborating instance u_ip_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 1)] Elaborating module ip_fifo
I: Module instance {top_module/u_ip_fifo} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    RUN = 2'b00
    SINGLE = 2'b01
    PAUSE = 2'b10
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 142)] Elaborating instance u_async_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Elaborating module async_fifo
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 162)] Elaborating instance U_ipml_fifo_async_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Elaborating module ipml_fifo_v1_7_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 91)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Elaborating module ipml_sdpram_v1_6_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 467)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 479)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 480)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 615)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 675)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 676)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 677)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 679)] Case condition never applies
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 119)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Elaborating module ipml_fifo_ctrl_v1_4_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 201)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 142)] Width mismatch between port wr_data and signal bound to it for instantiated module async_fifo
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 142)] Width mismatch between port rd_data and signal bound to it for instantiated module async_fifo
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 160)] Elaborating instance u_fifo_wr
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 1)] Elaborating module fifo_wr
I: Module instance {top_module/u_ip_fifo/u_fifo_wr} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 160)] Width mismatch between port fifo_wr_data and signal bound to it for instantiated module fifo_wr
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 176)] Elaborating instance u_fifo_rd
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/fifo_rd.v(line number: 1)] Elaborating module fifo_rd
I: Module instance {top_module/u_ip_fifo/u_fifo_rd} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 92)] Elaborating instance u_adc_rd
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 1)] Elaborating module adc_rd
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 58)] Elaborating instance u_data_packing
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/data_packing.v(line number: 1)] Elaborating module data_packing
I: Module instance {top_module/u_adc_rd/u_data_packing} parameter value:
    REAL_SIGN_H = 3'b000
    REAL_SIGN_L = 3'b111
    EQUI_SIGN_H = 3'b000
    EQUI_SIGN_L = 3'b000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 71)] Elaborating instance u_f_Sa_control
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 1)] Elaborating module f_Sa_control
I: Module instance {top_module/u_adc_rd/u_f_Sa_control} parameter value:
    ADC_F = 32'b00001011111010111100001000000000
    REAL_F_MIN = 32'b00000000000000000000000000110010
    REAL_F_DIV = 32'b00000000001111010000100100000000
    EQUI_F_MAX = 32'b00000000000011110100001001000000
    EQUI_F_DIV = 32'b00000000000000000000000011001000
    TIME_500ms = 5'b00000
    TIME_200ms = 5'b00001
    TIME_100ms = 5'b00010
    TIME_50ms = 5'b00011
    TIME_20ms = 5'b00100
    TIME_10ms = 5'b00101
    TIME_5ms = 5'b00110
    TIME_2ms = 5'b00111
    TIME_1ms = 5'b01000
    TIME_500us = 5'b01001
    TIME_200us = 5'b01010
    TIME_100us = 5'b01011
    TIME_50us = 5'b01100
    TIME_20us = 5'b01101
    TIME_10us = 5'b01110
    TIME_5us = 5'b01111
    TIME_2us = 5'b10000
    TIME_1us = 5'b10001
    TIME_500ns = 5'b10010
    TIME_200ns = 5'b10011
    TIME_100ns = 5'b10100
W: Verilog-2042: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 116)] real 1599999.000000 rounded to int 1599999, which maybe cause simulation mismatch
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 113)] Elaborating instance u_spi_drive
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 1)] Elaborating module spi_drive
I: Module instance {top_module/u_spi_drive} parameter value:
    IDLE = 32'b00000000000000000000000000000000
    TRANSFORM = 32'b00000000000000000000000000000001
    DATA_LEN = 32'b00000000000000000000000000001000
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    DATA_BIT_TOTAL = 32'b00000000000000000000000010100000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 126)] Elaborating instance u_state_control
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 1)] Elaborating module state_control
I: Module instance {top_module/u_state_control} parameter value:
    RUN = 2'b00
    SINGLE = 2'b01
    PAUSE = 2'b10
    TIME_STATE_MAX = 5'b10100
    TIME_STATE_MIN = 5'b00011
    AMPL_STATE_MAX = 4'b1000
    AMPL_STATE_MIN = 4'b0001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 78)] Elaborating instance u_key_debounce_single
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_single} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 86)] Elaborating instance u_key_debounce_run
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_run} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 183)] Elaborating instance u_encoder_drive_time
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Elaborating module encoder_drive
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 252)] Elaborating instance u_encoder_drive_ampl
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Elaborating module encoder_drive
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 280)] Elaborating instance u_key_debounce_force_trig
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_force_trig} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 149)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 232)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 119)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 140)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 141)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2023: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 63)] Give initial value 0 for the no drive pin en_force_trig in module instance top_module.u_force_trig
W: Verilog-2036: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 92)] Net ad_otr_1 connected to input port of module instance top_module.u_adc_rd has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.031s wall, 0.016s user + 0.016s system = 0.031s CPU (102.0%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.038s wall, 0.031s user + 0.000s system = 0.031s CPU (82.4%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 33)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 15)] Latch is generated for signal spi_data_ready, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 41)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 9)] Feedback mux created for signal 'Sa_clk'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 12)] Feedback mux created for signal 'time_state0'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 12)] Feedback mux created for signal 'fifo_wr_data'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
I: Removed inst spi_clk3 that is redundant to spi_clk1.
I: Removed inst spi_clk2 that is redundant to spi_clk0.
Executing : rtl-infer successfully. Time elapsed: 0.396s wall, 0.328s user + 0.062s system = 0.391s CPU (98.7%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.037s wall, 0.047s user + 0.000s system = 0.047s CPU (125.4%)

Start FSM inference.
I: FSM meas_state_fsm[1:0] inferred.
FSM meas_state_fsm[1:0] STG:
Number of reachable states: 3
Input nets: key_filter_run_neg key_filter_single_neg 
S0(00)-->S0(00): 00
S1(01)-->S1(01): 0x
S0(00)-->S2(10): 1x
S1(01)-->S2(10): 1x
S2(10)-->S0(00): 1x
S2(10)-->S2(10): 00
S0(00)-->S1(01): 01
S2(10)-->S1(01): 01

Executing : FSM inference successfully. Time elapsed: 0.012s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N97 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N76 (bmsWIDEMUX).
I: Constant propagation done on N65 (bmsPMUX).
I: Constant propagation done on N191_1 (bmsPMUX).
I: Constant propagation done on N203_1 (bmsPMUX).
I: Constant propagation done on N215_2 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N3203_1 (bmsWIDEMUX).
I: Constant propagation done on N2535 (bmsWIDEMUX).
I: Constant propagation done on N2155 (bmsWIDEMUX).
I: Constant propagation done on N2952 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.067s wall, 0.047s user + 0.016s system = 0.062s CPU (92.8%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Jun 29 23:00:16 2024
Action compile: Peak memory pool usage is 146 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:02
Loading the device ...
W: ConstraintEditor-4019: Port Bus 'ampl_state' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'meas_state' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'time_state' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ad_otr_1' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'enc_clk_ampl' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'enc_clk_time' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'enc_dt_ampl' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'enc_dt_time' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'enc_sw_ampl' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'enc_sw_time' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_auto' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_force_trig' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_run' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key_single' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'spi_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'spi_cs' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'spi_data_ready' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'spi_miso' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'spi_mosi' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'state_change_flag' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'trigger' unspecified I/O constraint.
Open UCE successfully.
Current device : PGL25G-6MBG324
Save Constraint in file D:/pango/MyProject/oscillosope/prj/oscillosope.fdc success.
C: Flow-2004: Constraint file modified: "D:/pango/MyProject/oscillosope/prj/oscillosope.fdc". 
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/ip_fifo.v". 
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/top_module.v". 
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/top_module.v". 
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:02
Loading the device ...
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 111)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 118)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 146)] | Port time_state[1] has been placed at location U13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 153)] | Port time_state[0] has been placed at location R8, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 174)] | Port spi_miso has been placed at location R5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 248)] | Port spi_mosi has been placed at location T5, whose type is share pin.
Open UCE successfully.
Current device : PGL25G-6MBG324
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/top_module.v". 
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:02
Loading the device ...
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 111)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 118)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 146)] | Port time_state[1] has been placed at location U13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 153)] | Port time_state[0] has been placed at location R8, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 174)] | Port spi_miso has been placed at location R5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 248)] | Port spi_mosi has been placed at location T5, whose type is share pin.
Open UCE successfully.
Current device : PGL25G-6MBG324
Save Constraint in file D:/pango/MyProject/oscillosope/prj/oscillosope.fdc success.
C: Flow-2004: Constraint file modified: "D:/pango/MyProject/oscillosope/prj/oscillosope.fdc". 


Process "Compile" started.
Current time: Sat Jun 29 23:33:21 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
License checkout: fabric_ads from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
W: Flow-4058: The device information PGL25G-6FBG256 of IP 'D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.idf' is not the same as the current project.
W: Flow-4058: The device information PGL25G-6FBG256 of IP 'D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.idf' is not the same as the current project.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/adc_rd.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/adc_rd.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 1)] Analyzing module adc_rd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/adc_rd.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/data_packing.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/data_packing.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/data_packing.v(line number: 1)] Analyzing module data_packing (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/data_packing.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/encoder_drive.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/encoder_drive.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Analyzing module encoder_drive (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/encoder_drive.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 1)] Analyzing module f_Sa_control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_rd.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/fifo_rd.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/fifo_rd.v(line number: 1)] Analyzing module fifo_rd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_rd.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_wr.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/fifo_wr.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 1)] Analyzing module fifo_wr (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_wr.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/ip_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/ip_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 1)] Analyzing module ip_fifo (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/ip_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/key_debounce.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/key_debounce.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Analyzing module key_debounce (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/key_debounce.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 1)] Analyzing module spi_drive (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/state_control.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/state_control.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 1)] Analyzing module state_control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/state_control.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/top_module.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/top_module.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 1)] Analyzing module top_module (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/top_module.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/force_trig.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/force_trig.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/force_trig.v(line number: 1)] Analyzing module force_trig (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/force_trig.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_measure.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/f_measure.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 1)] Analyzing module f_measure (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_measure.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/divider_32.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/divider_32.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 1)] Analyzing module divider_32 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/divider_32.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Analyzing module ipml_fifo_ctrl_v1_4_async_fifo (library work)
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 52)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 54)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 65)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 67)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Analyzing module ipml_sdpram_v1_6_async_fifo (library work)
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 306)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 307)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 310)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 314)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 318)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 322)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 326)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 327)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 330)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 331)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 334)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 335)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 338)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 339)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 342)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 343)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 346)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 347)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 355)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 359)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 363)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 367)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 371)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 372)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 375)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 376)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 380)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 381)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 384)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 385)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 388)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 389)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 392)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 393)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 402)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 403)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 407)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 412)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 413)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Analyzing module ipml_fifo_v1_7_async_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Analyzing module async_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v successfully.
I: Module "top_module" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.371s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 1)] Elaborating module top_module
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 56)] Elaborating instance u_f_measure
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 1)] Elaborating module f_measure
I: Module instance {top_module/u_f_measure} parameter value:
    F_STANDARD = 32'b00001110111001101011001010000000
    en_pulse_max = 32'b00000000000000011110100001001000
    gate_set_max = 32'b00000000000000001111010000100100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 150)] Elaborating instance u_divider_32
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 1)] Elaborating module divider_32
I: Module instance {top_module/u_f_measure/u_divider_32} parameter value:
    div_max = 32'b00000000000000000000000000100000
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 56)] Width mismatch between port f_st_re_div_32 and signal bound to it for instantiated module f_measure
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 64)] Elaborating instance u_force_trig
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/force_trig.v(line number: 1)] Elaborating module force_trig
I: Module instance {top_module/u_force_trig} parameter value:
    TIME_500ms = 5'b00000
    TIME_200ms = 5'b00001
    TIME_100ms = 5'b00010
    TIME_50ms = 5'b00011
    TIME_20ms = 5'b00100
    TIME_10ms = 5'b00101
    TIME_5ms = 5'b00110
    TIME_2ms = 5'b00111
    TIME_1ms = 5'b01000
    TIME_500us = 5'b01001
    TIME_200us = 5'b01010
    TIME_100us = 5'b01011
    TIME_50us = 5'b01100
    TIME_20us = 5'b01101
    TIME_10us = 5'b01110
    TIME_5us = 5'b01111
    TIME_2us = 5'b10000
    TIME_1us = 5'b10001
    TIME_500ns = 5'b10010
    TIME_200ns = 5'b10011
    TIME_100ns = 5'b10100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 74)] Elaborating instance u_ip_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 1)] Elaborating module ip_fifo
I: Module instance {top_module/u_ip_fifo} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    RUN = 2'b00
    SINGLE = 2'b01
    PAUSE = 2'b10
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Elaborating instance u_async_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Elaborating module async_fifo
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 162)] Elaborating instance U_ipml_fifo_async_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Elaborating module ipml_fifo_v1_7_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 91)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Elaborating module ipml_sdpram_v1_6_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 467)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 479)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 480)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 615)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 675)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 676)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 677)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 679)] Case condition never applies
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 119)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Elaborating module ipml_fifo_ctrl_v1_4_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 201)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Width mismatch between port wr_data and signal bound to it for instantiated module async_fifo
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Width mismatch between port rd_data and signal bound to it for instantiated module async_fifo
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 166)] Elaborating instance u_fifo_wr
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 1)] Elaborating module fifo_wr
I: Module instance {top_module/u_ip_fifo/u_fifo_wr} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 166)] Width mismatch between port fifo_wr_data and signal bound to it for instantiated module fifo_wr
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 182)] Elaborating instance u_fifo_rd
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/fifo_rd.v(line number: 1)] Elaborating module fifo_rd
I: Module instance {top_module/u_ip_fifo/u_fifo_rd} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 94)] Elaborating instance u_adc_rd
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 1)] Elaborating module adc_rd
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 58)] Elaborating instance u_data_packing
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/data_packing.v(line number: 1)] Elaborating module data_packing
I: Module instance {top_module/u_adc_rd/u_data_packing} parameter value:
    REAL_SIGN_H = 3'b000
    REAL_SIGN_L = 3'b111
    EQUI_SIGN_H = 3'b000
    EQUI_SIGN_L = 3'b000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 71)] Elaborating instance u_f_Sa_control
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 1)] Elaborating module f_Sa_control
I: Module instance {top_module/u_adc_rd/u_f_Sa_control} parameter value:
    ADC_F = 32'b00001011111010111100001000000000
    REAL_F_MIN = 32'b00000000000000000000000000110010
    REAL_F_DIV = 32'b00000000001111010000100100000000
    EQUI_F_MAX = 32'b00000000000011110100001001000000
    EQUI_F_DIV = 32'b00000000000000000000000011001000
    TIME_500ms = 5'b00000
    TIME_200ms = 5'b00001
    TIME_100ms = 5'b00010
    TIME_50ms = 5'b00011
    TIME_20ms = 5'b00100
    TIME_10ms = 5'b00101
    TIME_5ms = 5'b00110
    TIME_2ms = 5'b00111
    TIME_1ms = 5'b01000
    TIME_500us = 5'b01001
    TIME_200us = 5'b01010
    TIME_100us = 5'b01011
    TIME_50us = 5'b01100
    TIME_20us = 5'b01101
    TIME_10us = 5'b01110
    TIME_5us = 5'b01111
    TIME_2us = 5'b10000
    TIME_1us = 5'b10001
    TIME_500ns = 5'b10010
    TIME_200ns = 5'b10011
    TIME_100ns = 5'b10100
W: Verilog-2042: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 116)] real 1599999.000000 rounded to int 1599999, which maybe cause simulation mismatch
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 115)] Elaborating instance u_spi_drive
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 1)] Elaborating module spi_drive
I: Module instance {top_module/u_spi_drive} parameter value:
    IDLE = 32'b00000000000000000000000000000000
    TRANSFORM = 32'b00000000000000000000000000000001
    DATA_LEN = 32'b00000000000000000000000000001000
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    DATA_BIT_TOTAL = 32'b00000000000000000000000010100000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 128)] Elaborating instance u_state_control
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 1)] Elaborating module state_control
I: Module instance {top_module/u_state_control} parameter value:
    RUN = 2'b00
    SINGLE = 2'b01
    PAUSE = 2'b10
    TIME_STATE_MAX = 5'b10100
    TIME_STATE_MIN = 5'b00011
    AMPL_STATE_MAX = 4'b1000
    AMPL_STATE_MIN = 4'b0001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 78)] Elaborating instance u_key_debounce_single
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_single} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 86)] Elaborating instance u_key_debounce_run
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_run} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 183)] Elaborating instance u_encoder_drive_time
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Elaborating module encoder_drive
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 252)] Elaborating instance u_encoder_drive_ampl
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Elaborating module encoder_drive
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 280)] Elaborating instance u_key_debounce_force_trig
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_force_trig} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 152)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 232)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 119)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 140)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 141)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2036: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 94)] Net ad_otr_1 connected to input port of module instance top_module.u_adc_rd has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.031s wall, 0.000s user + 0.031s system = 0.031s CPU (101.3%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.038s wall, 0.031s user + 0.000s system = 0.031s CPU (82.3%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 33)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 41)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 15)] Latch is generated for signal spi_data_ready, possible missing assignment in an if or case statement.
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 9)] Feedback mux created for signal 'Sa_clk'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 12)] Feedback mux created for signal 'time_state0'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 12)] Feedback mux created for signal 'fifo_wr_data'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
I: Removed inst spi_clk3 that is redundant to spi_clk1.
I: Removed inst spi_clk2 that is redundant to spi_clk0.
Executing : rtl-infer successfully. Time elapsed: 0.405s wall, 0.250s user + 0.109s system = 0.359s CPU (88.8%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.039s wall, 0.016s user + 0.000s system = 0.016s CPU (40.3%)

Start FSM inference.
I: FSM meas_state_fsm[1:0] inferred.
FSM meas_state_fsm[1:0] STG:
Number of reachable states: 3
Input nets: key_filter_run_neg key_filter_single_neg 
S0(00)-->S0(00): 00
S1(01)-->S1(01): 0x
S0(00)-->S2(10): 1x
S1(01)-->S2(10): 1x
S2(10)-->S0(00): 1x
S2(10)-->S2(10): 00
S0(00)-->S1(01): 01
S2(10)-->S1(01): 01

Executing : FSM inference successfully. Time elapsed: 0.012s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N76 (bmsWIDEMUX).
I: Constant propagation done on N65 (bmsPMUX).
I: Constant propagation done on N191_1 (bmsPMUX).
I: Constant propagation done on N203_1 (bmsPMUX).
I: Constant propagation done on N215_2 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N97 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N3203_1 (bmsWIDEMUX).
I: Constant propagation done on N2535 (bmsWIDEMUX).
I: Constant propagation done on N2155 (bmsWIDEMUX).
I: Constant propagation done on N2952 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.068s wall, 0.062s user + 0.000s system = 0.062s CPU (91.2%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Jun 29 23:33:24 2024
Action compile: Peak memory pool usage is 146 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:02
Loading the device ...
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 111)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 118)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 153)] | Port time_state[0] has been placed at location U13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 174)] | Port spi_miso has been placed at location R5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 248)] | Port spi_mosi has been placed at location T5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 258)] | Port state_change_flag has been placed at location R8, whose type is share pin.
W: ConstraintEditor-4019: Port 'en_force_trig' unspecified I/O constraint.
Open UCE successfully.
Current device : PGL25G-6MBG324
Save Constraint in file D:/pango/MyProject/oscillosope/prj/oscillosope.fdc success.
C: Flow-2004: Constraint file modified: "D:/pango/MyProject/oscillosope/prj/oscillosope.fdc". 
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v". 
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v". 


Process "Compile" started.
Current time: Sat Jun 29 23:44:53 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
License checkout: fabric_ads from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
W: Flow-4058: The device information PGL25G-6FBG256 of IP 'D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.idf' is not the same as the current project.
W: Flow-4058: The device information PGL25G-6FBG256 of IP 'D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.idf' is not the same as the current project.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/adc_rd.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/adc_rd.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 1)] Analyzing module adc_rd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/adc_rd.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/data_packing.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/data_packing.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/data_packing.v(line number: 1)] Analyzing module data_packing (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/data_packing.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/encoder_drive.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/encoder_drive.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Analyzing module encoder_drive (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/encoder_drive.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 1)] Analyzing module f_Sa_control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_rd.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/fifo_rd.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/fifo_rd.v(line number: 1)] Analyzing module fifo_rd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_rd.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_wr.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/fifo_wr.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 1)] Analyzing module fifo_wr (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_wr.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/ip_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/ip_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 1)] Analyzing module ip_fifo (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/ip_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/key_debounce.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/key_debounce.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Analyzing module key_debounce (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/key_debounce.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 1)] Analyzing module spi_drive (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/state_control.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/state_control.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 1)] Analyzing module state_control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/state_control.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/top_module.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/top_module.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 1)] Analyzing module top_module (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/top_module.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/force_trig.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/force_trig.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/force_trig.v(line number: 1)] Analyzing module force_trig (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/force_trig.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_measure.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/f_measure.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 1)] Analyzing module f_measure (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_measure.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/divider_32.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/divider_32.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 1)] Analyzing module divider_32 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/divider_32.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Analyzing module ipml_fifo_ctrl_v1_4_async_fifo (library work)
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 52)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 54)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 65)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 67)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Analyzing module ipml_sdpram_v1_6_async_fifo (library work)
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 306)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 307)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 310)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 314)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 318)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 322)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 326)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 327)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 330)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 331)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 334)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 335)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 338)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 339)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 342)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 343)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 346)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 347)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 355)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 359)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 363)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 367)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 371)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 372)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 375)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 376)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 380)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 381)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 384)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 385)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 388)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 389)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 392)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 393)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 402)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 403)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 407)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 412)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 413)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Analyzing module ipml_fifo_v1_7_async_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Analyzing module async_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v successfully.
I: Module "top_module" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.380s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 1)] Elaborating module top_module
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 56)] Elaborating instance u_f_measure
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 1)] Elaborating module f_measure
I: Module instance {top_module/u_f_measure} parameter value:
    F_STANDARD = 32'b00001110111001101011001010000000
    en_pulse_max = 32'b00000000000000011110100001001000
    gate_set_max = 32'b00000000000000001111010000100100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 150)] Elaborating instance u_divider_32
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 1)] Elaborating module divider_32
I: Module instance {top_module/u_f_measure/u_divider_32} parameter value:
    div_max = 32'b00000000000000000000000000100000
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 56)] Width mismatch between port f_st_re_div_32 and signal bound to it for instantiated module f_measure
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 64)] Elaborating instance u_force_trig
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/force_trig.v(line number: 1)] Elaborating module force_trig
I: Module instance {top_module/u_force_trig} parameter value:
    TIME_500ms = 5'b00000
    TIME_200ms = 5'b00001
    TIME_100ms = 5'b00010
    TIME_50ms = 5'b00011
    TIME_20ms = 5'b00100
    TIME_10ms = 5'b00101
    TIME_5ms = 5'b00110
    TIME_2ms = 5'b00111
    TIME_1ms = 5'b01000
    TIME_500us = 5'b01001
    TIME_200us = 5'b01010
    TIME_100us = 5'b01011
    TIME_50us = 5'b01100
    TIME_20us = 5'b01101
    TIME_10us = 5'b01110
    TIME_5us = 5'b01111
    TIME_2us = 5'b10000
    TIME_1us = 5'b10001
    TIME_500ns = 5'b10010
    TIME_200ns = 5'b10011
    TIME_100ns = 5'b10100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 74)] Elaborating instance u_ip_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 1)] Elaborating module ip_fifo
I: Module instance {top_module/u_ip_fifo} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    RUN = 2'b00
    SINGLE = 2'b01
    PAUSE = 2'b10
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Elaborating instance u_async_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Elaborating module async_fifo
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 162)] Elaborating instance U_ipml_fifo_async_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Elaborating module ipml_fifo_v1_7_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 91)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Elaborating module ipml_sdpram_v1_6_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 467)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 479)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 480)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 615)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 675)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 676)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 677)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 679)] Case condition never applies
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 119)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Elaborating module ipml_fifo_ctrl_v1_4_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 201)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Width mismatch between port wr_data and signal bound to it for instantiated module async_fifo
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Width mismatch between port rd_data and signal bound to it for instantiated module async_fifo
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 166)] Elaborating instance u_fifo_wr
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 1)] Elaborating module fifo_wr
I: Module instance {top_module/u_ip_fifo/u_fifo_wr} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 166)] Width mismatch between port fifo_wr_data and signal bound to it for instantiated module fifo_wr
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 182)] Elaborating instance u_fifo_rd
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/fifo_rd.v(line number: 1)] Elaborating module fifo_rd
I: Module instance {top_module/u_ip_fifo/u_fifo_rd} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 94)] Elaborating instance u_adc_rd
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 1)] Elaborating module adc_rd
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 58)] Elaborating instance u_data_packing
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/data_packing.v(line number: 1)] Elaborating module data_packing
I: Module instance {top_module/u_adc_rd/u_data_packing} parameter value:
    REAL_SIGN_H = 3'b000
    REAL_SIGN_L = 3'b111
    EQUI_SIGN_H = 3'b000
    EQUI_SIGN_L = 3'b000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 71)] Elaborating instance u_f_Sa_control
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 1)] Elaborating module f_Sa_control
I: Module instance {top_module/u_adc_rd/u_f_Sa_control} parameter value:
    ADC_F = 32'b00001011111010111100001000000000
    REAL_F_MIN = 32'b00000000000000000000000000101000
    REAL_F_DIV = 32'b00000000010011000100101101000000
    EQUI_F_MAX = 32'b00000000000011110100001001000000
    EQUI_F_DIV = 32'b00000000000000000000000011001000
    TIME_500ms = 5'b00000
    TIME_200ms = 5'b00001
    TIME_100ms = 5'b00010
    TIME_50ms = 5'b00011
    TIME_20ms = 5'b00100
    TIME_10ms = 5'b00101
    TIME_5ms = 5'b00110
    TIME_2ms = 5'b00111
    TIME_1ms = 5'b01000
    TIME_500us = 5'b01001
    TIME_200us = 5'b01010
    TIME_100us = 5'b01011
    TIME_50us = 5'b01100
    TIME_20us = 5'b01101
    TIME_10us = 5'b01110
    TIME_5us = 5'b01111
    TIME_2us = 5'b10000
    TIME_1us = 5'b10001
    TIME_500ns = 5'b10010
    TIME_200ns = 5'b10011
    TIME_100ns = 5'b10100
W: Verilog-2042: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 116)] real 1999999.000000 rounded to int 1999999, which maybe cause simulation mismatch
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 115)] Elaborating instance u_spi_drive
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 1)] Elaborating module spi_drive
I: Module instance {top_module/u_spi_drive} parameter value:
    IDLE = 32'b00000000000000000000000000000000
    TRANSFORM = 32'b00000000000000000000000000000001
    DATA_LEN = 32'b00000000000000000000000000001000
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    DATA_BIT_TOTAL = 32'b00000000000000000000000010100000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 128)] Elaborating instance u_state_control
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 1)] Elaborating module state_control
I: Module instance {top_module/u_state_control} parameter value:
    RUN = 2'b00
    SINGLE = 2'b01
    PAUSE = 2'b10
    TIME_STATE_MAX = 5'b10100
    TIME_STATE_MIN = 5'b00011
    AMPL_STATE_MAX = 4'b1000
    AMPL_STATE_MIN = 4'b0001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 78)] Elaborating instance u_key_debounce_single
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_single} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 86)] Elaborating instance u_key_debounce_run
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_run} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 183)] Elaborating instance u_encoder_drive_time
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Elaborating module encoder_drive
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 252)] Elaborating instance u_encoder_drive_ampl
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Elaborating module encoder_drive
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 280)] Elaborating instance u_key_debounce_force_trig
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_force_trig} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 152)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 232)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 119)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 140)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 141)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2036: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 94)] Net ad_otr_1 connected to input port of module instance top_module.u_adc_rd has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.033s wall, 0.031s user + 0.000s system = 0.031s CPU (94.9%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.038s wall, 0.047s user + 0.000s system = 0.047s CPU (122.3%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 33)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 41)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 15)] Latch is generated for signal spi_data_ready, possible missing assignment in an if or case statement.
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 9)] Feedback mux created for signal 'Sa_clk'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 12)] Feedback mux created for signal 'time_state0'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 12)] Feedback mux created for signal 'fifo_wr_data'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
I: Removed inst spi_clk3 that is redundant to spi_clk1.
I: Removed inst spi_clk2 that is redundant to spi_clk0.
Executing : rtl-infer successfully. Time elapsed: 0.395s wall, 0.297s user + 0.031s system = 0.328s CPU (83.0%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.037s wall, 0.047s user + 0.000s system = 0.047s CPU (126.0%)

Start FSM inference.
I: FSM meas_state_fsm[1:0] inferred.
FSM meas_state_fsm[1:0] STG:
Number of reachable states: 3
Input nets: key_filter_run_neg key_filter_single_neg 
S0(00)-->S0(00): 00
S1(01)-->S1(01): 0x
S0(00)-->S2(10): 1x
S1(01)-->S2(10): 1x
S2(10)-->S0(00): 1x
S2(10)-->S2(10): 00
S0(00)-->S1(01): 01
S2(10)-->S1(01): 01

Executing : FSM inference successfully. Time elapsed: 0.012s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N76 (bmsWIDEMUX).
I: Constant propagation done on N65 (bmsPMUX).
I: Constant propagation done on N191_1 (bmsPMUX).
I: Constant propagation done on N203_1 (bmsPMUX).
I: Constant propagation done on N215_2 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N97 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N3204_1 (bmsWIDEMUX).
I: Constant propagation done on N2536 (bmsWIDEMUX).
I: Constant propagation done on N2156 (bmsWIDEMUX).
I: Constant propagation done on N2953 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.068s wall, 0.078s user + 0.000s system = 0.078s CPU (114.1%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Jun 29 23:44:56 2024
Action compile: Peak memory pool usage is 146 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/state_control.v". 
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Sat Jun 29 23:54:57 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
License checkout: fabric_ads from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
W: Flow-4058: The device information PGL25G-6FBG256 of IP 'D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.idf' is not the same as the current project.
W: Flow-4058: The device information PGL25G-6FBG256 of IP 'D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.idf' is not the same as the current project.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/adc_rd.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/adc_rd.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 1)] Analyzing module adc_rd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/adc_rd.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/data_packing.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/data_packing.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/data_packing.v(line number: 1)] Analyzing module data_packing (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/data_packing.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/encoder_drive.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/encoder_drive.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Analyzing module encoder_drive (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/encoder_drive.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 1)] Analyzing module f_Sa_control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_rd.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/fifo_rd.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/fifo_rd.v(line number: 1)] Analyzing module fifo_rd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_rd.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_wr.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/fifo_wr.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 1)] Analyzing module fifo_wr (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_wr.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/ip_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/ip_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 1)] Analyzing module ip_fifo (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/ip_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/key_debounce.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/key_debounce.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Analyzing module key_debounce (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/key_debounce.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 1)] Analyzing module spi_drive (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/state_control.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/state_control.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 1)] Analyzing module state_control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/state_control.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/top_module.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/top_module.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 1)] Analyzing module top_module (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/top_module.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/force_trig.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/force_trig.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/force_trig.v(line number: 1)] Analyzing module force_trig (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/force_trig.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_measure.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/f_measure.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 1)] Analyzing module f_measure (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_measure.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/divider_32.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/divider_32.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 1)] Analyzing module divider_32 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/divider_32.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Analyzing module ipml_fifo_ctrl_v1_4_async_fifo (library work)
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 52)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 54)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 65)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 67)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Analyzing module ipml_sdpram_v1_6_async_fifo (library work)
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 306)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 307)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 310)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 314)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 318)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 322)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 326)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 327)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 330)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 331)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 334)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 335)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 338)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 339)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 342)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 343)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 346)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 347)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 355)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 359)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 363)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 367)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 371)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 372)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 375)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 376)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 380)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 381)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 384)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 385)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 388)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 389)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 392)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 393)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 402)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 403)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 407)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 412)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 413)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Analyzing module ipml_fifo_v1_7_async_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Analyzing module async_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v successfully.
I: Module "top_module" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.334s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 1)] Elaborating module top_module
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 56)] Elaborating instance u_f_measure
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 1)] Elaborating module f_measure
I: Module instance {top_module/u_f_measure} parameter value:
    F_STANDARD = 32'b00001110111001101011001010000000
    en_pulse_max = 32'b00000000000000011110100001001000
    gate_set_max = 32'b00000000000000001111010000100100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 150)] Elaborating instance u_divider_32
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 1)] Elaborating module divider_32
I: Module instance {top_module/u_f_measure/u_divider_32} parameter value:
    div_max = 32'b00000000000000000000000000100000
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 56)] Width mismatch between port f_st_re_div_32 and signal bound to it for instantiated module f_measure
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 64)] Elaborating instance u_force_trig
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/force_trig.v(line number: 1)] Elaborating module force_trig
I: Module instance {top_module/u_force_trig} parameter value:
    TIME_500ms = 5'b00000
    TIME_200ms = 5'b00001
    TIME_100ms = 5'b00010
    TIME_50ms = 5'b00011
    TIME_20ms = 5'b00100
    TIME_10ms = 5'b00101
    TIME_5ms = 5'b00110
    TIME_2ms = 5'b00111
    TIME_1ms = 5'b01000
    TIME_500us = 5'b01001
    TIME_200us = 5'b01010
    TIME_100us = 5'b01011
    TIME_50us = 5'b01100
    TIME_20us = 5'b01101
    TIME_10us = 5'b01110
    TIME_5us = 5'b01111
    TIME_2us = 5'b10000
    TIME_1us = 5'b10001
    TIME_500ns = 5'b10010
    TIME_200ns = 5'b10011
    TIME_100ns = 5'b10100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 74)] Elaborating instance u_ip_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 1)] Elaborating module ip_fifo
I: Module instance {top_module/u_ip_fifo} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    RUN = 2'b00
    SINGLE = 2'b01
    PAUSE = 2'b10
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Elaborating instance u_async_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Elaborating module async_fifo
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 162)] Elaborating instance U_ipml_fifo_async_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Elaborating module ipml_fifo_v1_7_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 91)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Elaborating module ipml_sdpram_v1_6_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 467)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 479)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 480)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 615)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 675)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 676)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 677)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 679)] Case condition never applies
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 119)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Elaborating module ipml_fifo_ctrl_v1_4_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 201)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Width mismatch between port wr_data and signal bound to it for instantiated module async_fifo
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Width mismatch between port rd_data and signal bound to it for instantiated module async_fifo
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 166)] Elaborating instance u_fifo_wr
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 1)] Elaborating module fifo_wr
I: Module instance {top_module/u_ip_fifo/u_fifo_wr} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 166)] Width mismatch between port fifo_wr_data and signal bound to it for instantiated module fifo_wr
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 182)] Elaborating instance u_fifo_rd
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/fifo_rd.v(line number: 1)] Elaborating module fifo_rd
I: Module instance {top_module/u_ip_fifo/u_fifo_rd} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 94)] Elaborating instance u_adc_rd
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 1)] Elaborating module adc_rd
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 58)] Elaborating instance u_data_packing
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/data_packing.v(line number: 1)] Elaborating module data_packing
I: Module instance {top_module/u_adc_rd/u_data_packing} parameter value:
    REAL_SIGN_H = 3'b000
    REAL_SIGN_L = 3'b111
    EQUI_SIGN_H = 3'b000
    EQUI_SIGN_L = 3'b000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 71)] Elaborating instance u_f_Sa_control
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 1)] Elaborating module f_Sa_control
I: Module instance {top_module/u_adc_rd/u_f_Sa_control} parameter value:
    ADC_F = 32'b00001011111010111100001000000000
    REAL_F_MIN = 32'b00000000000000000000000000101000
    REAL_F_DIV = 32'b00000000010011000100101101000000
    EQUI_F_MAX = 32'b00000000000011110100001001000000
    EQUI_F_DIV = 32'b00000000000000000000000011001000
    TIME_500ms = 5'b00000
    TIME_200ms = 5'b00001
    TIME_100ms = 5'b00010
    TIME_50ms = 5'b00011
    TIME_20ms = 5'b00100
    TIME_10ms = 5'b00101
    TIME_5ms = 5'b00110
    TIME_2ms = 5'b00111
    TIME_1ms = 5'b01000
    TIME_500us = 5'b01001
    TIME_200us = 5'b01010
    TIME_100us = 5'b01011
    TIME_50us = 5'b01100
    TIME_20us = 5'b01101
    TIME_10us = 5'b01110
    TIME_5us = 5'b01111
    TIME_2us = 5'b10000
    TIME_1us = 5'b10001
    TIME_500ns = 5'b10010
    TIME_200ns = 5'b10011
    TIME_100ns = 5'b10100
W: Verilog-2042: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 116)] real 1999999.000000 rounded to int 1999999, which maybe cause simulation mismatch
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 115)] Elaborating instance u_spi_drive
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 1)] Elaborating module spi_drive
I: Module instance {top_module/u_spi_drive} parameter value:
    IDLE = 32'b00000000000000000000000000000000
    TRANSFORM = 32'b00000000000000000000000000000001
    DATA_LEN = 32'b00000000000000000000000000001000
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    DATA_BIT_TOTAL = 32'b00000000000000000000000010100000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 128)] Elaborating instance u_state_control
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 1)] Elaborating module state_control
I: Module instance {top_module/u_state_control} parameter value:
    RUN = 2'b00
    SINGLE = 2'b01
    PAUSE = 2'b10
    TIME_STATE_MAX = 5'b10100
    TIME_STATE_MIN = 5'b00011
    AMPL_STATE_MAX = 4'b1000
    AMPL_STATE_MIN = 4'b0001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 78)] Elaborating instance u_key_debounce_single
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_single} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 86)] Elaborating instance u_key_debounce_run
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_run} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 183)] Elaborating instance u_encoder_drive_time
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Elaborating module encoder_drive
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 252)] Elaborating instance u_encoder_drive_ampl
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Elaborating module encoder_drive
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 280)] Elaborating instance u_key_debounce_force_trig
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_force_trig} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 152)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 232)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 119)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 140)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 141)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2036: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 94)] Net ad_otr_1 connected to input port of module instance top_module.u_adc_rd has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.033s wall, 0.047s user + 0.000s system = 0.047s CPU (143.9%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.038s wall, 0.047s user + 0.000s system = 0.047s CPU (122.6%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 33)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 41)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 15)] Latch is generated for signal spi_data_ready, possible missing assignment in an if or case statement.
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 9)] Feedback mux created for signal 'Sa_clk'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 12)] Feedback mux created for signal 'time_state0'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 12)] Feedback mux created for signal 'fifo_wr_data'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
I: Removed inst spi_clk3 that is redundant to spi_clk1.
I: Removed inst spi_clk2 that is redundant to spi_clk0.
Executing : rtl-infer successfully. Time elapsed: 0.402s wall, 0.266s user + 0.109s system = 0.375s CPU (93.4%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.039s wall, 0.031s user + 0.000s system = 0.031s CPU (79.4%)

Start FSM inference.
I: FSM meas_state_fsm[1:0] inferred.
FSM meas_state_fsm[1:0] STG:
Number of reachable states: 3
Input nets: key_filter_run_neg key_filter_single_neg 
S0(00)-->S0(00): 00
S1(01)-->S1(01): 0x
S0(00)-->S2(10): 1x
S1(01)-->S2(10): 1x
S2(10)-->S0(00): 1x
S2(10)-->S2(10): 00
S0(00)-->S1(01): 01
S2(10)-->S1(01): 01

Executing : FSM inference successfully. Time elapsed: 0.012s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N76 (bmsWIDEMUX).
I: Constant propagation done on N65 (bmsPMUX).
I: Constant propagation done on N191_1 (bmsPMUX).
I: Constant propagation done on N203_1 (bmsPMUX).
I: Constant propagation done on N215_2 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N97 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N3204_1 (bmsWIDEMUX).
I: Constant propagation done on N2536 (bmsWIDEMUX).
I: Constant propagation done on N2156 (bmsWIDEMUX).
I: Constant propagation done on N2953 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.068s wall, 0.031s user + 0.000s system = 0.031s CPU (45.8%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Jun 29 23:55:00 2024
Action compile: Peak memory pool usage is 146 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Sat Jun 29 23:55:00 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
License checkout: fabric_ads from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77795

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 111)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 118)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 153)] | Port time_state[0] has been placed at location U13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 174)] | Port spi_miso has been placed at location R5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 248)] | Port spi_mosi has been placed at location T5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 258)] | Port state_change_flag has been placed at location R8, whose type is share pin.
Constraint check end.

C: SDC-2025: Clock source 'n:u_spi_drive/N297' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ip_fifo/N159' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ip_fifo/N166' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name top_module|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top_module|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top_module|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top_module|sys_clk successfully.
C: SDC-2025: Clock source 'n:u_pll_clk/clkout1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1 successfully.
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 successfully.
C: SDC-2025: Clock source 'n:u_pll_clk/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0 successfully.
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 successfully.
Start pre-mapping.
I: Removed bmsMULT inst N808 that is redundant to N621
I: Removed bmsMULT inst N995 that is redundant to N621
I: Removed bmsMULT inst N434 that is redundant to N247
I: Constant propagation done on u_adc_rd/u_f_Sa_control/N3207 (bmsWIDEMUX).
I: Constant propagation done on u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Encoding type of FSM 'meas_state_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'meas_state_fsm[1:0]':
I: from  u_state_control/meas_state[1] u_state_control/meas_state[0]
I: to  u_state_control/meas_state_reg[2] u_state_control/meas_state_reg[1] u_state_control/meas_state_reg[0]
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Constant propagation done on u_state_control/N216 (bmsREDOR).
I: Constant propagation done on u_state_control/meas_state_fsm[1:0]_10 (bmsREDOR).
W: Removed bmsWIDEDFFCPE inst ad_data_H_1[7:0] at 5 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_data_packing/ad_data_H_1[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst Sa_cd_max[23:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/Sa_cd_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst clk_max[23:0] at 1 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/clk_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst dclk_max[23:0] at 15 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/dclk_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst point_max[7:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/point_max[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst round_max[7:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/round_max[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFRSE inst fifo_wr_data[9:0] at 8 that is stuck at constant 0.
Executing : pre-mapping successfully. Time elapsed: 0.140s wall, 0.016s user + 0.000s system = 0.016s CPU (11.2%)

Start mod-gen.
W: Public-4008: Instance 'u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_div_pulse' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_div_pulse_delay' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[16:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trigger0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trigger1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_state' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[63:32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsLT inst u_ip_fifo/u_fifo_wr/N4 that is redundant to u_ip_fifo/N53
I: Removed bmsLT inst u_ip_fifo/u_fifo_rd/N4 that is redundant to u_ip_fifo/N82
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_single/cnt[19:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_force_trig/cnt[19:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_run/cnt[19:0] at 5 that is stuck at constant 0.
W: Public-4008: Instance 'u_spi_drive/next_state[2]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/next_state[3]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Removed GTP_DLATCH inst u_spi_drive/next_state[1] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_spi_drive/current_state[3:0] at 1 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.280s wall, 0.156s user + 0.000s system = 0.156s CPU (55.8%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.378s wall, 0.234s user + 0.000s system = 0.234s CPU (62.0%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_L_1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_L_1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/point_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/round_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/current_state[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/current_state[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/current_state[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_CE inst u_adc_rd/u_f_Sa_control/round_max[2] that is redundant to u_adc_rd/u_f_Sa_control/point_max[2]
I: Removed GTP_DFF_CE inst u_adc_rd/u_f_Sa_control/round_max[4] that is redundant to u_adc_rd/u_f_Sa_control/point_max[4]
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.059s wall, 0.016s user + 0.000s system = 0.016s CPU (26.4%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.640s wall, 0.328s user + 0.016s system = 0.344s CPU (53.7%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.081s wall, 0.047s user + 0.000s system = 0.047s CPU (57.6%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.050s wall, 0.016s user + 0.000s system = 0.016s CPU (31.3%)

W: Unable to honor max fanout constraint for gtp_inv driven net N4_1
W: Unable to honor max fanout constraint for gtp_inv driven net N4_1

Cell Usage:
GTP_APM_E1 (SIMD)           1 use
GTP_DFF_C                   154 uses
GTP_DFF_CE                  288 uses
GTP_DFF_E                    12 uses
GTP_DFF_P                    12 uses
GTP_DFF_PE                    4 uses
GTP_DLATCH                    4 uses
GTP_DLATCH_C                  1 use
GTP_DRM18K                    1 use
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT2                     64 uses
GTP_LUT3                     70 uses
GTP_LUT4                     68 uses
GTP_LUT5                    157 uses
GTP_LUT5CARRY               342 uses
GTP_LUT5M                    34 uses
GTP_PLL_E3                    1 use
GTP_ROM32X1                  25 uses

I/O ports: 42
GTP_INBUF                  23 uses
GTP_OUTBUF                 19 uses

Mapping Summary:
Total LUTs: 760 of 22560 (3.37%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 760
Total Registers: 470 of 33840 (1.39%)
Total Latches: 5

DRM18K:
Total DRM18K = 1.0 of 60 (1.67%)

APMs:
Total APMs = 0.50 of 40 (1.25%)

Total I/O ports = 42 of 226 (18.58%)


Overview of Control Sets:

Number of unique control sets : 30

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 5        | 1                 4
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 5        | 1                 4
  [6, 8)      | 1        | 1                 0
  [8, 10)     | 4        | 0                 4
  [10, 12)    | 6        | 0                 6
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 8        | 0                 8
--------------------------------------------------------------
  The maximum fanout: 157
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                166
  NO              YES               NO                 0
  YES             NO                NO                 12
  YES             NO                YES                292
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              4
  NO             YES             1
  YES            NO              0
  YES            YES             0
************************************************

Design 'top_module' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
Saving design to top_module_syn.vm
W: Public-4008: Instance 'u_spi_drive/r_data[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock top_module|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[2]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/spi_data_ready/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_spi_drive/next_state[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_otr_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'en_force_trig' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_data_ready' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_miso' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'state_change_flag' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_force_trig' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_run' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_single' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_cs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_mosi' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'trigger' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:5s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Sat Jun 29 23:55:05 2024
Action synthesize: Peak memory pool usage is 283 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:9s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:3s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:3s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sat Jun 29 23:55:06 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77795

Flattening design 'top_module'
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'u_spi_drive/r_data[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net clk_250m in design, driver pin CLKOUT0(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_adc_rd/ad_clk_10).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net clk_200m in design, driver pin CLKOUT1(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_adc_rd/u_f_Sa_control/N247).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_force_trig/N9_1.fsub_1/gateop, insts:25.
I: Infer CARRY group, base inst: u_force_trig/N10.lt_0/gateop, insts:15.
I: Infer CARRY group, base inst: u_force_trig/N18.lt_0/gateop, insts:14.
I: Infer CARRY group, base inst: u_force_trig/N22_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_spi_drive/N100_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_state_control/N2.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_state_control/N5.eq_0/gateop, insts:2.
I: Infer CARRY group, base inst: u_state_control/N191_10_1/gateop, insts:4.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N11.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N25.lt_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N32_1_1/gateop, insts:23.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N33.eq_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N272.lt_0/gateop, insts:10.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N287_1_1/gateop, insts:23.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N299_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N300.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N301.eq_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N337_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N358_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N364.lt_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N366.lt_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N384_1_0/gateop, insts:24.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N621_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_ip_fifo/u_fifo_rd/N25_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_ip_fifo/u_fifo_wr/N22_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N2_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N79_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N157.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N160.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N322_5.fsub_1/gateop, insts:11.
I: INST: "spi_data_ready_obuf/opit_1" has been packed in IOL "u_ip_fifo/spi_data_ready/opit_0" success.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0.5      | 40            | 2                  
| IOCKDLY               | 0        | 32            | 0                  
| FF                    | 462      | 33840         | 2                  
| LUT                   | 764      | 22560         | 4                  
| Distributed RAM       | 0        | 7568          | 0                  
| DLL                   | 0        | 8             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 1        | 60            | 2                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 42       | 226           | 19                 
| IOCKDIV               | 0        | 16            | 0                  
| IOCKGATE              | 0        | 16            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 4             | 25                 
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.02 sec.

Design 'top_module' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 0h:0m:4s
Action dev_map: CPU time elapsed is 0h:0m:2s
Action dev_map: Process CPU time elapsed is 0h:0m:2s
Current time: Sat Jun 29 23:55:09 2024
Action dev_map: Peak memory pool usage is 224 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:13s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:5s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:5s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sat Jun 29 23:55:09 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[0]} LOC=V6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[0]} LOC=V6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[1]} LOC=N11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[1]} LOC=N11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[2]} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[2]} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[3]} LOC=V8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[3]} LOC=V8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {en_force_trig} LOC=P8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {en_force_trig} LOC=P8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {meas_state[0]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 12)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
Executing : def_port {meas_state[0]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {meas_state[1]} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 13)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
Executing : def_port {meas_state[1]} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_data_ready} LOC=N7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_data_ready} LOC=N7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_miso} LOC=R5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 15)] | Port spi_miso has been placed at location R5, whose type is share pin.
Executing : def_port {spi_miso} LOC=R5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {state_change_flag} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 16)] | Port state_change_flag has been placed at location R8, whose type is share pin.
Executing : def_port {state_change_flag} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[0]} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 17)] | Port time_state[0] has been placed at location U13, whose type is share pin.
Executing : def_port {time_state[0]} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[1]} LOC=T6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[1]} LOC=T6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[2]} LOC=M11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[2]} LOC=M11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[3]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[3]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[4]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[4]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {adc_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_clk_ampl} LOC=M1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_clk_ampl} LOC=M1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_clk_time} LOC=U1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_clk_time} LOC=U1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_dt_ampl} LOC=M3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_dt_ampl} LOC=M3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_dt_time} LOC=U2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_dt_time} LOC=U2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_sw_ampl} LOC=T1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 36)] Object 'enc_sw_ampl' is dangling, which has no connection. it will be ignored.
Executing : def_port {enc_sw_ampl} LOC=T1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {enc_sw_time} LOC=P1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 37)] Object 'enc_sw_time' is dangling, which has no connection. it will be ignored.
Executing : def_port {enc_sw_time} LOC=P1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {key_auto} LOC=M5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 38)] Object 'key_auto' is dangling, which has no connection. it will be ignored.
Executing : def_port {key_auto} LOC=M5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {key_force_trig} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_force_trig} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_run} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_run} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_single} LOC=L6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_single} LOC=L6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_clk} LOC=N6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi_clk} LOC=N6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_cs} LOC=P7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi_cs} LOC=P7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_mosi} LOC=T5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 44)] | Port spi_mosi has been placed at location T5, whose type is share pin.
Executing : def_port {spi_mosi} LOC=T5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 NONE=TRUE
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 NONE=TRUE successfully
Executing : def_port {trigger} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {trigger} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_122_55.
Phase 1.1 1st GP placement started.
Design Utilization : 4%.
First map gop timing takes 0.06 sec
Worst slack after clock region global placement is 494165
Wirelength after clock region global placement is 4313 and checksum is FEACECC4F7CAAFD4.
1st GP placement takes 1.33 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_56_112.
Mapping instance clkbufg_1/gopclkbufg to USCM_56_113.
Clock placement takes 0.03 sec.

Wirelength after Pre Global Placement is 4313 and checksum is FEACECC4F7CAAFD4.
Pre global placement takes 1.39 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_141.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_118.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_7_150.
Placed fixed group with base inst ad_otr_1_obuf/opit_1 on IOL_7_117.
Placed fixed group with base inst adc_data_1_ibuf[0]/opit_1 on IOL_7_113.
Placed fixed group with base inst adc_data_1_ibuf[1]/opit_1 on IOL_7_114.
Placed fixed group with base inst adc_data_1_ibuf[2]/opit_1 on IOL_7_201.
Placed fixed group with base inst adc_data_1_ibuf[3]/opit_1 on IOL_7_202.
Placed fixed group with base inst adc_data_1_ibuf[4]/opit_1 on IOL_7_145.
Placed fixed group with base inst adc_data_1_ibuf[5]/opit_1 on IOL_7_146.
Placed fixed group with base inst adc_data_1_ibuf[6]/opit_1 on IOL_7_169.
Placed fixed group with base inst adc_data_1_ibuf[7]/opit_1 on IOL_7_170.
Placed fixed group with base inst adc_data_1_ibuf[8]/opit_1 on IOL_7_105.
Placed fixed group with base inst adc_data_1_ibuf[9]/opit_1 on IOL_7_106.
Placed fixed group with base inst ampl_state_obuf[0]/opit_1 on IOL_95_5.
Placed fixed group with base inst ampl_state_obuf[1]/opit_1 on IOL_195_5.
Placed fixed group with base inst ampl_state_obuf[2]/opit_1 on IOL_183_5.
Placed fixed group with base inst ampl_state_obuf[3]/opit_1 on IOL_123_5.
Placed fixed group with base inst en_force_trig_obuf/opit_1 on IOL_99_5.
Placed fixed group with base inst enc_clk_ampl_ibuf/opit_1 on IOL_7_82.
Placed fixed group with base inst enc_clk_time_ibuf/opit_1 on IOL_7_46.
Placed fixed group with base inst enc_dt_ampl_ibuf/opit_1 on IOL_7_81.
Placed fixed group with base inst enc_dt_time_ibuf/opit_1 on IOL_7_45.
Placed fixed group with base inst key_force_trig_ibuf/opit_1 on IOL_7_14.
Placed fixed group with base inst key_run_ibuf/opit_1 on IOL_7_13.
Placed fixed group with base inst key_single_ibuf/opit_1 on IOL_7_41.
Placed fixed group with base inst meas_state_obuf[0]/opit_1 on IOL_135_5.
Placed fixed group with base inst meas_state_obuf[1]/opit_1 on IOL_199_5.
Placed fixed group with base inst spi_clk_ibuf/opit_1 on IOL_83_6.
Placed fixed group with base inst spi_cs_ibuf/opit_1 on IOL_83_5.
Placed fixed group with base inst spi_data_ready_obuf/opit_1_OL on IOL_99_6.
Placed fixed group with base inst spi_miso_obuf/opit_1 on IOL_79_6.
Placed fixed group with base inst spi_mosi_ibuf/opit_1 on IOL_79_5.
Placed fixed group with base inst state_change_flag_obuf/opit_1 on IOL_135_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_131_5.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_19_249.
Placed fixed group with base inst time_state_obuf[0]/opit_1 on IOL_199_6.
Placed fixed group with base inst time_state_obuf[1]/opit_1 on IOL_95_6.
Placed fixed group with base inst time_state_obuf[2]/opit_1 on IOL_195_6.
Placed fixed group with base inst time_state_obuf[3]/opit_1 on IOL_183_6.
Placed fixed group with base inst time_state_obuf[4]/opit_1 on IOL_123_6.
Placed fixed group with base inst trigger_ibuf/opit_1 on IOL_7_53.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_56_112.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_56_113.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_122_55.
Placed fixed instance BKCL_auto_0 on BKCL_138_253.
Placed fixed instance BKCL_auto_1 on BKCL_138_1.
Placed fixed instance BKCL_auto_2 on BKCL_1_144.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 488208.
	7 iterations finished.
	Final slack 494166.
Super clustering done.
Design Utilization : 4%.
Worst slack after global placement is 495117
2nd GP placement takes 0.23 sec.

Wirelength after global placement is 4025 and checksum is 11DEA286C3C27DEB.
Global placement takes 0.23 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 4407 and checksum is AFBD371803386458.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 488208.
	7 iterations finished.
	Final slack 494166.
Super clustering done.
Design Utilization : 4%.
Worst slack after post global placement is 495085
3rd GP placement takes 0.39 sec.

Wirelength after post global placement is 3883 and checksum is BD8465EE13ED3EA7.
Post global placement takes 0.39 sec.

Phase 4 Legalization started.
The average distance in LP is 0.208639.
Wirelength after legalization is 4821 and checksum is 82043B0B4747645D.
Legalization takes 0.03 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 494532.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 4821 and checksum is 82043B0B4747645D.
Phase 5.2 DP placement started.
Legalized cost 494532.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 4821 and checksum is 82043B0B4747645D.
Timing-driven detailed placement takes 0.03 sec.

Worst slack is 494532, TNS after placement is 0.
Placement done.
Total placement takes 2.22 sec.
Finished placement.

Routing started.
Building routing graph takes 0.66 sec.
Worst slack is 494532, TNS before global route is 0.
Processing design graph takes 0.09 sec.
Total memory for routing:
	63.865838 M.
Total nets for routing : 1241.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 42 nets, it takes 0.00 sec.
Global routing takes 0.00 sec.
Total 1329 subnets.
    forward max bucket size 295 , backward 23.
        Unrouted nets 770 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.062500 sec.
    forward max bucket size 294 , backward 39.
        Unrouted nets 635 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.062500 sec.
    forward max bucket size 36 , backward 42.
        Unrouted nets 471 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.046875 sec.
    forward max bucket size 36 , backward 53.
        Unrouted nets 317 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 36 , backward 40.
        Unrouted nets 215 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 31 , backward 90.
        Unrouted nets 156 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 33 , backward 86.
        Unrouted nets 103 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 124.
        Unrouted nets 55 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 35 , backward 166.
        Unrouted nets 40 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 25.
        Unrouted nets 13 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 17.
        Unrouted nets 6 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 12.
        Unrouted nets 0 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
Detailed routing takes 11 iterations
I: Design net u_ip_fifo/N166 is routed by general path.
C: Route-2036: The clock path from u_ip_fifo/N166/gateop:Z to spi_data_ready_obuf/opit_1_OL:SYSCLK is routed by SRB.
Detailed routing takes 0.28 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.02 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.06 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.03 sec.
Used SRB routing arc is 8860.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 1.42 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0.5      | 40            | 2                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 158      | 3748          | 5                  
|   FF                     | 272      | 22488         | 2                  
|   LUT                    | 497      | 14992         | 4                  
|   LUT-FF pairs           | 95       | 14992         | 1                  
| Use of CLMS              | 80       | 1892          | 5                  
|   FF                     | 190      | 11352         | 2                  
|   LUT                    | 267      | 7568          | 4                  
|   LUT-FF pairs           | 59       | 7568          | 1                  
|   Distributed RAM        | 0        | 7568          | 0                  
| Use of CRYSTAL           | 0        | 4             | 0                  
| Use of DLL               | 0        | 8             | 0                  
| Use of DQSL              | 0        | 12            | 0                  
| Use of DRM               | 1        | 60            | 2                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 69       | 3480          | 2                  
| Use of IO                | 42       | 226           | 19                 
|   IOBD                   | 9        | 57            | 16                 
|   IOBR                   | 3        | 12            | 25                 
|   IOBS                   | 30       | 157           | 20                 
| Use of IOCKDIV           | 0        | 16            | 0                  
| Use of IOCKDLY           | 0        | 32            | 0                  
| Use of IOCKGATE          | 0        | 16            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                  
| Use of IOL               | 42       | 308           | 14                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 4             | 25                 
| Use of PREGMUX_TEST      | 0        | 4             | 0                  
| Use of RCKB              | 0        | 16            | 0                  
|  RCKB dataused           | 0        | 16            | 0                  
| Use of RCKBMUX_TEST      | 0        | 8             | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 2        | 30            | 7                  
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 8             | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'top_module' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:14s
Action pnr: CPU time elapsed is 0h:0m:8s
Action pnr: Process CPU time elapsed is 0h:0m:8s
Current time: Sat Jun 29 23:55:22 2024
Action pnr: Peak memory pool usage is 814 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:27s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:13s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:13s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sat Jun 29 23:55:22 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock top_module|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'spi_data_ready_obuf/opit_1_OL/SYSCLK' (gopOBUFIOLQ.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[2]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_spi_drive/next_state[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_otr_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'en_force_trig' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_data_ready' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_miso' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'state_change_flag' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_force_trig' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_run' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_single' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_cs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_mosi' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'trigger' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:6s
Action report_timing: CPU time elapsed is 0h:0m:4s
Action report_timing: Process CPU time elapsed is 0h:0m:4s
Current time: Sat Jun 29 23:55:28 2024
Action report_timing: Peak memory pool usage is 832 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:33s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:17s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:17s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sat Jun 29 23:55:28 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.140625 sec.
Generating architecture configuration.
The bitstream file is "D:/pango/MyProject/oscillosope/prj/generate_bitstream/top_module.sbit"
Generate programming file takes 1.765625 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:7s
Action gen_bit_stream: CPU time elapsed is 0h:0m:4s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:4s
Current time: Sat Jun 29 23:55:34 2024
Action gen_bit_stream: Peak memory pool usage is 401 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:40s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:21s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:21s
Process "Generate Bitstream" done.
Process exit normally.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:02
Loading the device ...
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 111)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 118)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 153)] | Port time_state[0] has been placed at location U13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 174)] | Port spi_miso has been placed at location R5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 248)] | Port spi_mosi has been placed at location T5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 258)] | Port state_change_flag has been placed at location R8, whose type is share pin.
Open UCE successfully.
Current device : PGL25G-6MBG324
File "D:/pango/MyProject/oscillosope/rtl/output_shaping.v" has been added to project successfully. 
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/output_shaping.v". 
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/output_shaping.v". 
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/output_shaping.v". 
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/top_module.v". 


Process "Compile" started.
Current time: Sun Jun 30 00:22:44 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
License checkout: fabric_ads from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
W: Flow-4058: The device information PGL25G-6FBG256 of IP 'D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.idf' is not the same as the current project.
W: Flow-4058: The device information PGL25G-6FBG256 of IP 'D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.idf' is not the same as the current project.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/adc_rd.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/adc_rd.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 1)] Analyzing module adc_rd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/adc_rd.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/data_packing.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/data_packing.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/data_packing.v(line number: 1)] Analyzing module data_packing (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/data_packing.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/encoder_drive.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/encoder_drive.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Analyzing module encoder_drive (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/encoder_drive.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 1)] Analyzing module f_Sa_control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_rd.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/fifo_rd.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/fifo_rd.v(line number: 1)] Analyzing module fifo_rd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_rd.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_wr.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/fifo_wr.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 1)] Analyzing module fifo_wr (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_wr.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/ip_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/ip_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 1)] Analyzing module ip_fifo (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/ip_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/key_debounce.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/key_debounce.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Analyzing module key_debounce (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/key_debounce.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 1)] Analyzing module spi_drive (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/state_control.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/state_control.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 1)] Analyzing module state_control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/state_control.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/top_module.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/top_module.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 1)] Analyzing module top_module (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/top_module.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/force_trig.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/force_trig.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/force_trig.v(line number: 1)] Analyzing module force_trig (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/force_trig.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_measure.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/f_measure.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 1)] Analyzing module f_measure (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_measure.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/divider_32.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/divider_32.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 1)] Analyzing module divider_32 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/divider_32.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/output_shaping.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/output_shaping.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/output_shaping.v(line number: 1)] Analyzing module output_shaping (library work)
W: Verilog-2015: [D:/pango/MyProject/oscillosope/rtl/output_shaping.v(line number: 9)] gate_set is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/output_shaping.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Analyzing module ipml_fifo_ctrl_v1_4_async_fifo (library work)
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 52)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 54)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 65)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 67)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Analyzing module ipml_sdpram_v1_6_async_fifo (library work)
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 306)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 307)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 310)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 314)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 318)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 322)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 326)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 327)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 330)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 331)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 334)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 335)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 338)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 339)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 342)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 343)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 346)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 347)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 355)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 359)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 363)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 367)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 371)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 372)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 375)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 376)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 380)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 381)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 384)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 385)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 388)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 389)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 392)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 393)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 402)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 403)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 407)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 412)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 413)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Analyzing module ipml_fifo_v1_7_async_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Analyzing module async_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v successfully.
I: Module "top_module" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.351s wall, 0.000s user + 0.016s system = 0.016s CPU (1.2%)

Start rtl-elaborate.
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 1)] Elaborating module top_module
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 56)] Elaborating instance u_output_shaping
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/output_shaping.v(line number: 1)] Elaborating module output_shaping
I: Module instance {top_module/u_output_shaping} parameter value:
    gate_set_max = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 64)] Elaborating instance u_f_measure
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 1)] Elaborating module f_measure
I: Module instance {top_module/u_f_measure} parameter value:
    F_STANDARD = 32'b00001110111001101011001010000000
    en_pulse_max = 32'b00000000000000011110100001001000
    gate_set_max = 32'b00000000000000001111010000100100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 150)] Elaborating instance u_divider_32
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 1)] Elaborating module divider_32
I: Module instance {top_module/u_f_measure/u_divider_32} parameter value:
    div_max = 32'b00000000000000000000000000100000
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 64)] Width mismatch between port f_st_re_div_32 and signal bound to it for instantiated module f_measure
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 72)] Elaborating instance u_force_trig
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/force_trig.v(line number: 1)] Elaborating module force_trig
I: Module instance {top_module/u_force_trig} parameter value:
    TIME_500ms = 5'b00000
    TIME_200ms = 5'b00001
    TIME_100ms = 5'b00010
    TIME_50ms = 5'b00011
    TIME_20ms = 5'b00100
    TIME_10ms = 5'b00101
    TIME_5ms = 5'b00110
    TIME_2ms = 5'b00111
    TIME_1ms = 5'b01000
    TIME_500us = 5'b01001
    TIME_200us = 5'b01010
    TIME_100us = 5'b01011
    TIME_50us = 5'b01100
    TIME_20us = 5'b01101
    TIME_10us = 5'b01110
    TIME_5us = 5'b01111
    TIME_2us = 5'b10000
    TIME_1us = 5'b10001
    TIME_500ns = 5'b10010
    TIME_200ns = 5'b10011
    TIME_100ns = 5'b10100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 82)] Elaborating instance u_ip_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 1)] Elaborating module ip_fifo
I: Module instance {top_module/u_ip_fifo} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    RUN = 2'b00
    SINGLE = 2'b01
    PAUSE = 2'b10
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Elaborating instance u_async_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Elaborating module async_fifo
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 162)] Elaborating instance U_ipml_fifo_async_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Elaborating module ipml_fifo_v1_7_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 91)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Elaborating module ipml_sdpram_v1_6_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 467)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 479)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 480)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 615)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 675)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 676)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 677)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 679)] Case condition never applies
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 119)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Elaborating module ipml_fifo_ctrl_v1_4_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 201)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Width mismatch between port wr_data and signal bound to it for instantiated module async_fifo
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Width mismatch between port rd_data and signal bound to it for instantiated module async_fifo
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 166)] Elaborating instance u_fifo_wr
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 1)] Elaborating module fifo_wr
I: Module instance {top_module/u_ip_fifo/u_fifo_wr} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 166)] Width mismatch between port fifo_wr_data and signal bound to it for instantiated module fifo_wr
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 182)] Elaborating instance u_fifo_rd
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/fifo_rd.v(line number: 1)] Elaborating module fifo_rd
I: Module instance {top_module/u_ip_fifo/u_fifo_rd} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 102)] Elaborating instance u_adc_rd
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 1)] Elaborating module adc_rd
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 58)] Elaborating instance u_data_packing
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/data_packing.v(line number: 1)] Elaborating module data_packing
I: Module instance {top_module/u_adc_rd/u_data_packing} parameter value:
    REAL_SIGN_H = 3'b000
    REAL_SIGN_L = 3'b111
    EQUI_SIGN_H = 3'b000
    EQUI_SIGN_L = 3'b000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 71)] Elaborating instance u_f_Sa_control
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 1)] Elaborating module f_Sa_control
I: Module instance {top_module/u_adc_rd/u_f_Sa_control} parameter value:
    ADC_F = 32'b00001011111010111100001000000000
    REAL_F_MIN = 32'b00000000000000000000000000101000
    REAL_F_DIV = 32'b00000000010011000100101101000000
    EQUI_F_MAX = 32'b00000000000011110100001001000000
    EQUI_F_DIV = 32'b00000000000000000000000011001000
    TIME_500ms = 5'b00000
    TIME_200ms = 5'b00001
    TIME_100ms = 5'b00010
    TIME_50ms = 5'b00011
    TIME_20ms = 5'b00100
    TIME_10ms = 5'b00101
    TIME_5ms = 5'b00110
    TIME_2ms = 5'b00111
    TIME_1ms = 5'b01000
    TIME_500us = 5'b01001
    TIME_200us = 5'b01010
    TIME_100us = 5'b01011
    TIME_50us = 5'b01100
    TIME_20us = 5'b01101
    TIME_10us = 5'b01110
    TIME_5us = 5'b01111
    TIME_2us = 5'b10000
    TIME_1us = 5'b10001
    TIME_500ns = 5'b10010
    TIME_200ns = 5'b10011
    TIME_100ns = 5'b10100
W: Verilog-2042: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 116)] real 1999999.000000 rounded to int 1999999, which maybe cause simulation mismatch
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 123)] Elaborating instance u_spi_drive
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 1)] Elaborating module spi_drive
I: Module instance {top_module/u_spi_drive} parameter value:
    IDLE = 32'b00000000000000000000000000000000
    TRANSFORM = 32'b00000000000000000000000000000001
    DATA_LEN = 32'b00000000000000000000000000001000
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    DATA_BIT_TOTAL = 32'b00000000000000000000000010100000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 136)] Elaborating instance u_state_control
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 1)] Elaborating module state_control
I: Module instance {top_module/u_state_control} parameter value:
    RUN = 2'b00
    SINGLE = 2'b01
    PAUSE = 2'b10
    TIME_STATE_MAX = 5'b10100
    TIME_STATE_MIN = 5'b00011
    AMPL_STATE_MAX = 4'b1000
    AMPL_STATE_MIN = 4'b0001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 78)] Elaborating instance u_key_debounce_single
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_single} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 86)] Elaborating instance u_key_debounce_run
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_run} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 183)] Elaborating instance u_encoder_drive_time
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Elaborating module encoder_drive
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 252)] Elaborating instance u_encoder_drive_ampl
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Elaborating module encoder_drive
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 280)] Elaborating instance u_key_debounce_force_trig
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_force_trig} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 160)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 232)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 119)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 140)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 141)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2036: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 102)] Net ad_otr_1 connected to input port of module instance top_module.u_adc_rd has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.033s wall, 0.016s user + 0.016s system = 0.031s CPU (95.9%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.040s wall, 0.031s user + 0.000s system = 0.031s CPU (77.8%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 33)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 41)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 15)] Latch is generated for signal spi_data_ready, possible missing assignment in an if or case statement.
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 9)] Feedback mux created for signal 'Sa_clk'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 12)] Feedback mux created for signal 'time_state0'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 12)] Feedback mux created for signal 'fifo_wr_data'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
I: Removed inst spi_clk3 that is redundant to spi_clk1.
I: Removed inst spi_clk2 that is redundant to spi_clk0.
Executing : rtl-infer successfully. Time elapsed: 0.422s wall, 0.281s user + 0.109s system = 0.391s CPU (92.6%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.042s wall, 0.031s user + 0.000s system = 0.031s CPU (74.2%)

Start FSM inference.
I: FSM meas_state_fsm[1:0] inferred.
FSM meas_state_fsm[1:0] STG:
Number of reachable states: 3
Input nets: key_filter_run_neg key_filter_single_neg 
S0(00)-->S0(00): 00
S1(01)-->S1(01): 0x
S0(00)-->S2(10): 1x
S1(01)-->S2(10): 1x
S2(10)-->S0(00): 1x
S2(10)-->S2(10): 00
S0(00)-->S1(01): 01
S2(10)-->S1(01): 01

Executing : FSM inference successfully. Time elapsed: 0.012s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N76 (bmsWIDEMUX).
I: Constant propagation done on N65 (bmsPMUX).
I: Constant propagation done on N191_1 (bmsPMUX).
I: Constant propagation done on N203_1 (bmsPMUX).
I: Constant propagation done on N215_2 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N97 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N3204_1 (bmsWIDEMUX).
I: Constant propagation done on N2536 (bmsWIDEMUX).
I: Constant propagation done on N2156 (bmsWIDEMUX).
I: Constant propagation done on N2953 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.080s wall, 0.031s user + 0.000s system = 0.031s CPU (39.2%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Sun Jun 30 00:22:47 2024
Action compile: Peak memory pool usage is 146 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Sun Jun 30 00:22:47 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
License checkout: fabric_ads from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77795

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 111)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 118)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 153)] | Port time_state[0] has been placed at location U13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 174)] | Port spi_miso has been placed at location R5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 248)] | Port spi_mosi has been placed at location T5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 258)] | Port state_change_flag has been placed at location R8, whose type is share pin.
Constraint check end.

C: SDC-2025: Clock source 'n:u_spi_drive/N297' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ip_fifo/N159' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ip_fifo/N166' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name top_module|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top_module|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top_module|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top_module|sys_clk successfully.
C: SDC-2025: Clock source 'n:u_pll_clk/clkout1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1 successfully.
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 successfully.
C: SDC-2025: Clock source 'n:u_pll_clk/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0 successfully.
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 successfully.
Start pre-mapping.
I: Removed bmsMULT inst N808 that is redundant to N621
I: Removed bmsMULT inst N995 that is redundant to N621
I: Removed bmsMULT inst N434 that is redundant to N247
I: Constant propagation done on u_adc_rd/u_f_Sa_control/N3207 (bmsWIDEMUX).
I: Constant propagation done on u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Encoding type of FSM 'meas_state_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'meas_state_fsm[1:0]':
I: from  u_state_control/meas_state[1] u_state_control/meas_state[0]
I: to  u_state_control/meas_state_reg[2] u_state_control/meas_state_reg[1] u_state_control/meas_state_reg[0]
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Constant propagation done on u_state_control/N216 (bmsREDOR).
I: Constant propagation done on u_state_control/meas_state_fsm[1:0]_10 (bmsREDOR).
W: Removed bmsWIDEDFFCPE inst ad_data_H_1[7:0] at 5 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_data_packing/ad_data_H_1[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst Sa_cd_max[23:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/Sa_cd_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst clk_max[23:0] at 1 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/clk_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst dclk_max[23:0] at 15 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/dclk_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst point_max[7:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/point_max[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst round_max[7:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/round_max[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFRSE inst fifo_wr_data[9:0] at 8 that is stuck at constant 0.
Executing : pre-mapping successfully. Time elapsed: 0.132s wall, 0.062s user + 0.000s system = 0.062s CPU (47.4%)

Start mod-gen.
W: Public-4008: Instance 'u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_div_pulse' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_div_pulse_delay' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[16:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trigger0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trigger1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_state' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[63:32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsLT inst u_ip_fifo/u_fifo_rd/N4 that is redundant to u_ip_fifo/N82
I: Removed bmsLT inst u_ip_fifo/u_fifo_wr/N4 that is redundant to u_ip_fifo/N53
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_single/cnt[19:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_force_trig/cnt[19:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_run/cnt[19:0] at 5 that is stuck at constant 0.
W: Public-4008: Instance 'u_spi_drive/next_state[2]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/next_state[3]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Removed GTP_DLATCH inst u_spi_drive/next_state[1] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_spi_drive/current_state[3:0] at 1 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.282s wall, 0.172s user + 0.000s system = 0.172s CPU (60.9%)

Start logic-optimization.
W: Removed bmsWIDEDFFCPE inst u_output_shaping/gate_set_cnt[3:0] at 3 that is stuck at constant 0.
Executing : logic-optimization successfully. Time elapsed: 0.392s wall, 0.328s user + 0.016s system = 0.344s CPU (87.8%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_L_1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_L_1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/point_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/round_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_output_shaping/gate_set_cnt[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/current_state[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/current_state[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/current_state[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_CE inst u_adc_rd/u_f_Sa_control/round_max[2] that is redundant to u_adc_rd/u_f_Sa_control/point_max[2]
I: Removed GTP_DFF_CE inst u_adc_rd/u_f_Sa_control/round_max[4] that is redundant to u_adc_rd/u_f_Sa_control/point_max[4]
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.058s wall, 0.047s user + 0.000s system = 0.047s CPU (80.3%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.629s wall, 0.359s user + 0.016s system = 0.375s CPU (59.6%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.083s wall, 0.031s user + 0.000s system = 0.031s CPU (37.7%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.049s wall, 0.031s user + 0.000s system = 0.031s CPU (64.2%)

W: Unable to honor max fanout constraint for gtp_inv driven net N4_1
W: Unable to honor max fanout constraint for gtp_inv driven net N4_1

Cell Usage:
GTP_APM_E1 (SIMD)           1 use
GTP_DFF_C                   154 uses
GTP_DFF_CE                  292 uses
GTP_DFF_E                    12 uses
GTP_DFF_P                    12 uses
GTP_DFF_PE                    4 uses
GTP_DLATCH                    4 uses
GTP_DLATCH_C                  1 use
GTP_DRM18K                    1 use
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT2                     65 uses
GTP_LUT3                     73 uses
GTP_LUT4                     69 uses
GTP_LUT5                    154 uses
GTP_LUT5CARRY               342 uses
GTP_LUT5M                    35 uses
GTP_PLL_E3                    1 use
GTP_ROM32X1                  25 uses

I/O ports: 42
GTP_INBUF                  23 uses
GTP_OUTBUF                 19 uses

Mapping Summary:
Total LUTs: 763 of 22560 (3.38%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 763
Total Registers: 474 of 33840 (1.40%)
Total Latches: 5

DRM18K:
Total DRM18K = 1.0 of 60 (1.67%)

APMs:
Total APMs = 0.50 of 40 (1.25%)

Total I/O ports = 42 of 226 (18.58%)


Overview of Control Sets:

Number of unique control sets : 31

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 5        | 1                 4
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 6        | 1                 5
  [6, 8)      | 1        | 1                 0
  [8, 10)     | 4        | 0                 4
  [10, 12)    | 6        | 0                 6
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 8        | 0                 8
--------------------------------------------------------------
  The maximum fanout: 157
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                166
  NO              YES               NO                 0
  YES             NO                NO                 12
  YES             NO                YES                296
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              4
  NO             YES             1
  YES            NO              0
  YES            YES             0
************************************************

Design 'top_module' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
Saving design to top_module_syn.vm
W: Public-4008: Instance 'u_spi_drive/r_data[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock top_module|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[2]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/spi_data_ready/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_spi_drive/next_state[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_otr_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'en_force_trig' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_data_ready' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_miso' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'state_change_flag' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_force_trig' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_run' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_single' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_cs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_mosi' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'trigger' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:6s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Sun Jun 30 00:22:53 2024
Action synthesize: Peak memory pool usage is 282 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:10s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:3s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:3s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sun Jun 30 00:22:53 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77795

Flattening design 'top_module'
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'u_spi_drive/r_data[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net clk_250m in design, driver pin CLKOUT0(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_adc_rd/ad_clk_10).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net clk_200m in design, driver pin CLKOUT1(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_adc_rd/u_f_Sa_control/N247).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_force_trig/N9_1.fsub_1/gateop, insts:25.
I: Infer CARRY group, base inst: u_force_trig/N10.lt_0/gateop, insts:15.
I: Infer CARRY group, base inst: u_force_trig/N18.lt_0/gateop, insts:14.
I: Infer CARRY group, base inst: u_force_trig/N22_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_spi_drive/N100_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_state_control/N2.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_state_control/N5.eq_0/gateop, insts:2.
I: Infer CARRY group, base inst: u_state_control/N191_10_1/gateop, insts:4.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N11.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N25.lt_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N32_1_1/gateop, insts:23.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N33.eq_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N272.lt_0/gateop, insts:10.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N287_1_1/gateop, insts:23.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N299_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N300.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N301.eq_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N337_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N358_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N364.lt_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N366.lt_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N384_1_0/gateop, insts:24.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N621_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_ip_fifo/u_fifo_rd/N25_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_ip_fifo/u_fifo_wr/N22_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N2_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N79_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N157.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N160.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N322_5.fsub_1/gateop, insts:11.
I: INST: "spi_data_ready_obuf/opit_1" has been packed in IOL "u_ip_fifo/spi_data_ready/opit_0" success.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0.5      | 40            | 2                  
| IOCKDLY               | 0        | 32            | 0                  
| FF                    | 466      | 33840         | 2                  
| LUT                   | 767      | 22560         | 4                  
| Distributed RAM       | 0        | 7568          | 0                  
| DLL                   | 0        | 8             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 1        | 60            | 2                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 42       | 226           | 19                 
| IOCKDIV               | 0        | 16            | 0                  
| IOCKGATE              | 0        | 16            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 4             | 25                 
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.06 sec.

Design 'top_module' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:6s
Action dev_map: CPU time elapsed is 0h:0m:2s
Action dev_map: Process CPU time elapsed is 0h:0m:2s
Current time: Sun Jun 30 00:22:58 2024
Action dev_map: Peak memory pool usage is 222 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:16s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:5s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:5s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sun Jun 30 00:22:59 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[0]} LOC=V6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[0]} LOC=V6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[1]} LOC=N11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[1]} LOC=N11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[2]} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[2]} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[3]} LOC=V8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[3]} LOC=V8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {en_force_trig} LOC=P8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {en_force_trig} LOC=P8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {meas_state[0]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 12)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
Executing : def_port {meas_state[0]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {meas_state[1]} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 13)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
Executing : def_port {meas_state[1]} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_data_ready} LOC=N7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_data_ready} LOC=N7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_miso} LOC=R5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 15)] | Port spi_miso has been placed at location R5, whose type is share pin.
Executing : def_port {spi_miso} LOC=R5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {state_change_flag} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 16)] | Port state_change_flag has been placed at location R8, whose type is share pin.
Executing : def_port {state_change_flag} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[0]} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 17)] | Port time_state[0] has been placed at location U13, whose type is share pin.
Executing : def_port {time_state[0]} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[1]} LOC=T6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[1]} LOC=T6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[2]} LOC=M11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[2]} LOC=M11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[3]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[3]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[4]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[4]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {adc_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_clk_ampl} LOC=M1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_clk_ampl} LOC=M1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_clk_time} LOC=U1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_clk_time} LOC=U1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_dt_ampl} LOC=M3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_dt_ampl} LOC=M3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_dt_time} LOC=U2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_dt_time} LOC=U2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_sw_ampl} LOC=T1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 36)] Object 'enc_sw_ampl' is dangling, which has no connection. it will be ignored.
Executing : def_port {enc_sw_ampl} LOC=T1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {enc_sw_time} LOC=P1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 37)] Object 'enc_sw_time' is dangling, which has no connection. it will be ignored.
Executing : def_port {enc_sw_time} LOC=P1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {key_auto} LOC=M5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 38)] Object 'key_auto' is dangling, which has no connection. it will be ignored.
Executing : def_port {key_auto} LOC=M5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {key_force_trig} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_force_trig} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_run} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_run} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_single} LOC=L6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_single} LOC=L6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_clk} LOC=N6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi_clk} LOC=N6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_cs} LOC=P7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi_cs} LOC=P7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_mosi} LOC=T5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 44)] | Port spi_mosi has been placed at location T5, whose type is share pin.
Executing : def_port {spi_mosi} LOC=T5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 NONE=TRUE
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 NONE=TRUE successfully
Executing : def_port {trigger} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {trigger} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_122_55.
Phase 1.1 1st GP placement started.
Design Utilization : 4%.
First map gop timing takes 0.05 sec
Worst slack after clock region global placement is 494595
Wirelength after clock region global placement is 4473 and checksum is 2051EB4D1AB65E08.
1st GP placement takes 1.41 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_56_112.
Mapping instance clkbufg_1/gopclkbufg to USCM_56_113.
Clock placement takes 0.03 sec.

Wirelength after Pre Global Placement is 4473 and checksum is 2051EB4D1AB65E08.
Pre global placement takes 1.52 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_141.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_118.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_7_150.
Placed fixed group with base inst ad_otr_1_obuf/opit_1 on IOL_7_117.
Placed fixed group with base inst adc_data_1_ibuf[0]/opit_1 on IOL_7_113.
Placed fixed group with base inst adc_data_1_ibuf[1]/opit_1 on IOL_7_114.
Placed fixed group with base inst adc_data_1_ibuf[2]/opit_1 on IOL_7_201.
Placed fixed group with base inst adc_data_1_ibuf[3]/opit_1 on IOL_7_202.
Placed fixed group with base inst adc_data_1_ibuf[4]/opit_1 on IOL_7_145.
Placed fixed group with base inst adc_data_1_ibuf[5]/opit_1 on IOL_7_146.
Placed fixed group with base inst adc_data_1_ibuf[6]/opit_1 on IOL_7_169.
Placed fixed group with base inst adc_data_1_ibuf[7]/opit_1 on IOL_7_170.
Placed fixed group with base inst adc_data_1_ibuf[8]/opit_1 on IOL_7_105.
Placed fixed group with base inst adc_data_1_ibuf[9]/opit_1 on IOL_7_106.
Placed fixed group with base inst ampl_state_obuf[0]/opit_1 on IOL_95_5.
Placed fixed group with base inst ampl_state_obuf[1]/opit_1 on IOL_195_5.
Placed fixed group with base inst ampl_state_obuf[2]/opit_1 on IOL_183_5.
Placed fixed group with base inst ampl_state_obuf[3]/opit_1 on IOL_123_5.
Placed fixed group with base inst en_force_trig_obuf/opit_1 on IOL_99_5.
Placed fixed group with base inst enc_clk_ampl_ibuf/opit_1 on IOL_7_82.
Placed fixed group with base inst enc_clk_time_ibuf/opit_1 on IOL_7_46.
Placed fixed group with base inst enc_dt_ampl_ibuf/opit_1 on IOL_7_81.
Placed fixed group with base inst enc_dt_time_ibuf/opit_1 on IOL_7_45.
Placed fixed group with base inst key_force_trig_ibuf/opit_1 on IOL_7_14.
Placed fixed group with base inst key_run_ibuf/opit_1 on IOL_7_13.
Placed fixed group with base inst key_single_ibuf/opit_1 on IOL_7_41.
Placed fixed group with base inst meas_state_obuf[0]/opit_1 on IOL_135_5.
Placed fixed group with base inst meas_state_obuf[1]/opit_1 on IOL_199_5.
Placed fixed group with base inst spi_clk_ibuf/opit_1 on IOL_83_6.
Placed fixed group with base inst spi_cs_ibuf/opit_1 on IOL_83_5.
Placed fixed group with base inst spi_data_ready_obuf/opit_1_OL on IOL_99_6.
Placed fixed group with base inst spi_miso_obuf/opit_1 on IOL_79_6.
Placed fixed group with base inst spi_mosi_ibuf/opit_1 on IOL_79_5.
Placed fixed group with base inst state_change_flag_obuf/opit_1 on IOL_135_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_131_5.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_19_249.
Placed fixed group with base inst time_state_obuf[0]/opit_1 on IOL_199_6.
Placed fixed group with base inst time_state_obuf[1]/opit_1 on IOL_95_6.
Placed fixed group with base inst time_state_obuf[2]/opit_1 on IOL_195_6.
Placed fixed group with base inst time_state_obuf[3]/opit_1 on IOL_183_6.
Placed fixed group with base inst time_state_obuf[4]/opit_1 on IOL_123_6.
Placed fixed group with base inst trigger_ibuf/opit_1 on IOL_7_53.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_56_112.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_56_113.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_122_55.
Placed fixed instance BKCL_auto_0 on BKCL_138_253.
Placed fixed instance BKCL_auto_1 on BKCL_138_1.
Placed fixed instance BKCL_auto_2 on BKCL_1_144.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 488208.
	7 iterations finished.
	Final slack 494166.
Super clustering done.
Design Utilization : 4%.
Worst slack after global placement is 495117
2nd GP placement takes 0.19 sec.

Wirelength after global placement is 3795 and checksum is 478DA3E7F46EFB4C.
Global placement takes 0.19 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 4242 and checksum is 4F7531EB752136EE.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 488208.
	7 iterations finished.
	Final slack 494166.
Super clustering done.
Design Utilization : 4%.
Worst slack after post global placement is 495117
3rd GP placement takes 0.27 sec.

Wirelength after post global placement is 4014 and checksum is D0B0E30C6B5107EE.
Post global placement takes 0.27 sec.

Phase 4 Legalization started.
The average distance in LP is 0.209076.
Wirelength after legalization is 4769 and checksum is 6EF355200C6D3845.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 494496.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 4769 and checksum is 6EF355200C6D3845.
Phase 5.2 DP placement started.
Legalized cost 494496.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 4769 and checksum is 6EF355200C6D3845.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 494496, TNS after placement is 0.
Placement done.
Total placement takes 2.12 sec.
Finished placement.

Routing started.
Building routing graph takes 0.73 sec.
Worst slack is 494496, TNS before global route is 0.
Processing design graph takes 0.17 sec.
Total memory for routing:
	63.869092 M.
Total nets for routing : 1248.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 5 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 3 processed 46 nets, it takes 0.05 sec.
Global routing takes 0.06 sec.
Total 1334 subnets.
    forward max bucket size 295 , backward 23.
        Unrouted nets 785 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.109375 sec.
    forward max bucket size 294 , backward 36.
        Unrouted nets 650 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.078125 sec.
    forward max bucket size 215 , backward 32.
        Unrouted nets 499 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.062500 sec.
    forward max bucket size 25 , backward 37.
        Unrouted nets 332 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.046875 sec.
    forward max bucket size 27 , backward 39.
        Unrouted nets 231 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.031250 sec.
    forward max bucket size 24 , backward 58.
        Unrouted nets 156 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.031250 sec.
    forward max bucket size 26 , backward 69.
        Unrouted nets 107 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 28 , backward 55.
        Unrouted nets 74 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 25 , backward 39.
        Unrouted nets 40 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.031250 sec.
    forward max bucket size 27 , backward 18.
        Unrouted nets 29 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 24 , backward 26.
        Unrouted nets 22 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 14.
        Unrouted nets 9 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 15.
        Unrouted nets 5 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 10.
        Unrouted nets 2 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 8.
        Unrouted nets 0 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
Detailed routing takes 14 iterations
I: Design net u_ip_fifo/N166 is routed by general path.
C: Route-2036: The clock path from u_ip_fifo/N166/gateop:Z to spi_data_ready_obuf/opit_1_OL:SYSCLK is routed by SRB.
Detailed routing takes 0.44 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.09 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.06 sec.
Used SRB routing arc is 8796.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 1.83 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0.5      | 40            | 2                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 167      | 3748          | 5                  
|   FF                     | 288      | 22488         | 2                  
|   LUT                    | 525      | 14992         | 4                  
|   LUT-FF pairs           | 107      | 14992         | 1                  
| Use of CLMS              | 77       | 1892          | 5                  
|   FF                     | 178      | 11352         | 2                  
|   LUT                    | 242      | 7568          | 4                  
|   LUT-FF pairs           | 51       | 7568          | 1                  
|   Distributed RAM        | 0        | 7568          | 0                  
| Use of CRYSTAL           | 0        | 4             | 0                  
| Use of DLL               | 0        | 8             | 0                  
| Use of DQSL              | 0        | 12            | 0                  
| Use of DRM               | 1        | 60            | 2                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 73       | 3480          | 3                  
| Use of IO                | 42       | 226           | 19                 
|   IOBD                   | 9        | 57            | 16                 
|   IOBR                   | 3        | 12            | 25                 
|   IOBS                   | 30       | 157           | 20                 
| Use of IOCKDIV           | 0        | 16            | 0                  
| Use of IOCKDLY           | 0        | 32            | 0                  
| Use of IOCKGATE          | 0        | 16            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                  
| Use of IOL               | 42       | 308           | 14                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 4             | 25                 
| Use of PREGMUX_TEST      | 0        | 4             | 0                  
| Use of RCKB              | 0        | 16            | 0                  
|  RCKB dataused           | 0        | 16            | 0                  
| Use of RCKBMUX_TEST      | 0        | 8             | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 2        | 30            | 7                  
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 8             | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'top_module' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:13s
Action pnr: CPU time elapsed is 0h:0m:9s
Action pnr: Process CPU time elapsed is 0h:0m:9s
Current time: Sun Jun 30 00:23:11 2024
Action pnr: Peak memory pool usage is 815 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:29s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:14s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:14s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sun Jun 30 00:23:12 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock top_module|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'spi_data_ready_obuf/opit_1_OL/SYSCLK' (gopOBUFIOLQ.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[2]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_spi_drive/next_state[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_otr_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'en_force_trig' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_data_ready' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_miso' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'state_change_flag' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_force_trig' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_run' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_single' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_cs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_mosi' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'trigger' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:6s
Action report_timing: CPU time elapsed is 0h:0m:4s
Action report_timing: Process CPU time elapsed is 0h:0m:4s
Current time: Sun Jun 30 00:23:17 2024
Action report_timing: Peak memory pool usage is 832 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:35s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:18s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:18s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sun Jun 30 00:23:18 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.171875 sec.
Generating architecture configuration.
The bitstream file is "D:/pango/MyProject/oscillosope/prj/generate_bitstream/top_module.sbit"
Generate programming file takes 2.078125 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:6s
Action gen_bit_stream: CPU time elapsed is 0h:0m:4s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:4s
Current time: Sun Jun 30 00:23:23 2024
Action gen_bit_stream: Peak memory pool usage is 402 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:41s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:22s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:22s
Process "Generate Bitstream" done.
Process exit normally.
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/output_shaping.v". 
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Sun Jun 30 00:27:42 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
License checkout: fabric_ads from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
W: Flow-4058: The device information PGL25G-6FBG256 of IP 'D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.idf' is not the same as the current project.
W: Flow-4058: The device information PGL25G-6FBG256 of IP 'D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.idf' is not the same as the current project.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/adc_rd.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/adc_rd.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 1)] Analyzing module adc_rd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/adc_rd.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/data_packing.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/data_packing.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/data_packing.v(line number: 1)] Analyzing module data_packing (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/data_packing.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/encoder_drive.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/encoder_drive.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Analyzing module encoder_drive (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/encoder_drive.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 1)] Analyzing module f_Sa_control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_rd.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/fifo_rd.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/fifo_rd.v(line number: 1)] Analyzing module fifo_rd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_rd.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_wr.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/fifo_wr.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 1)] Analyzing module fifo_wr (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_wr.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/ip_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/ip_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 1)] Analyzing module ip_fifo (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/ip_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/key_debounce.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/key_debounce.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Analyzing module key_debounce (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/key_debounce.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 1)] Analyzing module spi_drive (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/state_control.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/state_control.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 1)] Analyzing module state_control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/state_control.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/top_module.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/top_module.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 1)] Analyzing module top_module (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/top_module.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/force_trig.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/force_trig.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/force_trig.v(line number: 1)] Analyzing module force_trig (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/force_trig.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_measure.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/f_measure.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 1)] Analyzing module f_measure (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_measure.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/divider_32.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/divider_32.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 1)] Analyzing module divider_32 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/divider_32.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/output_shaping.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/output_shaping.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/output_shaping.v(line number: 1)] Analyzing module output_shaping (library work)
W: Verilog-2015: [D:/pango/MyProject/oscillosope/rtl/output_shaping.v(line number: 9)] gate_set is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/output_shaping.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Analyzing module ipml_fifo_ctrl_v1_4_async_fifo (library work)
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 52)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 54)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 65)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 67)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Analyzing module ipml_sdpram_v1_6_async_fifo (library work)
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 306)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 307)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 310)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 314)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 318)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 322)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 326)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 327)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 330)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 331)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 334)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 335)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 338)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 339)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 342)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 343)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 346)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 347)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 355)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 359)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 363)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 367)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 371)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 372)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 375)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 376)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 380)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 381)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 384)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 385)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 388)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 389)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 392)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 393)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 402)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 403)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 407)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 412)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 413)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Analyzing module ipml_fifo_v1_7_async_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Analyzing module async_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v successfully.
I: Module "top_module" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.380s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 1)] Elaborating module top_module
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 56)] Elaborating instance u_output_shaping
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/output_shaping.v(line number: 1)] Elaborating module output_shaping
I: Module instance {top_module/u_output_shaping} parameter value:
    gate_set_max = 32'b00000000000000000000000000001010
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 64)] Elaborating instance u_f_measure
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 1)] Elaborating module f_measure
I: Module instance {top_module/u_f_measure} parameter value:
    F_STANDARD = 32'b00001110111001101011001010000000
    en_pulse_max = 32'b00000000000000011110100001001000
    gate_set_max = 32'b00000000000000001111010000100100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 150)] Elaborating instance u_divider_32
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 1)] Elaborating module divider_32
I: Module instance {top_module/u_f_measure/u_divider_32} parameter value:
    div_max = 32'b00000000000000000000000000100000
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 64)] Width mismatch between port f_st_re_div_32 and signal bound to it for instantiated module f_measure
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 72)] Elaborating instance u_force_trig
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/force_trig.v(line number: 1)] Elaborating module force_trig
I: Module instance {top_module/u_force_trig} parameter value:
    TIME_500ms = 5'b00000
    TIME_200ms = 5'b00001
    TIME_100ms = 5'b00010
    TIME_50ms = 5'b00011
    TIME_20ms = 5'b00100
    TIME_10ms = 5'b00101
    TIME_5ms = 5'b00110
    TIME_2ms = 5'b00111
    TIME_1ms = 5'b01000
    TIME_500us = 5'b01001
    TIME_200us = 5'b01010
    TIME_100us = 5'b01011
    TIME_50us = 5'b01100
    TIME_20us = 5'b01101
    TIME_10us = 5'b01110
    TIME_5us = 5'b01111
    TIME_2us = 5'b10000
    TIME_1us = 5'b10001
    TIME_500ns = 5'b10010
    TIME_200ns = 5'b10011
    TIME_100ns = 5'b10100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 82)] Elaborating instance u_ip_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 1)] Elaborating module ip_fifo
I: Module instance {top_module/u_ip_fifo} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    RUN = 2'b00
    SINGLE = 2'b01
    PAUSE = 2'b10
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Elaborating instance u_async_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Elaborating module async_fifo
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 162)] Elaborating instance U_ipml_fifo_async_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Elaborating module ipml_fifo_v1_7_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 91)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Elaborating module ipml_sdpram_v1_6_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 467)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 479)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 480)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 615)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 675)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 676)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 677)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 679)] Case condition never applies
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 119)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Elaborating module ipml_fifo_ctrl_v1_4_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 201)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Width mismatch between port wr_data and signal bound to it for instantiated module async_fifo
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Width mismatch between port rd_data and signal bound to it for instantiated module async_fifo
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 166)] Elaborating instance u_fifo_wr
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 1)] Elaborating module fifo_wr
I: Module instance {top_module/u_ip_fifo/u_fifo_wr} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 166)] Width mismatch between port fifo_wr_data and signal bound to it for instantiated module fifo_wr
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 182)] Elaborating instance u_fifo_rd
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/fifo_rd.v(line number: 1)] Elaborating module fifo_rd
I: Module instance {top_module/u_ip_fifo/u_fifo_rd} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 102)] Elaborating instance u_adc_rd
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 1)] Elaborating module adc_rd
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 58)] Elaborating instance u_data_packing
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/data_packing.v(line number: 1)] Elaborating module data_packing
I: Module instance {top_module/u_adc_rd/u_data_packing} parameter value:
    REAL_SIGN_H = 3'b000
    REAL_SIGN_L = 3'b111
    EQUI_SIGN_H = 3'b000
    EQUI_SIGN_L = 3'b000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 71)] Elaborating instance u_f_Sa_control
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 1)] Elaborating module f_Sa_control
I: Module instance {top_module/u_adc_rd/u_f_Sa_control} parameter value:
    ADC_F = 32'b00001011111010111100001000000000
    REAL_F_MIN = 32'b00000000000000000000000000101000
    REAL_F_DIV = 32'b00000000010011000100101101000000
    EQUI_F_MAX = 32'b00000000000011110100001001000000
    EQUI_F_DIV = 32'b00000000000000000000000011001000
    TIME_500ms = 5'b00000
    TIME_200ms = 5'b00001
    TIME_100ms = 5'b00010
    TIME_50ms = 5'b00011
    TIME_20ms = 5'b00100
    TIME_10ms = 5'b00101
    TIME_5ms = 5'b00110
    TIME_2ms = 5'b00111
    TIME_1ms = 5'b01000
    TIME_500us = 5'b01001
    TIME_200us = 5'b01010
    TIME_100us = 5'b01011
    TIME_50us = 5'b01100
    TIME_20us = 5'b01101
    TIME_10us = 5'b01110
    TIME_5us = 5'b01111
    TIME_2us = 5'b10000
    TIME_1us = 5'b10001
    TIME_500ns = 5'b10010
    TIME_200ns = 5'b10011
    TIME_100ns = 5'b10100
W: Verilog-2042: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 116)] real 1999999.000000 rounded to int 1999999, which maybe cause simulation mismatch
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 123)] Elaborating instance u_spi_drive
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 1)] Elaborating module spi_drive
I: Module instance {top_module/u_spi_drive} parameter value:
    IDLE = 32'b00000000000000000000000000000000
    TRANSFORM = 32'b00000000000000000000000000000001
    DATA_LEN = 32'b00000000000000000000000000001000
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    DATA_BIT_TOTAL = 32'b00000000000000000000000010100000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 136)] Elaborating instance u_state_control
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 1)] Elaborating module state_control
I: Module instance {top_module/u_state_control} parameter value:
    RUN = 2'b00
    SINGLE = 2'b01
    PAUSE = 2'b10
    TIME_STATE_MAX = 5'b10100
    TIME_STATE_MIN = 5'b00011
    AMPL_STATE_MAX = 4'b1000
    AMPL_STATE_MIN = 4'b0001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 78)] Elaborating instance u_key_debounce_single
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_single} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 86)] Elaborating instance u_key_debounce_run
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_run} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 183)] Elaborating instance u_encoder_drive_time
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Elaborating module encoder_drive
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 252)] Elaborating instance u_encoder_drive_ampl
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Elaborating module encoder_drive
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 280)] Elaborating instance u_key_debounce_force_trig
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_force_trig} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 160)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 232)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 119)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 140)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 141)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2036: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 102)] Net ad_otr_1 connected to input port of module instance top_module.u_adc_rd has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.033s wall, 0.031s user + 0.000s system = 0.031s CPU (94.8%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.042s wall, 0.047s user + 0.016s system = 0.062s CPU (148.6%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 33)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 41)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 15)] Latch is generated for signal spi_data_ready, possible missing assignment in an if or case statement.
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 9)] Feedback mux created for signal 'Sa_clk'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 12)] Feedback mux created for signal 'time_state0'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 12)] Feedback mux created for signal 'fifo_wr_data'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
I: Removed inst spi_clk3 that is redundant to spi_clk1.
I: Removed inst spi_clk2 that is redundant to spi_clk0.
Executing : rtl-infer successfully. Time elapsed: 0.433s wall, 0.312s user + 0.094s system = 0.406s CPU (93.8%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.008s wall, 0.016s user + 0.000s system = 0.016s CPU (196.6%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.039s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
I: FSM meas_state_fsm[1:0] inferred.
FSM meas_state_fsm[1:0] STG:
Number of reachable states: 3
Input nets: key_filter_run_neg key_filter_single_neg 
S0(00)-->S0(00): 00
S1(01)-->S1(01): 0x
S0(00)-->S2(10): 1x
S1(01)-->S2(10): 1x
S2(10)-->S0(00): 1x
S2(10)-->S2(10): 00
S0(00)-->S1(01): 01
S2(10)-->S1(01): 01

Executing : FSM inference successfully. Time elapsed: 0.012s wall, 0.016s user + 0.000s system = 0.016s CPU (125.2%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N76 (bmsWIDEMUX).
I: Constant propagation done on N65 (bmsPMUX).
I: Constant propagation done on N191_1 (bmsPMUX).
I: Constant propagation done on N203_1 (bmsPMUX).
I: Constant propagation done on N215_2 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N97 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N3204_1 (bmsWIDEMUX).
I: Constant propagation done on N2536 (bmsWIDEMUX).
I: Constant propagation done on N2156 (bmsWIDEMUX).
I: Constant propagation done on N2953 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.070s wall, 0.047s user + 0.016s system = 0.062s CPU (89.0%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Sun Jun 30 00:27:46 2024
Action compile: Peak memory pool usage is 146 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:5s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Sun Jun 30 00:27:46 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
License checkout: fabric_ads from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77795

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 111)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 118)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 153)] | Port time_state[0] has been placed at location U13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 174)] | Port spi_miso has been placed at location R5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 248)] | Port spi_mosi has been placed at location T5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 258)] | Port state_change_flag has been placed at location R8, whose type is share pin.
Constraint check end.

C: SDC-2025: Clock source 'n:u_spi_drive/N297' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ip_fifo/N159' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ip_fifo/N166' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name top_module|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top_module|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top_module|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top_module|sys_clk successfully.
C: SDC-2025: Clock source 'n:u_pll_clk/clkout1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1 successfully.
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 successfully.
C: SDC-2025: Clock source 'n:u_pll_clk/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0 successfully.
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 successfully.
Start pre-mapping.
I: Removed bmsMULT inst N808 that is redundant to N621
I: Removed bmsMULT inst N995 that is redundant to N621
I: Removed bmsMULT inst N434 that is redundant to N247
I: Constant propagation done on u_adc_rd/u_f_Sa_control/N3207 (bmsWIDEMUX).
I: Constant propagation done on u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Encoding type of FSM 'meas_state_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'meas_state_fsm[1:0]':
I: from  u_state_control/meas_state[1] u_state_control/meas_state[0]
I: to  u_state_control/meas_state_reg[2] u_state_control/meas_state_reg[1] u_state_control/meas_state_reg[0]
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Constant propagation done on u_state_control/N216 (bmsREDOR).
I: Constant propagation done on u_state_control/meas_state_fsm[1:0]_10 (bmsREDOR).
W: Removed bmsWIDEDFFCPE inst ad_data_H_1[7:0] at 5 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_data_packing/ad_data_H_1[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst Sa_cd_max[23:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/Sa_cd_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst clk_max[23:0] at 1 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/clk_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst dclk_max[23:0] at 15 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/dclk_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst point_max[7:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/point_max[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst round_max[7:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/round_max[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFRSE inst fifo_wr_data[9:0] at 8 that is stuck at constant 0.
Executing : pre-mapping successfully. Time elapsed: 0.129s wall, 0.062s user + 0.000s system = 0.062s CPU (48.4%)

Start mod-gen.
W: Public-4008: Instance 'u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_div_pulse' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_div_pulse_delay' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[16:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trigger0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trigger1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_state' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[63:32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsLT inst u_ip_fifo/u_fifo_rd/N4 that is redundant to u_ip_fifo/N82
I: Removed bmsLT inst u_ip_fifo/u_fifo_wr/N4 that is redundant to u_ip_fifo/N53
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_single/cnt[19:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_force_trig/cnt[19:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_run/cnt[19:0] at 5 that is stuck at constant 0.
W: Public-4008: Instance 'u_spi_drive/next_state[2]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/next_state[3]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Removed GTP_DLATCH inst u_spi_drive/next_state[1] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_spi_drive/current_state[3:0] at 1 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.274s wall, 0.156s user + 0.000s system = 0.156s CPU (56.9%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.394s wall, 0.328s user + 0.000s system = 0.328s CPU (83.3%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_L_1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_L_1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/point_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/round_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/current_state[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/current_state[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/current_state[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_CE inst u_adc_rd/u_f_Sa_control/round_max[2] that is redundant to u_adc_rd/u_f_Sa_control/point_max[2]
I: Removed GTP_DFF_CE inst u_adc_rd/u_f_Sa_control/round_max[4] that is redundant to u_adc_rd/u_f_Sa_control/point_max[4]
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.065s wall, 0.062s user + 0.000s system = 0.062s CPU (95.5%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.640s wall, 0.406s user + 0.000s system = 0.406s CPU (63.5%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.083s wall, 0.047s user + 0.000s system = 0.047s CPU (56.7%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.050s wall, 0.062s user + 0.000s system = 0.062s CPU (125.8%)

W: Unable to honor max fanout constraint for gtp_inv driven net N4_1
W: Unable to honor max fanout constraint for gtp_inv driven net N4_1

Cell Usage:
GTP_APM_E1 (SIMD)           1 use
GTP_DFF_C                   154 uses
GTP_DFF_CE                  293 uses
GTP_DFF_E                    12 uses
GTP_DFF_P                    12 uses
GTP_DFF_PE                    4 uses
GTP_DLATCH                    4 uses
GTP_DLATCH_C                  1 use
GTP_DRM18K                    1 use
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT2                     67 uses
GTP_LUT3                     71 uses
GTP_LUT4                     73 uses
GTP_LUT5                    154 uses
GTP_LUT5CARRY               342 uses
GTP_LUT5M                    35 uses
GTP_PLL_E3                    1 use
GTP_ROM32X1                  25 uses

I/O ports: 42
GTP_INBUF                  23 uses
GTP_OUTBUF                 19 uses

Mapping Summary:
Total LUTs: 767 of 22560 (3.40%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 767
Total Registers: 475 of 33840 (1.40%)
Total Latches: 5

DRM18K:
Total DRM18K = 1.0 of 60 (1.67%)

APMs:
Total APMs = 0.50 of 40 (1.25%)

Total I/O ports = 42 of 226 (18.58%)


Overview of Control Sets:

Number of unique control sets : 31

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 5        | 1                 4
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 6        | 1                 5
  [6, 8)      | 1        | 1                 0
  [8, 10)     | 4        | 0                 4
  [10, 12)    | 6        | 0                 6
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 8        | 0                 8
--------------------------------------------------------------
  The maximum fanout: 157
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                166
  NO              YES               NO                 0
  YES             NO                NO                 12
  YES             NO                YES                297
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              4
  NO             YES             1
  YES            NO              0
  YES            YES             0
************************************************

Design 'top_module' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
Saving design to top_module_syn.vm
W: Public-4008: Instance 'u_spi_drive/r_data[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock top_module|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[2]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/spi_data_ready/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_spi_drive/next_state[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_otr_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'en_force_trig' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_data_ready' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_miso' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'state_change_flag' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_force_trig' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_run' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_single' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_cs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_mosi' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'trigger' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:6s
Action synthesize: CPU time elapsed is 0h:0m:3s
Action synthesize: Process CPU time elapsed is 0h:0m:3s
Current time: Sun Jun 30 00:27:51 2024
Action synthesize: Peak memory pool usage is 285 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:11s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:4s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:4s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sun Jun 30 00:27:51 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77795

Flattening design 'top_module'
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'u_spi_drive/r_data[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net clk_250m in design, driver pin CLKOUT0(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_adc_rd/ad_clk_10).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net clk_200m in design, driver pin CLKOUT1(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_adc_rd/u_f_Sa_control/N247).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_force_trig/N9_1.fsub_1/gateop, insts:25.
I: Infer CARRY group, base inst: u_force_trig/N10.lt_0/gateop, insts:15.
I: Infer CARRY group, base inst: u_force_trig/N18.lt_0/gateop, insts:14.
I: Infer CARRY group, base inst: u_force_trig/N22_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_spi_drive/N100_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_state_control/N2.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_state_control/N5.eq_0/gateop, insts:2.
I: Infer CARRY group, base inst: u_state_control/N191_10_1/gateop, insts:4.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N11.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N25.lt_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N32_1_1/gateop, insts:23.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N33.eq_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N272.lt_0/gateop, insts:10.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N287_1_1/gateop, insts:23.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N299_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N300.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N301.eq_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N337_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N358_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N364.lt_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N366.lt_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N384_1_0/gateop, insts:24.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N621_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_ip_fifo/u_fifo_rd/N25_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_ip_fifo/u_fifo_wr/N22_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N2_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N79_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N157.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N160.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N322_5.fsub_1/gateop, insts:11.
I: INST: "spi_data_ready_obuf/opit_1" has been packed in IOL "u_ip_fifo/spi_data_ready/opit_0" success.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0.5      | 40            | 2                  
| IOCKDLY               | 0        | 32            | 0                  
| FF                    | 467      | 33840         | 2                  
| LUT                   | 771      | 22560         | 4                  
| Distributed RAM       | 0        | 7568          | 0                  
| DLL                   | 0        | 8             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 1        | 60            | 2                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 42       | 226           | 19                 
| IOCKDIV               | 0        | 16            | 0                  
| IOCKGATE              | 0        | 16            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 4             | 25                 
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.06 sec.

Design 'top_module' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:4s
Action dev_map: CPU time elapsed is 0h:0m:2s
Action dev_map: Process CPU time elapsed is 0h:0m:2s
Current time: Sun Jun 30 00:27:54 2024
Action dev_map: Peak memory pool usage is 222 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:15s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:6s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:6s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sun Jun 30 00:27:55 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[0]} LOC=V6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[0]} LOC=V6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[1]} LOC=N11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[1]} LOC=N11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[2]} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[2]} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[3]} LOC=V8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[3]} LOC=V8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {en_force_trig} LOC=P8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {en_force_trig} LOC=P8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {meas_state[0]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 12)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
Executing : def_port {meas_state[0]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {meas_state[1]} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 13)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
Executing : def_port {meas_state[1]} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_data_ready} LOC=N7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_data_ready} LOC=N7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_miso} LOC=R5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 15)] | Port spi_miso has been placed at location R5, whose type is share pin.
Executing : def_port {spi_miso} LOC=R5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {state_change_flag} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 16)] | Port state_change_flag has been placed at location R8, whose type is share pin.
Executing : def_port {state_change_flag} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[0]} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 17)] | Port time_state[0] has been placed at location U13, whose type is share pin.
Executing : def_port {time_state[0]} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[1]} LOC=T6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[1]} LOC=T6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[2]} LOC=M11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[2]} LOC=M11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[3]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[3]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[4]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[4]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {adc_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_clk_ampl} LOC=M1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_clk_ampl} LOC=M1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_clk_time} LOC=U1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_clk_time} LOC=U1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_dt_ampl} LOC=M3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_dt_ampl} LOC=M3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_dt_time} LOC=U2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_dt_time} LOC=U2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_sw_ampl} LOC=T1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 36)] Object 'enc_sw_ampl' is dangling, which has no connection. it will be ignored.
Executing : def_port {enc_sw_ampl} LOC=T1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {enc_sw_time} LOC=P1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 37)] Object 'enc_sw_time' is dangling, which has no connection. it will be ignored.
Executing : def_port {enc_sw_time} LOC=P1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {key_auto} LOC=M5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 38)] Object 'key_auto' is dangling, which has no connection. it will be ignored.
Executing : def_port {key_auto} LOC=M5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {key_force_trig} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_force_trig} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_run} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_run} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_single} LOC=L6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_single} LOC=L6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_clk} LOC=N6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi_clk} LOC=N6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_cs} LOC=P7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi_cs} LOC=P7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_mosi} LOC=T5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 44)] | Port spi_mosi has been placed at location T5, whose type is share pin.
Executing : def_port {spi_mosi} LOC=T5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 NONE=TRUE
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 NONE=TRUE successfully
Executing : def_port {trigger} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {trigger} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_122_55.
Phase 1.1 1st GP placement started.
Design Utilization : 4%.
First map gop timing takes 0.08 sec
Worst slack after clock region global placement is 495212
Wirelength after clock region global placement is 4620 and checksum is 295F0378CF798C16.
1st GP placement takes 1.55 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_56_112.
Mapping instance clkbufg_1/gopclkbufg to USCM_56_113.
Clock placement takes 0.06 sec.

Wirelength after Pre Global Placement is 4620 and checksum is 295F0378CF798C16.
Pre global placement takes 1.69 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_141.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_118.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_7_150.
Placed fixed group with base inst ad_otr_1_obuf/opit_1 on IOL_7_117.
Placed fixed group with base inst adc_data_1_ibuf[0]/opit_1 on IOL_7_113.
Placed fixed group with base inst adc_data_1_ibuf[1]/opit_1 on IOL_7_114.
Placed fixed group with base inst adc_data_1_ibuf[2]/opit_1 on IOL_7_201.
Placed fixed group with base inst adc_data_1_ibuf[3]/opit_1 on IOL_7_202.
Placed fixed group with base inst adc_data_1_ibuf[4]/opit_1 on IOL_7_145.
Placed fixed group with base inst adc_data_1_ibuf[5]/opit_1 on IOL_7_146.
Placed fixed group with base inst adc_data_1_ibuf[6]/opit_1 on IOL_7_169.
Placed fixed group with base inst adc_data_1_ibuf[7]/opit_1 on IOL_7_170.
Placed fixed group with base inst adc_data_1_ibuf[8]/opit_1 on IOL_7_105.
Placed fixed group with base inst adc_data_1_ibuf[9]/opit_1 on IOL_7_106.
Placed fixed group with base inst ampl_state_obuf[0]/opit_1 on IOL_95_5.
Placed fixed group with base inst ampl_state_obuf[1]/opit_1 on IOL_195_5.
Placed fixed group with base inst ampl_state_obuf[2]/opit_1 on IOL_183_5.
Placed fixed group with base inst ampl_state_obuf[3]/opit_1 on IOL_123_5.
Placed fixed group with base inst en_force_trig_obuf/opit_1 on IOL_99_5.
Placed fixed group with base inst enc_clk_ampl_ibuf/opit_1 on IOL_7_82.
Placed fixed group with base inst enc_clk_time_ibuf/opit_1 on IOL_7_46.
Placed fixed group with base inst enc_dt_ampl_ibuf/opit_1 on IOL_7_81.
Placed fixed group with base inst enc_dt_time_ibuf/opit_1 on IOL_7_45.
Placed fixed group with base inst key_force_trig_ibuf/opit_1 on IOL_7_14.
Placed fixed group with base inst key_run_ibuf/opit_1 on IOL_7_13.
Placed fixed group with base inst key_single_ibuf/opit_1 on IOL_7_41.
Placed fixed group with base inst meas_state_obuf[0]/opit_1 on IOL_135_5.
Placed fixed group with base inst meas_state_obuf[1]/opit_1 on IOL_199_5.
Placed fixed group with base inst spi_clk_ibuf/opit_1 on IOL_83_6.
Placed fixed group with base inst spi_cs_ibuf/opit_1 on IOL_83_5.
Placed fixed group with base inst spi_data_ready_obuf/opit_1_OL on IOL_99_6.
Placed fixed group with base inst spi_miso_obuf/opit_1 on IOL_79_6.
Placed fixed group with base inst spi_mosi_ibuf/opit_1 on IOL_79_5.
Placed fixed group with base inst state_change_flag_obuf/opit_1 on IOL_135_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_131_5.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_19_249.
Placed fixed group with base inst time_state_obuf[0]/opit_1 on IOL_199_6.
Placed fixed group with base inst time_state_obuf[1]/opit_1 on IOL_95_6.
Placed fixed group with base inst time_state_obuf[2]/opit_1 on IOL_195_6.
Placed fixed group with base inst time_state_obuf[3]/opit_1 on IOL_183_6.
Placed fixed group with base inst time_state_obuf[4]/opit_1 on IOL_123_6.
Placed fixed group with base inst trigger_ibuf/opit_1 on IOL_7_53.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_56_112.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_56_113.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_122_55.
Placed fixed instance BKCL_auto_0 on BKCL_138_253.
Placed fixed instance BKCL_auto_1 on BKCL_138_1.
Placed fixed instance BKCL_auto_2 on BKCL_1_144.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 488335.
	7 iterations finished.
	Final slack 494212.
Super clustering done.
Design Utilization : 4%.
Worst slack after global placement is 495243
2nd GP placement takes 0.23 sec.

Wirelength after global placement is 3904 and checksum is 89C8976C093E6B1F.
Global placement takes 0.23 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 4318 and checksum is 5DAC382E062594AD.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 488335.
	7 iterations finished.
	Final slack 494212.
Super clustering done.
Design Utilization : 4%.
Worst slack after post global placement is 495244
3rd GP placement takes 0.23 sec.

Wirelength after post global placement is 4068 and checksum is 75CF08E619054A66.
Post global placement takes 0.23 sec.

Phase 4 Legalization started.
The average distance in LP is 0.294592.
Wirelength after legalization is 5197 and checksum is 31357341B042B8DF.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 494480.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 5197 and checksum is 31357341B042B8DF.
Phase 5.2 DP placement started.
Legalized cost 494480.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 5197 and checksum is 31357341B042B8DF.
Timing-driven detailed placement takes 0.03 sec.

Worst slack is 494480, TNS after placement is 0.
Placement done.
Total placement takes 2.45 sec.
Finished placement.

Routing started.
Building routing graph takes 0.55 sec.
Worst slack is 494480, TNS before global route is 0.
Processing design graph takes 0.14 sec.
Total memory for routing:
	63.875985 M.
Total nets for routing : 1269.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.02 sec.
Unrouted nets 8 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 0 at the end of iteration 3.
Global Routing step 3 processed 44 nets, it takes 0.05 sec.
Global routing takes 0.08 sec.
Total 1366 subnets.
    forward max bucket size 295 , backward 18.
        Unrouted nets 817 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.078125 sec.
    forward max bucket size 231 , backward 42.
        Unrouted nets 596 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.078125 sec.
    forward max bucket size 33 , backward 63.
        Unrouted nets 487 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.046875 sec.
    forward max bucket size 23 , backward 28.
        Unrouted nets 351 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 22 , backward 56.
        Unrouted nets 226 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.031250 sec.
    forward max bucket size 21 , backward 48.
        Unrouted nets 147 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 22 , backward 75.
        Unrouted nets 87 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 50.
        Unrouted nets 59 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.015625 sec.
    forward max bucket size 21 , backward 27.
        Unrouted nets 32 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 26.
        Unrouted nets 15 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 26.
        Unrouted nets 3 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 9.
        Unrouted nets 4 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 12.
        Unrouted nets 4 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 21.
        Unrouted nets 2 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 11.
        Unrouted nets 2 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 2 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 8.
        Unrouted nets 0 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
Detailed routing takes 16 iterations
I: Design net u_ip_fifo/N166 is routed by general path.
C: Route-2036: The clock path from u_ip_fifo/N166/gateop:Z to spi_data_ready_obuf/opit_1_OL:SYSCLK is routed by SRB.
Detailed routing takes 0.34 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.03 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.14 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.02 sec.
Used SRB routing arc is 8928.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 1.55 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0.5      | 40            | 2                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 168      | 3748          | 5                  
|   FF                     | 341      | 22488         | 2                  
|   LUT                    | 552      | 14992         | 4                  
|   LUT-FF pairs           | 103      | 14992         | 1                  
| Use of CLMS              | 71       | 1892          | 4                  
|   FF                     | 126      | 11352         | 2                  
|   LUT                    | 219      | 7568          | 3                  
|   LUT-FF pairs           | 59       | 7568          | 1                  
|   Distributed RAM        | 0        | 7568          | 0                  
| Use of CRYSTAL           | 0        | 4             | 0                  
| Use of DLL               | 0        | 8             | 0                  
| Use of DQSL              | 0        | 12            | 0                  
| Use of DRM               | 1        | 60            | 2                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 71       | 3480          | 3                  
| Use of IO                | 42       | 226           | 19                 
|   IOBD                   | 9        | 57            | 16                 
|   IOBR                   | 3        | 12            | 25                 
|   IOBS                   | 30       | 157           | 20                 
| Use of IOCKDIV           | 0        | 16            | 0                  
| Use of IOCKDLY           | 0        | 32            | 0                  
| Use of IOCKGATE          | 0        | 16            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                  
| Use of IOL               | 42       | 308           | 14                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 4             | 25                 
| Use of PREGMUX_TEST      | 0        | 4             | 0                  
| Use of RCKB              | 0        | 16            | 0                  
|  RCKB dataused           | 0        | 16            | 0                  
| Use of RCKBMUX_TEST      | 0        | 8             | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 2        | 30            | 7                  
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 8             | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'top_module' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:13s
Action pnr: CPU time elapsed is 0h:0m:8s
Action pnr: Process CPU time elapsed is 0h:0m:8s
Current time: Sun Jun 30 00:28:07 2024
Action pnr: Peak memory pool usage is 813 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:28s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:14s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:14s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sun Jun 30 00:28:08 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock top_module|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'spi_data_ready_obuf/opit_1_OL/SYSCLK' (gopOBUFIOLQ.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[2]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_spi_drive/next_state[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_otr_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'en_force_trig' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_data_ready' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_miso' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'state_change_flag' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_force_trig' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_run' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_single' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_cs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_mosi' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'trigger' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:6s
Action report_timing: CPU time elapsed is 0h:0m:4s
Action report_timing: Process CPU time elapsed is 0h:0m:4s
Current time: Sun Jun 30 00:28:13 2024
Action report_timing: Peak memory pool usage is 833 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:34s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:18s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:18s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sun Jun 30 00:28:13 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.156250 sec.
Generating architecture configuration.
The bitstream file is "D:/pango/MyProject/oscillosope/prj/generate_bitstream/top_module.sbit"
Generate programming file takes 2.078125 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:7s
Action gen_bit_stream: CPU time elapsed is 0h:0m:4s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:4s
Current time: Sun Jun 30 00:28:19 2024
Action gen_bit_stream: Peak memory pool usage is 402 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:41s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:22s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:22s
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/top_module.v". 
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:03
Loading the device ...
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 111)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 118)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 153)] | Port time_state[0] has been placed at location U13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 174)] | Port spi_miso has been placed at location R5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 248)] | Port spi_mosi has been placed at location T5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 258)] | Port state_change_flag has been placed at location R8, whose type is share pin.
Open UCE successfully.
Current device : PGL25G-6MBG324
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/output_shaping.v". 
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:02
Loading the device ...
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 111)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 118)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 153)] | Port time_state[0] has been placed at location U13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 174)] | Port spi_miso has been placed at location R5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 248)] | Port spi_mosi has been placed at location T5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 258)] | Port state_change_flag has been placed at location R8, whose type is share pin.
Open UCE successfully.
Current device : PGL25G-6MBG324
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:02
Loading the device ...
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 111)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 118)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 153)] | Port time_state[0] has been placed at location U13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 174)] | Port spi_miso has been placed at location R5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 248)] | Port spi_mosi has been placed at location T5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 258)] | Port state_change_flag has been placed at location R8, whose type is share pin.
Open UCE successfully.
Current device : PGL25G-6MBG324
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/top_module.v". 
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:02
Loading the device ...
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 111)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 118)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 153)] | Port time_state[0] has been placed at location U13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 174)] | Port spi_miso has been placed at location R5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 248)] | Port spi_mosi has been placed at location T5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 258)] | Port state_change_flag has been placed at location R8, whose type is share pin.
Open UCE successfully.
Current device : PGL25G-6MBG324
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:02
Loading the device ...
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 111)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 118)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 153)] | Port time_state[0] has been placed at location U13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 174)] | Port spi_miso has been placed at location R5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 248)] | Port spi_mosi has been placed at location T5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 258)] | Port state_change_flag has been placed at location R8, whose type is share pin.
Open UCE successfully.
Current device : PGL25G-6MBG324
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:02
Loading the device ...
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 111)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 118)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 153)] | Port time_state[0] has been placed at location U13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 174)] | Port spi_miso has been placed at location R5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 248)] | Port spi_mosi has been placed at location T5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 258)] | Port state_change_flag has been placed at location R8, whose type is share pin.
Open UCE successfully.
Current device : PGL25G-6MBG324
File "D:/pango/MyProject/oscillosope/prj/synthesize/top_module_syn.fic" has been added to project successfully.
Process exit normally.


Process "Compile" started.
Current time: Sun Jun 30 00:45:29 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
License checkout: fabric_ads from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
W: Flow-4058: The device information PGL25G-6FBG256 of IP 'D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.idf' is not the same as the current project.
W: Flow-4058: The device information PGL25G-6FBG256 of IP 'D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.idf' is not the same as the current project.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/adc_rd.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/adc_rd.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 1)] Analyzing module adc_rd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/adc_rd.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/data_packing.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/data_packing.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/data_packing.v(line number: 1)] Analyzing module data_packing (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/data_packing.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/encoder_drive.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/encoder_drive.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Analyzing module encoder_drive (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/encoder_drive.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 1)] Analyzing module f_Sa_control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_rd.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/fifo_rd.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/fifo_rd.v(line number: 1)] Analyzing module fifo_rd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_rd.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_wr.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/fifo_wr.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 1)] Analyzing module fifo_wr (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_wr.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/ip_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/ip_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 1)] Analyzing module ip_fifo (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/ip_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/key_debounce.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/key_debounce.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Analyzing module key_debounce (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/key_debounce.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 1)] Analyzing module spi_drive (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/state_control.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/state_control.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 1)] Analyzing module state_control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/state_control.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/top_module.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/top_module.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 1)] Analyzing module top_module (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/top_module.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/force_trig.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/force_trig.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/force_trig.v(line number: 1)] Analyzing module force_trig (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/force_trig.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_measure.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/f_measure.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 1)] Analyzing module f_measure (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_measure.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/divider_32.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/divider_32.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 1)] Analyzing module divider_32 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/divider_32.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/output_shaping.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/output_shaping.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/output_shaping.v(line number: 1)] Analyzing module output_shaping (library work)
W: Verilog-2015: [D:/pango/MyProject/oscillosope/rtl/output_shaping.v(line number: 9)] gate_set is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/output_shaping.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Analyzing module ipml_fifo_ctrl_v1_4_async_fifo (library work)
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 52)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 54)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 65)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 67)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Analyzing module ipml_sdpram_v1_6_async_fifo (library work)
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 306)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 307)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 310)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 314)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 318)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 322)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 326)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 327)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 330)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 331)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 334)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 335)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 338)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 339)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 342)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 343)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 346)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 347)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 355)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 359)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 363)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 367)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 371)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 372)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 375)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 376)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 380)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 381)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 384)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 385)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 388)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 389)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 392)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 393)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 402)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 403)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 407)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 412)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 413)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Analyzing module ipml_fifo_v1_7_async_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Analyzing module async_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v successfully.
I: Module "top_module" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.457s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 1)] Elaborating module top_module
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 59)] Elaborating instance u_output_shaping
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/output_shaping.v(line number: 1)] Elaborating module output_shaping
I: Module instance {top_module/u_output_shaping} parameter value:
    gate_set_max = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 67)] Elaborating instance u_f_measure
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 1)] Elaborating module f_measure
I: Module instance {top_module/u_f_measure} parameter value:
    F_STANDARD = 32'b00001110111001101011001010000000
    en_pulse_max = 32'b00000000000000011110100001001000
    gate_set_max = 32'b00000000000000001111010000100100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 150)] Elaborating instance u_divider_32
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 1)] Elaborating module divider_32
I: Module instance {top_module/u_f_measure/u_divider_32} parameter value:
    div_max = 32'b00000000000000000000000000100000
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 67)] Width mismatch between port f_st_re_div_32 and signal bound to it for instantiated module f_measure
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 75)] Elaborating instance u_force_trig
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/force_trig.v(line number: 1)] Elaborating module force_trig
I: Module instance {top_module/u_force_trig} parameter value:
    TIME_500ms = 5'b00000
    TIME_200ms = 5'b00001
    TIME_100ms = 5'b00010
    TIME_50ms = 5'b00011
    TIME_20ms = 5'b00100
    TIME_10ms = 5'b00101
    TIME_5ms = 5'b00110
    TIME_2ms = 5'b00111
    TIME_1ms = 5'b01000
    TIME_500us = 5'b01001
    TIME_200us = 5'b01010
    TIME_100us = 5'b01011
    TIME_50us = 5'b01100
    TIME_20us = 5'b01101
    TIME_10us = 5'b01110
    TIME_5us = 5'b01111
    TIME_2us = 5'b10000
    TIME_1us = 5'b10001
    TIME_500ns = 5'b10010
    TIME_200ns = 5'b10011
    TIME_100ns = 5'b10100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 85)] Elaborating instance u_ip_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 1)] Elaborating module ip_fifo
I: Module instance {top_module/u_ip_fifo} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    RUN = 2'b00
    SINGLE = 2'b01
    PAUSE = 2'b10
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Elaborating instance u_async_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Elaborating module async_fifo
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 162)] Elaborating instance U_ipml_fifo_async_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Elaborating module ipml_fifo_v1_7_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 91)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Elaborating module ipml_sdpram_v1_6_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 467)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 479)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 480)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 615)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 675)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 676)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 677)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 679)] Case condition never applies
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 119)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Elaborating module ipml_fifo_ctrl_v1_4_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 201)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Width mismatch between port wr_data and signal bound to it for instantiated module async_fifo
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Width mismatch between port rd_data and signal bound to it for instantiated module async_fifo
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 166)] Elaborating instance u_fifo_wr
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 1)] Elaborating module fifo_wr
I: Module instance {top_module/u_ip_fifo/u_fifo_wr} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 166)] Width mismatch between port fifo_wr_data and signal bound to it for instantiated module fifo_wr
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 182)] Elaborating instance u_fifo_rd
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/fifo_rd.v(line number: 1)] Elaborating module fifo_rd
I: Module instance {top_module/u_ip_fifo/u_fifo_rd} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 105)] Elaborating instance u_adc_rd
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 1)] Elaborating module adc_rd
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 58)] Elaborating instance u_data_packing
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/data_packing.v(line number: 1)] Elaborating module data_packing
I: Module instance {top_module/u_adc_rd/u_data_packing} parameter value:
    REAL_SIGN_H = 3'b000
    REAL_SIGN_L = 3'b111
    EQUI_SIGN_H = 3'b000
    EQUI_SIGN_L = 3'b000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 71)] Elaborating instance u_f_Sa_control
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 1)] Elaborating module f_Sa_control
I: Module instance {top_module/u_adc_rd/u_f_Sa_control} parameter value:
    ADC_F = 32'b00001011111010111100001000000000
    REAL_F_MIN = 32'b00000000000000000000000000101000
    REAL_F_DIV = 32'b00000000010011000100101101000000
    EQUI_F_MAX = 32'b00000000000011110100001001000000
    EQUI_F_DIV = 32'b00000000000000000000000011001000
    TIME_500ms = 5'b00000
    TIME_200ms = 5'b00001
    TIME_100ms = 5'b00010
    TIME_50ms = 5'b00011
    TIME_20ms = 5'b00100
    TIME_10ms = 5'b00101
    TIME_5ms = 5'b00110
    TIME_2ms = 5'b00111
    TIME_1ms = 5'b01000
    TIME_500us = 5'b01001
    TIME_200us = 5'b01010
    TIME_100us = 5'b01011
    TIME_50us = 5'b01100
    TIME_20us = 5'b01101
    TIME_10us = 5'b01110
    TIME_5us = 5'b01111
    TIME_2us = 5'b10000
    TIME_1us = 5'b10001
    TIME_500ns = 5'b10010
    TIME_200ns = 5'b10011
    TIME_100ns = 5'b10100
W: Verilog-2042: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 116)] real 1999999.000000 rounded to int 1999999, which maybe cause simulation mismatch
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 126)] Elaborating instance u_spi_drive
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 1)] Elaborating module spi_drive
I: Module instance {top_module/u_spi_drive} parameter value:
    IDLE = 32'b00000000000000000000000000000000
    TRANSFORM = 32'b00000000000000000000000000000001
    DATA_LEN = 32'b00000000000000000000000000001000
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    DATA_BIT_TOTAL = 32'b00000000000000000000000010100000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 139)] Elaborating instance u_state_control
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 1)] Elaborating module state_control
I: Module instance {top_module/u_state_control} parameter value:
    RUN = 2'b00
    SINGLE = 2'b01
    PAUSE = 2'b10
    TIME_STATE_MAX = 5'b10100
    TIME_STATE_MIN = 5'b00011
    AMPL_STATE_MAX = 4'b1000
    AMPL_STATE_MIN = 4'b0001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 78)] Elaborating instance u_key_debounce_single
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_single} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 86)] Elaborating instance u_key_debounce_run
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_run} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 183)] Elaborating instance u_encoder_drive_time
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Elaborating module encoder_drive
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 252)] Elaborating instance u_encoder_drive_ampl
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Elaborating module encoder_drive
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 280)] Elaborating instance u_key_debounce_force_trig
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_force_trig} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 163)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 232)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 119)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 140)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 141)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2036: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 105)] Net ad_otr_1 connected to input port of module instance top_module.u_adc_rd has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.034s wall, 0.016s user + 0.016s system = 0.031s CPU (92.0%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.043s wall, 0.047s user + 0.000s system = 0.047s CPU (108.6%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 33)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 41)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 15)] Latch is generated for signal spi_data_ready, possible missing assignment in an if or case statement.
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 9)] Feedback mux created for signal 'Sa_clk'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 12)] Feedback mux created for signal 'time_state0'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 12)] Feedback mux created for signal 'fifo_wr_data'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
I: Removed inst spi_clk3 that is redundant to spi_clk1.
I: Removed inst spi_clk2 that is redundant to spi_clk0.
Executing : rtl-infer successfully. Time elapsed: 0.435s wall, 0.328s user + 0.109s system = 0.438s CPU (100.6%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.041s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
I: FSM meas_state_fsm[1:0] inferred.
FSM meas_state_fsm[1:0] STG:
Number of reachable states: 3
Input nets: key_filter_run_neg key_filter_single_neg 
S0(00)-->S0(00): 00
S1(01)-->S1(01): 0x
S0(00)-->S2(10): 1x
S1(01)-->S2(10): 1x
S2(10)-->S0(00): 1x
S2(10)-->S2(10): 00
S0(00)-->S1(01): 01
S2(10)-->S1(01): 01

Executing : FSM inference successfully. Time elapsed: 0.013s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N76 (bmsWIDEMUX).
I: Constant propagation done on N65 (bmsPMUX).
I: Constant propagation done on N191_1 (bmsPMUX).
I: Constant propagation done on N203_1 (bmsPMUX).
I: Constant propagation done on N215_2 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N97 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N3204_1 (bmsWIDEMUX).
I: Constant propagation done on N2536 (bmsWIDEMUX).
I: Constant propagation done on N2156 (bmsWIDEMUX).
I: Constant propagation done on N2953 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.068s wall, 0.062s user + 0.000s system = 0.062s CPU (92.5%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Sun Jun 30 00:45:33 2024
Action compile: Peak memory pool usage is 146 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:5s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Sun Jun 30 00:45:33 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
License checkout: fabric_ads from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77795

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 111)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 118)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 153)] | Port time_state[0] has been placed at location U13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 174)] | Port spi_miso has been placed at location R5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 248)] | Port spi_mosi has been placed at location T5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 258)] | Port state_change_flag has been placed at location R8, whose type is share pin.
W: ConstraintEditor-4019: Port 'Sa_hold' unspecified I/O constraint.
Constraint check end.

C: SDC-2025: Clock source 'n:u_spi_drive/N297' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ip_fifo/N159' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ip_fifo/N166' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name top_module|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top_module|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top_module|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top_module|sys_clk successfully.
C: SDC-2025: Clock source 'n:u_pll_clk/clkout1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1 successfully.
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 successfully.
C: SDC-2025: Clock source 'n:u_pll_clk/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0 successfully.
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 successfully.
Start pre-mapping.
I: Removed bmsMULT inst N808 that is redundant to N621
I: Removed bmsMULT inst N995 that is redundant to N621
I: Removed bmsMULT inst N434 that is redundant to N247
I: Constant propagation done on u_adc_rd/u_f_Sa_control/N3207 (bmsWIDEMUX).
I: Constant propagation done on u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Encoding type of FSM 'meas_state_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'meas_state_fsm[1:0]':
I: from  u_state_control/meas_state[1] u_state_control/meas_state[0]
I: to  u_state_control/meas_state_reg[2] u_state_control/meas_state_reg[1] u_state_control/meas_state_reg[0]
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Constant propagation done on u_state_control/N216 (bmsREDOR).
I: Constant propagation done on u_state_control/meas_state_fsm[1:0]_10 (bmsREDOR).
W: Removed bmsWIDEDFFCPE inst ad_data_H_1[7:0] at 5 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_data_packing/ad_data_H_1[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst Sa_cd_max[23:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/Sa_cd_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst clk_max[23:0] at 1 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/clk_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst dclk_max[23:0] at 15 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/dclk_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst point_max[7:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/point_max[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst round_max[7:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/round_max[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFRSE inst fifo_wr_data[9:0] at 8 that is stuck at constant 0.
Executing : pre-mapping successfully. Time elapsed: 0.132s wall, 0.031s user + 0.000s system = 0.031s CPU (23.6%)

Start mod-gen.
W: Public-4008: Instance 'u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_div_pulse' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_div_pulse_delay' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[16:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trigger0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trigger1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_state' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[63:32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsLT inst u_ip_fifo/u_fifo_rd/N4 that is redundant to u_ip_fifo/N82
I: Removed bmsLT inst u_ip_fifo/u_fifo_wr/N4 that is redundant to u_ip_fifo/N53
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_single/cnt[19:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_force_trig/cnt[19:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_run/cnt[19:0] at 5 that is stuck at constant 0.
W: Public-4008: Instance 'u_spi_drive/next_state[2]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/next_state[3]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Removed GTP_DLATCH inst u_spi_drive/next_state[1] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_spi_drive/current_state[3:0] at 1 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.289s wall, 0.141s user + 0.000s system = 0.141s CPU (48.6%)

Start logic-optimization.
W: Removed bmsWIDEDFFCPE inst u_output_shaping/gate_set_cnt[3:0] at 3 that is stuck at constant 0.
Executing : logic-optimization successfully. Time elapsed: 0.398s wall, 0.203s user + 0.000s system = 0.203s CPU (51.1%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'u_output_shaping/gate_set_cnt[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/current_state[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/current_state[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/current_state[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_L_1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_L_1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/point_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/round_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_CE inst u_adc_rd/u_f_Sa_control/round_max[2] that is redundant to u_adc_rd/u_f_Sa_control/point_max[2]
I: Removed GTP_DFF_CE inst u_adc_rd/u_f_Sa_control/round_max[4] that is redundant to u_adc_rd/u_f_Sa_control/point_max[4]
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.060s wall, 0.062s user + 0.000s system = 0.062s CPU (104.2%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.650s wall, 0.328s user + 0.031s system = 0.359s CPU (55.3%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.089s wall, 0.016s user + 0.000s system = 0.016s CPU (17.5%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.050s wall, 0.062s user + 0.000s system = 0.062s CPU (123.9%)

W: Unable to honor max fanout constraint for gtp_inv driven net N4_1
W: Unable to honor max fanout constraint for gtp_inv driven net N4_1

Cell Usage:
GTP_APM_E1 (SIMD)           1 use
GTP_DFF_C                   154 uses
GTP_DFF_CE                  292 uses
GTP_DFF_E                    12 uses
GTP_DFF_P                    12 uses
GTP_DFF_PE                    4 uses
GTP_DLATCH                    4 uses
GTP_DLATCH_C                  1 use
GTP_DRM18K                    1 use
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT2                     65 uses
GTP_LUT3                     73 uses
GTP_LUT4                     69 uses
GTP_LUT5                    154 uses
GTP_LUT5CARRY               342 uses
GTP_LUT5M                    35 uses
GTP_PLL_E3                    1 use
GTP_ROM32X1                  25 uses

I/O ports: 43
GTP_INBUF                  23 uses
GTP_OUTBUF                 20 uses

Mapping Summary:
Total LUTs: 763 of 22560 (3.38%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 763
Total Registers: 474 of 33840 (1.40%)
Total Latches: 5

DRM18K:
Total DRM18K = 1.0 of 60 (1.67%)

APMs:
Total APMs = 0.50 of 40 (1.25%)

Total I/O ports = 43 of 226 (19.03%)


Overview of Control Sets:

Number of unique control sets : 31

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 5        | 1                 4
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 6        | 1                 5
  [6, 8)      | 1        | 1                 0
  [8, 10)     | 4        | 0                 4
  [10, 12)    | 6        | 0                 6
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 8        | 0                 8
--------------------------------------------------------------
  The maximum fanout: 157
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                166
  NO              YES               NO                 0
  YES             NO                NO                 12
  YES             NO                YES                296
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              4
  NO             YES             1
  YES            NO              0
  YES            YES             0
************************************************

Design 'top_module' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
Saving design to top_module_syn.vm
Compiling verification operator library.
W: Public-4008: Instance 'u_spi_drive/r_data[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock top_module|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[2]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/spi_data_ready/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_spi_drive/next_state[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'Sa_hold' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_otr_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'en_force_trig' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_data_ready' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_miso' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'state_change_flag' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_force_trig' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_run' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_single' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_cs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_mosi' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'trigger' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:6s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Sun Jun 30 00:45:38 2024
Action synthesize: Peak memory pool usage is 284 MB
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:11s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:3s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:3s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sun Jun 30 00:45:38 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:02
Loading the device ...
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 111)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 118)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 153)] | Port time_state[0] has been placed at location U13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 174)] | Port spi_miso has been placed at location R5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 248)] | Port spi_mosi has been placed at location T5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 258)] | Port state_change_flag has been placed at location R8, whose type is share pin.
W: ConstraintEditor-4019: Port 'Sa_hold' unspecified I/O constraint.
Open UCE successfully.
Current device : PGL25G-6MBG324
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77795

W: ConstraintEditor-4019: Port 'Sa_hold' unspecified I/O constraint.
License checkout: fabric_inserter from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
Flattening design 'top_module'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'u_spi_drive/r_data[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net clk_250m in design, driver pin CLKOUT0(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_adc_rd/ad_clk_10).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_5(GTP_CLKBUFG) has been inserted on the net clk_200m in design, driver pin CLKOUT1(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_adc_rd/u_f_Sa_control/N247).
I: The instance clkbufg_6(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_force_trig/N9_1.fsub_1/gateop, insts:25.
I: Infer CARRY group, base inst: u_force_trig/N10.lt_0/gateop, insts:15.
I: Infer CARRY group, base inst: u_force_trig/N18.lt_0/gateop, insts:14.
I: Infer CARRY group, base inst: u_force_trig/N22_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_spi_drive/N100_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_state_control/N2.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_state_control/N5.eq_0/gateop, insts:2.
I: Infer CARRY group, base inst: u_state_control/N191_10_1/gateop, insts:4.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N11.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N25.lt_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N32_1_1/gateop, insts:23.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N33.eq_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N272.lt_0/gateop, insts:10.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N287_1_1/gateop, insts:23.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N299_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N300.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N301.eq_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N337_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N358_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N364.lt_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N366.lt_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N384_1_0/gateop, insts:24.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N621_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_ip_fifo/u_fifo_rd/N25_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_ip_fifo/u_fifo_wr/N22_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N256_1_0/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N275_1.fsub_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N308_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N317_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N2_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N79_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N157.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N160.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N322_5.fsub_1/gateop, insts:11.
I: INST: "spi_data_ready_obuf/opit_1" has been packed in IOL "u_ip_fifo/spi_data_ready/opit_0" success.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0.5      | 40            | 2                  
| IOCKDLY               | 0        | 32            | 0                  
| FF                    | 820      | 33840         | 3                  
| LUT                   | 1150     | 22560         | 6                  
| Distributed RAM       | 0        | 7568          | 0                  
| DLL                   | 0        | 8             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 2        | 60            | 4                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 43       | 226           | 20                 
| IOCKDIV               | 0        | 16            | 0                  
| IOCKGATE              | 0        | 16            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 4             | 25                 
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 4        | 30            | 14                 
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.06 sec.

Design 'top_module' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:15s
Action dev_map: CPU time elapsed is 0h:0m:2s
Action dev_map: Process CPU time elapsed is 0h:0m:2s
Current time: Sun Jun 30 00:45:52 2024
Action dev_map: Peak memory pool usage is 234 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:26s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:5s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:5s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sun Jun 30 00:45:52 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[0]} LOC=V6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[0]} LOC=V6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[1]} LOC=N11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[1]} LOC=N11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[2]} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[2]} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[3]} LOC=V8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[3]} LOC=V8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {en_force_trig} LOC=P8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {en_force_trig} LOC=P8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {meas_state[0]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 12)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
Executing : def_port {meas_state[0]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {meas_state[1]} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 13)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
Executing : def_port {meas_state[1]} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_data_ready} LOC=N7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_data_ready} LOC=N7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_miso} LOC=R5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 15)] | Port spi_miso has been placed at location R5, whose type is share pin.
Executing : def_port {spi_miso} LOC=R5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {state_change_flag} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 16)] | Port state_change_flag has been placed at location R8, whose type is share pin.
Executing : def_port {state_change_flag} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[0]} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 17)] | Port time_state[0] has been placed at location U13, whose type is share pin.
Executing : def_port {time_state[0]} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[1]} LOC=T6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[1]} LOC=T6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[2]} LOC=M11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[2]} LOC=M11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[3]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[3]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[4]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[4]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {adc_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_clk_ampl} LOC=M1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_clk_ampl} LOC=M1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_clk_time} LOC=U1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_clk_time} LOC=U1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_dt_ampl} LOC=M3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_dt_ampl} LOC=M3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_dt_time} LOC=U2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_dt_time} LOC=U2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_sw_ampl} LOC=T1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 36)] Object 'enc_sw_ampl' is dangling, which has no connection. it will be ignored.
Executing : def_port {enc_sw_ampl} LOC=T1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {enc_sw_time} LOC=P1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 37)] Object 'enc_sw_time' is dangling, which has no connection. it will be ignored.
Executing : def_port {enc_sw_time} LOC=P1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {key_auto} LOC=M5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 38)] Object 'key_auto' is dangling, which has no connection. it will be ignored.
Executing : def_port {key_auto} LOC=M5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {key_force_trig} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_force_trig} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_run} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_run} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_single} LOC=L6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_single} LOC=L6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_clk} LOC=N6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi_clk} LOC=N6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_cs} LOC=P7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi_cs} LOC=P7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_mosi} LOC=T5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 44)] | Port spi_mosi has been placed at location T5, whose type is share pin.
Executing : def_port {spi_mosi} LOC=T5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 NONE=TRUE
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 NONE=TRUE successfully
Executing : def_port {trigger} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {trigger} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
W: ConstraintEditor-4019: Port 'Sa_hold' unspecified I/O constraint.
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_122_55.
Phase 1.1 1st GP placement started.
Design Utilization : 6%.
First map gop timing takes 0.05 sec
Worst slack after clock region global placement is 18531
Wirelength after clock region global placement is 6127 and checksum is 825EF20E02C8AFCD.
1st GP placement takes 1.56 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_56_112.
Mapping instance clkbufg_4/gopclkbufg to USCM_56_113.
Mapping instance clkbufg_5/gopclkbufg to USCM_56_114.
Mapping instance clkbufg_6/gopclkbufg to USCM_56_115.
Clock placement takes 0.12 sec.

Wirelength after Pre Global Placement is 6127 and checksum is 825EF20E02C8AFCD.
Pre global placement takes 1.75 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_141.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_118.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_7_150.
Placed fixed group with base inst ad_otr_1_obuf/opit_1 on IOL_7_117.
Placed fixed group with base inst adc_data_1_ibuf[0]/opit_1 on IOL_7_113.
Placed fixed group with base inst adc_data_1_ibuf[1]/opit_1 on IOL_7_114.
Placed fixed group with base inst adc_data_1_ibuf[2]/opit_1 on IOL_7_201.
Placed fixed group with base inst adc_data_1_ibuf[3]/opit_1 on IOL_7_202.
Placed fixed group with base inst adc_data_1_ibuf[4]/opit_1 on IOL_7_145.
Placed fixed group with base inst adc_data_1_ibuf[5]/opit_1 on IOL_7_146.
Placed fixed group with base inst adc_data_1_ibuf[6]/opit_1 on IOL_7_169.
Placed fixed group with base inst adc_data_1_ibuf[7]/opit_1 on IOL_7_170.
Placed fixed group with base inst adc_data_1_ibuf[8]/opit_1 on IOL_7_105.
Placed fixed group with base inst adc_data_1_ibuf[9]/opit_1 on IOL_7_106.
Placed fixed group with base inst ampl_state_obuf[0]/opit_1 on IOL_95_5.
Placed fixed group with base inst ampl_state_obuf[1]/opit_1 on IOL_195_5.
Placed fixed group with base inst ampl_state_obuf[2]/opit_1 on IOL_183_5.
Placed fixed group with base inst ampl_state_obuf[3]/opit_1 on IOL_123_5.
Placed fixed group with base inst en_force_trig_obuf/opit_1 on IOL_99_5.
Placed fixed group with base inst enc_clk_ampl_ibuf/opit_1 on IOL_7_82.
Placed fixed group with base inst enc_clk_time_ibuf/opit_1 on IOL_7_46.
Placed fixed group with base inst enc_dt_ampl_ibuf/opit_1 on IOL_7_81.
Placed fixed group with base inst enc_dt_time_ibuf/opit_1 on IOL_7_45.
Placed fixed group with base inst key_force_trig_ibuf/opit_1 on IOL_7_14.
Placed fixed group with base inst key_run_ibuf/opit_1 on IOL_7_13.
Placed fixed group with base inst key_single_ibuf/opit_1 on IOL_7_41.
Placed fixed group with base inst meas_state_obuf[0]/opit_1 on IOL_135_5.
Placed fixed group with base inst meas_state_obuf[1]/opit_1 on IOL_199_5.
Placed fixed group with base inst spi_clk_ibuf/opit_1 on IOL_83_6.
Placed fixed group with base inst spi_cs_ibuf/opit_1 on IOL_83_5.
Placed fixed group with base inst spi_data_ready_obuf/opit_1_OL on IOL_99_6.
Placed fixed group with base inst spi_miso_obuf/opit_1 on IOL_79_6.
Placed fixed group with base inst spi_mosi_ibuf/opit_1 on IOL_79_5.
Placed fixed group with base inst state_change_flag_obuf/opit_1 on IOL_135_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_131_5.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_19_249.
Placed fixed group with base inst time_state_obuf[0]/opit_1 on IOL_199_6.
Placed fixed group with base inst time_state_obuf[1]/opit_1 on IOL_95_6.
Placed fixed group with base inst time_state_obuf[2]/opit_1 on IOL_195_6.
Placed fixed group with base inst time_state_obuf[3]/opit_1 on IOL_183_6.
Placed fixed group with base inst time_state_obuf[4]/opit_1 on IOL_123_6.
Placed fixed group with base inst trigger_ibuf/opit_1 on IOL_7_53.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_56_112.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_56_113.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_56_114.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_56_115.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_122_55.
Placed fixed instance BKCL_auto_0 on BKCL_138_253.
Placed fixed instance BKCL_auto_1 on BKCL_138_1.
Placed fixed instance BKCL_auto_2 on BKCL_1_144.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 15468.
	4 iterations finished.
	Final slack 17857.
Super clustering done.
Design Utilization : 6%.
Worst slack after global placement is 18740
2nd GP placement takes 0.14 sec.

Wirelength after global placement is 5547 and checksum is 979A45B754C8D2EB.
Global placement takes 0.14 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 6213 and checksum is A69D3F8E9A00E5C2.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 15468.
	4 iterations finished.
	Final slack 17857.
Super clustering done.
Design Utilization : 6%.
Worst slack after post global placement is 18509
3rd GP placement takes 0.19 sec.

Wirelength after post global placement is 5301 and checksum is 3EC36A243733329B.
Post global placement takes 0.19 sec.

Phase 4 Legalization started.
The average distance in LP is 0.329970.
Wirelength after legalization is 7365 and checksum is C384E02F3A583CBA.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 18981.
Replication placement takes 0.05 sec.

Wirelength after replication placement is 7365 and checksum is C384E02F3A583CBA.
Phase 5.2 DP placement started.
Legalized cost 18981.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 7365 and checksum is C384E02F3A583CBA.
Timing-driven detailed placement takes 0.05 sec.

Worst slack is 18981, TNS after placement is 0.
Save Constraint in file D:/pango/MyProject/oscillosope/prj/oscillosope.fdc success.
C: Flow-2004: Constraint file modified: "D:/pango/MyProject/oscillosope/prj/oscillosope.fdc". 
Placement done.
Total placement takes 2.50 sec.
Finished placement.

Routing started.
Building routing graph takes 0.59 sec.
Worst slack is 18981, TNS before global route is 0.
Processing design graph takes 0.19 sec.
Total memory for routing:
	64.249169 M.
Total nets for routing : 1881.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 79 nets, it takes 0.00 sec.
Unrouted nets 128 at the end of iteration 0.
Unrouted nets 77 at the end of iteration 1.
Unrouted nets 53 at the end of iteration 2.
Unrouted nets 44 at the end of iteration 3.
Unrouted nets 23 at the end of iteration 4.
Unrouted nets 21 at the end of iteration 5.
Unrouted nets 19 at the end of iteration 6.
Unrouted nets 12 at the end of iteration 7.
Unrouted nets 14 at the end of iteration 8.
Unrouted nets 15 at the end of iteration 9.
Unrouted nets 16 at the end of iteration 10.
Unrouted nets 12 at the end of iteration 11.
Unrouted nets 12 at the end of iteration 12.
Unrouted nets 8 at the end of iteration 13.
Unrouted nets 6 at the end of iteration 14.
Unrouted nets 8 at the end of iteration 15.
Unrouted nets 6 at the end of iteration 16.
Unrouted nets 3 at the end of iteration 17.
Unrouted nets 1 at the end of iteration 18.
Unrouted nets 1 at the end of iteration 19.
Unrouted nets 1 at the end of iteration 20.
Unrouted nets 1 at the end of iteration 21.
Unrouted nets 0 at the end of iteration 22.
Global Routing step 2 processed 175 nets, it takes 0.98 sec.
Unrouted nets 11 at the end of iteration 0.
Unrouted nets 3 at the end of iteration 1.
Unrouted nets 3 at the end of iteration 2.
Unrouted nets 5 at the end of iteration 3.
Unrouted nets 1 at the end of iteration 4.
Unrouted nets 0 at the end of iteration 5.
Global Routing step 3 processed 42 nets, it takes 0.02 sec.
Global routing takes 1.02 sec.
Total 1993 subnets.
E: Flow-0127: Process exits abnormally.


Process "Compile" started.
Current time: Sun Jun 30 00:46:08 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
License checkout: fabric_ads from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
W: Flow-4058: The device information PGL25G-6FBG256 of IP 'D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.idf' is not the same as the current project.
W: Flow-4058: The device information PGL25G-6FBG256 of IP 'D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.idf' is not the same as the current project.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/adc_rd.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/adc_rd.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 1)] Analyzing module adc_rd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/adc_rd.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/data_packing.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/data_packing.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/data_packing.v(line number: 1)] Analyzing module data_packing (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/data_packing.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/encoder_drive.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/encoder_drive.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Analyzing module encoder_drive (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/encoder_drive.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 1)] Analyzing module f_Sa_control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_rd.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/fifo_rd.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/fifo_rd.v(line number: 1)] Analyzing module fifo_rd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_rd.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_wr.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/fifo_wr.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 1)] Analyzing module fifo_wr (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_wr.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/ip_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/ip_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 1)] Analyzing module ip_fifo (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/ip_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/key_debounce.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/key_debounce.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Analyzing module key_debounce (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/key_debounce.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 1)] Analyzing module spi_drive (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/state_control.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/state_control.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 1)] Analyzing module state_control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/state_control.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/top_module.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/top_module.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 1)] Analyzing module top_module (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/top_module.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/force_trig.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/force_trig.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/force_trig.v(line number: 1)] Analyzing module force_trig (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/force_trig.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_measure.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/f_measure.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 1)] Analyzing module f_measure (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_measure.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/divider_32.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/divider_32.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 1)] Analyzing module divider_32 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/divider_32.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/output_shaping.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/output_shaping.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/output_shaping.v(line number: 1)] Analyzing module output_shaping (library work)
W: Verilog-2015: [D:/pango/MyProject/oscillosope/rtl/output_shaping.v(line number: 9)] gate_set is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/output_shaping.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Analyzing module ipml_fifo_ctrl_v1_4_async_fifo (library work)
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 52)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 54)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 65)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 67)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Analyzing module ipml_sdpram_v1_6_async_fifo (library work)
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 306)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 307)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 310)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 314)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 318)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 322)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 326)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 327)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 330)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 331)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 334)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 335)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 338)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 339)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 342)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 343)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 346)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 347)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 355)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 359)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 363)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 367)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 371)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 372)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 375)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 376)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 380)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 381)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 384)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 385)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 388)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 389)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 392)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 393)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 402)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 403)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 407)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 412)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 413)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Analyzing module ipml_fifo_v1_7_async_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Analyzing module async_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v successfully.
I: Module "top_module" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.402s wall, 0.000s user + 0.016s system = 0.016s CPU (1.1%)

Start rtl-elaborate.
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 1)] Elaborating module top_module
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 59)] Elaborating instance u_output_shaping
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/output_shaping.v(line number: 1)] Elaborating module output_shaping
I: Module instance {top_module/u_output_shaping} parameter value:
    gate_set_max = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 67)] Elaborating instance u_f_measure
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 1)] Elaborating module f_measure
I: Module instance {top_module/u_f_measure} parameter value:
    F_STANDARD = 32'b00001110111001101011001010000000
    en_pulse_max = 32'b00000000000000011110100001001000
    gate_set_max = 32'b00000000000000001111010000100100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 150)] Elaborating instance u_divider_32
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 1)] Elaborating module divider_32
I: Module instance {top_module/u_f_measure/u_divider_32} parameter value:
    div_max = 32'b00000000000000000000000000100000
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 67)] Width mismatch between port f_st_re_div_32 and signal bound to it for instantiated module f_measure
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 75)] Elaborating instance u_force_trig
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/force_trig.v(line number: 1)] Elaborating module force_trig
I: Module instance {top_module/u_force_trig} parameter value:
    TIME_500ms = 5'b00000
    TIME_200ms = 5'b00001
    TIME_100ms = 5'b00010
    TIME_50ms = 5'b00011
    TIME_20ms = 5'b00100
    TIME_10ms = 5'b00101
    TIME_5ms = 5'b00110
    TIME_2ms = 5'b00111
    TIME_1ms = 5'b01000
    TIME_500us = 5'b01001
    TIME_200us = 5'b01010
    TIME_100us = 5'b01011
    TIME_50us = 5'b01100
    TIME_20us = 5'b01101
    TIME_10us = 5'b01110
    TIME_5us = 5'b01111
    TIME_2us = 5'b10000
    TIME_1us = 5'b10001
    TIME_500ns = 5'b10010
    TIME_200ns = 5'b10011
    TIME_100ns = 5'b10100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 85)] Elaborating instance u_ip_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 1)] Elaborating module ip_fifo
I: Module instance {top_module/u_ip_fifo} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    RUN = 2'b00
    SINGLE = 2'b01
    PAUSE = 2'b10
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Elaborating instance u_async_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Elaborating module async_fifo
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 162)] Elaborating instance U_ipml_fifo_async_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Elaborating module ipml_fifo_v1_7_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 91)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Elaborating module ipml_sdpram_v1_6_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 467)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 479)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 480)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 615)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 675)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 676)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 677)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 679)] Case condition never applies
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 119)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Elaborating module ipml_fifo_ctrl_v1_4_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 201)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Width mismatch between port wr_data and signal bound to it for instantiated module async_fifo
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Width mismatch between port rd_data and signal bound to it for instantiated module async_fifo
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 166)] Elaborating instance u_fifo_wr
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 1)] Elaborating module fifo_wr
I: Module instance {top_module/u_ip_fifo/u_fifo_wr} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 166)] Width mismatch between port fifo_wr_data and signal bound to it for instantiated module fifo_wr
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 182)] Elaborating instance u_fifo_rd
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/fifo_rd.v(line number: 1)] Elaborating module fifo_rd
I: Module instance {top_module/u_ip_fifo/u_fifo_rd} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 105)] Elaborating instance u_adc_rd
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 1)] Elaborating module adc_rd
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 58)] Elaborating instance u_data_packing
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/data_packing.v(line number: 1)] Elaborating module data_packing
I: Module instance {top_module/u_adc_rd/u_data_packing} parameter value:
    REAL_SIGN_H = 3'b000
    REAL_SIGN_L = 3'b111
    EQUI_SIGN_H = 3'b000
    EQUI_SIGN_L = 3'b000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 71)] Elaborating instance u_f_Sa_control
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 1)] Elaborating module f_Sa_control
I: Module instance {top_module/u_adc_rd/u_f_Sa_control} parameter value:
    ADC_F = 32'b00001011111010111100001000000000
    REAL_F_MIN = 32'b00000000000000000000000000101000
    REAL_F_DIV = 32'b00000000010011000100101101000000
    EQUI_F_MAX = 32'b00000000000011110100001001000000
    EQUI_F_DIV = 32'b00000000000000000000000011001000
    TIME_500ms = 5'b00000
    TIME_200ms = 5'b00001
    TIME_100ms = 5'b00010
    TIME_50ms = 5'b00011
    TIME_20ms = 5'b00100
    TIME_10ms = 5'b00101
    TIME_5ms = 5'b00110
    TIME_2ms = 5'b00111
    TIME_1ms = 5'b01000
    TIME_500us = 5'b01001
    TIME_200us = 5'b01010
    TIME_100us = 5'b01011
    TIME_50us = 5'b01100
    TIME_20us = 5'b01101
    TIME_10us = 5'b01110
    TIME_5us = 5'b01111
    TIME_2us = 5'b10000
    TIME_1us = 5'b10001
    TIME_500ns = 5'b10010
    TIME_200ns = 5'b10011
    TIME_100ns = 5'b10100
W: Verilog-2042: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 116)] real 1999999.000000 rounded to int 1999999, which maybe cause simulation mismatch
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 126)] Elaborating instance u_spi_drive
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 1)] Elaborating module spi_drive
I: Module instance {top_module/u_spi_drive} parameter value:
    IDLE = 32'b00000000000000000000000000000000
    TRANSFORM = 32'b00000000000000000000000000000001
    DATA_LEN = 32'b00000000000000000000000000001000
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    DATA_BIT_TOTAL = 32'b00000000000000000000000010100000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 139)] Elaborating instance u_state_control
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 1)] Elaborating module state_control
I: Module instance {top_module/u_state_control} parameter value:
    RUN = 2'b00
    SINGLE = 2'b01
    PAUSE = 2'b10
    TIME_STATE_MAX = 5'b10100
    TIME_STATE_MIN = 5'b00011
    AMPL_STATE_MAX = 4'b1000
    AMPL_STATE_MIN = 4'b0001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 78)] Elaborating instance u_key_debounce_single
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_single} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 86)] Elaborating instance u_key_debounce_run
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_run} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 183)] Elaborating instance u_encoder_drive_time
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Elaborating module encoder_drive
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 252)] Elaborating instance u_encoder_drive_ampl
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Elaborating module encoder_drive
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 280)] Elaborating instance u_key_debounce_force_trig
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_force_trig} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 163)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 232)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 119)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 140)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 141)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2036: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 105)] Net ad_otr_1 connected to input port of module instance top_module.u_adc_rd has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.045s wall, 0.047s user + 0.016s system = 0.062s CPU (137.5%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.040s wall, 0.031s user + 0.000s system = 0.031s CPU (77.7%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 33)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 41)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 15)] Latch is generated for signal spi_data_ready, possible missing assignment in an if or case statement.
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 9)] Feedback mux created for signal 'Sa_clk'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 12)] Feedback mux created for signal 'time_state0'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 12)] Feedback mux created for signal 'fifo_wr_data'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
I: Removed inst spi_clk3 that is redundant to spi_clk1.
I: Removed inst spi_clk2 that is redundant to spi_clk0.
Executing : rtl-infer successfully. Time elapsed: 0.467s wall, 0.359s user + 0.109s system = 0.469s CPU (100.4%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.039s wall, 0.047s user + 0.000s system = 0.047s CPU (121.7%)

Start FSM inference.
I: FSM meas_state_fsm[1:0] inferred.
FSM meas_state_fsm[1:0] STG:
Number of reachable states: 3
Input nets: key_filter_run_neg key_filter_single_neg 
S0(00)-->S0(00): 00
S1(01)-->S1(01): 0x
S0(00)-->S2(10): 1x
S1(01)-->S2(10): 1x
S2(10)-->S0(00): 1x
S2(10)-->S2(10): 00
S0(00)-->S1(01): 01
S2(10)-->S1(01): 01

Executing : FSM inference successfully. Time elapsed: 0.012s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N76 (bmsWIDEMUX).
I: Constant propagation done on N65 (bmsPMUX).
I: Constant propagation done on N191_1 (bmsPMUX).
I: Constant propagation done on N203_1 (bmsPMUX).
I: Constant propagation done on N215_2 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N97 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N3204_1 (bmsWIDEMUX).
I: Constant propagation done on N2536 (bmsWIDEMUX).
I: Constant propagation done on N2156 (bmsWIDEMUX).
I: Constant propagation done on N2953 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.068s wall, 0.047s user + 0.031s system = 0.078s CPU (114.5%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Sun Jun 30 00:46:12 2024
Action compile: Peak memory pool usage is 146 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:5s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Sun Jun 30 00:46:12 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
License checkout: fabric_ads from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77795

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 111)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 118)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 153)] | Port time_state[0] has been placed at location U13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 174)] | Port spi_miso has been placed at location R5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 248)] | Port spi_mosi has been placed at location T5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 258)] | Port state_change_flag has been placed at location R8, whose type is share pin.
Constraint check end.

C: SDC-2025: Clock source 'n:u_spi_drive/N297' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ip_fifo/N159' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ip_fifo/N166' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name top_module|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top_module|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top_module|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top_module|sys_clk successfully.
C: SDC-2025: Clock source 'n:u_pll_clk/clkout1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1 successfully.
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 successfully.
C: SDC-2025: Clock source 'n:u_pll_clk/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0 successfully.
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 successfully.
Start pre-mapping.
I: Removed bmsMULT inst N808 that is redundant to N621
I: Removed bmsMULT inst N995 that is redundant to N621
I: Removed bmsMULT inst N434 that is redundant to N247
I: Constant propagation done on u_adc_rd/u_f_Sa_control/N3207 (bmsWIDEMUX).
I: Constant propagation done on u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Encoding type of FSM 'meas_state_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'meas_state_fsm[1:0]':
I: from  u_state_control/meas_state[1] u_state_control/meas_state[0]
I: to  u_state_control/meas_state_reg[2] u_state_control/meas_state_reg[1] u_state_control/meas_state_reg[0]
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Constant propagation done on u_state_control/N216 (bmsREDOR).
I: Constant propagation done on u_state_control/meas_state_fsm[1:0]_10 (bmsREDOR).
W: Removed bmsWIDEDFFCPE inst ad_data_H_1[7:0] at 5 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_data_packing/ad_data_H_1[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst Sa_cd_max[23:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/Sa_cd_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst clk_max[23:0] at 1 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/clk_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst dclk_max[23:0] at 15 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/dclk_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst point_max[7:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/point_max[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst round_max[7:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/round_max[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFRSE inst fifo_wr_data[9:0] at 8 that is stuck at constant 0.
Executing : pre-mapping successfully. Time elapsed: 0.133s wall, 0.078s user + 0.000s system = 0.078s CPU (58.7%)

Start mod-gen.
W: Public-4008: Instance 'u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_div_pulse' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_div_pulse_delay' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[16:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trigger0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trigger1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_state' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[63:32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsLT inst u_ip_fifo/u_fifo_rd/N4 that is redundant to u_ip_fifo/N82
I: Removed bmsLT inst u_ip_fifo/u_fifo_wr/N4 that is redundant to u_ip_fifo/N53
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_single/cnt[19:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_force_trig/cnt[19:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_run/cnt[19:0] at 5 that is stuck at constant 0.
W: Public-4008: Instance 'u_spi_drive/next_state[2]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/next_state[3]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Removed GTP_DLATCH inst u_spi_drive/next_state[1] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_spi_drive/current_state[3:0] at 1 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.285s wall, 0.234s user + 0.000s system = 0.234s CPU (82.3%)

Start logic-optimization.
W: Removed bmsWIDEDFFCPE inst u_output_shaping/gate_set_cnt[3:0] at 3 that is stuck at constant 0.
Executing : logic-optimization successfully. Time elapsed: 0.404s wall, 0.250s user + 0.016s system = 0.266s CPU (65.8%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'u_output_shaping/gate_set_cnt[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/current_state[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/current_state[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/current_state[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_L_1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_L_1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/point_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/round_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_CE inst u_adc_rd/u_f_Sa_control/round_max[2] that is redundant to u_adc_rd/u_f_Sa_control/point_max[2]
I: Removed GTP_DFF_CE inst u_adc_rd/u_f_Sa_control/round_max[4] that is redundant to u_adc_rd/u_f_Sa_control/point_max[4]
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.065s wall, 0.031s user + 0.000s system = 0.031s CPU (47.9%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.643s wall, 0.438s user + 0.016s system = 0.453s CPU (70.4%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.085s wall, 0.062s user + 0.000s system = 0.062s CPU (73.4%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.051s wall, 0.047s user + 0.000s system = 0.047s CPU (92.1%)

W: Unable to honor max fanout constraint for gtp_inv driven net N4_1
W: Unable to honor max fanout constraint for gtp_inv driven net N4_1

Cell Usage:
GTP_APM_E1 (SIMD)           1 use
GTP_DFF_C                   154 uses
GTP_DFF_CE                  292 uses
GTP_DFF_E                    12 uses
GTP_DFF_P                    12 uses
GTP_DFF_PE                    4 uses
GTP_DLATCH                    4 uses
GTP_DLATCH_C                  1 use
GTP_DRM18K                    1 use
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT2                     65 uses
GTP_LUT3                     73 uses
GTP_LUT4                     69 uses
GTP_LUT5                    154 uses
GTP_LUT5CARRY               342 uses
GTP_LUT5M                    35 uses
GTP_PLL_E3                    1 use
GTP_ROM32X1                  25 uses

I/O ports: 43
GTP_INBUF                  23 uses
GTP_OUTBUF                 20 uses

Mapping Summary:
Total LUTs: 763 of 22560 (3.38%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 763
Total Registers: 474 of 33840 (1.40%)
Total Latches: 5

DRM18K:
Total DRM18K = 1.0 of 60 (1.67%)

APMs:
Total APMs = 0.50 of 40 (1.25%)

Total I/O ports = 43 of 226 (19.03%)


Overview of Control Sets:

Number of unique control sets : 31

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 5        | 1                 4
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 6        | 1                 5
  [6, 8)      | 1        | 1                 0
  [8, 10)     | 4        | 0                 4
  [10, 12)    | 6        | 0                 6
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 8        | 0                 8
--------------------------------------------------------------
  The maximum fanout: 157
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                166
  NO              YES               NO                 0
  YES             NO                NO                 12
  YES             NO                YES                296
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              4
  NO             YES             1
  YES            NO              0
  YES            YES             0
************************************************

Design 'top_module' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
Saving design to top_module_syn.vm
W: Public-4008: Instance 'u_spi_drive/r_data[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock top_module|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[2]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/spi_data_ready/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_spi_drive/next_state[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'Sa_hold' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_otr_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'en_force_trig' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_data_ready' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_miso' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'state_change_flag' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_force_trig' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_run' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_single' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_cs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_mosi' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'trigger' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:6s
Action synthesize: CPU time elapsed is 0h:0m:3s
Action synthesize: Process CPU time elapsed is 0h:0m:3s
Current time: Sun Jun 30 00:46:17 2024
Action synthesize: Peak memory pool usage is 281 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:11s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:4s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:4s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sun Jun 30 00:46:17 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77795

License checkout: fabric_inserter from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
Flattening design 'top_module'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'u_spi_drive/r_data[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net clk_250m in design, driver pin CLKOUT0(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_adc_rd/ad_clk_10).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_5(GTP_CLKBUFG) has been inserted on the net clk_200m in design, driver pin CLKOUT1(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_adc_rd/u_f_Sa_control/N247).
I: The instance clkbufg_6(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_force_trig/N9_1.fsub_1/gateop, insts:25.
I: Infer CARRY group, base inst: u_force_trig/N10.lt_0/gateop, insts:15.
I: Infer CARRY group, base inst: u_force_trig/N18.lt_0/gateop, insts:14.
I: Infer CARRY group, base inst: u_force_trig/N22_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_spi_drive/N100_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_state_control/N2.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_state_control/N5.eq_0/gateop, insts:2.
I: Infer CARRY group, base inst: u_state_control/N191_10_1/gateop, insts:4.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N11.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N25.lt_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N32_1_1/gateop, insts:23.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N33.eq_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N272.lt_0/gateop, insts:10.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N287_1_1/gateop, insts:23.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N299_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N300.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N301.eq_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N337_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N358_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N364.lt_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N366.lt_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N384_1_0/gateop, insts:24.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N621_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_ip_fifo/u_fifo_rd/N25_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_ip_fifo/u_fifo_wr/N22_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N256_1_0/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N275_1.fsub_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N308_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N317_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N2_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N79_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N157.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N160.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N322_5.fsub_1/gateop, insts:11.
I: INST: "spi_data_ready_obuf/opit_1" has been packed in IOL "u_ip_fifo/spi_data_ready/opit_0" success.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0.5      | 40            | 2                  
| IOCKDLY               | 0        | 32            | 0                  
| FF                    | 820      | 33840         | 3                  
| LUT                   | 1150     | 22560         | 6                  
| Distributed RAM       | 0        | 7568          | 0                  
| DLL                   | 0        | 8             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 2        | 60            | 4                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 43       | 226           | 20                 
| IOCKDIV               | 0        | 16            | 0                  
| IOCKGATE              | 0        | 16            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 4             | 25                 
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 4        | 30            | 14                 
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.11 sec.

Design 'top_module' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:15s
Action dev_map: CPU time elapsed is 0h:0m:2s
Action dev_map: Process CPU time elapsed is 0h:0m:2s
Current time: Sun Jun 30 00:46:31 2024
Action dev_map: Peak memory pool usage is 235 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:26s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:6s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:6s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sun Jun 30 00:46:31 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {Sa_hold} LOC=T2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {Sa_hold} LOC=T2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[0]} LOC=V6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[0]} LOC=V6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[1]} LOC=N11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[1]} LOC=N11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[2]} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[2]} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[3]} LOC=V8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[3]} LOC=V8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {en_force_trig} LOC=P8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {en_force_trig} LOC=P8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {meas_state[0]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 13)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
Executing : def_port {meas_state[0]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {meas_state[1]} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 14)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
Executing : def_port {meas_state[1]} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_data_ready} LOC=N7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_data_ready} LOC=N7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_miso} LOC=R5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 16)] | Port spi_miso has been placed at location R5, whose type is share pin.
Executing : def_port {spi_miso} LOC=R5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {state_change_flag} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 17)] | Port state_change_flag has been placed at location R8, whose type is share pin.
Executing : def_port {state_change_flag} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[0]} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 18)] | Port time_state[0] has been placed at location U13, whose type is share pin.
Executing : def_port {time_state[0]} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[1]} LOC=T6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[1]} LOC=T6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[2]} LOC=M11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[2]} LOC=M11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[3]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[3]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[4]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[4]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {adc_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_clk_ampl} LOC=M1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_clk_ampl} LOC=M1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_clk_time} LOC=U1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_clk_time} LOC=U1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_dt_ampl} LOC=M3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_dt_ampl} LOC=M3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_dt_time} LOC=U2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_dt_time} LOC=U2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_sw_ampl} LOC=T1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 37)] Object 'enc_sw_ampl' is dangling, which has no connection. it will be ignored.
Executing : def_port {enc_sw_ampl} LOC=T1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {enc_sw_time} LOC=P1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 38)] Object 'enc_sw_time' is dangling, which has no connection. it will be ignored.
Executing : def_port {enc_sw_time} LOC=P1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {key_auto} LOC=M5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 39)] Object 'key_auto' is dangling, which has no connection. it will be ignored.
Executing : def_port {key_auto} LOC=M5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {key_force_trig} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_force_trig} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_run} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_run} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_single} LOC=L6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_single} LOC=L6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_clk} LOC=N6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi_clk} LOC=N6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_cs} LOC=P7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi_cs} LOC=P7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_mosi} LOC=T5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 45)] | Port spi_mosi has been placed at location T5, whose type is share pin.
Executing : def_port {spi_mosi} LOC=T5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 NONE=TRUE
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 NONE=TRUE successfully
Executing : def_port {trigger} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {trigger} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_122_55.
Phase 1.1 1st GP placement started.
Design Utilization : 6%.
First map gop timing takes 0.09 sec
Worst slack after clock region global placement is 18123
Wirelength after clock region global placement is 6436 and checksum is EDE1F1B8BB2F48CB.
1st GP placement takes 2.20 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_56_112.
Mapping instance clkbufg_4/gopclkbufg to USCM_56_113.
Mapping instance clkbufg_5/gopclkbufg to USCM_56_114.
Mapping instance clkbufg_6/gopclkbufg to USCM_56_115.
Clock placement takes 0.12 sec.

Wirelength after Pre Global Placement is 6436 and checksum is EDE1F1B8BB2F48CB.
Pre global placement takes 2.44 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst Sa_hold_obuf/opit_1 on IOL_7_49.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_141.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_118.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_7_150.
Placed fixed group with base inst ad_otr_1_obuf/opit_1 on IOL_7_117.
Placed fixed group with base inst adc_data_1_ibuf[0]/opit_1 on IOL_7_113.
Placed fixed group with base inst adc_data_1_ibuf[1]/opit_1 on IOL_7_114.
Placed fixed group with base inst adc_data_1_ibuf[2]/opit_1 on IOL_7_201.
Placed fixed group with base inst adc_data_1_ibuf[3]/opit_1 on IOL_7_202.
Placed fixed group with base inst adc_data_1_ibuf[4]/opit_1 on IOL_7_145.
Placed fixed group with base inst adc_data_1_ibuf[5]/opit_1 on IOL_7_146.
Placed fixed group with base inst adc_data_1_ibuf[6]/opit_1 on IOL_7_169.
Placed fixed group with base inst adc_data_1_ibuf[7]/opit_1 on IOL_7_170.
Placed fixed group with base inst adc_data_1_ibuf[8]/opit_1 on IOL_7_105.
Placed fixed group with base inst adc_data_1_ibuf[9]/opit_1 on IOL_7_106.
Placed fixed group with base inst ampl_state_obuf[0]/opit_1 on IOL_95_5.
Placed fixed group with base inst ampl_state_obuf[1]/opit_1 on IOL_195_5.
Placed fixed group with base inst ampl_state_obuf[2]/opit_1 on IOL_183_5.
Placed fixed group with base inst ampl_state_obuf[3]/opit_1 on IOL_123_5.
Placed fixed group with base inst en_force_trig_obuf/opit_1 on IOL_99_5.
Placed fixed group with base inst enc_clk_ampl_ibuf/opit_1 on IOL_7_82.
Placed fixed group with base inst enc_clk_time_ibuf/opit_1 on IOL_7_46.
Placed fixed group with base inst enc_dt_ampl_ibuf/opit_1 on IOL_7_81.
Placed fixed group with base inst enc_dt_time_ibuf/opit_1 on IOL_7_45.
Placed fixed group with base inst key_force_trig_ibuf/opit_1 on IOL_7_14.
Placed fixed group with base inst key_run_ibuf/opit_1 on IOL_7_13.
Placed fixed group with base inst key_single_ibuf/opit_1 on IOL_7_41.
Placed fixed group with base inst meas_state_obuf[0]/opit_1 on IOL_135_5.
Placed fixed group with base inst meas_state_obuf[1]/opit_1 on IOL_199_5.
Placed fixed group with base inst spi_clk_ibuf/opit_1 on IOL_83_6.
Placed fixed group with base inst spi_cs_ibuf/opit_1 on IOL_83_5.
Placed fixed group with base inst spi_data_ready_obuf/opit_1_OL on IOL_99_6.
Placed fixed group with base inst spi_miso_obuf/opit_1 on IOL_79_6.
Placed fixed group with base inst spi_mosi_ibuf/opit_1 on IOL_79_5.
Placed fixed group with base inst state_change_flag_obuf/opit_1 on IOL_135_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_131_5.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_19_249.
Placed fixed group with base inst time_state_obuf[0]/opit_1 on IOL_199_6.
Placed fixed group with base inst time_state_obuf[1]/opit_1 on IOL_95_6.
Placed fixed group with base inst time_state_obuf[2]/opit_1 on IOL_195_6.
Placed fixed group with base inst time_state_obuf[3]/opit_1 on IOL_183_6.
Placed fixed group with base inst time_state_obuf[4]/opit_1 on IOL_123_6.
Placed fixed group with base inst trigger_ibuf/opit_1 on IOL_7_53.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_56_112.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_56_113.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_56_114.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_56_115.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_122_55.
Placed fixed instance BKCL_auto_0 on BKCL_138_253.
Placed fixed instance BKCL_auto_1 on BKCL_138_1.
Placed fixed instance BKCL_auto_2 on BKCL_1_144.
Fixed placement takes 0.03 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.03 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 15468.
	4 iterations finished.
	Final slack 17857.
Super clustering done.
Design Utilization : 6%.
Worst slack after global placement is 18572
2nd GP placement takes 0.41 sec.

Wirelength after global placement is 5647 and checksum is 3A15F310EA8675D6.
Global placement takes 0.47 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 6252 and checksum is 21081C7E7C8B9960.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 15468.
	4 iterations finished.
	Final slack 17857.
Super clustering done.
Design Utilization : 6%.
Worst slack after post global placement is 18699
3rd GP placement takes 0.62 sec.

Wirelength after post global placement is 5633 and checksum is 1E1E1EC381ADB72D.
Post global placement takes 0.62 sec.

Phase 4 Legalization started.
The average distance in LP is 0.305247.
Wirelength after legalization is 7402 and checksum is 19CD9DE3A6795BDD.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 18761.
Replication placement takes 0.08 sec.

Wirelength after replication placement is 7402 and checksum is 19CD9DE3A6795BDD.
Phase 5.2 DP placement started.
Legalized cost 18761.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.03 sec.

Wirelength after detailed placement is 7402 and checksum is 19CD9DE3A6795BDD.
Timing-driven detailed placement takes 0.11 sec.

Worst slack is 18761, TNS after placement is 0.
Placement done.
Total placement takes 3.89 sec.
Finished placement.

Routing started.
Building routing graph takes 0.75 sec.
Worst slack is 18761, TNS before global route is 0.
Processing design graph takes 0.20 sec.
Total memory for routing:
	64.246057 M.
Total nets for routing : 1865.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 2 at the end of iteration 37.
Unrouted nets 2 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Global Routing step 1 processed 81 nets, it takes 0.03 sec.
Unrouted nets 118 at the end of iteration 0.
Unrouted nets 96 at the end of iteration 1.
Unrouted nets 67 at the end of iteration 2.
Unrouted nets 49 at the end of iteration 3.
Unrouted nets 35 at the end of iteration 4.
Unrouted nets 22 at the end of iteration 5.
Unrouted nets 17 at the end of iteration 6.
Unrouted nets 18 at the end of iteration 7.
Unrouted nets 14 at the end of iteration 8.
Unrouted nets 7 at the end of iteration 9.
Unrouted nets 6 at the end of iteration 10.
Unrouted nets 5 at the end of iteration 11.
Unrouted nets 5 at the end of iteration 12.
Unrouted nets 5 at the end of iteration 13.
Unrouted nets 7 at the end of iteration 14.
Unrouted nets 7 at the end of iteration 15.
Unrouted nets 10 at the end of iteration 16.
Unrouted nets 7 at the end of iteration 17.
Unrouted nets 8 at the end of iteration 18.
Unrouted nets 10 at the end of iteration 19.
Unrouted nets 8 at the end of iteration 20.
Unrouted nets 7 at the end of iteration 21.
Unrouted nets 7 at the end of iteration 22.
Unrouted nets 8 at the end of iteration 23.
Unrouted nets 4 at the end of iteration 24.
Unrouted nets 5 at the end of iteration 25.
Unrouted nets 8 at the end of iteration 26.
Unrouted nets 11 at the end of iteration 27.
Unrouted nets 10 at the end of iteration 28.
Unrouted nets 4 at the end of iteration 29.
Unrouted nets 3 at the end of iteration 30.
Unrouted nets 6 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 1 at the end of iteration 33.
Unrouted nets 0 at the end of iteration 34.
Global Routing step 2 processed 172 nets, it takes 1.77 sec.
Unrouted nets 14 at the end of iteration 0.
Unrouted nets 4 at the end of iteration 1.
Unrouted nets 1 at the end of iteration 2.
Unrouted nets 0 at the end of iteration 3.
Global Routing step 3 processed 42 nets, it takes 0.08 sec.
Global routing takes 1.89 sec.
Total 1969 subnets.
    forward max bucket size 29786 , backward 365.
        Unrouted nets 1153 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.812500 sec.
    forward max bucket size 448 , backward 145.
        Unrouted nets 880 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.093750 sec.
    forward max bucket size 437 , backward 177.
        Unrouted nets 657 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.078125 sec.
    forward max bucket size 71 , backward 115.
        Unrouted nets 496 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.062500 sec.
    forward max bucket size 32 , backward 73.
        Unrouted nets 335 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.031250 sec.
    forward max bucket size 63 , backward 66.
        Unrouted nets 230 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.031250 sec.
    forward max bucket size 23 , backward 53.
        Unrouted nets 127 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 62 , backward 48.
        Unrouted nets 77 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.031250 sec.
    forward max bucket size 20 , backward 27.
        Unrouted nets 54 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 18.
        Unrouted nets 18 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 17.
        Unrouted nets 12 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 17.
        Unrouted nets 5 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 7.
        Unrouted nets 5 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 17.
        Unrouted nets 3 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 20.
        Unrouted nets 3 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 20.
        Unrouted nets 4 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 20.
        Unrouted nets 4 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 17.
        Unrouted nets 1 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.031250 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.031250 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.031250 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 89.
    route iteration 89, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 90.
    route iteration 90, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 91.
    route iteration 91, CPU time elapsed 0.000000 sec.
    forward max bucket size 2 , backward 1.
        Unrouted nets 1 at the end of iteration 92.
    route iteration 92, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 6.
        Unrouted nets 0 at the end of iteration 93.
    route iteration 93, CPU time elapsed 0.015625 sec.
Detailed routing takes 93 iterations
I: Design net u_ip_fifo/N166 is routed by general path.
C: Route-2036: The clock path from u_ip_fifo/N166/gateop:Z to spi_data_ready_obuf/opit_1_OL:SYSCLK is routed by SRB.
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_6/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 1.39 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.00 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 30.
Incremental timing analysis takes 0.00 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.16 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.11 sec.
Used SRB routing arc is 13295.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 4.77 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0.5      | 40            | 2                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 252      | 3748          | 7                  
|   FF                     | 544      | 22488         | 3                  
|   LUT                    | 774      | 14992         | 6                  
|   LUT-FF pairs           | 256      | 14992         | 2                  
| Use of CLMS              | 129      | 1892          | 7                  
|   FF                     | 276      | 11352         | 3                  
|   LUT                    | 379      | 7568          | 6                  
|   LUT-FF pairs           | 121      | 7568          | 2                  
|   Distributed RAM        | 0        | 7568          | 0                  
| Use of CRYSTAL           | 0        | 4             | 0                  
| Use of DLL               | 0        | 8             | 0                  
| Use of DQSL              | 0        | 12            | 0                  
| Use of DRM               | 2        | 60            | 4                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 105      | 3480          | 4                  
| Use of IO                | 43       | 226           | 20                 
|   IOBD                   | 9        | 57            | 16                 
|   IOBR                   | 3        | 12            | 25                 
|   IOBS                   | 31       | 157           | 20                 
| Use of IOCKDIV           | 0        | 16            | 0                  
| Use of IOCKDLY           | 0        | 32            | 0                  
| Use of IOCKGATE          | 0        | 16            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                  
| Use of IOL               | 43       | 308           | 14                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 4             | 25                 
| Use of PREGMUX_TEST      | 0        | 4             | 0                  
| Use of RCKB              | 0        | 16            | 0                  
|  RCKB dataused           | 0        | 16            | 0                  
| Use of RCKBMUX_TEST      | 0        | 8             | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 4        | 30            | 14                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 8             | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'top_module' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:19s
Action pnr: CPU time elapsed is 0h:0m:14s
Action pnr: Process CPU time elapsed is 0h:0m:14s
Current time: Sun Jun 30 00:46:49 2024
Action pnr: Peak memory pool usage is 816 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:45s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:20s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:20s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sun Jun 30 00:46:49 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'spi_data_ready_obuf/opit_1_OL/SYSCLK' (gopOBUFIOLQ.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[2]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_spi_drive/next_state[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'Sa_hold' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_otr_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'en_force_trig' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_data_ready' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_miso' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'state_change_flag' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_force_trig' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_run' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_single' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_cs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_mosi' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'trigger' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:4s
Action report_timing: Process CPU time elapsed is 0h:0m:4s
Current time: Sun Jun 30 00:46:55 2024
Action report_timing: Peak memory pool usage is 842 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:52s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:24s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:24s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sun Jun 30 00:46:55 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.234375 sec.
Generating architecture configuration.
The bitstream file is "D:/pango/MyProject/oscillosope/prj/generate_bitstream/top_module.sbit"
Generate programming file takes 2.609375 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:8s
Action gen_bit_stream: CPU time elapsed is 0h:0m:5s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:5s
Current time: Sun Jun 30 00:47:02 2024
Action gen_bit_stream: Peak memory pool usage is 411 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:1m:0s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:29s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:29s
Process "Generate Bitstream" done.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:02
Loading the device ...
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 111)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 118)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 153)] | Port time_state[0] has been placed at location U13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 174)] | Port spi_miso has been placed at location R5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 248)] | Port spi_mosi has been placed at location T5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 258)] | Port state_change_flag has been placed at location R8, whose type is share pin.
Open UCE successfully.
Current device : PGL25G-6MBG324
Process exit normally.
Process exit normally.
Process exit normally.
Process exit normally.
Process exit normally.
C: Flow-2006: Fic file modified: "D:/pango/MyProject/oscillosope/prj/synthesize/top_module_syn.fic". 
Process exit normally.
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/top_module.v". 


Process "Compile" started.
Current time: Sun Jun 30 01:01:18 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
License checkout: fabric_ads from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
W: Flow-4058: The device information PGL25G-6FBG256 of IP 'D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.idf' is not the same as the current project.
W: Flow-4058: The device information PGL25G-6FBG256 of IP 'D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.idf' is not the same as the current project.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/adc_rd.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/adc_rd.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 1)] Analyzing module adc_rd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/adc_rd.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/data_packing.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/data_packing.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/data_packing.v(line number: 1)] Analyzing module data_packing (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/data_packing.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/encoder_drive.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/encoder_drive.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Analyzing module encoder_drive (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/encoder_drive.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 1)] Analyzing module f_Sa_control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_rd.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/fifo_rd.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/fifo_rd.v(line number: 1)] Analyzing module fifo_rd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_rd.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_wr.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/fifo_wr.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 1)] Analyzing module fifo_wr (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_wr.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/ip_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/ip_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 1)] Analyzing module ip_fifo (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/ip_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/key_debounce.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/key_debounce.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Analyzing module key_debounce (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/key_debounce.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 1)] Analyzing module spi_drive (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/state_control.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/state_control.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 1)] Analyzing module state_control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/state_control.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/top_module.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/top_module.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 1)] Analyzing module top_module (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/top_module.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/force_trig.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/force_trig.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/force_trig.v(line number: 1)] Analyzing module force_trig (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/force_trig.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_measure.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/f_measure.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 1)] Analyzing module f_measure (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_measure.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/divider_32.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/divider_32.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 1)] Analyzing module divider_32 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/divider_32.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/output_shaping.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/output_shaping.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/output_shaping.v(line number: 1)] Analyzing module output_shaping (library work)
W: Verilog-2015: [D:/pango/MyProject/oscillosope/rtl/output_shaping.v(line number: 9)] gate_set is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/output_shaping.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Analyzing module ipml_fifo_ctrl_v1_4_async_fifo (library work)
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 52)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 54)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 65)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 67)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Analyzing module ipml_sdpram_v1_6_async_fifo (library work)
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 306)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 307)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 310)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 314)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 318)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 322)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 326)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 327)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 330)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 331)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 334)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 335)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 338)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 339)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 342)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 343)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 346)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 347)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 355)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 359)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 363)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 367)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 371)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 372)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 375)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 376)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 380)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 381)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 384)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 385)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 388)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 389)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 392)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 393)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 402)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 403)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 407)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 412)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 413)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Analyzing module ipml_fifo_v1_7_async_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Analyzing module async_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v successfully.
I: Module "top_module" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.423s wall, 0.016s user + 0.000s system = 0.016s CPU (1.1%)

Start rtl-elaborate.
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 1)] Elaborating module top_module
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 59)] Elaborating instance u_output_shaping
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/output_shaping.v(line number: 1)] Elaborating module output_shaping
I: Module instance {top_module/u_output_shaping} parameter value:
    gate_set_max = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 67)] Elaborating instance u_f_measure
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 1)] Elaborating module f_measure
I: Module instance {top_module/u_f_measure} parameter value:
    F_STANDARD = 32'b00001110111001101011001010000000
    en_pulse_max = 32'b00000000000000011110100001001000
    gate_set_max = 32'b00000000000000001111010000100100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 150)] Elaborating instance u_divider_32
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 1)] Elaborating module divider_32
I: Module instance {top_module/u_f_measure/u_divider_32} parameter value:
    div_max = 32'b00000000000000000000000000100000
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 67)] Width mismatch between port f_st_re_div_32 and signal bound to it for instantiated module f_measure
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 75)] Elaborating instance u_force_trig
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/force_trig.v(line number: 1)] Elaborating module force_trig
I: Module instance {top_module/u_force_trig} parameter value:
    TIME_500ms = 5'b00000
    TIME_200ms = 5'b00001
    TIME_100ms = 5'b00010
    TIME_50ms = 5'b00011
    TIME_20ms = 5'b00100
    TIME_10ms = 5'b00101
    TIME_5ms = 5'b00110
    TIME_2ms = 5'b00111
    TIME_1ms = 5'b01000
    TIME_500us = 5'b01001
    TIME_200us = 5'b01010
    TIME_100us = 5'b01011
    TIME_50us = 5'b01100
    TIME_20us = 5'b01101
    TIME_10us = 5'b01110
    TIME_5us = 5'b01111
    TIME_2us = 5'b10000
    TIME_1us = 5'b10001
    TIME_500ns = 5'b10010
    TIME_200ns = 5'b10011
    TIME_100ns = 5'b10100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 85)] Elaborating instance u_ip_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 1)] Elaborating module ip_fifo
I: Module instance {top_module/u_ip_fifo} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    RUN = 2'b00
    SINGLE = 2'b01
    PAUSE = 2'b10
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Elaborating instance u_async_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Elaborating module async_fifo
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 162)] Elaborating instance U_ipml_fifo_async_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Elaborating module ipml_fifo_v1_7_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 91)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Elaborating module ipml_sdpram_v1_6_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 467)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 479)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 480)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 615)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 675)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 676)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 677)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 679)] Case condition never applies
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 119)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Elaborating module ipml_fifo_ctrl_v1_4_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 201)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Width mismatch between port wr_data and signal bound to it for instantiated module async_fifo
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Width mismatch between port rd_data and signal bound to it for instantiated module async_fifo
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 166)] Elaborating instance u_fifo_wr
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 1)] Elaborating module fifo_wr
I: Module instance {top_module/u_ip_fifo/u_fifo_wr} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 166)] Width mismatch between port fifo_wr_data and signal bound to it for instantiated module fifo_wr
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 182)] Elaborating instance u_fifo_rd
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/fifo_rd.v(line number: 1)] Elaborating module fifo_rd
I: Module instance {top_module/u_ip_fifo/u_fifo_rd} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 105)] Elaborating instance u_adc_rd
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 1)] Elaborating module adc_rd
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 58)] Elaborating instance u_data_packing
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/data_packing.v(line number: 1)] Elaborating module data_packing
I: Module instance {top_module/u_adc_rd/u_data_packing} parameter value:
    REAL_SIGN_H = 3'b000
    REAL_SIGN_L = 3'b111
    EQUI_SIGN_H = 3'b000
    EQUI_SIGN_L = 3'b000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 71)] Elaborating instance u_f_Sa_control
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 1)] Elaborating module f_Sa_control
I: Module instance {top_module/u_adc_rd/u_f_Sa_control} parameter value:
    ADC_F = 32'b00001011111010111100001000000000
    REAL_F_MIN = 32'b00000000000000000000000000101000
    REAL_F_DIV = 32'b00000000010011000100101101000000
    EQUI_F_MAX = 32'b00000000000011110100001001000000
    EQUI_F_DIV = 32'b00000000000000000000000011001000
    TIME_500ms = 5'b00000
    TIME_200ms = 5'b00001
    TIME_100ms = 5'b00010
    TIME_50ms = 5'b00011
    TIME_20ms = 5'b00100
    TIME_10ms = 5'b00101
    TIME_5ms = 5'b00110
    TIME_2ms = 5'b00111
    TIME_1ms = 5'b01000
    TIME_500us = 5'b01001
    TIME_200us = 5'b01010
    TIME_100us = 5'b01011
    TIME_50us = 5'b01100
    TIME_20us = 5'b01101
    TIME_10us = 5'b01110
    TIME_5us = 5'b01111
    TIME_2us = 5'b10000
    TIME_1us = 5'b10001
    TIME_500ns = 5'b10010
    TIME_200ns = 5'b10011
    TIME_100ns = 5'b10100
W: Verilog-2042: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 116)] real 1999999.000000 rounded to int 1999999, which maybe cause simulation mismatch
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 126)] Elaborating instance u_spi_drive
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 1)] Elaborating module spi_drive
I: Module instance {top_module/u_spi_drive} parameter value:
    IDLE = 32'b00000000000000000000000000000000
    TRANSFORM = 32'b00000000000000000000000000000001
    DATA_LEN = 32'b00000000000000000000000000001000
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    DATA_BIT_TOTAL = 32'b00000000000000000000000010100000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 139)] Elaborating instance u_state_control
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 1)] Elaborating module state_control
I: Module instance {top_module/u_state_control} parameter value:
    RUN = 2'b00
    SINGLE = 2'b01
    PAUSE = 2'b10
    TIME_STATE_MAX = 5'b10100
    TIME_STATE_MIN = 5'b00011
    AMPL_STATE_MAX = 4'b1000
    AMPL_STATE_MIN = 4'b0001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 78)] Elaborating instance u_key_debounce_single
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_single} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 86)] Elaborating instance u_key_debounce_run
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_run} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 183)] Elaborating instance u_encoder_drive_time
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Elaborating module encoder_drive
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 252)] Elaborating instance u_encoder_drive_ampl
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Elaborating module encoder_drive
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 280)] Elaborating instance u_key_debounce_force_trig
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_force_trig} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 163)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 232)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 119)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 140)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 141)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2036: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 105)] Net ad_otr_1 connected to input port of module instance top_module.u_adc_rd has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.048s wall, 0.000s user + 0.031s system = 0.031s CPU (64.6%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.041s wall, 0.031s user + 0.000s system = 0.031s CPU (76.1%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 33)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 41)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 15)] Latch is generated for signal spi_data_ready, possible missing assignment in an if or case statement.
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 9)] Feedback mux created for signal 'Sa_clk'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 12)] Feedback mux created for signal 'time_state0'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 12)] Feedback mux created for signal 'fifo_wr_data'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
I: Removed inst spi_clk3 that is redundant to spi_clk1.
I: Removed inst spi_clk2 that is redundant to spi_clk0.
Executing : rtl-infer successfully. Time elapsed: 0.536s wall, 0.391s user + 0.125s system = 0.516s CPU (96.2%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.041s wall, 0.031s user + 0.000s system = 0.031s CPU (76.2%)

Start FSM inference.
I: FSM meas_state_fsm[1:0] inferred.
FSM meas_state_fsm[1:0] STG:
Number of reachable states: 3
Input nets: key_filter_run_neg key_filter_single_neg 
S0(00)-->S0(00): 00
S1(01)-->S1(01): 0x
S0(00)-->S2(10): 1x
S1(01)-->S2(10): 1x
S2(10)-->S0(00): 1x
S2(10)-->S2(10): 00
S0(00)-->S1(01): 01
S2(10)-->S1(01): 01

Executing : FSM inference successfully. Time elapsed: 0.013s wall, 0.016s user + 0.000s system = 0.016s CPU (122.1%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N76 (bmsWIDEMUX).
I: Constant propagation done on N65 (bmsPMUX).
I: Constant propagation done on N191_1 (bmsPMUX).
I: Constant propagation done on N203_1 (bmsPMUX).
I: Constant propagation done on N215_2 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N97 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N3204_1 (bmsWIDEMUX).
I: Constant propagation done on N2536 (bmsWIDEMUX).
I: Constant propagation done on N2156 (bmsWIDEMUX).
I: Constant propagation done on N2953 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.072s wall, 0.094s user + 0.000s system = 0.094s CPU (130.3%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Sun Jun 30 01:01:21 2024
Action compile: Peak memory pool usage is 146 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Sun Jun 30 01:01:22 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
License checkout: fabric_ads from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77795

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 111)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 118)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 153)] | Port time_state[0] has been placed at location U13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 174)] | Port spi_miso has been placed at location R5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 248)] | Port spi_mosi has been placed at location T5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 258)] | Port state_change_flag has been placed at location R8, whose type is share pin.
Constraint check end.

C: SDC-2025: Clock source 'n:u_spi_drive/N297' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ip_fifo/N159' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ip_fifo/N166' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name top_module|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top_module|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top_module|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top_module|sys_clk successfully.
C: SDC-2025: Clock source 'n:u_pll_clk/clkout1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1 successfully.
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 successfully.
C: SDC-2025: Clock source 'n:u_pll_clk/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0 successfully.
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 successfully.
Start pre-mapping.
I: Removed bmsMULT inst N808 that is redundant to N621
I: Removed bmsMULT inst N995 that is redundant to N621
I: Removed bmsMULT inst N434 that is redundant to N247
I: Constant propagation done on u_adc_rd/u_f_Sa_control/N3207 (bmsWIDEMUX).
I: Constant propagation done on u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Encoding type of FSM 'meas_state_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'meas_state_fsm[1:0]':
I: from  u_state_control/meas_state[1] u_state_control/meas_state[0]
I: to  u_state_control/meas_state_reg[2] u_state_control/meas_state_reg[1] u_state_control/meas_state_reg[0]
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Constant propagation done on u_state_control/N216 (bmsREDOR).
I: Constant propagation done on u_state_control/meas_state_fsm[1:0]_10 (bmsREDOR).
W: Removed bmsWIDEDFFCPE inst ad_data_H_1[7:0] at 5 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_data_packing/ad_data_H_1[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst Sa_cd_max[23:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/Sa_cd_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst clk_max[23:0] at 1 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/clk_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst dclk_max[23:0] at 15 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/dclk_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst point_max[7:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/point_max[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst round_max[7:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/round_max[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFRSE inst fifo_wr_data[9:0] at 8 that is stuck at constant 0.
Executing : pre-mapping successfully. Time elapsed: 0.137s wall, 0.094s user + 0.000s system = 0.094s CPU (68.5%)

Start mod-gen.
W: Public-4008: Instance 'u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_div_pulse' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_div_pulse_delay' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[16:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[63:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trigger0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trigger1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_state' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[63:32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsLT inst u_ip_fifo/u_fifo_wr/N4 that is redundant to u_ip_fifo/N53
I: Removed bmsLT inst u_ip_fifo/u_fifo_rd/N4 that is redundant to u_ip_fifo/N82
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_single/cnt[19:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_force_trig/cnt[19:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_run/cnt[19:0] at 5 that is stuck at constant 0.
W: Public-4008: Instance 'u_spi_drive/next_state[2]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/next_state[3]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Removed GTP_DLATCH inst u_spi_drive/next_state[1] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_spi_drive/current_state[3:0] at 1 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.284s wall, 0.188s user + 0.000s system = 0.188s CPU (65.9%)

Start logic-optimization.
W: Removed bmsWIDEDFFCPE inst u_output_shaping/gate_set_cnt[3:0] at 3 that is stuck at constant 0.
Executing : logic-optimization successfully. Time elapsed: 0.397s wall, 0.281s user + 0.000s system = 0.281s CPU (70.8%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'u_spi_drive/current_state[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/current_state[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/current_state[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_L_1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_L_1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/point_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/round_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_output_shaping/gate_set_cnt[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_CE inst u_adc_rd/u_f_Sa_control/round_max[2] that is redundant to u_adc_rd/u_f_Sa_control/point_max[2]
I: Removed GTP_DFF_CE inst u_adc_rd/u_f_Sa_control/round_max[4] that is redundant to u_adc_rd/u_f_Sa_control/point_max[4]
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.060s wall, 0.047s user + 0.000s system = 0.047s CPU (77.9%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.671s wall, 0.266s user + 0.031s system = 0.297s CPU (44.2%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.086s wall, 0.016s user + 0.000s system = 0.016s CPU (18.1%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.048s wall, 0.016s user + 0.000s system = 0.016s CPU (32.3%)

W: Unable to honor max fanout constraint for gtp_inv driven net N4_1
W: Unable to honor max fanout constraint for gtp_inv driven net N4_1

Cell Usage:
GTP_APM_E1 (SIMD)           1 use
GTP_DFF_C                   154 uses
GTP_DFF_CE                  292 uses
GTP_DFF_E                    12 uses
GTP_DFF_P                    12 uses
GTP_DFF_PE                    4 uses
GTP_DLATCH                    4 uses
GTP_DLATCH_C                  1 use
GTP_DRM18K                    1 use
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT2                     64 uses
GTP_LUT3                     72 uses
GTP_LUT4                     70 uses
GTP_LUT5                    155 uses
GTP_LUT5CARRY               342 uses
GTP_LUT5M                    33 uses
GTP_PLL_E3                    1 use
GTP_ROM32X1                  25 uses

I/O ports: 43
GTP_INBUF                  23 uses
GTP_OUTBUF                 20 uses

Mapping Summary:
Total LUTs: 761 of 22560 (3.37%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 761
Total Registers: 474 of 33840 (1.40%)
Total Latches: 5

DRM18K:
Total DRM18K = 1.0 of 60 (1.67%)

APMs:
Total APMs = 0.50 of 40 (1.25%)

Total I/O ports = 43 of 226 (19.03%)


Overview of Control Sets:

Number of unique control sets : 31

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 5        | 1                 4
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 6        | 1                 5
  [6, 8)      | 1        | 1                 0
  [8, 10)     | 4        | 0                 4
  [10, 12)    | 6        | 0                 6
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 8        | 0                 8
--------------------------------------------------------------
  The maximum fanout: 157
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                166
  NO              YES               NO                 0
  YES             NO                NO                 12
  YES             NO                YES                296
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              4
  NO             YES             1
  YES            NO              0
  YES            YES             0
************************************************

Design 'top_module' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
Saving design to top_module_syn.vm
W: Public-4008: Instance 'u_spi_drive/r_data[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock top_module|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[2]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/spi_data_ready/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_spi_drive/next_state[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'Sa_hold' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_otr_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'en_force_trig' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_data_ready' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_miso' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'state_change_flag' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_force_trig' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_run' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_single' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_cs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_mosi' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'trigger' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:6s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Sun Jun 30 01:01:27 2024
Action synthesize: Peak memory pool usage is 284 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:10s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:3s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:3s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sun Jun 30 01:01:27 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77795

License checkout: fabric_inserter from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
Flattening design 'top_module'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'u_spi_drive/r_data[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net clk_250m in design, driver pin CLKOUT0(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net clk_200m in design, driver pin CLKOUT1(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_adc_rd/u_f_Sa_control/N247).
I: The instance clkbufg_5(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_force_trig/N9_1.fsub_1/gateop, insts:25.
I: Infer CARRY group, base inst: u_force_trig/N10.lt_0/gateop, insts:15.
I: Infer CARRY group, base inst: u_force_trig/N18.lt_0/gateop, insts:14.
I: Infer CARRY group, base inst: u_force_trig/N22_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_spi_drive/N100_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_state_control/N2.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_state_control/N5.eq_0/gateop, insts:2.
I: Infer CARRY group, base inst: u_state_control/N191_10_1/gateop, insts:4.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N11.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N25.lt_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N32_1_1/gateop, insts:23.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N33.eq_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N272.lt_0/gateop, insts:10.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N287_1_1/gateop, insts:23.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N299_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N300.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N301.eq_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N337_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N358_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N364.lt_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N366.lt_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N384_1_0/gateop, insts:24.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N621_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_ip_fifo/u_fifo_rd/N25_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_ip_fifo/u_fifo_wr/N22_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N250_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N269_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N302_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N311_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N2_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N79_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N157.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N160.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N322_5.fsub_1/gateop, insts:11.
I: INST: "spi_data_ready_obuf/opit_1" has been packed in IOL "u_ip_fifo/spi_data_ready/opit_0" success.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0.5      | 40            | 2                  
| IOCKDLY               | 0        | 32            | 0                  
| FF                    | 802      | 33840         | 3                  
| LUT                   | 1130     | 22560         | 6                  
| Distributed RAM       | 0        | 7568          | 0                  
| DLL                   | 0        | 8             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 1.5      | 60            | 3                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 43       | 226           | 20                 
| IOCKDIV               | 0        | 16            | 0                  
| IOCKGATE              | 0        | 16            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 4             | 25                 
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 3        | 30            | 10                 
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.06 sec.

Design 'top_module' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:14s
Action dev_map: CPU time elapsed is 0h:0m:2s
Action dev_map: Process CPU time elapsed is 0h:0m:2s
Current time: Sun Jun 30 01:01:40 2024
Action dev_map: Peak memory pool usage is 234 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:24s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:5s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:5s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sun Jun 30 01:01:41 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {Sa_hold} LOC=T2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {Sa_hold} LOC=T2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[0]} LOC=V6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[0]} LOC=V6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[1]} LOC=N11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[1]} LOC=N11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[2]} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[2]} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[3]} LOC=V8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[3]} LOC=V8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {en_force_trig} LOC=P8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {en_force_trig} LOC=P8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {meas_state[0]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 13)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
Executing : def_port {meas_state[0]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {meas_state[1]} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 14)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
Executing : def_port {meas_state[1]} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_data_ready} LOC=N7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_data_ready} LOC=N7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_miso} LOC=R5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 16)] | Port spi_miso has been placed at location R5, whose type is share pin.
Executing : def_port {spi_miso} LOC=R5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {state_change_flag} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 17)] | Port state_change_flag has been placed at location R8, whose type is share pin.
Executing : def_port {state_change_flag} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[0]} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 18)] | Port time_state[0] has been placed at location U13, whose type is share pin.
Executing : def_port {time_state[0]} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[1]} LOC=T6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[1]} LOC=T6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[2]} LOC=M11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[2]} LOC=M11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[3]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[3]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[4]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[4]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {adc_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_clk_ampl} LOC=M1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_clk_ampl} LOC=M1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_clk_time} LOC=U1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_clk_time} LOC=U1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_dt_ampl} LOC=M3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_dt_ampl} LOC=M3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_dt_time} LOC=U2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_dt_time} LOC=U2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_sw_ampl} LOC=T1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 37)] Object 'enc_sw_ampl' is dangling, which has no connection. it will be ignored.
Executing : def_port {enc_sw_ampl} LOC=T1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {enc_sw_time} LOC=P1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 38)] Object 'enc_sw_time' is dangling, which has no connection. it will be ignored.
Executing : def_port {enc_sw_time} LOC=P1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {key_auto} LOC=M5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 39)] Object 'key_auto' is dangling, which has no connection. it will be ignored.
Executing : def_port {key_auto} LOC=M5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {key_force_trig} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_force_trig} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_run} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_run} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_single} LOC=L6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_single} LOC=L6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_clk} LOC=N6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi_clk} LOC=N6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_cs} LOC=P7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi_cs} LOC=P7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_mosi} LOC=T5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 45)] | Port spi_mosi has been placed at location T5, whose type is share pin.
Executing : def_port {spi_mosi} LOC=T5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 NONE=TRUE
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 NONE=TRUE successfully
Executing : def_port {trigger} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {trigger} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_122_55.
Phase 1.1 1st GP placement started.
Design Utilization : 6%.
First map gop timing takes 0.08 sec
Worst slack after clock region global placement is 17029
Wirelength after clock region global placement is 6298 and checksum is A55A1FA70B6A7C7B.
1st GP placement takes 1.30 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_56_112.
Mapping instance clkbufg_4/gopclkbufg to USCM_56_113.
Mapping instance clkbufg_5/gopclkbufg to USCM_56_114.
Clock placement takes 0.08 sec.

Wirelength after Pre Global Placement is 6298 and checksum is A55A1FA70B6A7C7B.
Pre global placement takes 1.44 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst Sa_hold_obuf/opit_1 on IOL_7_49.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_141.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_118.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_7_150.
Placed fixed group with base inst ad_otr_1_obuf/opit_1 on IOL_7_117.
Placed fixed group with base inst adc_data_1_ibuf[0]/opit_1 on IOL_7_113.
Placed fixed group with base inst adc_data_1_ibuf[1]/opit_1 on IOL_7_114.
Placed fixed group with base inst adc_data_1_ibuf[2]/opit_1 on IOL_7_201.
Placed fixed group with base inst adc_data_1_ibuf[3]/opit_1 on IOL_7_202.
Placed fixed group with base inst adc_data_1_ibuf[4]/opit_1 on IOL_7_145.
Placed fixed group with base inst adc_data_1_ibuf[5]/opit_1 on IOL_7_146.
Placed fixed group with base inst adc_data_1_ibuf[6]/opit_1 on IOL_7_169.
Placed fixed group with base inst adc_data_1_ibuf[7]/opit_1 on IOL_7_170.
Placed fixed group with base inst adc_data_1_ibuf[8]/opit_1 on IOL_7_105.
Placed fixed group with base inst adc_data_1_ibuf[9]/opit_1 on IOL_7_106.
Placed fixed group with base inst ampl_state_obuf[0]/opit_1 on IOL_95_5.
Placed fixed group with base inst ampl_state_obuf[1]/opit_1 on IOL_195_5.
Placed fixed group with base inst ampl_state_obuf[2]/opit_1 on IOL_183_5.
Placed fixed group with base inst ampl_state_obuf[3]/opit_1 on IOL_123_5.
Placed fixed group with base inst en_force_trig_obuf/opit_1 on IOL_99_5.
Placed fixed group with base inst enc_clk_ampl_ibuf/opit_1 on IOL_7_82.
Placed fixed group with base inst enc_clk_time_ibuf/opit_1 on IOL_7_46.
Placed fixed group with base inst enc_dt_ampl_ibuf/opit_1 on IOL_7_81.
Placed fixed group with base inst enc_dt_time_ibuf/opit_1 on IOL_7_45.
Placed fixed group with base inst key_force_trig_ibuf/opit_1 on IOL_7_14.
Placed fixed group with base inst key_run_ibuf/opit_1 on IOL_7_13.
Placed fixed group with base inst key_single_ibuf/opit_1 on IOL_7_41.
Placed fixed group with base inst meas_state_obuf[0]/opit_1 on IOL_135_5.
Placed fixed group with base inst meas_state_obuf[1]/opit_1 on IOL_199_5.
Placed fixed group with base inst spi_clk_ibuf/opit_1 on IOL_83_6.
Placed fixed group with base inst spi_cs_ibuf/opit_1 on IOL_83_5.
Placed fixed group with base inst spi_data_ready_obuf/opit_1_OL on IOL_99_6.
Placed fixed group with base inst spi_miso_obuf/opit_1 on IOL_79_6.
Placed fixed group with base inst spi_mosi_ibuf/opit_1 on IOL_79_5.
Placed fixed group with base inst state_change_flag_obuf/opit_1 on IOL_135_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_131_5.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_19_249.
Placed fixed group with base inst time_state_obuf[0]/opit_1 on IOL_199_6.
Placed fixed group with base inst time_state_obuf[1]/opit_1 on IOL_95_6.
Placed fixed group with base inst time_state_obuf[2]/opit_1 on IOL_195_6.
Placed fixed group with base inst time_state_obuf[3]/opit_1 on IOL_183_6.
Placed fixed group with base inst time_state_obuf[4]/opit_1 on IOL_123_6.
Placed fixed group with base inst trigger_ibuf/opit_1 on IOL_7_53.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_56_112.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_56_113.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_56_114.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_122_55.
Placed fixed instance BKCL_auto_0 on BKCL_138_253.
Placed fixed instance BKCL_auto_1 on BKCL_138_1.
Placed fixed instance BKCL_auto_2 on BKCL_1_144.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 11220.
	7 iterations finished.
	Final slack 17941.
Super clustering done.
Design Utilization : 6%.
Worst slack after global placement is 17599
2nd GP placement takes 0.20 sec.

Wirelength after global placement is 5411 and checksum is BF6074F5D15FF021.
Global placement takes 0.22 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 6438 and checksum is 9C7BBB6F9B03A2A8.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 11220.
	7 iterations finished.
	Final slack 17941.
Super clustering done.
Design Utilization : 6%.
Worst slack after post global placement is 17723
3rd GP placement takes 0.19 sec.

Wirelength after post global placement is 5690 and checksum is 32CD0C46F85BCAE8.
Post global placement takes 0.19 sec.

Phase 4 Legalization started.
The average distance in LP is 0.304683.
Wirelength after legalization is 7404 and checksum is 6D8C44E060AE8613.
Legalization takes 0.03 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 17410.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 7404 and checksum is 6D8C44E060AE8613.
Phase 5.2 DP placement started.
Legalized cost 17410.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 7404 and checksum is 6D8C44E060AE8613.
Timing-driven detailed placement takes 0.03 sec.

Worst slack is 17410, TNS after placement is 0.
Placement done.
Total placement takes 2.17 sec.
Finished placement.

Routing started.
Building routing graph takes 0.61 sec.
Worst slack is 17410, TNS before global route is 0.
Processing design graph takes 0.12 sec.
Total memory for routing:
	64.231618 M.
Total nets for routing : 1838.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 0 at the end of iteration 2.
Global Routing step 1 processed 90 nets, it takes 0.03 sec.
Unrouted nets 109 at the end of iteration 0.
Unrouted nets 75 at the end of iteration 1.
Unrouted nets 54 at the end of iteration 2.
Unrouted nets 41 at the end of iteration 3.
Unrouted nets 35 at the end of iteration 4.
Unrouted nets 25 at the end of iteration 5.
Unrouted nets 25 at the end of iteration 6.
Unrouted nets 19 at the end of iteration 7.
Unrouted nets 15 at the end of iteration 8.
Unrouted nets 11 at the end of iteration 9.
Unrouted nets 12 at the end of iteration 10.
Unrouted nets 11 at the end of iteration 11.
Unrouted nets 10 at the end of iteration 12.
Unrouted nets 5 at the end of iteration 13.
Unrouted nets 3 at the end of iteration 14.
Unrouted nets 4 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 1 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 1 at the end of iteration 21.
Unrouted nets 1 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 1 at the end of iteration 24.
Unrouted nets 1 at the end of iteration 25.
Unrouted nets 1 at the end of iteration 26.
Unrouted nets 1 at the end of iteration 27.
Unrouted nets 3 at the end of iteration 28.
Unrouted nets 4 at the end of iteration 29.
Unrouted nets 4 at the end of iteration 30.
Unrouted nets 3 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 5 at the end of iteration 33.
Unrouted nets 3 at the end of iteration 34.
Unrouted nets 0 at the end of iteration 35.
Global Routing step 2 processed 157 nets, it takes 1.55 sec.
Unrouted nets 6 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 3 processed 37 nets, it takes 0.03 sec.
Global routing takes 1.62 sec.
Total 1910 subnets.
    forward max bucket size 29804 , backward 365.
        Unrouted nets 1053 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.671875 sec.
    forward max bucket size 29675 , backward 117.
        Unrouted nets 694 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.687500 sec.
    forward max bucket size 445 , backward 52.
        Unrouted nets 557 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.062500 sec.
    forward max bucket size 47 , backward 62.
        Unrouted nets 410 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.046875 sec.
    forward max bucket size 27 , backward 149.
        Unrouted nets 272 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.046875 sec.
    forward max bucket size 30 , backward 107.
        Unrouted nets 159 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.031250 sec.
    forward max bucket size 27 , backward 99.
        Unrouted nets 97 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 33 , backward 118.
        Unrouted nets 52 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 60.
        Unrouted nets 25 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 27.
        Unrouted nets 18 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 21.
        Unrouted nets 4 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 20.
        Unrouted nets 3 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 16.
        Unrouted nets 0 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
Detailed routing takes 12 iterations
I: Design net u_ip_fifo/N166 is routed by general path.
C: Route-2036: The clock path from u_ip_fifo/N166/gateop:Z to spi_data_ready_obuf/opit_1_OL:SYSCLK is routed by SRB.
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_5/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 1.62 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.02 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 68.
Incremental timing analysis takes 0.00 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.17 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.08 sec.
Used SRB routing arc is 12869.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 4.52 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0.5      | 40            | 2                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 245      | 3748          | 7                  
|   FF                     | 520      | 22488         | 3                  
|   LUT                    | 753      | 14992         | 6                  
|   LUT-FF pairs           | 263      | 14992         | 2                  
| Use of CLMS              | 128      | 1892          | 7                  
|   FF                     | 282      | 11352         | 3                  
|   LUT                    | 377      | 7568          | 5                  
|   LUT-FF pairs           | 104      | 7568          | 2                  
|   Distributed RAM        | 0        | 7568          | 0                  
| Use of CRYSTAL           | 0        | 4             | 0                  
| Use of DLL               | 0        | 8             | 0                  
| Use of DQSL              | 0        | 12            | 0                  
| Use of DRM               | 1.5      | 60            | 3                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 102      | 3480          | 3                  
| Use of IO                | 43       | 226           | 20                 
|   IOBD                   | 9        | 57            | 16                 
|   IOBR                   | 3        | 12            | 25                 
|   IOBS                   | 31       | 157           | 20                 
| Use of IOCKDIV           | 0        | 16            | 0                  
| Use of IOCKDLY           | 0        | 32            | 0                  
| Use of IOCKGATE          | 0        | 16            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                  
| Use of IOL               | 43       | 308           | 14                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 4             | 25                 
| Use of PREGMUX_TEST      | 0        | 4             | 0                  
| Use of RCKB              | 0        | 16            | 0                  
|  RCKB dataused           | 0        | 16            | 0                  
| Use of RCKBMUX_TEST      | 0        | 8             | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 8             | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'top_module' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:18s
Action pnr: CPU time elapsed is 0h:0m:11s
Action pnr: Process CPU time elapsed is 0h:0m:11s
Current time: Sun Jun 30 01:01:58 2024
Action pnr: Peak memory pool usage is 816 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:42s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:16s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:16s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sun Jun 30 01:01:59 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock top_module|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'spi_data_ready_obuf/opit_1_OL/SYSCLK' (gopOBUFIOLQ.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[2]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_spi_drive/next_state[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'Sa_hold' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_otr_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'en_force_trig' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_data_ready' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_miso' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'state_change_flag' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_force_trig' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_run' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_single' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_cs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_mosi' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'trigger' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:4s
Action report_timing: Process CPU time elapsed is 0h:0m:4s
Current time: Sun Jun 30 01:02:05 2024
Action report_timing: Peak memory pool usage is 847 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:49s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:20s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:20s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sun Jun 30 01:02:05 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.171875 sec.
Generating architecture configuration.
The bitstream file is "D:/pango/MyProject/oscillosope/prj/generate_bitstream/top_module.sbit"
Generate programming file takes 2.437500 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:8s
Action gen_bit_stream: CPU time elapsed is 0h:0m:5s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:5s
Current time: Sun Jun 30 01:02:12 2024
Action gen_bit_stream: Peak memory pool usage is 415 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:57s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:25s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:25s
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/f_measure.v". 
C: Flow-2006: Fic file modified: "D:/pango/MyProject/oscillosope/prj/synthesize/top_module_syn.fic". 
Process exit normally.


Process "Compile" started.
Current time: Sun Jun 30 01:09:38 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
License checkout: fabric_ads from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
W: Flow-4058: The device information PGL25G-6FBG256 of IP 'D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.idf' is not the same as the current project.
W: Flow-4058: The device information PGL25G-6FBG256 of IP 'D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.idf' is not the same as the current project.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/adc_rd.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/adc_rd.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 1)] Analyzing module adc_rd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/adc_rd.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/data_packing.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/data_packing.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/data_packing.v(line number: 1)] Analyzing module data_packing (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/data_packing.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/encoder_drive.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/encoder_drive.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Analyzing module encoder_drive (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/encoder_drive.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 1)] Analyzing module f_Sa_control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_rd.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/fifo_rd.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/fifo_rd.v(line number: 1)] Analyzing module fifo_rd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_rd.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_wr.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/fifo_wr.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 1)] Analyzing module fifo_wr (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_wr.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/ip_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/ip_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 1)] Analyzing module ip_fifo (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/ip_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/key_debounce.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/key_debounce.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Analyzing module key_debounce (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/key_debounce.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 1)] Analyzing module spi_drive (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/state_control.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/state_control.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 1)] Analyzing module state_control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/state_control.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/top_module.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/top_module.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 1)] Analyzing module top_module (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/top_module.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/force_trig.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/force_trig.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/force_trig.v(line number: 1)] Analyzing module force_trig (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/force_trig.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_measure.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/f_measure.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 1)] Analyzing module f_measure (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_measure.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/divider_32.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/divider_32.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 1)] Analyzing module divider_32 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/divider_32.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/output_shaping.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/output_shaping.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/output_shaping.v(line number: 1)] Analyzing module output_shaping (library work)
W: Verilog-2015: [D:/pango/MyProject/oscillosope/rtl/output_shaping.v(line number: 9)] gate_set is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/output_shaping.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Analyzing module ipml_fifo_ctrl_v1_4_async_fifo (library work)
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 52)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 54)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 65)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 67)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Analyzing module ipml_sdpram_v1_6_async_fifo (library work)
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 306)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 307)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 310)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 314)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 318)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 322)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 326)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 327)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 330)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 331)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 334)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 335)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 338)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 339)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 342)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 343)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 346)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 347)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 355)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 359)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 363)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 367)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 371)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 372)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 375)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 376)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 380)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 381)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 384)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 385)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 388)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 389)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 392)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 393)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 402)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 403)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 407)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 412)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 413)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Analyzing module ipml_fifo_v1_7_async_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Analyzing module async_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v successfully.
I: Module "top_module" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.442s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 1)] Elaborating module top_module
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 59)] Elaborating instance u_output_shaping
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/output_shaping.v(line number: 1)] Elaborating module output_shaping
I: Module instance {top_module/u_output_shaping} parameter value:
    gate_set_max = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 67)] Elaborating instance u_f_measure
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 1)] Elaborating module f_measure
I: Module instance {top_module/u_f_measure} parameter value:
    F_STANDARD = 32'b00001110111001101011001010000000
    en_pulse_max = 32'b00000000000000011110100001001000
    gate_set_max = 32'b00000000000000001111010000100100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 150)] Elaborating instance u_divider_32
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 1)] Elaborating module divider_32
I: Module instance {top_module/u_f_measure/u_divider_32} parameter value:
    div_max = 32'b00000000000000000000000000100000
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 67)] Width mismatch between port f_st_re_div_32 and signal bound to it for instantiated module f_measure
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 75)] Elaborating instance u_force_trig
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/force_trig.v(line number: 1)] Elaborating module force_trig
I: Module instance {top_module/u_force_trig} parameter value:
    TIME_500ms = 5'b00000
    TIME_200ms = 5'b00001
    TIME_100ms = 5'b00010
    TIME_50ms = 5'b00011
    TIME_20ms = 5'b00100
    TIME_10ms = 5'b00101
    TIME_5ms = 5'b00110
    TIME_2ms = 5'b00111
    TIME_1ms = 5'b01000
    TIME_500us = 5'b01001
    TIME_200us = 5'b01010
    TIME_100us = 5'b01011
    TIME_50us = 5'b01100
    TIME_20us = 5'b01101
    TIME_10us = 5'b01110
    TIME_5us = 5'b01111
    TIME_2us = 5'b10000
    TIME_1us = 5'b10001
    TIME_500ns = 5'b10010
    TIME_200ns = 5'b10011
    TIME_100ns = 5'b10100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 85)] Elaborating instance u_ip_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 1)] Elaborating module ip_fifo
I: Module instance {top_module/u_ip_fifo} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    RUN = 2'b00
    SINGLE = 2'b01
    PAUSE = 2'b10
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Elaborating instance u_async_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Elaborating module async_fifo
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 162)] Elaborating instance U_ipml_fifo_async_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Elaborating module ipml_fifo_v1_7_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 91)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Elaborating module ipml_sdpram_v1_6_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 467)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 479)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 480)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 615)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 675)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 676)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 677)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 679)] Case condition never applies
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 119)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Elaborating module ipml_fifo_ctrl_v1_4_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 201)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Width mismatch between port wr_data and signal bound to it for instantiated module async_fifo
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Width mismatch between port rd_data and signal bound to it for instantiated module async_fifo
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 166)] Elaborating instance u_fifo_wr
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 1)] Elaborating module fifo_wr
I: Module instance {top_module/u_ip_fifo/u_fifo_wr} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 166)] Width mismatch between port fifo_wr_data and signal bound to it for instantiated module fifo_wr
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 182)] Elaborating instance u_fifo_rd
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/fifo_rd.v(line number: 1)] Elaborating module fifo_rd
I: Module instance {top_module/u_ip_fifo/u_fifo_rd} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 105)] Elaborating instance u_adc_rd
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 1)] Elaborating module adc_rd
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 58)] Elaborating instance u_data_packing
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/data_packing.v(line number: 1)] Elaborating module data_packing
I: Module instance {top_module/u_adc_rd/u_data_packing} parameter value:
    REAL_SIGN_H = 3'b000
    REAL_SIGN_L = 3'b111
    EQUI_SIGN_H = 3'b000
    EQUI_SIGN_L = 3'b000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 71)] Elaborating instance u_f_Sa_control
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 1)] Elaborating module f_Sa_control
I: Module instance {top_module/u_adc_rd/u_f_Sa_control} parameter value:
    ADC_F = 32'b00001011111010111100001000000000
    REAL_F_MIN = 32'b00000000000000000000000000101000
    REAL_F_DIV = 32'b00000000010011000100101101000000
    EQUI_F_MAX = 32'b00000000000011110100001001000000
    EQUI_F_DIV = 32'b00000000000000000000000011001000
    TIME_500ms = 5'b00000
    TIME_200ms = 5'b00001
    TIME_100ms = 5'b00010
    TIME_50ms = 5'b00011
    TIME_20ms = 5'b00100
    TIME_10ms = 5'b00101
    TIME_5ms = 5'b00110
    TIME_2ms = 5'b00111
    TIME_1ms = 5'b01000
    TIME_500us = 5'b01001
    TIME_200us = 5'b01010
    TIME_100us = 5'b01011
    TIME_50us = 5'b01100
    TIME_20us = 5'b01101
    TIME_10us = 5'b01110
    TIME_5us = 5'b01111
    TIME_2us = 5'b10000
    TIME_1us = 5'b10001
    TIME_500ns = 5'b10010
    TIME_200ns = 5'b10011
    TIME_100ns = 5'b10100
W: Verilog-2042: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 116)] real 1999999.000000 rounded to int 1999999, which maybe cause simulation mismatch
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 126)] Elaborating instance u_spi_drive
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 1)] Elaborating module spi_drive
I: Module instance {top_module/u_spi_drive} parameter value:
    IDLE = 32'b00000000000000000000000000000000
    TRANSFORM = 32'b00000000000000000000000000000001
    DATA_LEN = 32'b00000000000000000000000000001000
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    DATA_BIT_TOTAL = 32'b00000000000000000000000010100000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 139)] Elaborating instance u_state_control
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 1)] Elaborating module state_control
I: Module instance {top_module/u_state_control} parameter value:
    RUN = 2'b00
    SINGLE = 2'b01
    PAUSE = 2'b10
    TIME_STATE_MAX = 5'b10100
    TIME_STATE_MIN = 5'b00011
    AMPL_STATE_MAX = 4'b1000
    AMPL_STATE_MIN = 4'b0001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 78)] Elaborating instance u_key_debounce_single
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_single} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 86)] Elaborating instance u_key_debounce_run
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_run} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 183)] Elaborating instance u_encoder_drive_time
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Elaborating module encoder_drive
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 252)] Elaborating instance u_encoder_drive_ampl
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Elaborating module encoder_drive
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 280)] Elaborating instance u_key_debounce_force_trig
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_force_trig} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 163)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 232)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 119)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 140)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 141)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2036: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 105)] Net ad_otr_1 connected to input port of module instance top_module.u_adc_rd has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.048s wall, 0.047s user + 0.000s system = 0.047s CPU (98.0%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.041s wall, 0.031s user + 0.000s system = 0.031s CPU (77.0%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 33)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 41)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 15)] Latch is generated for signal spi_data_ready, possible missing assignment in an if or case statement.
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 9)] Feedback mux created for signal 'Sa_clk'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 12)] Feedback mux created for signal 'time_state0'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 12)] Feedback mux created for signal 'fifo_wr_data'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
I: Removed inst spi_clk3 that is redundant to spi_clk1.
I: Removed inst spi_clk2 that is redundant to spi_clk0.
Executing : rtl-infer successfully. Time elapsed: 0.555s wall, 0.359s user + 0.109s system = 0.469s CPU (84.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.007s wall, 0.016s user + 0.000s system = 0.016s CPU (237.9%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.042s wall, 0.031s user + 0.000s system = 0.031s CPU (74.9%)

Start FSM inference.
I: FSM meas_state_fsm[1:0] inferred.
FSM meas_state_fsm[1:0] STG:
Number of reachable states: 3
Input nets: key_filter_run_neg key_filter_single_neg 
S0(00)-->S0(00): 00
S1(01)-->S1(01): 0x
S0(00)-->S2(10): 1x
S1(01)-->S2(10): 1x
S2(10)-->S0(00): 1x
S2(10)-->S2(10): 00
S0(00)-->S1(01): 01
S2(10)-->S1(01): 01

Executing : FSM inference successfully. Time elapsed: 0.012s wall, 0.016s user + 0.000s system = 0.016s CPU (129.8%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N76 (bmsWIDEMUX).
I: Constant propagation done on N65 (bmsPMUX).
I: Constant propagation done on N191_1 (bmsPMUX).
I: Constant propagation done on N203_1 (bmsPMUX).
I: Constant propagation done on N215_2 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N97 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N3204_1 (bmsWIDEMUX).
I: Constant propagation done on N2536 (bmsWIDEMUX).
I: Constant propagation done on N2156 (bmsWIDEMUX).
I: Constant propagation done on N2953 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.073s wall, 0.062s user + 0.000s system = 0.062s CPU (85.7%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Sun Jun 30 01:09:42 2024
Action compile: Peak memory pool usage is 146 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:5s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Sun Jun 30 01:09:58 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
License checkout: fabric_ads from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77795

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 111)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 118)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 153)] | Port time_state[0] has been placed at location U13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 174)] | Port spi_miso has been placed at location R5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 248)] | Port spi_mosi has been placed at location T5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 258)] | Port state_change_flag has been placed at location R8, whose type is share pin.
Constraint check end.

C: SDC-2025: Clock source 'n:u_spi_drive/N297' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ip_fifo/N159' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ip_fifo/N166' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name top_module|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top_module|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top_module|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top_module|sys_clk successfully.
C: SDC-2025: Clock source 'n:u_pll_clk/clkout1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1 successfully.
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 successfully.
C: SDC-2025: Clock source 'n:u_pll_clk/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0 successfully.
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 successfully.
Start pre-mapping.
I: Removed bmsMULT inst N808 that is redundant to N621
I: Removed bmsMULT inst N995 that is redundant to N621
I: Removed bmsMULT inst N434 that is redundant to N247
I: Constant propagation done on u_adc_rd/u_f_Sa_control/N3207 (bmsWIDEMUX).
I: Constant propagation done on u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Encoding type of FSM 'meas_state_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'meas_state_fsm[1:0]':
I: from  u_state_control/meas_state[1] u_state_control/meas_state[0]
I: to  u_state_control/meas_state_reg[2] u_state_control/meas_state_reg[1] u_state_control/meas_state_reg[0]
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Constant propagation done on u_state_control/N216 (bmsREDOR).
I: Constant propagation done on u_state_control/meas_state_fsm[1:0]_10 (bmsREDOR).
W: Removed bmsWIDEDFFCPE inst ad_data_H_1[7:0] at 5 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_data_packing/ad_data_H_1[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst Sa_cd_max[23:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/Sa_cd_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst clk_max[23:0] at 1 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/clk_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst dclk_max[23:0] at 15 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/dclk_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst point_max[7:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/point_max[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst round_max[7:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/round_max[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFRSE inst fifo_wr_data[9:0] at 8 that is stuck at constant 0.
Executing : pre-mapping successfully. Time elapsed: 0.131s wall, 0.062s user + 0.000s system = 0.062s CPU (47.9%)

Start mod-gen.
W: Public-4008: Instance 'u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsLT inst u_ip_fifo/u_fifo_wr/N4 that is redundant to u_ip_fifo/N53
I: Removed bmsLT inst u_ip_fifo/u_fifo_rd/N4 that is redundant to u_ip_fifo/N82
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_single/cnt[19:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_force_trig/cnt[19:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_run/cnt[19:0] at 5 that is stuck at constant 0.
W: Public-4008: Instance 'u_spi_drive/next_state[2]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/next_state[3]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Removed GTP_DLATCH inst u_spi_drive/next_state[1] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_spi_drive/current_state[3:0] at 1 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.370s wall, 0.203s user + 0.000s system = 0.203s CPU (54.8%)

Start logic-optimization.
W: Removed bmsWIDEDFFCPE inst u_output_shaping/gate_set_cnt[3:0] at 3 that is stuck at constant 0.
Executing : logic-optimization successfully. Time elapsed: 0.648s wall, 0.469s user + 0.031s system = 0.500s CPU (77.2%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_L_1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_L_1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/point_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/round_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_output_shaping/gate_set_cnt[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/current_state[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/current_state[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/current_state[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_CE inst u_adc_rd/u_f_Sa_control/round_max[2] that is redundant to u_adc_rd/u_f_Sa_control/point_max[2]
I: Removed GTP_DFF_CE inst u_adc_rd/u_f_Sa_control/round_max[4] that is redundant to u_adc_rd/u_f_Sa_control/point_max[4]
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.095s wall, 0.094s user + 0.000s system = 0.094s CPU (99.0%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 1.028s wall, 0.578s user + 0.016s system = 0.594s CPU (57.8%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.121s wall, 0.047s user + 0.000s system = 0.047s CPU (38.6%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.079s wall, 0.062s user + 0.000s system = 0.062s CPU (78.8%)

W: Unable to honor max fanout constraint for gtp_inv driven net N4_1
W: Unable to honor max fanout constraint for gtp_inv driven net N4_1

Cell Usage:
GTP_APM_E1 (SIMD)           1 use
GTP_DFF_C                   216 uses
GTP_DFF_CE                  565 uses
GTP_DFF_E                    12 uses
GTP_DFF_P                    12 uses
GTP_DFF_PE                    4 uses
GTP_DLATCH                    4 uses
GTP_DLATCH_C                  1 use
GTP_DRM18K                    1 use
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT2                    108 uses
GTP_LUT3                    135 uses
GTP_LUT4                    102 uses
GTP_LUT5                    238 uses
GTP_LUT5CARRY               538 uses
GTP_LUT5M                   111 uses
GTP_PLL_E3                    1 use
GTP_ROM32X1                  25 uses

I/O ports: 43
GTP_INBUF                  23 uses
GTP_OUTBUF                 20 uses

Mapping Summary:
Total LUTs: 1257 of 22560 (5.57%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 1257
Total Registers: 809 of 33840 (2.39%)
Total Latches: 5

DRM18K:
Total DRM18K = 1.0 of 60 (1.67%)

APMs:
Total APMs = 0.50 of 40 (1.25%)

Total I/O ports = 43 of 226 (19.03%)


Overview of Control Sets:

Number of unique control sets : 39

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 5        | 1                 4
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 6        | 1                 5
  [6, 8)      | 1        | 1                 0
  [8, 10)     | 4        | 0                 4
  [10, 12)    | 6        | 0                 6
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 16       | 0                 16
--------------------------------------------------------------
  The maximum fanout: 219
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                228
  NO              YES               NO                 0
  YES             NO                NO                 12
  YES             NO                YES                569
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              4
  NO             YES             1
  YES            NO              0
  YES            YES             0
************************************************

Design 'top_module' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[30]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[29]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[28]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[27]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[26]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[25]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[24]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[31]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
Saving design to top_module_syn.vm
W: Public-4008: Instance 'u_f_measure/trigger1' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trigger0' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_div_pulse' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_div_pulse_delay' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[16]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[32]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[33]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[34]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[35]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[36]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[37]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[38]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[39]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[40]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[41]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[42]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[43]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[44]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[45]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[46]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[47]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[48]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[49]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[50]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[51]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[52]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[53]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[54]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[55]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[56]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[57]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[58]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[59]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[60]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[61]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[62]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[63]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[16]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[18]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[20]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[21]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[22]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[23]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[24]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[28]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[30]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_state' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[32]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[33]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[34]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[35]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[36]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[37]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[38]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[39]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[40]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[41]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[42]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[43]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[44]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[45]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[46]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[47]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[48]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[49]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[50]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[51]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[52]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[53]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[54]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[55]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[56]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[57]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[58]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[59]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[60]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[61]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[62]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[63]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock top_module|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[2]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/spi_data_ready/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_spi_drive/next_state[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'Sa_hold' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_otr_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'en_force_trig' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_data_ready' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_miso' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'state_change_flag' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_force_trig' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_run' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_single' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_cs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_mosi' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'trigger' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:7s
Action synthesize: CPU time elapsed is 0h:0m:3s
Action synthesize: Process CPU time elapsed is 0h:0m:3s
Current time: Sun Jun 30 01:10:04 2024
Action synthesize: Peak memory pool usage is 295 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:12s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:4s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:4s
Process "Synthesize" done.
Process exit normally.
C: Flow-2006: Fic file modified: "D:/pango/MyProject/oscillosope/prj/synthesize/top_module_syn.fic". 


Process "Compile" started.
Current time: Sun Jun 30 01:10:51 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
License checkout: fabric_ads from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
W: Flow-4058: The device information PGL25G-6FBG256 of IP 'D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.idf' is not the same as the current project.
W: Flow-4058: The device information PGL25G-6FBG256 of IP 'D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.idf' is not the same as the current project.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/adc_rd.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/adc_rd.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 1)] Analyzing module adc_rd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/adc_rd.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/data_packing.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/data_packing.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/data_packing.v(line number: 1)] Analyzing module data_packing (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/data_packing.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/encoder_drive.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/encoder_drive.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Analyzing module encoder_drive (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/encoder_drive.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 1)] Analyzing module f_Sa_control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_rd.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/fifo_rd.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/fifo_rd.v(line number: 1)] Analyzing module fifo_rd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_rd.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_wr.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/fifo_wr.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 1)] Analyzing module fifo_wr (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_wr.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/ip_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/ip_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 1)] Analyzing module ip_fifo (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/ip_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/key_debounce.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/key_debounce.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Analyzing module key_debounce (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/key_debounce.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 1)] Analyzing module spi_drive (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/state_control.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/state_control.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 1)] Analyzing module state_control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/state_control.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/top_module.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/top_module.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 1)] Analyzing module top_module (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/top_module.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/force_trig.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/force_trig.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/force_trig.v(line number: 1)] Analyzing module force_trig (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/force_trig.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_measure.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/f_measure.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 1)] Analyzing module f_measure (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_measure.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/divider_32.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/divider_32.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 1)] Analyzing module divider_32 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/divider_32.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/output_shaping.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/output_shaping.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/output_shaping.v(line number: 1)] Analyzing module output_shaping (library work)
W: Verilog-2015: [D:/pango/MyProject/oscillosope/rtl/output_shaping.v(line number: 9)] gate_set is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/output_shaping.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Analyzing module ipml_fifo_ctrl_v1_4_async_fifo (library work)
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 52)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 54)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 65)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 67)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Analyzing module ipml_sdpram_v1_6_async_fifo (library work)
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 306)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 307)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 310)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 314)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 318)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 322)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 326)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 327)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 330)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 331)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 334)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 335)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 338)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 339)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 342)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 343)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 346)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 347)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 355)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 359)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 363)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 367)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 371)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 372)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 375)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 376)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 380)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 381)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 384)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 385)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 388)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 389)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 392)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 393)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 402)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 403)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 407)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 412)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 413)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Analyzing module ipml_fifo_v1_7_async_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Analyzing module async_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v successfully.
I: Module "top_module" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.472s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 1)] Elaborating module top_module
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 59)] Elaborating instance u_output_shaping
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/output_shaping.v(line number: 1)] Elaborating module output_shaping
I: Module instance {top_module/u_output_shaping} parameter value:
    gate_set_max = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 67)] Elaborating instance u_f_measure
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 1)] Elaborating module f_measure
I: Module instance {top_module/u_f_measure} parameter value:
    F_STANDARD = 32'b00001110111001101011001010000000
    en_pulse_max = 32'b00000000000000011110100001001000
    gate_set_max = 32'b00000000000000001111010000100100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 150)] Elaborating instance u_divider_32
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 1)] Elaborating module divider_32
I: Module instance {top_module/u_f_measure/u_divider_32} parameter value:
    div_max = 32'b00000000000000000000000000100000
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 67)] Width mismatch between port f_st_re_div_32 and signal bound to it for instantiated module f_measure
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 75)] Elaborating instance u_force_trig
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/force_trig.v(line number: 1)] Elaborating module force_trig
I: Module instance {top_module/u_force_trig} parameter value:
    TIME_500ms = 5'b00000
    TIME_200ms = 5'b00001
    TIME_100ms = 5'b00010
    TIME_50ms = 5'b00011
    TIME_20ms = 5'b00100
    TIME_10ms = 5'b00101
    TIME_5ms = 5'b00110
    TIME_2ms = 5'b00111
    TIME_1ms = 5'b01000
    TIME_500us = 5'b01001
    TIME_200us = 5'b01010
    TIME_100us = 5'b01011
    TIME_50us = 5'b01100
    TIME_20us = 5'b01101
    TIME_10us = 5'b01110
    TIME_5us = 5'b01111
    TIME_2us = 5'b10000
    TIME_1us = 5'b10001
    TIME_500ns = 5'b10010
    TIME_200ns = 5'b10011
    TIME_100ns = 5'b10100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 85)] Elaborating instance u_ip_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 1)] Elaborating module ip_fifo
I: Module instance {top_module/u_ip_fifo} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    RUN = 2'b00
    SINGLE = 2'b01
    PAUSE = 2'b10
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Elaborating instance u_async_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Elaborating module async_fifo
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 162)] Elaborating instance U_ipml_fifo_async_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Elaborating module ipml_fifo_v1_7_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 91)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Elaborating module ipml_sdpram_v1_6_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 467)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 479)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 480)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 615)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 675)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 676)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 677)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 679)] Case condition never applies
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 119)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Elaborating module ipml_fifo_ctrl_v1_4_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 201)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Width mismatch between port wr_data and signal bound to it for instantiated module async_fifo
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Width mismatch between port rd_data and signal bound to it for instantiated module async_fifo
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 166)] Elaborating instance u_fifo_wr
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 1)] Elaborating module fifo_wr
I: Module instance {top_module/u_ip_fifo/u_fifo_wr} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 166)] Width mismatch between port fifo_wr_data and signal bound to it for instantiated module fifo_wr
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 182)] Elaborating instance u_fifo_rd
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/fifo_rd.v(line number: 1)] Elaborating module fifo_rd
I: Module instance {top_module/u_ip_fifo/u_fifo_rd} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 105)] Elaborating instance u_adc_rd
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 1)] Elaborating module adc_rd
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 58)] Elaborating instance u_data_packing
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/data_packing.v(line number: 1)] Elaborating module data_packing
I: Module instance {top_module/u_adc_rd/u_data_packing} parameter value:
    REAL_SIGN_H = 3'b000
    REAL_SIGN_L = 3'b111
    EQUI_SIGN_H = 3'b000
    EQUI_SIGN_L = 3'b000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 71)] Elaborating instance u_f_Sa_control
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 1)] Elaborating module f_Sa_control
I: Module instance {top_module/u_adc_rd/u_f_Sa_control} parameter value:
    ADC_F = 32'b00001011111010111100001000000000
    REAL_F_MIN = 32'b00000000000000000000000000101000
    REAL_F_DIV = 32'b00000000010011000100101101000000
    EQUI_F_MAX = 32'b00000000000011110100001001000000
    EQUI_F_DIV = 32'b00000000000000000000000011001000
    TIME_500ms = 5'b00000
    TIME_200ms = 5'b00001
    TIME_100ms = 5'b00010
    TIME_50ms = 5'b00011
    TIME_20ms = 5'b00100
    TIME_10ms = 5'b00101
    TIME_5ms = 5'b00110
    TIME_2ms = 5'b00111
    TIME_1ms = 5'b01000
    TIME_500us = 5'b01001
    TIME_200us = 5'b01010
    TIME_100us = 5'b01011
    TIME_50us = 5'b01100
    TIME_20us = 5'b01101
    TIME_10us = 5'b01110
    TIME_5us = 5'b01111
    TIME_2us = 5'b10000
    TIME_1us = 5'b10001
    TIME_500ns = 5'b10010
    TIME_200ns = 5'b10011
    TIME_100ns = 5'b10100
W: Verilog-2042: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 116)] real 1999999.000000 rounded to int 1999999, which maybe cause simulation mismatch
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 126)] Elaborating instance u_spi_drive
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 1)] Elaborating module spi_drive
I: Module instance {top_module/u_spi_drive} parameter value:
    IDLE = 32'b00000000000000000000000000000000
    TRANSFORM = 32'b00000000000000000000000000000001
    DATA_LEN = 32'b00000000000000000000000000001000
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    DATA_BIT_TOTAL = 32'b00000000000000000000000010100000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 139)] Elaborating instance u_state_control
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 1)] Elaborating module state_control
I: Module instance {top_module/u_state_control} parameter value:
    RUN = 2'b00
    SINGLE = 2'b01
    PAUSE = 2'b10
    TIME_STATE_MAX = 5'b10100
    TIME_STATE_MIN = 5'b00011
    AMPL_STATE_MAX = 4'b1000
    AMPL_STATE_MIN = 4'b0001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 78)] Elaborating instance u_key_debounce_single
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_single} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 86)] Elaborating instance u_key_debounce_run
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_run} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 183)] Elaborating instance u_encoder_drive_time
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Elaborating module encoder_drive
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 252)] Elaborating instance u_encoder_drive_ampl
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Elaborating module encoder_drive
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 280)] Elaborating instance u_key_debounce_force_trig
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_force_trig} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 163)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 232)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 119)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 140)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 141)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2036: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 105)] Net ad_otr_1 connected to input port of module instance top_module.u_adc_rd has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.047s wall, 0.047s user + 0.000s system = 0.047s CPU (100.6%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.040s wall, 0.062s user + 0.000s system = 0.062s CPU (157.5%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 33)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 41)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 15)] Latch is generated for signal spi_data_ready, possible missing assignment in an if or case statement.
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 9)] Feedback mux created for signal 'Sa_clk'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 12)] Feedback mux created for signal 'time_state0'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 12)] Feedback mux created for signal 'fifo_wr_data'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
I: Removed inst spi_clk3 that is redundant to spi_clk1.
I: Removed inst spi_clk2 that is redundant to spi_clk0.
Executing : rtl-infer successfully. Time elapsed: 0.532s wall, 0.391s user + 0.094s system = 0.484s CPU (91.0%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.006s wall, 0.016s user + 0.000s system = 0.016s CPU (256.6%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.040s wall, 0.031s user + 0.000s system = 0.031s CPU (78.1%)

Start FSM inference.
I: FSM meas_state_fsm[1:0] inferred.
FSM meas_state_fsm[1:0] STG:
Number of reachable states: 3
Input nets: key_filter_run_neg key_filter_single_neg 
S0(00)-->S0(00): 00
S1(01)-->S1(01): 0x
S0(00)-->S2(10): 1x
S1(01)-->S2(10): 1x
S2(10)-->S0(00): 1x
S2(10)-->S2(10): 00
S0(00)-->S1(01): 01
S2(10)-->S1(01): 01

Executing : FSM inference successfully. Time elapsed: 0.012s wall, 0.000s user + 0.016s system = 0.016s CPU (125.1%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N76 (bmsWIDEMUX).
I: Constant propagation done on N65 (bmsPMUX).
I: Constant propagation done on N191_1 (bmsPMUX).
I: Constant propagation done on N203_1 (bmsPMUX).
I: Constant propagation done on N215_2 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N97 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N3204_1 (bmsWIDEMUX).
I: Constant propagation done on N2536 (bmsWIDEMUX).
I: Constant propagation done on N2156 (bmsWIDEMUX).
I: Constant propagation done on N2953 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.070s wall, 0.062s user + 0.000s system = 0.062s CPU (89.6%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Sun Jun 30 01:10:55 2024
Action compile: Peak memory pool usage is 146 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:5s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Sun Jun 30 01:10:55 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
License checkout: fabric_ads from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77795

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 111)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 118)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 153)] | Port time_state[0] has been placed at location U13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 174)] | Port spi_miso has been placed at location R5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 248)] | Port spi_mosi has been placed at location T5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 258)] | Port state_change_flag has been placed at location R8, whose type is share pin.
Constraint check end.

C: SDC-2025: Clock source 'n:u_spi_drive/N297' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ip_fifo/N159' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ip_fifo/N166' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name top_module|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top_module|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top_module|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top_module|sys_clk successfully.
C: SDC-2025: Clock source 'n:u_pll_clk/clkout1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1 successfully.
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 successfully.
C: SDC-2025: Clock source 'n:u_pll_clk/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0 successfully.
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 successfully.
Start pre-mapping.
I: Removed bmsMULT inst N808 that is redundant to N621
I: Removed bmsMULT inst N995 that is redundant to N621
I: Removed bmsMULT inst N434 that is redundant to N247
I: Constant propagation done on u_adc_rd/u_f_Sa_control/N3207 (bmsWIDEMUX).
I: Constant propagation done on u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Encoding type of FSM 'meas_state_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'meas_state_fsm[1:0]':
I: from  u_state_control/meas_state[1] u_state_control/meas_state[0]
I: to  u_state_control/meas_state_reg[2] u_state_control/meas_state_reg[1] u_state_control/meas_state_reg[0]
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Constant propagation done on u_state_control/N216 (bmsREDOR).
I: Constant propagation done on u_state_control/meas_state_fsm[1:0]_10 (bmsREDOR).
W: Removed bmsWIDEDFFCPE inst ad_data_H_1[7:0] at 5 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_data_packing/ad_data_H_1[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst Sa_cd_max[23:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/Sa_cd_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst clk_max[23:0] at 1 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/clk_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst dclk_max[23:0] at 15 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/dclk_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst point_max[7:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/point_max[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst round_max[7:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/round_max[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFRSE inst fifo_wr_data[9:0] at 8 that is stuck at constant 0.
Executing : pre-mapping successfully. Time elapsed: 0.129s wall, 0.078s user + 0.000s system = 0.078s CPU (60.4%)

Start mod-gen.
W: Public-4008: Instance 'u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsLT inst u_ip_fifo/u_fifo_wr/N4 that is redundant to u_ip_fifo/N53
I: Removed bmsLT inst u_ip_fifo/u_fifo_rd/N4 that is redundant to u_ip_fifo/N82
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_single/cnt[19:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_force_trig/cnt[19:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_run/cnt[19:0] at 5 that is stuck at constant 0.
W: Public-4008: Instance 'u_spi_drive/next_state[2]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/next_state[3]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Removed GTP_DLATCH inst u_spi_drive/next_state[1] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_spi_drive/current_state[3:0] at 1 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.367s wall, 0.188s user + 0.000s system = 0.188s CPU (51.1%)

Start logic-optimization.
W: Removed bmsWIDEDFFCPE inst u_output_shaping/gate_set_cnt[3:0] at 3 that is stuck at constant 0.
Executing : logic-optimization successfully. Time elapsed: 0.652s wall, 0.469s user + 0.016s system = 0.484s CPU (74.3%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_L_1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_L_1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/point_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/round_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_output_shaping/gate_set_cnt[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/current_state[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/current_state[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/current_state[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_CE inst u_adc_rd/u_f_Sa_control/round_max[2] that is redundant to u_adc_rd/u_f_Sa_control/point_max[2]
I: Removed GTP_DFF_CE inst u_adc_rd/u_f_Sa_control/round_max[4] that is redundant to u_adc_rd/u_f_Sa_control/point_max[4]
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.089s wall, 0.078s user + 0.016s system = 0.094s CPU (105.6%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 1.025s wall, 0.453s user + 0.031s system = 0.484s CPU (47.3%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.122s wall, 0.031s user + 0.000s system = 0.031s CPU (25.7%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.080s wall, 0.094s user + 0.000s system = 0.094s CPU (116.7%)

W: Unable to honor max fanout constraint for gtp_inv driven net N4_1
W: Unable to honor max fanout constraint for gtp_inv driven net N4_1

Cell Usage:
GTP_APM_E1 (SIMD)           1 use
GTP_DFF_C                   216 uses
GTP_DFF_CE                  565 uses
GTP_DFF_E                    12 uses
GTP_DFF_P                    12 uses
GTP_DFF_PE                    4 uses
GTP_DLATCH                    4 uses
GTP_DLATCH_C                  1 use
GTP_DRM18K                    1 use
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT2                    108 uses
GTP_LUT3                    135 uses
GTP_LUT4                    102 uses
GTP_LUT5                    238 uses
GTP_LUT5CARRY               538 uses
GTP_LUT5M                   111 uses
GTP_PLL_E3                    1 use
GTP_ROM32X1                  25 uses

I/O ports: 43
GTP_INBUF                  23 uses
GTP_OUTBUF                 20 uses

Mapping Summary:
Total LUTs: 1257 of 22560 (5.57%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 1257
Total Registers: 809 of 33840 (2.39%)
Total Latches: 5

DRM18K:
Total DRM18K = 1.0 of 60 (1.67%)

APMs:
Total APMs = 0.50 of 40 (1.25%)

Total I/O ports = 43 of 226 (19.03%)


Overview of Control Sets:

Number of unique control sets : 39

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 5        | 1                 4
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 6        | 1                 5
  [6, 8)      | 1        | 1                 0
  [8, 10)     | 4        | 0                 4
  [10, 12)    | 6        | 0                 6
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 16       | 0                 16
--------------------------------------------------------------
  The maximum fanout: 219
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                228
  NO              YES               NO                 0
  YES             NO                NO                 12
  YES             NO                YES                569
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              4
  NO             YES             1
  YES            NO              0
  YES            YES             0
************************************************

Design 'top_module' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[30]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[29]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[28]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[27]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[26]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[25]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[24]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[31]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
Saving design to top_module_syn.vm
W: Public-4008: Instance 'u_f_measure/trigger1' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trigger0' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_div_pulse' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_div_pulse_delay' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[16]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[32]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[33]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[34]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[35]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[36]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[37]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[38]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[39]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[40]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[41]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[42]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[43]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[44]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[45]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[46]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[47]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[48]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[49]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[50]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[51]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[52]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[53]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[54]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[55]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[56]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[57]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[58]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[59]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[60]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[61]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[62]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[63]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[16]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[18]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[20]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[21]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[22]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[23]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[24]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[28]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[30]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_state' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[32]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[33]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[34]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[35]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[36]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[37]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[38]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[39]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[40]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[41]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[42]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[43]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[44]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[45]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[46]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[47]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[48]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[49]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[50]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[51]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[52]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[53]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[54]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[55]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[56]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[57]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[58]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[59]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[60]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[61]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[62]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[63]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock top_module|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[2]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/spi_data_ready/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_spi_drive/next_state[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'Sa_hold' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_otr_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'en_force_trig' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_data_ready' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_miso' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'state_change_flag' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_force_trig' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_run' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_single' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_cs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_mosi' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'trigger' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:7s
Action synthesize: CPU time elapsed is 0h:0m:3s
Action synthesize: Process CPU time elapsed is 0h:0m:3s
Current time: Sun Jun 30 01:11:01 2024
Action synthesize: Peak memory pool usage is 294 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:12s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:4s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:4s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sun Jun 30 01:11:01 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77795

License checkout: fabric_inserter from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
Flattening design 'top_module'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'u_spi_drive/r_data[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net clk_250m in design, driver pin CLKOUT0(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_5(GTP_CLKBUFG) has been inserted on the net clk_200m in design, driver pin CLKOUT1(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_adc_rd/u_f_Sa_control/N247).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_f_measure/N28_2_1/gateop, insts:16.
I: Infer CARRY group, base inst: u_f_measure/N44_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: u_f_measure/N63_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_f_measure/N65_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_force_trig/N9_1.fsub_1/gateop, insts:25.
I: Infer CARRY group, base inst: u_force_trig/N10.lt_0/gateop, insts:15.
I: Infer CARRY group, base inst: u_force_trig/N18.lt_0/gateop, insts:14.
I: Infer CARRY group, base inst: u_force_trig/N22_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_spi_drive/N100_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_state_control/N2.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_state_control/N5.eq_0/gateop, insts:2.
I: Infer CARRY group, base inst: u_state_control/N191_10_1/gateop, insts:4.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N11.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N25.lt_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N32_1_1/gateop, insts:23.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N33.eq_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N272.lt_0/gateop, insts:10.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N287_1_1/gateop, insts:23.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N299_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N300.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N301.eq_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N337_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N358_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N364.lt_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N366.lt_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N384_1_0/gateop, insts:24.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N621_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_f_measure/u_divider_32/N20.lt_0/gateop, insts:32.
I: Infer CARRY group, base inst: u_f_measure/u_divider_32/N30_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_f_measure/u_divider_32/N41.fsub_0/gateop, insts:65.
I: Infer CARRY group, base inst: u_ip_fifo/u_fifo_rd/N25_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_ip_fifo/u_fifo_wr/N22_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N250_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N269_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N302_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N311_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N196_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N2_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N79_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N157.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N160.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N322_5.fsub_1/gateop, insts:11.
I: INST: "spi_data_ready_obuf/opit_1" has been packed in IOL "u_ip_fifo/spi_data_ready/opit_0" success.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0.5      | 40            | 2                  
| IOCKDLY               | 0        | 32            | 0                  
| FF                    | 1621     | 33840         | 5                  
| LUT                   | 1976     | 22560         | 9                  
| Distributed RAM       | 0        | 7568          | 0                  
| DLL                   | 0        | 8             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 2        | 60            | 4                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 43       | 226           | 20                 
| IOCKDIV               | 0        | 16            | 0                  
| IOCKGATE              | 0        | 16            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 4             | 25                 
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 3        | 30            | 10                 
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.12 sec.

Design 'top_module' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:16s
Action dev_map: CPU time elapsed is 0h:0m:2s
Action dev_map: Process CPU time elapsed is 0h:0m:2s
Current time: Sun Jun 30 01:11:16 2024
Action dev_map: Peak memory pool usage is 248 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:28s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:6s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:6s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sun Jun 30 01:11:17 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {Sa_hold} LOC=T2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {Sa_hold} LOC=T2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[0]} LOC=V6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[0]} LOC=V6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[1]} LOC=N11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[1]} LOC=N11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[2]} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[2]} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[3]} LOC=V8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[3]} LOC=V8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {en_force_trig} LOC=P8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {en_force_trig} LOC=P8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {meas_state[0]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 13)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
Executing : def_port {meas_state[0]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {meas_state[1]} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 14)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
Executing : def_port {meas_state[1]} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_data_ready} LOC=N7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_data_ready} LOC=N7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_miso} LOC=R5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 16)] | Port spi_miso has been placed at location R5, whose type is share pin.
Executing : def_port {spi_miso} LOC=R5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {state_change_flag} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 17)] | Port state_change_flag has been placed at location R8, whose type is share pin.
Executing : def_port {state_change_flag} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[0]} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 18)] | Port time_state[0] has been placed at location U13, whose type is share pin.
Executing : def_port {time_state[0]} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[1]} LOC=T6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[1]} LOC=T6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[2]} LOC=M11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[2]} LOC=M11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[3]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[3]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[4]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[4]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {adc_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_clk_ampl} LOC=M1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_clk_ampl} LOC=M1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_clk_time} LOC=U1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_clk_time} LOC=U1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_dt_ampl} LOC=M3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_dt_ampl} LOC=M3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_dt_time} LOC=U2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_dt_time} LOC=U2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_sw_ampl} LOC=T1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 37)] Object 'enc_sw_ampl' is dangling, which has no connection. it will be ignored.
Executing : def_port {enc_sw_ampl} LOC=T1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {enc_sw_time} LOC=P1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 38)] Object 'enc_sw_time' is dangling, which has no connection. it will be ignored.
Executing : def_port {enc_sw_time} LOC=P1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {key_auto} LOC=M5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 39)] Object 'key_auto' is dangling, which has no connection. it will be ignored.
Executing : def_port {key_auto} LOC=M5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {key_force_trig} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_force_trig} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_run} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_run} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_single} LOC=L6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_single} LOC=L6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_clk} LOC=N6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi_clk} LOC=N6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_cs} LOC=P7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi_cs} LOC=P7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_mosi} LOC=T5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 45)] | Port spi_mosi has been placed at location T5, whose type is share pin.
Executing : def_port {spi_mosi} LOC=T5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 NONE=TRUE
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 NONE=TRUE successfully
Executing : def_port {trigger} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {trigger} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
I: Infer DRM group, base inst: u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm, insts:2.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_122_55.
Phase 1.1 1st GP placement started.
Design Utilization : 9%.
First map gop timing takes 0.05 sec
Worst slack after clock region global placement is 17504
Wirelength after clock region global placement is 9986 and checksum is 3CC517EDC1934310.
1st GP placement takes 1.64 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_56_112.
Mapping instance clkbufg_5/gopclkbufg to USCM_56_113.
Mapping instance clkbufg_4/gopclkbufg to USCM_56_114.
Clock placement takes 0.12 sec.

Wirelength after Pre Global Placement is 9986 and checksum is 3CC517EDC1934310.
Pre global placement takes 1.84 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst Sa_hold_obuf/opit_1 on IOL_7_49.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_141.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_118.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_7_150.
Placed fixed group with base inst ad_otr_1_obuf/opit_1 on IOL_7_117.
Placed fixed group with base inst adc_data_1_ibuf[0]/opit_1 on IOL_7_113.
Placed fixed group with base inst adc_data_1_ibuf[1]/opit_1 on IOL_7_114.
Placed fixed group with base inst adc_data_1_ibuf[2]/opit_1 on IOL_7_201.
Placed fixed group with base inst adc_data_1_ibuf[3]/opit_1 on IOL_7_202.
Placed fixed group with base inst adc_data_1_ibuf[4]/opit_1 on IOL_7_145.
Placed fixed group with base inst adc_data_1_ibuf[5]/opit_1 on IOL_7_146.
Placed fixed group with base inst adc_data_1_ibuf[6]/opit_1 on IOL_7_169.
Placed fixed group with base inst adc_data_1_ibuf[7]/opit_1 on IOL_7_170.
Placed fixed group with base inst adc_data_1_ibuf[8]/opit_1 on IOL_7_105.
Placed fixed group with base inst adc_data_1_ibuf[9]/opit_1 on IOL_7_106.
Placed fixed group with base inst ampl_state_obuf[0]/opit_1 on IOL_95_5.
Placed fixed group with base inst ampl_state_obuf[1]/opit_1 on IOL_195_5.
Placed fixed group with base inst ampl_state_obuf[2]/opit_1 on IOL_183_5.
Placed fixed group with base inst ampl_state_obuf[3]/opit_1 on IOL_123_5.
Placed fixed group with base inst en_force_trig_obuf/opit_1 on IOL_99_5.
Placed fixed group with base inst enc_clk_ampl_ibuf/opit_1 on IOL_7_82.
Placed fixed group with base inst enc_clk_time_ibuf/opit_1 on IOL_7_46.
Placed fixed group with base inst enc_dt_ampl_ibuf/opit_1 on IOL_7_81.
Placed fixed group with base inst enc_dt_time_ibuf/opit_1 on IOL_7_45.
Placed fixed group with base inst key_force_trig_ibuf/opit_1 on IOL_7_14.
Placed fixed group with base inst key_run_ibuf/opit_1 on IOL_7_13.
Placed fixed group with base inst key_single_ibuf/opit_1 on IOL_7_41.
Placed fixed group with base inst meas_state_obuf[0]/opit_1 on IOL_135_5.
Placed fixed group with base inst meas_state_obuf[1]/opit_1 on IOL_199_5.
Placed fixed group with base inst spi_clk_ibuf/opit_1 on IOL_83_6.
Placed fixed group with base inst spi_cs_ibuf/opit_1 on IOL_83_5.
Placed fixed group with base inst spi_data_ready_obuf/opit_1_OL on IOL_99_6.
Placed fixed group with base inst spi_miso_obuf/opit_1 on IOL_79_6.
Placed fixed group with base inst spi_mosi_ibuf/opit_1 on IOL_79_5.
Placed fixed group with base inst state_change_flag_obuf/opit_1 on IOL_135_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_131_5.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_19_249.
Placed fixed group with base inst time_state_obuf[0]/opit_1 on IOL_199_6.
Placed fixed group with base inst time_state_obuf[1]/opit_1 on IOL_95_6.
Placed fixed group with base inst time_state_obuf[2]/opit_1 on IOL_195_6.
Placed fixed group with base inst time_state_obuf[3]/opit_1 on IOL_183_6.
Placed fixed group with base inst time_state_obuf[4]/opit_1 on IOL_123_6.
Placed fixed group with base inst trigger_ibuf/opit_1 on IOL_7_53.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_56_112.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_56_114.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_56_113.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_122_55.
Placed fixed instance BKCL_auto_0 on BKCL_138_253.
Placed fixed instance BKCL_auto_1 on BKCL_138_1.
Placed fixed instance BKCL_auto_2 on BKCL_1_144.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 13790.
	4 iterations finished.
	Final slack 17508.
Super clustering done.
Design Utilization : 9%.
Worst slack after global placement is 17979
2nd GP placement takes 0.30 sec.

Wirelength after global placement is 9894 and checksum is 729E79EA9796032F.
Global placement takes 0.31 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 11038 and checksum is BDA30124CBDACC08.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 13790.
	4 iterations finished.
	Final slack 17508.
Super clustering done.
Design Utilization : 9%.
Worst slack after post global placement is 18377
3rd GP placement takes 0.39 sec.

Wirelength after post global placement is 9927 and checksum is 2FC4245FAA69DB7B.
Post global placement takes 0.39 sec.

Phase 4 Legalization started.
The average distance in LP is 0.308370.
Wirelength after legalization is 12891 and checksum is 2233659464FEFA45.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 18303.
Replication placement takes 0.05 sec.

Wirelength after replication placement is 12891 and checksum is 2233659464FEFA45.
Phase 5.2 DP placement started.
Legalized cost 18303.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.05 sec.

Wirelength after detailed placement is 12891 and checksum is 2233659464FEFA45.
Timing-driven detailed placement takes 0.09 sec.

Worst slack is 18303, TNS after placement is 0.
Placement done.
Total placement takes 3.22 sec.
Finished placement.

Routing started.
Building routing graph takes 0.66 sec.
Worst slack is 18303, TNS before global route is 0.
Processing design graph takes 0.27 sec.
Total memory for routing:
	65.040555 M.
Total nets for routing : 3196.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 2 at the end of iteration 37.
Unrouted nets 2 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Global Routing step 1 processed 82 nets, it takes 0.03 sec.
Unrouted nets 113 at the end of iteration 0.
Unrouted nets 84 at the end of iteration 1.
Unrouted nets 67 at the end of iteration 2.
Unrouted nets 50 at the end of iteration 3.
Unrouted nets 39 at the end of iteration 4.
Unrouted nets 28 at the end of iteration 5.
Unrouted nets 26 at the end of iteration 6.
Unrouted nets 17 at the end of iteration 7.
Unrouted nets 12 at the end of iteration 8.
Unrouted nets 3 at the end of iteration 9.
Unrouted nets 3 at the end of iteration 10.
Unrouted nets 5 at the end of iteration 11.
Unrouted nets 4 at the end of iteration 12.
Unrouted nets 7 at the end of iteration 13.
Unrouted nets 6 at the end of iteration 14.
Unrouted nets 5 at the end of iteration 15.
Unrouted nets 4 at the end of iteration 16.
Unrouted nets 3 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 1 at the end of iteration 20.
Unrouted nets 1 at the end of iteration 21.
Unrouted nets 1 at the end of iteration 22.
Unrouted nets 1 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 0 at the end of iteration 26.
Global Routing step 2 processed 162 nets, it takes 1.31 sec.
Unrouted nets 10 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 0 at the end of iteration 2.
Global Routing step 3 processed 46 nets, it takes 0.05 sec.
Global routing takes 1.41 sec.
Total 3324 subnets.
    forward max bucket size 29745 , backward 86.
        Unrouted nets 2011 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.765625 sec.
    forward max bucket size 462 , backward 84.
        Unrouted nets 1454 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.312500 sec.
    forward max bucket size 25142 , backward 63.
        Unrouted nets 1184 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.640625 sec.
    forward max bucket size 83 , backward 69.
        Unrouted nets 893 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.109375 sec.
    forward max bucket size 36 , backward 75.
        Unrouted nets 561 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.093750 sec.
    forward max bucket size 46 , backward 72.
        Unrouted nets 400 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.046875 sec.
    forward max bucket size 43 , backward 49.
        Unrouted nets 268 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.031250 sec.
    forward max bucket size 42 , backward 65.
        Unrouted nets 170 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.031250 sec.
    forward max bucket size 42 , backward 70.
        Unrouted nets 84 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.031250 sec.
    forward max bucket size 42 , backward 64.
        Unrouted nets 51 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 60 , backward 56.
        Unrouted nets 30 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.015625 sec.
    forward max bucket size 21 , backward 10.
        Unrouted nets 19 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.031250 sec.
    forward max bucket size 17 , backward 16.
        Unrouted nets 4 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 12.
        Unrouted nets 4 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 15.
        Unrouted nets 0 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
Detailed routing takes 14 iterations
I: Design net u_ip_fifo/N166 is routed by general path.
C: Route-2036: The clock path from u_ip_fifo/N166/gateop:Z to spi_data_ready_obuf/opit_1_OL:SYSCLK is routed by SRB.
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 2.14 sec.
Start fix hold violation.
Build tmp routing results takes 0.05 sec.
Timing analysis takes 0.02 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 175.
Incremental timing analysis takes 0.02 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.19 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.14 sec.
Used SRB routing arc is 23024.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 5.11 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0.5      | 40            | 2                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 439      | 3748          | 12                 
|   FF                     | 1059     | 22488         | 5                  
|   LUT                    | 1360     | 14992         | 10                 
|   LUT-FF pairs           | 523      | 14992         | 4                  
| Use of CLMS              | 207      | 1892          | 11                 
|   FF                     | 562      | 11352         | 5                  
|   LUT                    | 616      | 7568          | 9                  
|   LUT-FF pairs           | 243      | 7568          | 4                  
|   Distributed RAM        | 0        | 7568          | 0                  
| Use of CRYSTAL           | 0        | 4             | 0                  
| Use of DLL               | 0        | 8             | 0                  
| Use of DQSL              | 0        | 12            | 0                  
| Use of DRM               | 2        | 60            | 4                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 131      | 3480          | 4                  
| Use of IO                | 43       | 226           | 20                 
|   IOBD                   | 9        | 57            | 16                 
|   IOBR                   | 3        | 12            | 25                 
|   IOBS                   | 31       | 157           | 20                 
| Use of IOCKDIV           | 0        | 16            | 0                  
| Use of IOCKDLY           | 0        | 32            | 0                  
| Use of IOCKGATE          | 0        | 16            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                  
| Use of IOL               | 43       | 308           | 14                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 4             | 25                 
| Use of PREGMUX_TEST      | 0        | 4             | 0                  
| Use of RCKB              | 0        | 16            | 0                  
|  RCKB dataused           | 0        | 16            | 0                  
| Use of RCKBMUX_TEST      | 0        | 8             | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 8             | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'top_module' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:22s
Action pnr: CPU time elapsed is 0h:0m:15s
Action pnr: Process CPU time elapsed is 0h:0m:15s
Current time: Sun Jun 30 01:11:38 2024
Action pnr: Peak memory pool usage is 817 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:50s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:21s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:21s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sun Jun 30 01:11:39 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock top_module|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'spi_data_ready_obuf/opit_1_OL/SYSCLK' (gopOBUFIOLQ.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[2]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_spi_drive/next_state[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'Sa_hold' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_otr_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'en_force_trig' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_data_ready' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_miso' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'state_change_flag' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_force_trig' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_run' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_single' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_cs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_mosi' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'trigger' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:4s
Action report_timing: Process CPU time elapsed is 0h:0m:4s
Current time: Sun Jun 30 01:11:45 2024
Action report_timing: Peak memory pool usage is 866 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:57s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:25s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:25s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sun Jun 30 01:11:45 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.421875 sec.
Generating architecture configuration.
The bitstream file is "D:/pango/MyProject/oscillosope/prj/generate_bitstream/top_module.sbit"
Generate programming file takes 3.640625 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:8s
Action gen_bit_stream: CPU time elapsed is 0h:0m:6s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:6s
Current time: Sun Jun 30 01:11:53 2024
Action gen_bit_stream: Peak memory pool usage is 433 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:1m:5s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:31s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:31s
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
Process exit normally.
Process exit normally.
Process exit normally.
Parse module hierarchy of project 'D:/pango/MyProject/oscillosope/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pango/MyProject/oscillosope/rtl/f_measure.v". 


Process "Compile" started.
Current time: Sun Jun 30 01:20:39 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
License checkout: fabric_ads from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
W: Flow-4058: The device information PGL25G-6FBG256 of IP 'D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.idf' is not the same as the current project.
W: Flow-4058: The device information PGL25G-6FBG256 of IP 'D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.idf' is not the same as the current project.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/adc_rd.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/adc_rd.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 1)] Analyzing module adc_rd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/adc_rd.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/data_packing.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/data_packing.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/data_packing.v(line number: 1)] Analyzing module data_packing (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/data_packing.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/encoder_drive.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/encoder_drive.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Analyzing module encoder_drive (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/encoder_drive.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 1)] Analyzing module f_Sa_control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_rd.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/fifo_rd.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/fifo_rd.v(line number: 1)] Analyzing module fifo_rd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_rd.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_wr.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/fifo_wr.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 1)] Analyzing module fifo_wr (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_wr.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/ip_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/ip_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 1)] Analyzing module ip_fifo (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/ip_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/key_debounce.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/key_debounce.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Analyzing module key_debounce (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/key_debounce.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 1)] Analyzing module spi_drive (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/state_control.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/state_control.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 1)] Analyzing module state_control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/state_control.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/top_module.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/top_module.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 1)] Analyzing module top_module (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/top_module.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/force_trig.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/force_trig.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/force_trig.v(line number: 1)] Analyzing module force_trig (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/force_trig.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_measure.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/f_measure.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 1)] Analyzing module f_measure (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_measure.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/divider_32.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/divider_32.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 1)] Analyzing module divider_32 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/divider_32.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/output_shaping.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/output_shaping.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/output_shaping.v(line number: 1)] Analyzing module output_shaping (library work)
W: Verilog-2015: [D:/pango/MyProject/oscillosope/rtl/output_shaping.v(line number: 9)] gate_set is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/output_shaping.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Analyzing module ipml_fifo_ctrl_v1_4_async_fifo (library work)
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 52)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 54)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 65)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 67)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Analyzing module ipml_sdpram_v1_6_async_fifo (library work)
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 306)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 307)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 310)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 314)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 318)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 322)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 326)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 327)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 330)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 331)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 334)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 335)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 338)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 339)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 342)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 343)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 346)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 347)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 355)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 359)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 363)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 367)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 371)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 372)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 375)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 376)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 380)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 381)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 384)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 385)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 388)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 389)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 392)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 393)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 402)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 403)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 407)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 412)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 413)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Analyzing module ipml_fifo_v1_7_async_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Analyzing module async_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v successfully.
I: Module "top_module" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.478s wall, 0.000s user + 0.016s system = 0.016s CPU (1.1%)

Start rtl-elaborate.
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 1)] Elaborating module top_module
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 59)] Elaborating instance u_output_shaping
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/output_shaping.v(line number: 1)] Elaborating module output_shaping
I: Module instance {top_module/u_output_shaping} parameter value:
    gate_set_max = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 67)] Elaborating instance u_f_measure
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 1)] Elaborating module f_measure
I: Module instance {top_module/u_f_measure} parameter value:
    F_STANDARD = 32'b00001110111001101011001010000000
    en_pulse_max = 32'b00000111011100110101100101000000
    gate_set_max = 32'b00000011101110011010110010100000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 150)] Elaborating instance u_divider_32
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 1)] Elaborating module divider_32
I: Module instance {top_module/u_f_measure/u_divider_32} parameter value:
    div_max = 32'b00000000000000000000000000100000
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 67)] Width mismatch between port f_st_re_div_32 and signal bound to it for instantiated module f_measure
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 75)] Elaborating instance u_force_trig
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/force_trig.v(line number: 1)] Elaborating module force_trig
I: Module instance {top_module/u_force_trig} parameter value:
    TIME_500ms = 5'b00000
    TIME_200ms = 5'b00001
    TIME_100ms = 5'b00010
    TIME_50ms = 5'b00011
    TIME_20ms = 5'b00100
    TIME_10ms = 5'b00101
    TIME_5ms = 5'b00110
    TIME_2ms = 5'b00111
    TIME_1ms = 5'b01000
    TIME_500us = 5'b01001
    TIME_200us = 5'b01010
    TIME_100us = 5'b01011
    TIME_50us = 5'b01100
    TIME_20us = 5'b01101
    TIME_10us = 5'b01110
    TIME_5us = 5'b01111
    TIME_2us = 5'b10000
    TIME_1us = 5'b10001
    TIME_500ns = 5'b10010
    TIME_200ns = 5'b10011
    TIME_100ns = 5'b10100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 85)] Elaborating instance u_ip_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 1)] Elaborating module ip_fifo
I: Module instance {top_module/u_ip_fifo} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    RUN = 2'b00
    SINGLE = 2'b01
    PAUSE = 2'b10
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Elaborating instance u_async_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Elaborating module async_fifo
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 162)] Elaborating instance U_ipml_fifo_async_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Elaborating module ipml_fifo_v1_7_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 91)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Elaborating module ipml_sdpram_v1_6_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 467)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 479)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 480)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 615)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 675)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 676)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 677)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 679)] Case condition never applies
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 119)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Elaborating module ipml_fifo_ctrl_v1_4_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 201)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Width mismatch between port wr_data and signal bound to it for instantiated module async_fifo
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Width mismatch between port rd_data and signal bound to it for instantiated module async_fifo
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 166)] Elaborating instance u_fifo_wr
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 1)] Elaborating module fifo_wr
I: Module instance {top_module/u_ip_fifo/u_fifo_wr} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 166)] Width mismatch between port fifo_wr_data and signal bound to it for instantiated module fifo_wr
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 182)] Elaborating instance u_fifo_rd
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/fifo_rd.v(line number: 1)] Elaborating module fifo_rd
I: Module instance {top_module/u_ip_fifo/u_fifo_rd} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 105)] Elaborating instance u_adc_rd
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 1)] Elaborating module adc_rd
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 58)] Elaborating instance u_data_packing
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/data_packing.v(line number: 1)] Elaborating module data_packing
I: Module instance {top_module/u_adc_rd/u_data_packing} parameter value:
    REAL_SIGN_H = 3'b000
    REAL_SIGN_L = 3'b111
    EQUI_SIGN_H = 3'b000
    EQUI_SIGN_L = 3'b000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 71)] Elaborating instance u_f_Sa_control
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 1)] Elaborating module f_Sa_control
I: Module instance {top_module/u_adc_rd/u_f_Sa_control} parameter value:
    ADC_F = 32'b00001011111010111100001000000000
    REAL_F_MIN = 32'b00000000000000000000000000101000
    REAL_F_DIV = 32'b00000000010011000100101101000000
    EQUI_F_MAX = 32'b00000000000011110100001001000000
    EQUI_F_DIV = 32'b00000000000000000000000011001000
    TIME_500ms = 5'b00000
    TIME_200ms = 5'b00001
    TIME_100ms = 5'b00010
    TIME_50ms = 5'b00011
    TIME_20ms = 5'b00100
    TIME_10ms = 5'b00101
    TIME_5ms = 5'b00110
    TIME_2ms = 5'b00111
    TIME_1ms = 5'b01000
    TIME_500us = 5'b01001
    TIME_200us = 5'b01010
    TIME_100us = 5'b01011
    TIME_50us = 5'b01100
    TIME_20us = 5'b01101
    TIME_10us = 5'b01110
    TIME_5us = 5'b01111
    TIME_2us = 5'b10000
    TIME_1us = 5'b10001
    TIME_500ns = 5'b10010
    TIME_200ns = 5'b10011
    TIME_100ns = 5'b10100
W: Verilog-2042: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 116)] real 1999999.000000 rounded to int 1999999, which maybe cause simulation mismatch
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 126)] Elaborating instance u_spi_drive
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 1)] Elaborating module spi_drive
I: Module instance {top_module/u_spi_drive} parameter value:
    IDLE = 32'b00000000000000000000000000000000
    TRANSFORM = 32'b00000000000000000000000000000001
    DATA_LEN = 32'b00000000000000000000000000001000
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    DATA_BIT_TOTAL = 32'b00000000000000000000000010100000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 139)] Elaborating instance u_state_control
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 1)] Elaborating module state_control
I: Module instance {top_module/u_state_control} parameter value:
    RUN = 2'b00
    SINGLE = 2'b01
    PAUSE = 2'b10
    TIME_STATE_MAX = 5'b10100
    TIME_STATE_MIN = 5'b00011
    AMPL_STATE_MAX = 4'b1000
    AMPL_STATE_MIN = 4'b0001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 78)] Elaborating instance u_key_debounce_single
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_single} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 86)] Elaborating instance u_key_debounce_run
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_run} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 183)] Elaborating instance u_encoder_drive_time
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Elaborating module encoder_drive
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 252)] Elaborating instance u_encoder_drive_ampl
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Elaborating module encoder_drive
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 280)] Elaborating instance u_key_debounce_force_trig
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_force_trig} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 163)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 232)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 119)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 140)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 141)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2036: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 105)] Net ad_otr_1 connected to input port of module instance top_module.u_adc_rd has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.046s wall, 0.062s user + 0.000s system = 0.062s CPU (136.5%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.040s wall, 0.031s user + 0.000s system = 0.031s CPU (78.3%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 33)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 41)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 15)] Latch is generated for signal spi_data_ready, possible missing assignment in an if or case statement.
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 9)] Feedback mux created for signal 'Sa_clk'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 12)] Feedback mux created for signal 'time_state0'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 12)] Feedback mux created for signal 'fifo_wr_data'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
I: Removed inst spi_clk3 that is redundant to spi_clk1.
I: Removed inst spi_clk2 that is redundant to spi_clk0.
Executing : rtl-infer successfully. Time elapsed: 0.631s wall, 0.422s user + 0.172s system = 0.594s CPU (94.1%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.038s wall, 0.031s user + 0.000s system = 0.031s CPU (82.2%)

Start FSM inference.
I: FSM meas_state_fsm[1:0] inferred.
FSM meas_state_fsm[1:0] STG:
Number of reachable states: 3
Input nets: key_filter_run_neg key_filter_single_neg 
S0(00)-->S0(00): 00
S1(01)-->S1(01): 0x
S0(00)-->S2(10): 1x
S1(01)-->S2(10): 1x
S2(10)-->S0(00): 1x
S2(10)-->S2(10): 00
S0(00)-->S1(01): 01
S2(10)-->S1(01): 01

Executing : FSM inference successfully. Time elapsed: 0.013s wall, 0.016s user + 0.000s system = 0.016s CPU (122.9%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N76 (bmsWIDEMUX).
I: Constant propagation done on N65 (bmsPMUX).
I: Constant propagation done on N191_1 (bmsPMUX).
I: Constant propagation done on N203_1 (bmsPMUX).
I: Constant propagation done on N215_2 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N97 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N3204_1 (bmsWIDEMUX).
I: Constant propagation done on N2536 (bmsWIDEMUX).
I: Constant propagation done on N2156 (bmsWIDEMUX).
I: Constant propagation done on N2953 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.069s wall, 0.062s user + 0.000s system = 0.062s CPU (90.6%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Sun Jun 30 01:20:42 2024
Action compile: Peak memory pool usage is 146 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Sun Jun 30 01:20:43 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
License checkout: fabric_ads from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77795

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 111)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 118)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 153)] | Port time_state[0] has been placed at location U13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 174)] | Port spi_miso has been placed at location R5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 248)] | Port spi_mosi has been placed at location T5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 258)] | Port state_change_flag has been placed at location R8, whose type is share pin.
Constraint check end.

C: SDC-2025: Clock source 'n:u_spi_drive/N297' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ip_fifo/N159' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ip_fifo/N166' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name top_module|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top_module|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top_module|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top_module|sys_clk successfully.
C: SDC-2025: Clock source 'n:u_pll_clk/clkout1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1 successfully.
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 successfully.
C: SDC-2025: Clock source 'n:u_pll_clk/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0 successfully.
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 successfully.
Start pre-mapping.
I: Removed bmsMULT inst N808 that is redundant to N621
I: Removed bmsMULT inst N995 that is redundant to N621
I: Removed bmsMULT inst N434 that is redundant to N247
I: Constant propagation done on u_adc_rd/u_f_Sa_control/N3207 (bmsWIDEMUX).
I: Constant propagation done on u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Encoding type of FSM 'meas_state_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'meas_state_fsm[1:0]':
I: from  u_state_control/meas_state[1] u_state_control/meas_state[0]
I: to  u_state_control/meas_state_reg[2] u_state_control/meas_state_reg[1] u_state_control/meas_state_reg[0]
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Constant propagation done on u_state_control/N216 (bmsREDOR).
I: Constant propagation done on u_state_control/meas_state_fsm[1:0]_10 (bmsREDOR).
W: Removed bmsWIDEDFFCPE inst ad_data_H_1[7:0] at 5 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_data_packing/ad_data_H_1[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst Sa_cd_max[23:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/Sa_cd_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst clk_max[23:0] at 1 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/clk_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst dclk_max[23:0] at 15 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/dclk_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst point_max[7:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/point_max[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst round_max[7:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/round_max[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFRSE inst fifo_wr_data[9:0] at 8 that is stuck at constant 0.
Executing : pre-mapping successfully. Time elapsed: 0.133s wall, 0.031s user + 0.016s system = 0.047s CPU (35.3%)

Start mod-gen.
W: Public-4008: Instance 'u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsLT inst u_ip_fifo/u_fifo_rd/N4 that is redundant to u_ip_fifo/N82
I: Removed bmsLT inst u_ip_fifo/u_fifo_wr/N4 that is redundant to u_ip_fifo/N53
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_single/cnt[19:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_force_trig/cnt[19:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_run/cnt[19:0] at 5 that is stuck at constant 0.
W: Public-4008: Instance 'u_spi_drive/next_state[2]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/next_state[3]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Removed GTP_DLATCH inst u_spi_drive/next_state[1] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_spi_drive/current_state[3:0] at 1 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.387s wall, 0.188s user + 0.000s system = 0.188s CPU (48.5%)

Start logic-optimization.
W: Removed bmsWIDEDFFCPE inst u_output_shaping/gate_set_cnt[3:0] at 3 that is stuck at constant 0.
Executing : logic-optimization successfully. Time elapsed: 0.644s wall, 0.562s user + 0.047s system = 0.609s CPU (94.6%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_L_1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_L_1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/point_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/round_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_output_shaping/gate_set_cnt[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/current_state[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/current_state[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/current_state[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_CE inst u_adc_rd/u_f_Sa_control/round_max[2] that is redundant to u_adc_rd/u_f_Sa_control/point_max[2]
I: Removed GTP_DFF_CE inst u_adc_rd/u_f_Sa_control/round_max[4] that is redundant to u_adc_rd/u_f_Sa_control/point_max[4]
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.090s wall, 0.078s user + 0.000s system = 0.078s CPU (87.2%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 1.014s wall, 0.719s user + 0.016s system = 0.734s CPU (72.4%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.123s wall, 0.047s user + 0.000s system = 0.047s CPU (38.0%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.081s wall, 0.094s user + 0.000s system = 0.094s CPU (115.5%)

W: Unable to honor max fanout constraint for gtp_inv driven net N4_1
W: Unable to honor max fanout constraint for gtp_inv driven net N4_1

Cell Usage:
GTP_APM_E1 (SIMD)           1 use
GTP_DFF_C                   226 uses
GTP_DFF_CE                  575 uses
GTP_DFF_E                    12 uses
GTP_DFF_P                    12 uses
GTP_DFF_PE                    4 uses
GTP_DLATCH                    4 uses
GTP_DLATCH_C                  1 use
GTP_DRM18K                    1 use
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT2                    109 uses
GTP_LUT3                    136 uses
GTP_LUT4                    101 uses
GTP_LUT5                    242 uses
GTP_LUT5CARRY               558 uses
GTP_LUT5M                   112 uses
GTP_PLL_E3                    1 use
GTP_ROM32X1                  25 uses

I/O ports: 43
GTP_INBUF                  23 uses
GTP_OUTBUF                 20 uses

Mapping Summary:
Total LUTs: 1283 of 22560 (5.69%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 1283
Total Registers: 829 of 33840 (2.45%)
Total Latches: 5

DRM18K:
Total DRM18K = 1.0 of 60 (1.67%)

APMs:
Total APMs = 0.50 of 40 (1.25%)

Total I/O ports = 43 of 226 (19.03%)


Overview of Control Sets:

Number of unique control sets : 39

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 5        | 1                 4
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 6        | 1                 5
  [6, 8)      | 1        | 1                 0
  [8, 10)     | 4        | 0                 4
  [10, 12)    | 6        | 0                 6
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 16       | 0                 16
--------------------------------------------------------------
  The maximum fanout: 229
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                238
  NO              YES               NO                 0
  YES             NO                NO                 12
  YES             NO                YES                579
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              4
  NO             YES             1
  YES            NO              0
  YES            YES             0
************************************************

Design 'top_module' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[30]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[29]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[28]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[27]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[26]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[25]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[24]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[31]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
Saving design to top_module_syn.vm
W: Public-4008: Instance 'u_f_measure/trigger1' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trigger0' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_div_pulse' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_div_pulse_delay' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[16]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[18]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[20]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[21]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[22]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[23]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[24]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[32]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[33]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[34]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[35]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[36]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[37]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[38]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[39]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[40]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[41]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[42]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[43]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[44]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[45]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[46]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[47]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[48]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[49]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[50]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[51]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[52]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[53]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[54]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[55]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[56]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[57]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[58]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[59]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[60]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[61]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[62]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[63]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[16]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[18]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[20]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[21]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[22]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[23]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[24]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[28]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[30]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_state' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[32]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[33]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[34]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[35]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[36]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[37]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[38]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[39]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[40]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[41]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[42]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[43]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[44]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[45]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[46]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[47]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[48]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[49]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[50]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[51]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[52]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[53]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[54]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[55]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[56]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[57]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[58]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[59]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[60]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[61]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[62]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[63]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock top_module|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[2]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/spi_data_ready/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_spi_drive/next_state[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'Sa_hold' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_otr_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'en_force_trig' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_data_ready' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_miso' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'state_change_flag' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_force_trig' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_run' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_single' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_cs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_mosi' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'trigger' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:7s
Action synthesize: CPU time elapsed is 0h:0m:4s
Action synthesize: Process CPU time elapsed is 0h:0m:4s
Current time: Sun Jun 30 01:20:49 2024
Action synthesize: Peak memory pool usage is 300 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:11s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:5s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:5s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sun Jun 30 01:20:49 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77795

License checkout: fabric_inserter from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
Flattening design 'top_module'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'u_spi_drive/r_data[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net clk_250m in design, driver pin CLKOUT0(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_5(GTP_CLKBUFG) has been inserted on the net clk_200m in design, driver pin CLKOUT1(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_adc_rd/u_f_Sa_control/N247).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_f_measure/N28_2_1/gateop, insts:26.
I: Infer CARRY group, base inst: u_f_measure/N44_1_1/gateop, insts:25.
I: Infer CARRY group, base inst: u_f_measure/N63_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_f_measure/N65_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_force_trig/N9_1.fsub_1/gateop, insts:25.
I: Infer CARRY group, base inst: u_force_trig/N10.lt_0/gateop, insts:15.
I: Infer CARRY group, base inst: u_force_trig/N18.lt_0/gateop, insts:14.
I: Infer CARRY group, base inst: u_force_trig/N22_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_spi_drive/N100_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_state_control/N2.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_state_control/N5.eq_0/gateop, insts:2.
I: Infer CARRY group, base inst: u_state_control/N191_10_1/gateop, insts:4.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N11.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N25.lt_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N32_1_1/gateop, insts:23.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N33.eq_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N272.lt_0/gateop, insts:10.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N287_1_1/gateop, insts:23.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N299_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N300.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N301.eq_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N337_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N358_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N364.lt_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N366.lt_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N384_1_0/gateop, insts:24.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N621_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_f_measure/u_divider_32/N20.lt_0/gateop, insts:32.
I: Infer CARRY group, base inst: u_f_measure/u_divider_32/N30_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_f_measure/u_divider_32/N41.fsub_0/gateop, insts:65.
I: Infer CARRY group, base inst: u_ip_fifo/u_fifo_rd/N25_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_ip_fifo/u_fifo_wr/N22_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N250_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N269_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N302_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N311_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N196_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N2_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N79_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N157.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N160.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N322_5.fsub_1/gateop, insts:11.
I: INST: "spi_data_ready_obuf/opit_1" has been packed in IOL "u_ip_fifo/spi_data_ready/opit_0" success.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0.5      | 40            | 2                  
| IOCKDLY               | 0        | 32            | 0                  
| FF                    | 1641     | 33840         | 5                  
| LUT                   | 2002     | 22560         | 9                  
| Distributed RAM       | 0        | 7568          | 0                  
| DLL                   | 0        | 8             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 2        | 60            | 4                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 43       | 226           | 20                 
| IOCKDIV               | 0        | 16            | 0                  
| IOCKGATE              | 0        | 16            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 4             | 25                 
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 3        | 30            | 10                 
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.14 sec.

Design 'top_module' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:16s
Action dev_map: CPU time elapsed is 0h:0m:2s
Action dev_map: Process CPU time elapsed is 0h:0m:2s
Current time: Sun Jun 30 01:21:04 2024
Action dev_map: Peak memory pool usage is 246 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:27s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:7s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:7s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sun Jun 30 01:21:04 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {Sa_hold} LOC=T2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {Sa_hold} LOC=T2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[0]} LOC=V6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[0]} LOC=V6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[1]} LOC=N11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[1]} LOC=N11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[2]} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[2]} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[3]} LOC=V8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[3]} LOC=V8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {en_force_trig} LOC=P8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {en_force_trig} LOC=P8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {meas_state[0]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 13)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
Executing : def_port {meas_state[0]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {meas_state[1]} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 14)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
Executing : def_port {meas_state[1]} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_data_ready} LOC=N7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_data_ready} LOC=N7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_miso} LOC=R5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 16)] | Port spi_miso has been placed at location R5, whose type is share pin.
Executing : def_port {spi_miso} LOC=R5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {state_change_flag} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 17)] | Port state_change_flag has been placed at location R8, whose type is share pin.
Executing : def_port {state_change_flag} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[0]} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 18)] | Port time_state[0] has been placed at location U13, whose type is share pin.
Executing : def_port {time_state[0]} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[1]} LOC=T6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[1]} LOC=T6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[2]} LOC=M11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[2]} LOC=M11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[3]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[3]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[4]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[4]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {adc_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_clk_ampl} LOC=M1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_clk_ampl} LOC=M1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_clk_time} LOC=U1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_clk_time} LOC=U1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_dt_ampl} LOC=M3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_dt_ampl} LOC=M3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_dt_time} LOC=U2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_dt_time} LOC=U2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_sw_ampl} LOC=T1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 37)] Object 'enc_sw_ampl' is dangling, which has no connection. it will be ignored.
Executing : def_port {enc_sw_ampl} LOC=T1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {enc_sw_time} LOC=P1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 38)] Object 'enc_sw_time' is dangling, which has no connection. it will be ignored.
Executing : def_port {enc_sw_time} LOC=P1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {key_auto} LOC=M5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 39)] Object 'key_auto' is dangling, which has no connection. it will be ignored.
Executing : def_port {key_auto} LOC=M5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {key_force_trig} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_force_trig} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_run} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_run} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_single} LOC=L6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_single} LOC=L6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_clk} LOC=N6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi_clk} LOC=N6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_cs} LOC=P7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi_cs} LOC=P7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_mosi} LOC=T5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 45)] | Port spi_mosi has been placed at location T5, whose type is share pin.
Executing : def_port {spi_mosi} LOC=T5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 NONE=TRUE
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 NONE=TRUE successfully
Executing : def_port {trigger} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {trigger} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
I: Infer DRM group, base inst: u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm, insts:2.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_122_55.
Phase 1.1 1st GP placement started.
Design Utilization : 9%.
First map gop timing takes 0.11 sec
Worst slack after clock region global placement is 17270
Wirelength after clock region global placement is 10502 and checksum is 16B86FAEC1C7DC73.
1st GP placement takes 1.94 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_56_112.
Mapping instance clkbufg_5/gopclkbufg to USCM_56_113.
Mapping instance clkbufg_4/gopclkbufg to USCM_56_114.
Clock placement takes 0.17 sec.

Wirelength after Pre Global Placement is 10502 and checksum is 16B86FAEC1C7DC73.
Pre global placement takes 2.23 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst Sa_hold_obuf/opit_1 on IOL_7_49.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_141.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_118.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_7_150.
Placed fixed group with base inst ad_otr_1_obuf/opit_1 on IOL_7_117.
Placed fixed group with base inst adc_data_1_ibuf[0]/opit_1 on IOL_7_113.
Placed fixed group with base inst adc_data_1_ibuf[1]/opit_1 on IOL_7_114.
Placed fixed group with base inst adc_data_1_ibuf[2]/opit_1 on IOL_7_201.
Placed fixed group with base inst adc_data_1_ibuf[3]/opit_1 on IOL_7_202.
Placed fixed group with base inst adc_data_1_ibuf[4]/opit_1 on IOL_7_145.
Placed fixed group with base inst adc_data_1_ibuf[5]/opit_1 on IOL_7_146.
Placed fixed group with base inst adc_data_1_ibuf[6]/opit_1 on IOL_7_169.
Placed fixed group with base inst adc_data_1_ibuf[7]/opit_1 on IOL_7_170.
Placed fixed group with base inst adc_data_1_ibuf[8]/opit_1 on IOL_7_105.
Placed fixed group with base inst adc_data_1_ibuf[9]/opit_1 on IOL_7_106.
Placed fixed group with base inst ampl_state_obuf[0]/opit_1 on IOL_95_5.
Placed fixed group with base inst ampl_state_obuf[1]/opit_1 on IOL_195_5.
Placed fixed group with base inst ampl_state_obuf[2]/opit_1 on IOL_183_5.
Placed fixed group with base inst ampl_state_obuf[3]/opit_1 on IOL_123_5.
Placed fixed group with base inst en_force_trig_obuf/opit_1 on IOL_99_5.
Placed fixed group with base inst enc_clk_ampl_ibuf/opit_1 on IOL_7_82.
Placed fixed group with base inst enc_clk_time_ibuf/opit_1 on IOL_7_46.
Placed fixed group with base inst enc_dt_ampl_ibuf/opit_1 on IOL_7_81.
Placed fixed group with base inst enc_dt_time_ibuf/opit_1 on IOL_7_45.
Placed fixed group with base inst key_force_trig_ibuf/opit_1 on IOL_7_14.
Placed fixed group with base inst key_run_ibuf/opit_1 on IOL_7_13.
Placed fixed group with base inst key_single_ibuf/opit_1 on IOL_7_41.
Placed fixed group with base inst meas_state_obuf[0]/opit_1 on IOL_135_5.
Placed fixed group with base inst meas_state_obuf[1]/opit_1 on IOL_199_5.
Placed fixed group with base inst spi_clk_ibuf/opit_1 on IOL_83_6.
Placed fixed group with base inst spi_cs_ibuf/opit_1 on IOL_83_5.
Placed fixed group with base inst spi_data_ready_obuf/opit_1_OL on IOL_99_6.
Placed fixed group with base inst spi_miso_obuf/opit_1 on IOL_79_6.
Placed fixed group with base inst spi_mosi_ibuf/opit_1 on IOL_79_5.
Placed fixed group with base inst state_change_flag_obuf/opit_1 on IOL_135_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_131_5.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_19_249.
Placed fixed group with base inst time_state_obuf[0]/opit_1 on IOL_199_6.
Placed fixed group with base inst time_state_obuf[1]/opit_1 on IOL_95_6.
Placed fixed group with base inst time_state_obuf[2]/opit_1 on IOL_195_6.
Placed fixed group with base inst time_state_obuf[3]/opit_1 on IOL_183_6.
Placed fixed group with base inst time_state_obuf[4]/opit_1 on IOL_123_6.
Placed fixed group with base inst trigger_ibuf/opit_1 on IOL_7_53.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_56_112.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_56_114.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_56_113.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_122_55.
Placed fixed instance BKCL_auto_0 on BKCL_138_253.
Placed fixed instance BKCL_auto_1 on BKCL_138_1.
Placed fixed instance BKCL_auto_2 on BKCL_1_144.
Fixed placement takes 0.03 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.05 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 13790.
	4 iterations finished.
	Final slack 17508.
Super clustering done.
Design Utilization : 9%.
Worst slack after global placement is 18231
2nd GP placement takes 0.47 sec.

Wirelength after global placement is 9223 and checksum is CDC82676D315A971.
Global placement takes 0.55 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 10626 and checksum is 1511B4F1F992D193.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 13790.
	4 iterations finished.
	Final slack 17508.
Super clustering done.
Design Utilization : 9%.
Worst slack after post global placement is 16593
3rd GP placement takes 0.30 sec.

Wirelength after post global placement is 9672 and checksum is 5D33A29F633E06AA.
Post global placement takes 0.30 sec.

Phase 4 Legalization started.
The average distance in LP is 0.343937.
Wirelength after legalization is 12721 and checksum is 5593948CFDF2AB6F.
Legalization takes 0.12 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 17356.
Replication placement takes 0.08 sec.

Wirelength after replication placement is 12721 and checksum is 5593948CFDF2AB6F.
Phase 5.2 DP placement started.
Legalized cost 17356.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.02 sec.

Wirelength after detailed placement is 12721 and checksum is 5593948CFDF2AB6F.
Timing-driven detailed placement takes 0.09 sec.

Worst slack is 17356, TNS after placement is 0.
Placement done.
Total placement takes 3.81 sec.
Finished placement.

Routing started.
Building routing graph takes 0.69 sec.
Worst slack is 17356, TNS before global route is 0.
Processing design graph takes 0.23 sec.
Total memory for routing:
	65.060842 M.
Total nets for routing : 3254.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 87 nets, it takes 0.00 sec.
Unrouted nets 134 at the end of iteration 0.
Unrouted nets 90 at the end of iteration 1.
Unrouted nets 71 at the end of iteration 2.
Unrouted nets 46 at the end of iteration 3.
Unrouted nets 39 at the end of iteration 4.
Unrouted nets 32 at the end of iteration 5.
Unrouted nets 27 at the end of iteration 6.
Unrouted nets 21 at the end of iteration 7.
Unrouted nets 10 at the end of iteration 8.
Unrouted nets 8 at the end of iteration 9.
Unrouted nets 8 at the end of iteration 10.
Unrouted nets 5 at the end of iteration 11.
Unrouted nets 6 at the end of iteration 12.
Unrouted nets 4 at the end of iteration 13.
Unrouted nets 4 at the end of iteration 14.
Unrouted nets 5 at the end of iteration 15.
Unrouted nets 3 at the end of iteration 16.
Unrouted nets 5 at the end of iteration 17.
Unrouted nets 3 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 1 at the end of iteration 21.
Unrouted nets 1 at the end of iteration 22.
Unrouted nets 0 at the end of iteration 23.
Global Routing step 2 processed 179 nets, it takes 1.34 sec.
Unrouted nets 16 at the end of iteration 0.
Unrouted nets 8 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 0 at the end of iteration 3.
Global Routing step 3 processed 62 nets, it takes 0.06 sec.
Global routing takes 1.42 sec.
Total 3400 subnets.
    forward max bucket size 29796 , backward 159.
        Unrouted nets 2073 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.750000 sec.
    forward max bucket size 25161 , backward 156.
        Unrouted nets 1591 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.609375 sec.
    forward max bucket size 34191 , backward 231.
        Unrouted nets 1208 at the end of iteration 2.
    route iteration 2, CPU time elapsed 1.093750 sec.
    forward max bucket size 88 , backward 151.
        Unrouted nets 870 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.093750 sec.
    forward max bucket size 92 , backward 65.
        Unrouted nets 608 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.078125 sec.
    forward max bucket size 89 , backward 114.
        Unrouted nets 409 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.046875 sec.
    forward max bucket size 73 , backward 127.
        Unrouted nets 264 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.046875 sec.
    forward max bucket size 122 , backward 133.
        Unrouted nets 187 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.031250 sec.
    forward max bucket size 34 , backward 50.
        Unrouted nets 132 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.031250 sec.
    forward max bucket size 27 , backward 31.
        Unrouted nets 80 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 45 , backward 33.
        Unrouted nets 53 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 25.
        Unrouted nets 47 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.015625 sec.
    forward max bucket size 26 , backward 38.
        Unrouted nets 29 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 31.
        Unrouted nets 27 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 19.
        Unrouted nets 11 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 8.
        Unrouted nets 8 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 9.
        Unrouted nets 6 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.031250 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 3 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 3 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.031250 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 3 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 3 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 3 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 3 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.031250 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 5.
        Unrouted nets 3 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 5.
        Unrouted nets 3 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 3 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.015625 sec.
    forward max bucket size 15 , backward 5.
        Unrouted nets 3 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 3 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 4.
        Unrouted nets 3 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 3 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 3 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 3 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.015625 sec.
    forward max bucket size 15 , backward 5.
        Unrouted nets 3 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 3 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 3 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 3 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 3 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 3 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 4.
        Unrouted nets 3 at the end of iteration 89.
    route iteration 89, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 90.
    route iteration 90, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 91.
    route iteration 91, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 92.
    route iteration 92, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 9.
        Unrouted nets 4 at the end of iteration 93.
    route iteration 93, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 4 at the end of iteration 94.
    route iteration 94, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 19.
        Unrouted nets 2 at the end of iteration 95.
    route iteration 95, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 96.
    route iteration 96, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 5.
        Unrouted nets 2 at the end of iteration 97.
    route iteration 97, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 98.
    route iteration 98, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 99.
    route iteration 99, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 100.
    route iteration 100, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 2 at the end of iteration 101.
    route iteration 101, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 102.
    route iteration 102, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 4.
        Unrouted nets 2 at the end of iteration 103.
    route iteration 103, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 104.
    route iteration 104, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 4.
        Unrouted nets 2 at the end of iteration 105.
    route iteration 105, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 106.
    route iteration 106, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 107.
    route iteration 107, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 108.
    route iteration 108, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 109.
    route iteration 109, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 110.
    route iteration 110, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 2 at the end of iteration 111.
    route iteration 111, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 112.
    route iteration 112, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 113.
    route iteration 113, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 114.
    route iteration 114, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 115.
    route iteration 115, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 116.
    route iteration 116, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 117.
    route iteration 117, CPU time elapsed 0.031250 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 118.
    route iteration 118, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 2 at the end of iteration 119.
    route iteration 119, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 120.
    route iteration 120, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 2 at the end of iteration 121.
    route iteration 121, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 122.
    route iteration 122, CPU time elapsed 0.031250 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 123.
    route iteration 123, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 4.
        Unrouted nets 2 at the end of iteration 124.
    route iteration 124, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 2 at the end of iteration 125.
    route iteration 125, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 126.
    route iteration 126, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 2 at the end of iteration 127.
    route iteration 127, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 128.
    route iteration 128, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 129.
    route iteration 129, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 130.
    route iteration 130, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 131.
    route iteration 131, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 132.
    route iteration 132, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 133.
    route iteration 133, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 7.
        Unrouted nets 2 at the end of iteration 134.
    route iteration 134, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 2 at the end of iteration 135.
    route iteration 135, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 136.
    route iteration 136, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 137.
    route iteration 137, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 138.
    route iteration 138, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 2 at the end of iteration 139.
    route iteration 139, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 140.
    route iteration 140, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 141.
    route iteration 141, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 7.
        Unrouted nets 2 at the end of iteration 142.
    route iteration 142, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 2 at the end of iteration 143.
    route iteration 143, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 144.
    route iteration 144, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 2 at the end of iteration 145.
    route iteration 145, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 2 at the end of iteration 146.
    route iteration 146, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 5.
        Unrouted nets 2 at the end of iteration 147.
    route iteration 147, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 148.
    route iteration 148, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 6.
        Unrouted nets 2 at the end of iteration 149.
    route iteration 149, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 150.
    route iteration 150, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 5.
        Unrouted nets 2 at the end of iteration 151.
    route iteration 151, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 152.
    route iteration 152, CPU time elapsed 0.031250 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 2 at the end of iteration 153.
    route iteration 153, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 154.
    route iteration 154, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 2 at the end of iteration 155.
    route iteration 155, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 156.
    route iteration 156, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 157.
    route iteration 157, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 158.
    route iteration 158, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 159.
    route iteration 159, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 160.
    route iteration 160, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 161.
    route iteration 161, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 162.
    route iteration 162, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 2 at the end of iteration 163.
    route iteration 163, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 164.
    route iteration 164, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 165.
    route iteration 165, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 166.
    route iteration 166, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 167.
    route iteration 167, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 168.
    route iteration 168, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 2 at the end of iteration 169.
    route iteration 169, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 170.
    route iteration 170, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 171.
    route iteration 171, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 172.
    route iteration 172, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 173.
    route iteration 173, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 174.
    route iteration 174, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 175.
    route iteration 175, CPU time elapsed 0.000000 sec.
Detailed routing takes 175 iterations
    Unrouted nets 3 at the end of fading iteration 11.
    Unrouted nets 8 at the end of fading iteration 10.
    Unrouted nets 4 at the end of fading iteration 9.
    Unrouted nets 2 at the end of fading iteration 8.
    Unrouted nets 0 at the end of fading iteration 7.
Fading routing takes 5 iterations.
I: Design net u_ip_fifo/N166 is routed by general path.
C: Route-2036: The clock path from u_ip_fifo/N166/gateop:Z to spi_data_ready_obuf/opit_1_OL:SYSCLK is routed by SRB.
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 3.86 sec.
Start fix hold violation.
Build tmp routing results takes 0.03 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.17 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.11 sec.
Used SRB routing arc is 23163.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 6.77 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0.5      | 40            | 2                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 435      | 3748          | 12                 
|   FF                     | 1077     | 22488         | 5                  
|   LUT                    | 1356     | 14992         | 10                 
|   LUT-FF pairs           | 487      | 14992         | 4                  
| Use of CLMS              | 208      | 1892          | 11                 
|   FF                     | 564      | 11352         | 5                  
|   LUT                    | 647      | 7568          | 9                  
|   LUT-FF pairs           | 276      | 7568          | 4                  
|   Distributed RAM        | 0        | 7568          | 0                  
| Use of CRYSTAL           | 0        | 4             | 0                  
| Use of DLL               | 0        | 8             | 0                  
| Use of DQSL              | 0        | 12            | 0                  
| Use of DRM               | 2        | 60            | 4                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 130      | 3480          | 4                  
| Use of IO                | 43       | 226           | 20                 
|   IOBD                   | 9        | 57            | 16                 
|   IOBR                   | 3        | 12            | 25                 
|   IOBS                   | 31       | 157           | 20                 
| Use of IOCKDIV           | 0        | 16            | 0                  
| Use of IOCKDLY           | 0        | 32            | 0                  
| Use of IOCKGATE          | 0        | 16            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                  
| Use of IOL               | 43       | 308           | 14                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 4             | 25                 
| Use of PREGMUX_TEST      | 0        | 4             | 0                  
| Use of RCKB              | 0        | 16            | 0                  
|  RCKB dataused           | 0        | 16            | 0                  
| Use of RCKBMUX_TEST      | 0        | 8             | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 8             | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'top_module' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:25s
Action pnr: CPU time elapsed is 0h:0m:17s
Action pnr: Process CPU time elapsed is 0h:0m:17s
Current time: Sun Jun 30 01:21:28 2024
Action pnr: Peak memory pool usage is 817 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:52s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:24s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:24s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sun Jun 30 01:21:29 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock top_module|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'spi_data_ready_obuf/opit_1_OL/SYSCLK' (gopOBUFIOLQ.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[2]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_spi_drive/next_state[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'Sa_hold' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_otr_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'en_force_trig' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_data_ready' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_miso' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'state_change_flag' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_force_trig' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_run' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_single' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_cs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_mosi' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'trigger' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Sun Jun 30 01:21:35 2024
Action report_timing: Peak memory pool usage is 866 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:59s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:29s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:29s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sun Jun 30 01:21:35 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.406250 sec.
Generating architecture configuration.
The bitstream file is "D:/pango/MyProject/oscillosope/prj/generate_bitstream/top_module.sbit"
Generate programming file takes 3.312500 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:8s
Action gen_bit_stream: CPU time elapsed is 0h:0m:6s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:6s
Current time: Sun Jun 30 01:21:42 2024
Action gen_bit_stream: Peak memory pool usage is 433 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:1m:7s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:35s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:35s
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
C: Flow-2006: Fic file modified: "D:/pango/MyProject/oscillosope/prj/synthesize/top_module_syn.fic". 
Process exit normally.


Process "Compile" started.
Current time: Sun Jun 30 01:26:31 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
License checkout: fabric_ads from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
W: Flow-4058: The device information PGL25G-6FBG256 of IP 'D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.idf' is not the same as the current project.
W: Flow-4058: The device information PGL25G-6FBG256 of IP 'D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.idf' is not the same as the current project.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/adc_rd.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/adc_rd.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 1)] Analyzing module adc_rd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/adc_rd.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/data_packing.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/data_packing.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/data_packing.v(line number: 1)] Analyzing module data_packing (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/data_packing.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/encoder_drive.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/encoder_drive.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Analyzing module encoder_drive (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/encoder_drive.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 1)] Analyzing module f_Sa_control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_rd.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/fifo_rd.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/fifo_rd.v(line number: 1)] Analyzing module fifo_rd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_rd.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_wr.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/fifo_wr.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 1)] Analyzing module fifo_wr (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_wr.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/ip_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/ip_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 1)] Analyzing module ip_fifo (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/ip_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/key_debounce.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/key_debounce.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Analyzing module key_debounce (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/key_debounce.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 1)] Analyzing module spi_drive (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/state_control.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/state_control.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 1)] Analyzing module state_control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/state_control.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/top_module.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/top_module.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 1)] Analyzing module top_module (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/top_module.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/force_trig.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/force_trig.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/force_trig.v(line number: 1)] Analyzing module force_trig (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/force_trig.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_measure.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/f_measure.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 1)] Analyzing module f_measure (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_measure.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/divider_32.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/divider_32.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 1)] Analyzing module divider_32 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/divider_32.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/output_shaping.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/output_shaping.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/output_shaping.v(line number: 1)] Analyzing module output_shaping (library work)
W: Verilog-2015: [D:/pango/MyProject/oscillosope/rtl/output_shaping.v(line number: 9)] gate_set is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/output_shaping.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Analyzing module ipml_fifo_ctrl_v1_4_async_fifo (library work)
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 52)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 54)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 65)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 67)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Analyzing module ipml_sdpram_v1_6_async_fifo (library work)
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 306)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 307)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 310)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 314)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 318)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 322)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 326)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 327)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 330)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 331)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 334)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 335)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 338)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 339)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 342)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 343)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 346)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 347)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 355)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 359)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 363)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 367)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 371)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 372)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 375)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 376)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 380)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 381)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 384)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 385)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 388)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 389)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 392)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 393)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 402)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 403)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 407)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 412)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 413)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Analyzing module ipml_fifo_v1_7_async_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Analyzing module async_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v successfully.
I: Module "top_module" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.493s wall, 0.000s user + 0.031s system = 0.031s CPU (2.1%)

Start rtl-elaborate.
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 1)] Elaborating module top_module
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 59)] Elaborating instance u_output_shaping
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/output_shaping.v(line number: 1)] Elaborating module output_shaping
I: Module instance {top_module/u_output_shaping} parameter value:
    gate_set_max = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 67)] Elaborating instance u_f_measure
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 1)] Elaborating module f_measure
I: Module instance {top_module/u_f_measure} parameter value:
    F_STANDARD = 32'b00001110111001101011001010000000
    en_pulse_max = 32'b00000111011100110101100101000000
    gate_set_max = 32'b00000011101110011010110010100000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 150)] Elaborating instance u_divider_32
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 1)] Elaborating module divider_32
I: Module instance {top_module/u_f_measure/u_divider_32} parameter value:
    div_max = 32'b00000000000000000000000000100000
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 67)] Width mismatch between port f_st_re_div_32 and signal bound to it for instantiated module f_measure
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 75)] Elaborating instance u_force_trig
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/force_trig.v(line number: 1)] Elaborating module force_trig
I: Module instance {top_module/u_force_trig} parameter value:
    TIME_500ms = 5'b00000
    TIME_200ms = 5'b00001
    TIME_100ms = 5'b00010
    TIME_50ms = 5'b00011
    TIME_20ms = 5'b00100
    TIME_10ms = 5'b00101
    TIME_5ms = 5'b00110
    TIME_2ms = 5'b00111
    TIME_1ms = 5'b01000
    TIME_500us = 5'b01001
    TIME_200us = 5'b01010
    TIME_100us = 5'b01011
    TIME_50us = 5'b01100
    TIME_20us = 5'b01101
    TIME_10us = 5'b01110
    TIME_5us = 5'b01111
    TIME_2us = 5'b10000
    TIME_1us = 5'b10001
    TIME_500ns = 5'b10010
    TIME_200ns = 5'b10011
    TIME_100ns = 5'b10100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 85)] Elaborating instance u_ip_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 1)] Elaborating module ip_fifo
I: Module instance {top_module/u_ip_fifo} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    RUN = 2'b00
    SINGLE = 2'b01
    PAUSE = 2'b10
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Elaborating instance u_async_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Elaborating module async_fifo
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 162)] Elaborating instance U_ipml_fifo_async_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Elaborating module ipml_fifo_v1_7_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 91)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Elaborating module ipml_sdpram_v1_6_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 467)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 479)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 480)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 615)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 675)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 676)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 677)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 679)] Case condition never applies
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 119)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Elaborating module ipml_fifo_ctrl_v1_4_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 201)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Width mismatch between port wr_data and signal bound to it for instantiated module async_fifo
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Width mismatch between port rd_data and signal bound to it for instantiated module async_fifo
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 166)] Elaborating instance u_fifo_wr
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 1)] Elaborating module fifo_wr
I: Module instance {top_module/u_ip_fifo/u_fifo_wr} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 166)] Width mismatch between port fifo_wr_data and signal bound to it for instantiated module fifo_wr
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 182)] Elaborating instance u_fifo_rd
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/fifo_rd.v(line number: 1)] Elaborating module fifo_rd
I: Module instance {top_module/u_ip_fifo/u_fifo_rd} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 105)] Elaborating instance u_adc_rd
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 1)] Elaborating module adc_rd
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 58)] Elaborating instance u_data_packing
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/data_packing.v(line number: 1)] Elaborating module data_packing
I: Module instance {top_module/u_adc_rd/u_data_packing} parameter value:
    REAL_SIGN_H = 3'b000
    REAL_SIGN_L = 3'b111
    EQUI_SIGN_H = 3'b000
    EQUI_SIGN_L = 3'b000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 71)] Elaborating instance u_f_Sa_control
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 1)] Elaborating module f_Sa_control
I: Module instance {top_module/u_adc_rd/u_f_Sa_control} parameter value:
    ADC_F = 32'b00001011111010111100001000000000
    REAL_F_MIN = 32'b00000000000000000000000000101000
    REAL_F_DIV = 32'b00000000010011000100101101000000
    EQUI_F_MAX = 32'b00000000000011110100001001000000
    EQUI_F_DIV = 32'b00000000000000000000000011001000
    TIME_500ms = 5'b00000
    TIME_200ms = 5'b00001
    TIME_100ms = 5'b00010
    TIME_50ms = 5'b00011
    TIME_20ms = 5'b00100
    TIME_10ms = 5'b00101
    TIME_5ms = 5'b00110
    TIME_2ms = 5'b00111
    TIME_1ms = 5'b01000
    TIME_500us = 5'b01001
    TIME_200us = 5'b01010
    TIME_100us = 5'b01011
    TIME_50us = 5'b01100
    TIME_20us = 5'b01101
    TIME_10us = 5'b01110
    TIME_5us = 5'b01111
    TIME_2us = 5'b10000
    TIME_1us = 5'b10001
    TIME_500ns = 5'b10010
    TIME_200ns = 5'b10011
    TIME_100ns = 5'b10100
W: Verilog-2042: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 116)] real 1999999.000000 rounded to int 1999999, which maybe cause simulation mismatch
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 126)] Elaborating instance u_spi_drive
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 1)] Elaborating module spi_drive
I: Module instance {top_module/u_spi_drive} parameter value:
    IDLE = 32'b00000000000000000000000000000000
    TRANSFORM = 32'b00000000000000000000000000000001
    DATA_LEN = 32'b00000000000000000000000000001000
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    DATA_BIT_TOTAL = 32'b00000000000000000000000010100000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 139)] Elaborating instance u_state_control
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 1)] Elaborating module state_control
I: Module instance {top_module/u_state_control} parameter value:
    RUN = 2'b00
    SINGLE = 2'b01
    PAUSE = 2'b10
    TIME_STATE_MAX = 5'b10100
    TIME_STATE_MIN = 5'b00011
    AMPL_STATE_MAX = 4'b1000
    AMPL_STATE_MIN = 4'b0001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 78)] Elaborating instance u_key_debounce_single
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_single} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 86)] Elaborating instance u_key_debounce_run
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_run} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 183)] Elaborating instance u_encoder_drive_time
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Elaborating module encoder_drive
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 252)] Elaborating instance u_encoder_drive_ampl
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Elaborating module encoder_drive
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 280)] Elaborating instance u_key_debounce_force_trig
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_force_trig} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 163)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 232)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 119)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 140)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 141)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2036: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 105)] Net ad_otr_1 connected to input port of module instance top_module.u_adc_rd has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.055s wall, 0.016s user + 0.031s system = 0.047s CPU (85.5%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.056s wall, 0.062s user + 0.000s system = 0.062s CPU (111.5%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 33)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 41)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 15)] Latch is generated for signal spi_data_ready, possible missing assignment in an if or case statement.
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 9)] Feedback mux created for signal 'Sa_clk'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 12)] Feedback mux created for signal 'time_state0'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 12)] Feedback mux created for signal 'fifo_wr_data'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
I: Removed inst spi_clk3 that is redundant to spi_clk1.
I: Removed inst spi_clk2 that is redundant to spi_clk0.
Executing : rtl-infer successfully. Time elapsed: 0.545s wall, 0.344s user + 0.078s system = 0.422s CPU (77.3%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.039s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
I: FSM meas_state_fsm[1:0] inferred.
FSM meas_state_fsm[1:0] STG:
Number of reachable states: 3
Input nets: key_filter_run_neg key_filter_single_neg 
S0(00)-->S0(00): 00
S1(01)-->S1(01): 0x
S0(00)-->S2(10): 1x
S1(01)-->S2(10): 1x
S2(10)-->S0(00): 1x
S2(10)-->S2(10): 00
S0(00)-->S1(01): 01
S2(10)-->S1(01): 01

Executing : FSM inference successfully. Time elapsed: 0.012s wall, 0.031s user + 0.000s system = 0.031s CPU (251.8%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N76 (bmsWIDEMUX).
I: Constant propagation done on N65 (bmsPMUX).
I: Constant propagation done on N191_1 (bmsPMUX).
I: Constant propagation done on N203_1 (bmsPMUX).
I: Constant propagation done on N215_2 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N97 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N3204_1 (bmsWIDEMUX).
I: Constant propagation done on N2536 (bmsWIDEMUX).
I: Constant propagation done on N2156 (bmsWIDEMUX).
I: Constant propagation done on N2953 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.071s wall, 0.047s user + 0.000s system = 0.047s CPU (66.5%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Sun Jun 30 01:26:34 2024
Action compile: Peak memory pool usage is 146 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Sun Jun 30 01:26:35 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
License checkout: fabric_ads from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77795

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 111)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 118)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 153)] | Port time_state[0] has been placed at location U13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 174)] | Port spi_miso has been placed at location R5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 248)] | Port spi_mosi has been placed at location T5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 258)] | Port state_change_flag has been placed at location R8, whose type is share pin.
Constraint check end.

C: SDC-2025: Clock source 'n:u_spi_drive/N297' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ip_fifo/N159' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ip_fifo/N166' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name top_module|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top_module|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top_module|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top_module|sys_clk successfully.
C: SDC-2025: Clock source 'n:u_pll_clk/clkout1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1 successfully.
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 successfully.
C: SDC-2025: Clock source 'n:u_pll_clk/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0 successfully.
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 successfully.
Start pre-mapping.
I: Removed bmsMULT inst N808 that is redundant to N621
I: Removed bmsMULT inst N995 that is redundant to N621
I: Removed bmsMULT inst N434 that is redundant to N247
I: Constant propagation done on u_adc_rd/u_f_Sa_control/N3207 (bmsWIDEMUX).
I: Constant propagation done on u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Encoding type of FSM 'meas_state_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'meas_state_fsm[1:0]':
I: from  u_state_control/meas_state[1] u_state_control/meas_state[0]
I: to  u_state_control/meas_state_reg[2] u_state_control/meas_state_reg[1] u_state_control/meas_state_reg[0]
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Constant propagation done on u_state_control/N216 (bmsREDOR).
I: Constant propagation done on u_state_control/meas_state_fsm[1:0]_10 (bmsREDOR).
W: Removed bmsWIDEDFFCPE inst ad_data_H_1[7:0] at 5 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_data_packing/ad_data_H_1[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst Sa_cd_max[23:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/Sa_cd_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst clk_max[23:0] at 1 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/clk_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst dclk_max[23:0] at 15 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/dclk_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst point_max[7:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/point_max[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst round_max[7:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/round_max[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFRSE inst fifo_wr_data[9:0] at 8 that is stuck at constant 0.
Executing : pre-mapping successfully. Time elapsed: 0.143s wall, 0.078s user + 0.000s system = 0.078s CPU (54.8%)

Start mod-gen.
W: Public-4008: Instance 'u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsLT inst u_ip_fifo/u_fifo_rd/N4 that is redundant to u_ip_fifo/N82
I: Removed bmsLT inst u_ip_fifo/u_fifo_wr/N4 that is redundant to u_ip_fifo/N53
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_single/cnt[19:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_force_trig/cnt[19:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_run/cnt[19:0] at 5 that is stuck at constant 0.
W: Public-4008: Instance 'u_spi_drive/next_state[2]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/next_state[3]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Removed GTP_DLATCH inst u_spi_drive/next_state[1] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_spi_drive/current_state[3:0] at 1 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.423s wall, 0.219s user + 0.031s system = 0.250s CPU (59.1%)

Start logic-optimization.
W: Removed bmsWIDEDFFCPE inst u_output_shaping/gate_set_cnt[3:0] at 3 that is stuck at constant 0.
Executing : logic-optimization successfully. Time elapsed: 0.712s wall, 0.625s user + 0.016s system = 0.641s CPU (90.0%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_L_1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_L_1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/point_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/round_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_output_shaping/gate_set_cnt[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/current_state[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/current_state[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/current_state[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_CE inst u_adc_rd/u_f_Sa_control/round_max[2] that is redundant to u_adc_rd/u_f_Sa_control/point_max[2]
I: Removed GTP_DFF_CE inst u_adc_rd/u_f_Sa_control/round_max[4] that is redundant to u_adc_rd/u_f_Sa_control/point_max[4]
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.105s wall, 0.094s user + 0.000s system = 0.094s CPU (89.4%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 1.180s wall, 0.969s user + 0.000s system = 0.969s CPU (82.1%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.130s wall, 0.109s user + 0.000s system = 0.109s CPU (84.3%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.083s wall, 0.078s user + 0.000s system = 0.078s CPU (93.8%)

W: Unable to honor max fanout constraint for gtp_inv driven net N4_1
W: Unable to honor max fanout constraint for gtp_inv driven net N4_1

Cell Usage:
GTP_APM_E1 (SIMD)           1 use
GTP_DFF_C                   226 uses
GTP_DFF_CE                  575 uses
GTP_DFF_E                    12 uses
GTP_DFF_P                    12 uses
GTP_DFF_PE                    4 uses
GTP_DLATCH                    4 uses
GTP_DLATCH_C                  1 use
GTP_DRM18K                    1 use
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT2                    109 uses
GTP_LUT3                    136 uses
GTP_LUT4                    101 uses
GTP_LUT5                    242 uses
GTP_LUT5CARRY               558 uses
GTP_LUT5M                   112 uses
GTP_PLL_E3                    1 use
GTP_ROM32X1                  25 uses

I/O ports: 43
GTP_INBUF                  23 uses
GTP_OUTBUF                 20 uses

Mapping Summary:
Total LUTs: 1283 of 22560 (5.69%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 1283
Total Registers: 829 of 33840 (2.45%)
Total Latches: 5

DRM18K:
Total DRM18K = 1.0 of 60 (1.67%)

APMs:
Total APMs = 0.50 of 40 (1.25%)

Total I/O ports = 43 of 226 (19.03%)


Overview of Control Sets:

Number of unique control sets : 39

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 5        | 1                 4
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 6        | 1                 5
  [6, 8)      | 1        | 1                 0
  [8, 10)     | 4        | 0                 4
  [10, 12)    | 6        | 0                 6
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 16       | 0                 16
--------------------------------------------------------------
  The maximum fanout: 229
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                238
  NO              YES               NO                 0
  YES             NO                NO                 12
  YES             NO                YES                579
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              4
  NO             YES             1
  YES            NO              0
  YES            YES             0
************************************************

Design 'top_module' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[30]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[29]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[28]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[27]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[26]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[25]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[24]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[31]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
Saving design to top_module_syn.vm
W: Public-4008: Instance 'u_f_measure/trigger1' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trigger0' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_div_pulse' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_div_pulse_delay' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[16]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[18]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[20]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[21]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[22]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[23]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[24]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[32]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[33]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[34]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[35]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[36]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[37]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[38]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[39]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[40]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[41]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[42]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[43]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[44]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[45]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[46]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[47]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[48]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[49]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[50]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[51]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[52]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[53]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[54]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[55]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[56]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[57]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[58]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[59]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[60]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[61]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[62]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[63]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[16]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[18]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[20]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[21]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[22]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[23]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[24]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[28]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[30]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_state' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[32]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[33]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[34]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[35]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[36]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[37]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[38]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[39]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[40]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[41]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[42]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[43]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[44]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[45]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[46]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[47]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[48]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[49]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[50]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[51]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[52]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[53]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[54]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[55]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[56]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[57]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[58]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[59]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[60]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[61]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[62]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[63]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock top_module|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[2]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/spi_data_ready/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_spi_drive/next_state[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'Sa_hold' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_otr_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'en_force_trig' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_data_ready' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_miso' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'state_change_flag' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_force_trig' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_run' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_single' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_cs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_mosi' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'trigger' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:7s
Action synthesize: CPU time elapsed is 0h:0m:4s
Action synthesize: Process CPU time elapsed is 0h:0m:4s
Current time: Sun Jun 30 01:26:41 2024
Action synthesize: Peak memory pool usage is 296 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:11s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:5s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:5s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sun Jun 30 01:26:41 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77795

License checkout: fabric_inserter from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
Flattening design 'top_module'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'u_spi_drive/r_data[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net clk_250m in design, driver pin CLKOUT0(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_5(GTP_CLKBUFG) has been inserted on the net clk_200m in design, driver pin CLKOUT1(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_adc_rd/u_f_Sa_control/N247).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_f_measure/N28_2_1/gateop, insts:26.
I: Infer CARRY group, base inst: u_f_measure/N44_1_1/gateop, insts:25.
I: Infer CARRY group, base inst: u_f_measure/N63_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_f_measure/N65_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_force_trig/N9_1.fsub_1/gateop, insts:25.
I: Infer CARRY group, base inst: u_force_trig/N10.lt_0/gateop, insts:15.
I: Infer CARRY group, base inst: u_force_trig/N18.lt_0/gateop, insts:14.
I: Infer CARRY group, base inst: u_force_trig/N22_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_spi_drive/N100_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_state_control/N2.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_state_control/N5.eq_0/gateop, insts:2.
I: Infer CARRY group, base inst: u_state_control/N191_10_1/gateop, insts:4.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N11.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N25.lt_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N32_1_1/gateop, insts:23.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N33.eq_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N272.lt_0/gateop, insts:10.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N287_1_1/gateop, insts:23.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N299_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N300.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N301.eq_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N337_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N358_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N364.lt_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N366.lt_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N384_1_0/gateop, insts:24.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N621_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_f_measure/u_divider_32/N20.lt_0/gateop, insts:32.
I: Infer CARRY group, base inst: u_f_measure/u_divider_32/N30_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_f_measure/u_divider_32/N41.fsub_0/gateop, insts:65.
I: Infer CARRY group, base inst: u_ip_fifo/u_fifo_rd/N25_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_ip_fifo/u_fifo_wr/N22_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N250_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N269_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N302_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N311_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N196_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N2_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N79_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N157.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N160.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N322_5.fsub_1/gateop, insts:11.
I: INST: "spi_data_ready_obuf/opit_1" has been packed in IOL "u_ip_fifo/spi_data_ready/opit_0" success.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0.5      | 40            | 2                  
| IOCKDLY               | 0        | 32            | 0                  
| FF                    | 1641     | 33840         | 5                  
| LUT                   | 2002     | 22560         | 9                  
| Distributed RAM       | 0        | 7568          | 0                  
| DLL                   | 0        | 8             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 2        | 60            | 4                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 43       | 226           | 20                 
| IOCKDIV               | 0        | 16            | 0                  
| IOCKGATE              | 0        | 16            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 4             | 25                 
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 3        | 30            | 10                 
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.17 sec.

Design 'top_module' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:15s
Action dev_map: CPU time elapsed is 0h:0m:2s
Action dev_map: Process CPU time elapsed is 0h:0m:2s
Current time: Sun Jun 30 01:26:56 2024
Action dev_map: Peak memory pool usage is 248 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:26s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:7s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:7s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sun Jun 30 01:26:57 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {Sa_hold} LOC=T2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {Sa_hold} LOC=T2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[0]} LOC=V6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[0]} LOC=V6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[1]} LOC=N11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[1]} LOC=N11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[2]} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[2]} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[3]} LOC=V8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[3]} LOC=V8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {en_force_trig} LOC=P8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {en_force_trig} LOC=P8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {meas_state[0]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 13)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
Executing : def_port {meas_state[0]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {meas_state[1]} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 14)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
Executing : def_port {meas_state[1]} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_data_ready} LOC=N7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_data_ready} LOC=N7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_miso} LOC=R5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 16)] | Port spi_miso has been placed at location R5, whose type is share pin.
Executing : def_port {spi_miso} LOC=R5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {state_change_flag} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 17)] | Port state_change_flag has been placed at location R8, whose type is share pin.
Executing : def_port {state_change_flag} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[0]} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 18)] | Port time_state[0] has been placed at location U13, whose type is share pin.
Executing : def_port {time_state[0]} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[1]} LOC=T6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[1]} LOC=T6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[2]} LOC=M11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[2]} LOC=M11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[3]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[3]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[4]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[4]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {adc_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_clk_ampl} LOC=M1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_clk_ampl} LOC=M1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_clk_time} LOC=U1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_clk_time} LOC=U1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_dt_ampl} LOC=M3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_dt_ampl} LOC=M3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_dt_time} LOC=U2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_dt_time} LOC=U2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_sw_ampl} LOC=T1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 37)] Object 'enc_sw_ampl' is dangling, which has no connection. it will be ignored.
Executing : def_port {enc_sw_ampl} LOC=T1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {enc_sw_time} LOC=P1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 38)] Object 'enc_sw_time' is dangling, which has no connection. it will be ignored.
Executing : def_port {enc_sw_time} LOC=P1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {key_auto} LOC=M5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 39)] Object 'key_auto' is dangling, which has no connection. it will be ignored.
Executing : def_port {key_auto} LOC=M5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {key_force_trig} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_force_trig} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_run} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_run} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_single} LOC=L6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_single} LOC=L6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_clk} LOC=N6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi_clk} LOC=N6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_cs} LOC=P7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi_cs} LOC=P7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_mosi} LOC=T5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 45)] | Port spi_mosi has been placed at location T5, whose type is share pin.
Executing : def_port {spi_mosi} LOC=T5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 NONE=TRUE
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 NONE=TRUE successfully
Executing : def_port {trigger} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {trigger} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
I: Infer DRM group, base inst: u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm, insts:2.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_122_55.
Phase 1.1 1st GP placement started.
Design Utilization : 9%.
First map gop timing takes 0.09 sec
Worst slack after clock region global placement is 17270
Wirelength after clock region global placement is 10502 and checksum is 16B86FAEC1C7DC73.
1st GP placement takes 2.05 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_56_112.
Mapping instance clkbufg_5/gopclkbufg to USCM_56_113.
Mapping instance clkbufg_4/gopclkbufg to USCM_56_114.
Clock placement takes 0.09 sec.

Wirelength after Pre Global Placement is 10502 and checksum is 16B86FAEC1C7DC73.
Pre global placement takes 2.28 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst Sa_hold_obuf/opit_1 on IOL_7_49.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_141.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_118.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_7_150.
Placed fixed group with base inst ad_otr_1_obuf/opit_1 on IOL_7_117.
Placed fixed group with base inst adc_data_1_ibuf[0]/opit_1 on IOL_7_113.
Placed fixed group with base inst adc_data_1_ibuf[1]/opit_1 on IOL_7_114.
Placed fixed group with base inst adc_data_1_ibuf[2]/opit_1 on IOL_7_201.
Placed fixed group with base inst adc_data_1_ibuf[3]/opit_1 on IOL_7_202.
Placed fixed group with base inst adc_data_1_ibuf[4]/opit_1 on IOL_7_145.
Placed fixed group with base inst adc_data_1_ibuf[5]/opit_1 on IOL_7_146.
Placed fixed group with base inst adc_data_1_ibuf[6]/opit_1 on IOL_7_169.
Placed fixed group with base inst adc_data_1_ibuf[7]/opit_1 on IOL_7_170.
Placed fixed group with base inst adc_data_1_ibuf[8]/opit_1 on IOL_7_105.
Placed fixed group with base inst adc_data_1_ibuf[9]/opit_1 on IOL_7_106.
Placed fixed group with base inst ampl_state_obuf[0]/opit_1 on IOL_95_5.
Placed fixed group with base inst ampl_state_obuf[1]/opit_1 on IOL_195_5.
Placed fixed group with base inst ampl_state_obuf[2]/opit_1 on IOL_183_5.
Placed fixed group with base inst ampl_state_obuf[3]/opit_1 on IOL_123_5.
Placed fixed group with base inst en_force_trig_obuf/opit_1 on IOL_99_5.
Placed fixed group with base inst enc_clk_ampl_ibuf/opit_1 on IOL_7_82.
Placed fixed group with base inst enc_clk_time_ibuf/opit_1 on IOL_7_46.
Placed fixed group with base inst enc_dt_ampl_ibuf/opit_1 on IOL_7_81.
Placed fixed group with base inst enc_dt_time_ibuf/opit_1 on IOL_7_45.
Placed fixed group with base inst key_force_trig_ibuf/opit_1 on IOL_7_14.
Placed fixed group with base inst key_run_ibuf/opit_1 on IOL_7_13.
Placed fixed group with base inst key_single_ibuf/opit_1 on IOL_7_41.
Placed fixed group with base inst meas_state_obuf[0]/opit_1 on IOL_135_5.
Placed fixed group with base inst meas_state_obuf[1]/opit_1 on IOL_199_5.
Placed fixed group with base inst spi_clk_ibuf/opit_1 on IOL_83_6.
Placed fixed group with base inst spi_cs_ibuf/opit_1 on IOL_83_5.
Placed fixed group with base inst spi_data_ready_obuf/opit_1_OL on IOL_99_6.
Placed fixed group with base inst spi_miso_obuf/opit_1 on IOL_79_6.
Placed fixed group with base inst spi_mosi_ibuf/opit_1 on IOL_79_5.
Placed fixed group with base inst state_change_flag_obuf/opit_1 on IOL_135_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_131_5.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_19_249.
Placed fixed group with base inst time_state_obuf[0]/opit_1 on IOL_199_6.
Placed fixed group with base inst time_state_obuf[1]/opit_1 on IOL_95_6.
Placed fixed group with base inst time_state_obuf[2]/opit_1 on IOL_195_6.
Placed fixed group with base inst time_state_obuf[3]/opit_1 on IOL_183_6.
Placed fixed group with base inst time_state_obuf[4]/opit_1 on IOL_123_6.
Placed fixed group with base inst trigger_ibuf/opit_1 on IOL_7_53.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_56_112.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_56_114.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_56_113.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_122_55.
Placed fixed instance BKCL_auto_0 on BKCL_138_253.
Placed fixed instance BKCL_auto_1 on BKCL_138_1.
Placed fixed instance BKCL_auto_2 on BKCL_1_144.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 13790.
	4 iterations finished.
	Final slack 17508.
Super clustering done.
Design Utilization : 9%.
Worst slack after global placement is 18231
2nd GP placement takes 0.44 sec.

Wirelength after global placement is 9223 and checksum is CDC82676D315A971.
Global placement takes 0.45 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 10626 and checksum is 1511B4F1F992D193.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 13790.
	4 iterations finished.
	Final slack 17508.
Super clustering done.
Design Utilization : 9%.
Worst slack after post global placement is 16593
3rd GP placement takes 0.30 sec.

Wirelength after post global placement is 9672 and checksum is 5D33A29F633E06AA.
Post global placement takes 0.30 sec.

Phase 4 Legalization started.
The average distance in LP is 0.343937.
Wirelength after legalization is 12721 and checksum is 5593948CFDF2AB6F.
Legalization takes 0.12 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 17356.
Replication placement takes 0.06 sec.

Wirelength after replication placement is 12721 and checksum is 5593948CFDF2AB6F.
Phase 5.2 DP placement started.
Legalized cost 17356.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.02 sec.

Wirelength after detailed placement is 12721 and checksum is 5593948CFDF2AB6F.
Timing-driven detailed placement takes 0.08 sec.

Worst slack is 17356, TNS after placement is 0.
Placement done.
Total placement takes 3.81 sec.
Finished placement.

Routing started.
Building routing graph takes 0.81 sec.
Worst slack is 17356, TNS before global route is 0.
Processing design graph takes 0.25 sec.
Total memory for routing:
	65.060842 M.
Total nets for routing : 3254.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 87 nets, it takes 0.02 sec.
Unrouted nets 134 at the end of iteration 0.
Unrouted nets 90 at the end of iteration 1.
Unrouted nets 71 at the end of iteration 2.
Unrouted nets 46 at the end of iteration 3.
Unrouted nets 39 at the end of iteration 4.
Unrouted nets 32 at the end of iteration 5.
Unrouted nets 27 at the end of iteration 6.
Unrouted nets 21 at the end of iteration 7.
Unrouted nets 10 at the end of iteration 8.
Unrouted nets 8 at the end of iteration 9.
Unrouted nets 8 at the end of iteration 10.
Unrouted nets 5 at the end of iteration 11.
Unrouted nets 6 at the end of iteration 12.
Unrouted nets 4 at the end of iteration 13.
Unrouted nets 4 at the end of iteration 14.
Unrouted nets 5 at the end of iteration 15.
Unrouted nets 3 at the end of iteration 16.
Unrouted nets 5 at the end of iteration 17.
Unrouted nets 3 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 1 at the end of iteration 21.
Unrouted nets 1 at the end of iteration 22.
Unrouted nets 0 at the end of iteration 23.
Global Routing step 2 processed 179 nets, it takes 1.45 sec.
Unrouted nets 16 at the end of iteration 0.
Unrouted nets 8 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 0 at the end of iteration 3.
Global Routing step 3 processed 62 nets, it takes 0.08 sec.
Global routing takes 1.56 sec.
Total 3400 subnets.
    forward max bucket size 29796 , backward 159.
        Unrouted nets 2073 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.875000 sec.
    forward max bucket size 25161 , backward 156.
        Unrouted nets 1591 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.671875 sec.
    forward max bucket size 34191 , backward 231.
        Unrouted nets 1208 at the end of iteration 2.
    route iteration 2, CPU time elapsed 1.281250 sec.
    forward max bucket size 88 , backward 151.
        Unrouted nets 870 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.125000 sec.
    forward max bucket size 92 , backward 65.
        Unrouted nets 608 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.093750 sec.
    forward max bucket size 89 , backward 114.
        Unrouted nets 409 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.062500 sec.
    forward max bucket size 73 , backward 127.
        Unrouted nets 264 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.046875 sec.
    forward max bucket size 122 , backward 133.
        Unrouted nets 187 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.031250 sec.
    forward max bucket size 34 , backward 50.
        Unrouted nets 132 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.031250 sec.
    forward max bucket size 27 , backward 31.
        Unrouted nets 80 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.031250 sec.
    forward max bucket size 45 , backward 33.
        Unrouted nets 53 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 25.
        Unrouted nets 47 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.031250 sec.
    forward max bucket size 26 , backward 38.
        Unrouted nets 29 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 31.
        Unrouted nets 27 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 19.
        Unrouted nets 11 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 8.
        Unrouted nets 8 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 9.
        Unrouted nets 6 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 3 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 3 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 3 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 3 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.031250 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 3 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.031250 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 3 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.031250 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 3.
        Unrouted nets 3 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 5.
        Unrouted nets 3 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 5.
        Unrouted nets 3 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 3 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 5.
        Unrouted nets 3 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 3 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 4.
        Unrouted nets 3 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.031250 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 3 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 3 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 3 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 5.
        Unrouted nets 3 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.031250 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 3 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 3 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 3 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 3 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 3 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 4.
        Unrouted nets 3 at the end of iteration 89.
    route iteration 89, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 90.
    route iteration 90, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 3 at the end of iteration 91.
    route iteration 91, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 3 at the end of iteration 92.
    route iteration 92, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 9.
        Unrouted nets 4 at the end of iteration 93.
    route iteration 93, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 4 at the end of iteration 94.
    route iteration 94, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 19.
        Unrouted nets 2 at the end of iteration 95.
    route iteration 95, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 96.
    route iteration 96, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 5.
        Unrouted nets 2 at the end of iteration 97.
    route iteration 97, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 98.
    route iteration 98, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 99.
    route iteration 99, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 100.
    route iteration 100, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 2 at the end of iteration 101.
    route iteration 101, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 102.
    route iteration 102, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 4.
        Unrouted nets 2 at the end of iteration 103.
    route iteration 103, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 104.
    route iteration 104, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 4.
        Unrouted nets 2 at the end of iteration 105.
    route iteration 105, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 106.
    route iteration 106, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 107.
    route iteration 107, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 108.
    route iteration 108, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 109.
    route iteration 109, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 110.
    route iteration 110, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 2 at the end of iteration 111.
    route iteration 111, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 112.
    route iteration 112, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 113.
    route iteration 113, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 114.
    route iteration 114, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 115.
    route iteration 115, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 116.
    route iteration 116, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 117.
    route iteration 117, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 118.
    route iteration 118, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 2 at the end of iteration 119.
    route iteration 119, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 120.
    route iteration 120, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 2 at the end of iteration 121.
    route iteration 121, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 122.
    route iteration 122, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 123.
    route iteration 123, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 4.
        Unrouted nets 2 at the end of iteration 124.
    route iteration 124, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 2 at the end of iteration 125.
    route iteration 125, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 126.
    route iteration 126, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 2 at the end of iteration 127.
    route iteration 127, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 128.
    route iteration 128, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 129.
    route iteration 129, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 130.
    route iteration 130, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 131.
    route iteration 131, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 132.
    route iteration 132, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 133.
    route iteration 133, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 7.
        Unrouted nets 2 at the end of iteration 134.
    route iteration 134, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 2 at the end of iteration 135.
    route iteration 135, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 136.
    route iteration 136, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 137.
    route iteration 137, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 138.
    route iteration 138, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 2 at the end of iteration 139.
    route iteration 139, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 140.
    route iteration 140, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 141.
    route iteration 141, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 7.
        Unrouted nets 2 at the end of iteration 142.
    route iteration 142, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 2 at the end of iteration 143.
    route iteration 143, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 144.
    route iteration 144, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 2 at the end of iteration 145.
    route iteration 145, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 2 at the end of iteration 146.
    route iteration 146, CPU time elapsed 0.015625 sec.
    forward max bucket size 15 , backward 5.
        Unrouted nets 2 at the end of iteration 147.
    route iteration 147, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 148.
    route iteration 148, CPU time elapsed 0.015625 sec.
    forward max bucket size 15 , backward 6.
        Unrouted nets 2 at the end of iteration 149.
    route iteration 149, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 150.
    route iteration 150, CPU time elapsed 0.015625 sec.
    forward max bucket size 15 , backward 5.
        Unrouted nets 2 at the end of iteration 151.
    route iteration 151, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 152.
    route iteration 152, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 2 at the end of iteration 153.
    route iteration 153, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 154.
    route iteration 154, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 2 at the end of iteration 155.
    route iteration 155, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 156.
    route iteration 156, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 157.
    route iteration 157, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 158.
    route iteration 158, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 159.
    route iteration 159, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 160.
    route iteration 160, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 161.
    route iteration 161, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 162.
    route iteration 162, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 2 at the end of iteration 163.
    route iteration 163, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 164.
    route iteration 164, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 165.
    route iteration 165, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 166.
    route iteration 166, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 167.
    route iteration 167, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 168.
    route iteration 168, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 2 at the end of iteration 169.
    route iteration 169, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 170.
    route iteration 170, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 171.
    route iteration 171, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 172.
    route iteration 172, CPU time elapsed 0.031250 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 173.
    route iteration 173, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 6.
        Unrouted nets 2 at the end of iteration 174.
    route iteration 174, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 6.
        Unrouted nets 2 at the end of iteration 175.
    route iteration 175, CPU time elapsed 0.031250 sec.
Detailed routing takes 175 iterations
    Unrouted nets 3 at the end of fading iteration 11.
    Unrouted nets 8 at the end of fading iteration 10.
    Unrouted nets 4 at the end of fading iteration 9.
    Unrouted nets 2 at the end of fading iteration 8.
    Unrouted nets 0 at the end of fading iteration 7.
Fading routing takes 5 iterations.
I: Design net u_ip_fifo/N166 is routed by general path.
C: Route-2036: The clock path from u_ip_fifo/N166/gateop:Z to spi_data_ready_obuf/opit_1_OL:SYSCLK is routed by SRB.
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 4.56 sec.
Start fix hold violation.
Build tmp routing results takes 0.03 sec.
Timing analysis takes 0.02 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.30 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.09 sec.
Used SRB routing arc is 23163.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 7.92 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0.5      | 40            | 2                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 435      | 3748          | 12                 
|   FF                     | 1077     | 22488         | 5                  
|   LUT                    | 1356     | 14992         | 10                 
|   LUT-FF pairs           | 487      | 14992         | 4                  
| Use of CLMS              | 208      | 1892          | 11                 
|   FF                     | 564      | 11352         | 5                  
|   LUT                    | 647      | 7568          | 9                  
|   LUT-FF pairs           | 276      | 7568          | 4                  
|   Distributed RAM        | 0        | 7568          | 0                  
| Use of CRYSTAL           | 0        | 4             | 0                  
| Use of DLL               | 0        | 8             | 0                  
| Use of DQSL              | 0        | 12            | 0                  
| Use of DRM               | 2        | 60            | 4                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 130      | 3480          | 4                  
| Use of IO                | 43       | 226           | 20                 
|   IOBD                   | 9        | 57            | 16                 
|   IOBR                   | 3        | 12            | 25                 
|   IOBS                   | 31       | 157           | 20                 
| Use of IOCKDIV           | 0        | 16            | 0                  
| Use of IOCKDLY           | 0        | 32            | 0                  
| Use of IOCKGATE          | 0        | 16            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                  
| Use of IOL               | 43       | 308           | 14                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 4             | 25                 
| Use of PREGMUX_TEST      | 0        | 4             | 0                  
| Use of RCKB              | 0        | 16            | 0                  
|  RCKB dataused           | 0        | 16            | 0                  
| Use of RCKBMUX_TEST      | 0        | 8             | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 8             | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'top_module' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:25s
Action pnr: CPU time elapsed is 0h:0m:18s
Action pnr: Process CPU time elapsed is 0h:0m:18s
Current time: Sun Jun 30 01:27:21 2024
Action pnr: Peak memory pool usage is 817 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:51s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:25s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:25s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sun Jun 30 01:27:22 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock top_module|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'spi_data_ready_obuf/opit_1_OL/SYSCLK' (gopOBUFIOLQ.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[2]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_spi_drive/next_state[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'Sa_hold' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_otr_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'en_force_trig' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_data_ready' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_miso' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'state_change_flag' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_force_trig' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_run' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_single' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_cs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_mosi' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'trigger' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:4s
Action report_timing: Process CPU time elapsed is 0h:0m:4s
Current time: Sun Jun 30 01:27:28 2024
Action report_timing: Peak memory pool usage is 865 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:58s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:29s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:29s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sun Jun 30 01:27:29 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.421875 sec.
Generating architecture configuration.
The bitstream file is "D:/pango/MyProject/oscillosope/prj/generate_bitstream/top_module.sbit"
Generate programming file takes 3.296875 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:8s
Action gen_bit_stream: CPU time elapsed is 0h:0m:6s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:6s
Current time: Sun Jun 30 01:27:36 2024
Action gen_bit_stream: Peak memory pool usage is 433 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:1m:6s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:35s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:35s
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
C: Flow-2006: Fic file modified: "D:/pango/MyProject/oscillosope/prj/synthesize/top_module_syn.fic". 
Process exit normally.


Process "Compile" started.
Current time: Sun Jun 30 01:41:18 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
License checkout: fabric_ads from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
W: Flow-4058: The device information PGL25G-6FBG256 of IP 'D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.idf' is not the same as the current project.
W: Flow-4058: The device information PGL25G-6FBG256 of IP 'D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.idf' is not the same as the current project.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/adc_rd.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/adc_rd.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 1)] Analyzing module adc_rd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/adc_rd.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/data_packing.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/data_packing.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/data_packing.v(line number: 1)] Analyzing module data_packing (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/data_packing.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/encoder_drive.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/encoder_drive.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Analyzing module encoder_drive (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/encoder_drive.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 1)] Analyzing module f_Sa_control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_rd.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/fifo_rd.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/fifo_rd.v(line number: 1)] Analyzing module fifo_rd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_rd.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_wr.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/fifo_wr.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 1)] Analyzing module fifo_wr (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_wr.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/ip_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/ip_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 1)] Analyzing module ip_fifo (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/ip_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/key_debounce.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/key_debounce.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Analyzing module key_debounce (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/key_debounce.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 1)] Analyzing module spi_drive (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/state_control.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/state_control.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 1)] Analyzing module state_control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/state_control.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/top_module.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/top_module.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 1)] Analyzing module top_module (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/top_module.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/force_trig.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/force_trig.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/force_trig.v(line number: 1)] Analyzing module force_trig (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/force_trig.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_measure.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/f_measure.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 1)] Analyzing module f_measure (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_measure.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/divider_32.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/divider_32.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 1)] Analyzing module divider_32 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/divider_32.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/output_shaping.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/output_shaping.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/output_shaping.v(line number: 1)] Analyzing module output_shaping (library work)
W: Verilog-2015: [D:/pango/MyProject/oscillosope/rtl/output_shaping.v(line number: 9)] gate_set is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/output_shaping.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Analyzing module ipml_fifo_ctrl_v1_4_async_fifo (library work)
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 52)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 54)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 65)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 67)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Analyzing module ipml_sdpram_v1_6_async_fifo (library work)
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 306)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 307)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 310)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 314)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 318)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 322)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 326)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 327)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 330)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 331)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 334)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 335)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 338)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 339)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 342)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 343)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 346)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 347)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 355)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 359)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 363)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 367)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 371)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 372)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 375)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 376)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 380)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 381)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 384)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 385)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 388)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 389)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 392)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 393)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 402)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 403)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 407)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 412)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 413)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Analyzing module ipml_fifo_v1_7_async_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Analyzing module async_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v successfully.
I: Module "top_module" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.429s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 1)] Elaborating module top_module
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 59)] Elaborating instance u_output_shaping
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/output_shaping.v(line number: 1)] Elaborating module output_shaping
I: Module instance {top_module/u_output_shaping} parameter value:
    gate_set_max = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 67)] Elaborating instance u_f_measure
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 1)] Elaborating module f_measure
I: Module instance {top_module/u_f_measure} parameter value:
    F_STANDARD = 32'b00001110111001101011001010000000
    en_pulse_max = 32'b00000111011100110101100101000000
    gate_set_max = 32'b00000011101110011010110010100000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 150)] Elaborating instance u_divider_32
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 1)] Elaborating module divider_32
I: Module instance {top_module/u_f_measure/u_divider_32} parameter value:
    div_max = 32'b00000000000000000000000000100000
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 67)] Width mismatch between port f_st_re_div_32 and signal bound to it for instantiated module f_measure
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 75)] Elaborating instance u_force_trig
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/force_trig.v(line number: 1)] Elaborating module force_trig
I: Module instance {top_module/u_force_trig} parameter value:
    TIME_500ms = 5'b00000
    TIME_200ms = 5'b00001
    TIME_100ms = 5'b00010
    TIME_50ms = 5'b00011
    TIME_20ms = 5'b00100
    TIME_10ms = 5'b00101
    TIME_5ms = 5'b00110
    TIME_2ms = 5'b00111
    TIME_1ms = 5'b01000
    TIME_500us = 5'b01001
    TIME_200us = 5'b01010
    TIME_100us = 5'b01011
    TIME_50us = 5'b01100
    TIME_20us = 5'b01101
    TIME_10us = 5'b01110
    TIME_5us = 5'b01111
    TIME_2us = 5'b10000
    TIME_1us = 5'b10001
    TIME_500ns = 5'b10010
    TIME_200ns = 5'b10011
    TIME_100ns = 5'b10100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 85)] Elaborating instance u_ip_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 1)] Elaborating module ip_fifo
I: Module instance {top_module/u_ip_fifo} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    RUN = 2'b00
    SINGLE = 2'b01
    PAUSE = 2'b10
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Elaborating instance u_async_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Elaborating module async_fifo
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 162)] Elaborating instance U_ipml_fifo_async_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Elaborating module ipml_fifo_v1_7_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 91)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Elaborating module ipml_sdpram_v1_6_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 467)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 479)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 480)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 615)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 675)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 676)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 677)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 679)] Case condition never applies
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 119)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Elaborating module ipml_fifo_ctrl_v1_4_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 201)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Width mismatch between port wr_data and signal bound to it for instantiated module async_fifo
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Width mismatch between port rd_data and signal bound to it for instantiated module async_fifo
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 166)] Elaborating instance u_fifo_wr
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 1)] Elaborating module fifo_wr
I: Module instance {top_module/u_ip_fifo/u_fifo_wr} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 166)] Width mismatch between port fifo_wr_data and signal bound to it for instantiated module fifo_wr
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 182)] Elaborating instance u_fifo_rd
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/fifo_rd.v(line number: 1)] Elaborating module fifo_rd
I: Module instance {top_module/u_ip_fifo/u_fifo_rd} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 105)] Elaborating instance u_adc_rd
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 1)] Elaborating module adc_rd
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 58)] Elaborating instance u_data_packing
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/data_packing.v(line number: 1)] Elaborating module data_packing
I: Module instance {top_module/u_adc_rd/u_data_packing} parameter value:
    REAL_SIGN_H = 3'b000
    REAL_SIGN_L = 3'b111
    EQUI_SIGN_H = 3'b000
    EQUI_SIGN_L = 3'b000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 71)] Elaborating instance u_f_Sa_control
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 1)] Elaborating module f_Sa_control
I: Module instance {top_module/u_adc_rd/u_f_Sa_control} parameter value:
    ADC_F = 32'b00001011111010111100001000000000
    REAL_F_MIN = 32'b00000000000000000000000000101000
    REAL_F_DIV = 32'b00000000010011000100101101000000
    EQUI_F_MAX = 32'b00000000000011110100001001000000
    EQUI_F_DIV = 32'b00000000000000000000000011001000
    TIME_500ms = 5'b00000
    TIME_200ms = 5'b00001
    TIME_100ms = 5'b00010
    TIME_50ms = 5'b00011
    TIME_20ms = 5'b00100
    TIME_10ms = 5'b00101
    TIME_5ms = 5'b00110
    TIME_2ms = 5'b00111
    TIME_1ms = 5'b01000
    TIME_500us = 5'b01001
    TIME_200us = 5'b01010
    TIME_100us = 5'b01011
    TIME_50us = 5'b01100
    TIME_20us = 5'b01101
    TIME_10us = 5'b01110
    TIME_5us = 5'b01111
    TIME_2us = 5'b10000
    TIME_1us = 5'b10001
    TIME_500ns = 5'b10010
    TIME_200ns = 5'b10011
    TIME_100ns = 5'b10100
W: Verilog-2042: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 116)] real 1999999.000000 rounded to int 1999999, which maybe cause simulation mismatch
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 126)] Elaborating instance u_spi_drive
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 1)] Elaborating module spi_drive
I: Module instance {top_module/u_spi_drive} parameter value:
    IDLE = 32'b00000000000000000000000000000000
    TRANSFORM = 32'b00000000000000000000000000000001
    DATA_LEN = 32'b00000000000000000000000000001000
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    DATA_BIT_TOTAL = 32'b00000000000000000000000010100000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 139)] Elaborating instance u_state_control
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 1)] Elaborating module state_control
I: Module instance {top_module/u_state_control} parameter value:
    RUN = 2'b00
    SINGLE = 2'b01
    PAUSE = 2'b10
    TIME_STATE_MAX = 5'b10100
    TIME_STATE_MIN = 5'b00011
    AMPL_STATE_MAX = 4'b1000
    AMPL_STATE_MIN = 4'b0001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 78)] Elaborating instance u_key_debounce_single
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_single} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 86)] Elaborating instance u_key_debounce_run
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_run} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 183)] Elaborating instance u_encoder_drive_time
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Elaborating module encoder_drive
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 252)] Elaborating instance u_encoder_drive_ampl
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Elaborating module encoder_drive
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 280)] Elaborating instance u_key_debounce_force_trig
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_force_trig} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 163)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 232)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 119)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 140)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 141)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2036: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 105)] Net ad_otr_1 connected to input port of module instance top_module.u_adc_rd has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.050s wall, 0.031s user + 0.000s system = 0.031s CPU (62.1%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.042s wall, 0.016s user + 0.000s system = 0.016s CPU (36.9%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 33)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 41)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 15)] Latch is generated for signal spi_data_ready, possible missing assignment in an if or case statement.
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 9)] Feedback mux created for signal 'Sa_clk'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 12)] Feedback mux created for signal 'time_state0'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 12)] Feedback mux created for signal 'fifo_wr_data'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
I: Removed inst spi_clk3 that is redundant to spi_clk1.
I: Removed inst spi_clk2 that is redundant to spi_clk0.
Executing : rtl-infer successfully. Time elapsed: 0.438s wall, 0.281s user + 0.125s system = 0.406s CPU (92.7%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.041s wall, 0.031s user + 0.000s system = 0.031s CPU (76.1%)

Start FSM inference.
I: FSM meas_state_fsm[1:0] inferred.
FSM meas_state_fsm[1:0] STG:
Number of reachable states: 3
Input nets: key_filter_run_neg key_filter_single_neg 
S0(00)-->S0(00): 00
S1(01)-->S1(01): 0x
S0(00)-->S2(10): 1x
S1(01)-->S2(10): 1x
S2(10)-->S0(00): 1x
S2(10)-->S2(10): 00
S0(00)-->S1(01): 01
S2(10)-->S1(01): 01

Executing : FSM inference successfully. Time elapsed: 0.012s wall, 0.016s user + 0.000s system = 0.016s CPU (125.3%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N76 (bmsWIDEMUX).
I: Constant propagation done on N65 (bmsPMUX).
I: Constant propagation done on N191_1 (bmsPMUX).
I: Constant propagation done on N203_1 (bmsPMUX).
I: Constant propagation done on N215_2 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N97 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N3204_1 (bmsWIDEMUX).
I: Constant propagation done on N2536 (bmsWIDEMUX).
I: Constant propagation done on N2156 (bmsWIDEMUX).
I: Constant propagation done on N2953 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.072s wall, 0.062s user + 0.000s system = 0.062s CPU (87.1%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Sun Jun 30 01:41:21 2024
Action compile: Peak memory pool usage is 147 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Sun Jun 30 01:41:22 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
License checkout: fabric_ads from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77795

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 111)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 118)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 153)] | Port time_state[0] has been placed at location U13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 174)] | Port spi_miso has been placed at location R5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 248)] | Port spi_mosi has been placed at location T5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 258)] | Port state_change_flag has been placed at location R8, whose type is share pin.
Constraint check end.

C: SDC-2025: Clock source 'n:u_spi_drive/N297' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ip_fifo/N159' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ip_fifo/N166' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name top_module|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top_module|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top_module|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top_module|sys_clk successfully.
C: SDC-2025: Clock source 'n:u_pll_clk/clkout1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1 successfully.
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 successfully.
C: SDC-2025: Clock source 'n:u_pll_clk/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0 successfully.
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 successfully.
Start pre-mapping.
I: Removed bmsMULT inst N808 that is redundant to N621
I: Removed bmsMULT inst N995 that is redundant to N621
I: Removed bmsMULT inst N434 that is redundant to N247
I: Constant propagation done on u_adc_rd/u_f_Sa_control/N3207 (bmsWIDEMUX).
I: Constant propagation done on u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Encoding type of FSM 'meas_state_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'meas_state_fsm[1:0]':
I: from  u_state_control/meas_state[1] u_state_control/meas_state[0]
I: to  u_state_control/meas_state_reg[2] u_state_control/meas_state_reg[1] u_state_control/meas_state_reg[0]
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Constant propagation done on u_state_control/N216 (bmsREDOR).
I: Constant propagation done on u_state_control/meas_state_fsm[1:0]_10 (bmsREDOR).
W: Removed bmsWIDEDFFCPE inst ad_data_H_1[7:0] at 5 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_data_packing/ad_data_H_1[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst Sa_cd_max[23:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/Sa_cd_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst clk_max[23:0] at 1 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/clk_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst dclk_max[23:0] at 15 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/dclk_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst point_max[7:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/point_max[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst round_max[7:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/round_max[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFRSE inst fifo_wr_data[9:0] at 8 that is stuck at constant 0.
Executing : pre-mapping successfully. Time elapsed: 0.138s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
W: Public-4008: Instance 'u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsLT inst u_ip_fifo/u_fifo_rd/N4 that is redundant to u_ip_fifo/N82
I: Removed bmsLT inst u_ip_fifo/u_fifo_wr/N4 that is redundant to u_ip_fifo/N53
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_single/cnt[19:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_force_trig/cnt[19:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_run/cnt[19:0] at 5 that is stuck at constant 0.
W: Public-4008: Instance 'u_spi_drive/next_state[2]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/next_state[3]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Removed GTP_DLATCH inst u_spi_drive/next_state[1] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_spi_drive/current_state[3:0] at 1 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.377s wall, 0.203s user + 0.016s system = 0.219s CPU (58.1%)

Start logic-optimization.
W: Removed bmsWIDEDFFCPE inst u_output_shaping/gate_set_cnt[3:0] at 3 that is stuck at constant 0.
Executing : logic-optimization successfully. Time elapsed: 0.644s wall, 0.484s user + 0.016s system = 0.500s CPU (77.7%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_L_1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_L_1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/point_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/round_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_output_shaping/gate_set_cnt[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/current_state[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/current_state[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/current_state[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_CE inst u_adc_rd/u_f_Sa_control/round_max[2] that is redundant to u_adc_rd/u_f_Sa_control/point_max[2]
I: Removed GTP_DFF_CE inst u_adc_rd/u_f_Sa_control/round_max[4] that is redundant to u_adc_rd/u_f_Sa_control/point_max[4]
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.092s wall, 0.109s user + 0.000s system = 0.109s CPU (119.0%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 1.022s wall, 0.703s user + 0.000s system = 0.703s CPU (68.8%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.123s wall, 0.062s user + 0.000s system = 0.062s CPU (51.0%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.083s wall, 0.047s user + 0.000s system = 0.047s CPU (56.8%)

W: Unable to honor max fanout constraint for gtp_inv driven net N4_1
W: Unable to honor max fanout constraint for gtp_inv driven net N4_1

Cell Usage:
GTP_APM_E1 (SIMD)           1 use
GTP_DFF_C                   226 uses
GTP_DFF_CE                  575 uses
GTP_DFF_E                    12 uses
GTP_DFF_P                    12 uses
GTP_DFF_PE                    4 uses
GTP_DLATCH                    4 uses
GTP_DLATCH_C                  1 use
GTP_DRM18K                    1 use
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT2                    109 uses
GTP_LUT3                    136 uses
GTP_LUT4                    101 uses
GTP_LUT5                    242 uses
GTP_LUT5CARRY               558 uses
GTP_LUT5M                   112 uses
GTP_PLL_E3                    1 use
GTP_ROM32X1                  25 uses

I/O ports: 43
GTP_INBUF                  23 uses
GTP_OUTBUF                 20 uses

Mapping Summary:
Total LUTs: 1283 of 22560 (5.69%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 1283
Total Registers: 829 of 33840 (2.45%)
Total Latches: 5

DRM18K:
Total DRM18K = 1.0 of 60 (1.67%)

APMs:
Total APMs = 0.50 of 40 (1.25%)

Total I/O ports = 43 of 226 (19.03%)


Overview of Control Sets:

Number of unique control sets : 39

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 5        | 1                 4
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 6        | 1                 5
  [6, 8)      | 1        | 1                 0
  [8, 10)     | 4        | 0                 4
  [10, 12)    | 6        | 0                 6
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 16       | 0                 16
--------------------------------------------------------------
  The maximum fanout: 229
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                238
  NO              YES               NO                 0
  YES             NO                NO                 12
  YES             NO                YES                579
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              4
  NO             YES             1
  YES            NO              0
  YES            YES             0
************************************************

Design 'top_module' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[30]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[29]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[28]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[27]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[26]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[25]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[24]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[31]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
Saving design to top_module_syn.vm
W: Public-4008: Instance 'u_f_measure/trigger1' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trigger0' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_div_pulse' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_div_pulse_delay' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[16]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[18]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[20]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[21]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[22]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[23]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[24]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[32]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[33]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[34]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[35]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[36]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[37]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[38]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[39]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[40]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[41]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[42]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[43]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[44]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[45]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[46]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[47]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[48]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[49]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[50]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[51]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[52]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[53]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[54]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[55]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[56]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[57]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[58]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[59]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[60]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[61]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[62]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[63]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[16]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[18]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[20]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[21]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[22]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[23]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[24]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[28]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[30]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_state' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[32]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[33]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[34]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[35]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[36]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[37]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[38]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[39]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[40]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[41]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[42]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[43]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[44]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[45]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[46]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[47]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[48]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[49]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[50]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[51]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[52]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[53]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[54]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[55]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[56]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[57]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[58]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[59]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[60]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[61]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[62]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[63]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock top_module|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[2]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/spi_data_ready/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_spi_drive/next_state[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'Sa_hold' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_otr_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'en_force_trig' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_data_ready' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_miso' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'state_change_flag' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_force_trig' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_run' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_single' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_cs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_mosi' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'trigger' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:7s
Action synthesize: CPU time elapsed is 0h:0m:3s
Action synthesize: Process CPU time elapsed is 0h:0m:3s
Current time: Sun Jun 30 01:41:28 2024
Action synthesize: Peak memory pool usage is 293 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:11s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:4s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:4s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sun Jun 30 01:41:28 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77795

License checkout: fabric_inserter from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
Flattening design 'top_module'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'u_spi_drive/r_data[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net clk_250m in design, driver pin CLKOUT0(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_adc_rd/ad_clk_10).
I: The instance clkbufg_5(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_6(GTP_CLKBUFG) has been inserted on the net clk_200m in design, driver pin CLKOUT1(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_adc_rd/u_f_Sa_control/N247).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_f_measure/N28_2_1/gateop, insts:26.
I: Infer CARRY group, base inst: u_f_measure/N44_1_1/gateop, insts:25.
I: Infer CARRY group, base inst: u_f_measure/N63_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_f_measure/N65_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_force_trig/N9_1.fsub_1/gateop, insts:25.
I: Infer CARRY group, base inst: u_force_trig/N10.lt_0/gateop, insts:15.
I: Infer CARRY group, base inst: u_force_trig/N18.lt_0/gateop, insts:14.
I: Infer CARRY group, base inst: u_force_trig/N22_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_spi_drive/N100_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_state_control/N2.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_state_control/N5.eq_0/gateop, insts:2.
I: Infer CARRY group, base inst: u_state_control/N191_10_1/gateop, insts:4.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N11.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N25.lt_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N32_1_1/gateop, insts:23.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N33.eq_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N272.lt_0/gateop, insts:10.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N287_1_1/gateop, insts:23.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N299_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N300.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N301.eq_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N337_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N358_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N364.lt_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N366.lt_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N384_1_0/gateop, insts:24.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N621_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_f_measure/u_divider_32/N20.lt_0/gateop, insts:32.
I: Infer CARRY group, base inst: u_f_measure/u_divider_32/N30_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_f_measure/u_divider_32/N41.fsub_0/gateop, insts:65.
I: Infer CARRY group, base inst: u_ip_fifo/u_fifo_rd/N25_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_ip_fifo/u_fifo_wr/N22_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N299_1_0/gateop, insts:13.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N318_1.fsub_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N351_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N360_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N196_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N2_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N79_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N157.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N160.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N322_5.fsub_1/gateop, insts:11.
I: INST: "spi_data_ready_obuf/opit_1" has been packed in IOL "u_ip_fifo/spi_data_ready/opit_0" success.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0.5      | 40            | 2                  
| IOCKDLY               | 0        | 32            | 0                  
| FF                    | 1689     | 33840         | 5                  
| LUT                   | 2100     | 22560         | 10                 
| Distributed RAM       | 0        | 7568          | 0                  
| DLL                   | 0        | 8             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 21       | 60            | 35                 
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 43       | 226           | 20                 
| IOCKDIV               | 0        | 16            | 0                  
| IOCKGATE              | 0        | 16            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 4             | 25                 
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 4        | 30            | 14                 
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.22 sec.

Design 'top_module' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:16s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Sun Jun 30 01:41:43 2024
Action dev_map: Peak memory pool usage is 252 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:27s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:7s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:7s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sun Jun 30 01:41:44 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {Sa_hold} LOC=T2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {Sa_hold} LOC=T2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[0]} LOC=V6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[0]} LOC=V6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[1]} LOC=N11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[1]} LOC=N11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[2]} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[2]} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[3]} LOC=V8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[3]} LOC=V8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {en_force_trig} LOC=P8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {en_force_trig} LOC=P8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {meas_state[0]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 13)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
Executing : def_port {meas_state[0]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {meas_state[1]} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 14)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
Executing : def_port {meas_state[1]} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_data_ready} LOC=N7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_data_ready} LOC=N7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_miso} LOC=R5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 16)] | Port spi_miso has been placed at location R5, whose type is share pin.
Executing : def_port {spi_miso} LOC=R5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {state_change_flag} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 17)] | Port state_change_flag has been placed at location R8, whose type is share pin.
Executing : def_port {state_change_flag} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[0]} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 18)] | Port time_state[0] has been placed at location U13, whose type is share pin.
Executing : def_port {time_state[0]} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[1]} LOC=T6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[1]} LOC=T6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[2]} LOC=M11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[2]} LOC=M11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[3]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[3]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[4]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[4]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {adc_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_clk_ampl} LOC=M1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_clk_ampl} LOC=M1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_clk_time} LOC=U1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_clk_time} LOC=U1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_dt_ampl} LOC=M3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_dt_ampl} LOC=M3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_dt_time} LOC=U2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_dt_time} LOC=U2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_sw_ampl} LOC=T1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 37)] Object 'enc_sw_ampl' is dangling, which has no connection. it will be ignored.
Executing : def_port {enc_sw_ampl} LOC=T1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {enc_sw_time} LOC=P1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 38)] Object 'enc_sw_time' is dangling, which has no connection. it will be ignored.
Executing : def_port {enc_sw_time} LOC=P1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {key_auto} LOC=M5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 39)] Object 'key_auto' is dangling, which has no connection. it will be ignored.
Executing : def_port {key_auto} LOC=M5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {key_force_trig} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_force_trig} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_run} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_run} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_single} LOC=L6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_single} LOC=L6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_clk} LOC=N6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi_clk} LOC=N6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_cs} LOC=P7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi_cs} LOC=P7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_mosi} LOC=T5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 45)] | Port spi_mosi has been placed at location T5, whose type is share pin.
Executing : def_port {spi_mosi} LOC=T5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 NONE=TRUE
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 NONE=TRUE successfully
Executing : def_port {trigger} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {trigger} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_122_55.
Phase 1.1 1st GP placement started.
Design Utilization : 10%.
First map gop timing takes 0.19 sec
Worst slack after clock region global placement is 17019
Wirelength after clock region global placement is 12828 and checksum is 7151C731377121F8.
1st GP placement takes 1.77 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_56_112.
Mapping instance clkbufg_4/gopclkbufg to USCM_56_113.
Mapping instance clkbufg_6/gopclkbufg to USCM_56_114.
Mapping instance clkbufg_5/gopclkbufg to USCM_56_115.
Clock placement takes 0.14 sec.

Wirelength after Pre Global Placement is 12828 and checksum is 7151C731377121F8.
Pre global placement takes 2.03 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst Sa_hold_obuf/opit_1 on IOL_7_49.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_141.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_118.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_7_150.
Placed fixed group with base inst ad_otr_1_obuf/opit_1 on IOL_7_117.
Placed fixed group with base inst adc_data_1_ibuf[0]/opit_1 on IOL_7_113.
Placed fixed group with base inst adc_data_1_ibuf[1]/opit_1 on IOL_7_114.
Placed fixed group with base inst adc_data_1_ibuf[2]/opit_1 on IOL_7_201.
Placed fixed group with base inst adc_data_1_ibuf[3]/opit_1 on IOL_7_202.
Placed fixed group with base inst adc_data_1_ibuf[4]/opit_1 on IOL_7_145.
Placed fixed group with base inst adc_data_1_ibuf[5]/opit_1 on IOL_7_146.
Placed fixed group with base inst adc_data_1_ibuf[6]/opit_1 on IOL_7_169.
Placed fixed group with base inst adc_data_1_ibuf[7]/opit_1 on IOL_7_170.
Placed fixed group with base inst adc_data_1_ibuf[8]/opit_1 on IOL_7_105.
Placed fixed group with base inst adc_data_1_ibuf[9]/opit_1 on IOL_7_106.
Placed fixed group with base inst ampl_state_obuf[0]/opit_1 on IOL_95_5.
Placed fixed group with base inst ampl_state_obuf[1]/opit_1 on IOL_195_5.
Placed fixed group with base inst ampl_state_obuf[2]/opit_1 on IOL_183_5.
Placed fixed group with base inst ampl_state_obuf[3]/opit_1 on IOL_123_5.
Placed fixed group with base inst en_force_trig_obuf/opit_1 on IOL_99_5.
Placed fixed group with base inst enc_clk_ampl_ibuf/opit_1 on IOL_7_82.
Placed fixed group with base inst enc_clk_time_ibuf/opit_1 on IOL_7_46.
Placed fixed group with base inst enc_dt_ampl_ibuf/opit_1 on IOL_7_81.
Placed fixed group with base inst enc_dt_time_ibuf/opit_1 on IOL_7_45.
Placed fixed group with base inst key_force_trig_ibuf/opit_1 on IOL_7_14.
Placed fixed group with base inst key_run_ibuf/opit_1 on IOL_7_13.
Placed fixed group with base inst key_single_ibuf/opit_1 on IOL_7_41.
Placed fixed group with base inst meas_state_obuf[0]/opit_1 on IOL_135_5.
Placed fixed group with base inst meas_state_obuf[1]/opit_1 on IOL_199_5.
Placed fixed group with base inst spi_clk_ibuf/opit_1 on IOL_83_6.
Placed fixed group with base inst spi_cs_ibuf/opit_1 on IOL_83_5.
Placed fixed group with base inst spi_data_ready_obuf/opit_1_OL on IOL_99_6.
Placed fixed group with base inst spi_miso_obuf/opit_1 on IOL_79_6.
Placed fixed group with base inst spi_mosi_ibuf/opit_1 on IOL_79_5.
Placed fixed group with base inst state_change_flag_obuf/opit_1 on IOL_135_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_131_5.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_19_249.
Placed fixed group with base inst time_state_obuf[0]/opit_1 on IOL_199_6.
Placed fixed group with base inst time_state_obuf[1]/opit_1 on IOL_95_6.
Placed fixed group with base inst time_state_obuf[2]/opit_1 on IOL_195_6.
Placed fixed group with base inst time_state_obuf[3]/opit_1 on IOL_183_6.
Placed fixed group with base inst time_state_obuf[4]/opit_1 on IOL_123_6.
Placed fixed group with base inst trigger_ibuf/opit_1 on IOL_7_53.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_56_112.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_56_113.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_56_115.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_56_114.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_122_55.
Placed fixed instance BKCL_auto_0 on BKCL_138_253.
Placed fixed instance BKCL_auto_1 on BKCL_138_1.
Placed fixed instance BKCL_auto_2 on BKCL_1_144.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 11220.
	4 iterations finished.
	Final slack 16718.
Super clustering done.
Design Utilization : 10%.
Worst slack after global placement is 17694
2nd GP placement takes 0.30 sec.

Wirelength after global placement is 12085 and checksum is 5764AB219120F32A.
Global placement takes 0.34 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 15609 and checksum is 8D595E8EB2FE8A50.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 11220.
	4 iterations finished.
	Final slack 16718.
Super clustering done.
Design Utilization : 10%.
Worst slack after post global placement is 19837
3rd GP placement takes 0.25 sec.

Wirelength after post global placement is 14432 and checksum is 9759FCDC85180B75.
Post global placement takes 0.25 sec.

Phase 4 Legalization started.
The average distance in LP is 0.309281.
Wirelength after legalization is 17386 and checksum is 92E1D333C9576ECD.
Legalization takes 0.12 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 17887.
Replication placement takes 0.05 sec.

Wirelength after replication placement is 17386 and checksum is 92E1D333C9576ECD.
Phase 5.2 DP placement started.
Legalized cost 17887.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 17386 and checksum is 92E1D333C9576ECD.
Timing-driven detailed placement takes 0.05 sec.

Worst slack is 17887, TNS after placement is 0.
Placement done.
Total placement takes 3.34 sec.
Finished placement.

Routing started.
Building routing graph takes 0.69 sec.
Worst slack is 17887, TNS before global route is 0.
Processing design graph takes 0.28 sec.
Total memory for routing:
	65.236066 M.
Total nets for routing : 3568.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 2 at the end of iteration 37.
Unrouted nets 2 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Global Routing step 1 processed 49 nets, it takes 0.03 sec.
Unrouted nets 157 at the end of iteration 0.
Unrouted nets 103 at the end of iteration 1.
Unrouted nets 76 at the end of iteration 2.
Unrouted nets 39 at the end of iteration 3.
Unrouted nets 33 at the end of iteration 4.
Unrouted nets 26 at the end of iteration 5.
Unrouted nets 17 at the end of iteration 6.
Unrouted nets 14 at the end of iteration 7.
Unrouted nets 12 at the end of iteration 8.
Unrouted nets 7 at the end of iteration 9.
Unrouted nets 3 at the end of iteration 10.
Unrouted nets 4 at the end of iteration 11.
Unrouted nets 5 at the end of iteration 12.
Unrouted nets 5 at the end of iteration 13.
Unrouted nets 5 at the end of iteration 14.
Unrouted nets 5 at the end of iteration 15.
Unrouted nets 5 at the end of iteration 16.
Unrouted nets 5 at the end of iteration 17.
Unrouted nets 3 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 3 at the end of iteration 20.
Unrouted nets 5 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 3 at the end of iteration 23.
Unrouted nets 4 at the end of iteration 24.
Unrouted nets 5 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 5 at the end of iteration 27.
Unrouted nets 0 at the end of iteration 28.
Global Routing step 2 processed 226 nets, it takes 0.86 sec.
Unrouted nets 44 at the end of iteration 0.
Unrouted nets 18 at the end of iteration 1.
Unrouted nets 8 at the end of iteration 2.
Unrouted nets 3 at the end of iteration 3.
Unrouted nets 0 at the end of iteration 4.
Global Routing step 3 processed 99 nets, it takes 0.16 sec.
Global routing takes 1.08 sec.
Total 4005 subnets.
    forward max bucket size 29362 , backward 127.
        Unrouted nets 2402 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.000000 sec.
    forward max bucket size 887 , backward 95.
        Unrouted nets 1786 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.234375 sec.
    forward max bucket size 877 , backward 123.
        Unrouted nets 1306 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.171875 sec.
    forward max bucket size 205 , backward 88.
        Unrouted nets 937 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.109375 sec.
    forward max bucket size 90 , backward 133.
        Unrouted nets 663 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.093750 sec.
    forward max bucket size 50 , backward 106.
        Unrouted nets 469 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.062500 sec.
    forward max bucket size 50 , backward 83.
        Unrouted nets 290 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.062500 sec.
    forward max bucket size 71 , backward 89.
        Unrouted nets 202 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.031250 sec.
    forward max bucket size 48 , backward 108.
        Unrouted nets 131 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015625 sec.
    forward max bucket size 24 , backward 37.
        Unrouted nets 81 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 35 , backward 49.
        Unrouted nets 53 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.015625 sec.
    forward max bucket size 22 , backward 18.
        Unrouted nets 47 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.015625 sec.
    forward max bucket size 21 , backward 35.
        Unrouted nets 38 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 35.
        Unrouted nets 25 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 43.
        Unrouted nets 24 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 44.
        Unrouted nets 13 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 44.
        Unrouted nets 8 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 12.
        Unrouted nets 4 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 23.
        Unrouted nets 6 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 15.
        Unrouted nets 2 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 9.
        Unrouted nets 3 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.015625 sec.
    forward max bucket size 10 , backward 4.
        Unrouted nets 0 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.015625 sec.
Detailed routing takes 21 iterations
I: Design net u_ip_fifo/N166 is routed by general path.
C: Route-2036: The clock path from u_ip_fifo/N166/gateop:Z to spi_data_ready_obuf/opit_1_OL:SYSCLK is routed by SRB.
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_5/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 2.09 sec.
Start fix hold violation.
Build tmp routing results takes 0.05 sec.
Timing analysis takes 0.03 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 22.
Incremental timing analysis takes 0.03 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.34 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.14 sec.
Used SRB routing arc is 28967.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 4.92 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0.5      | 40            | 2                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 461      | 3748          | 13                 
|   FF                     | 1141     | 22488         | 6                  
|   LUT                    | 1398     | 14992         | 10                 
|   LUT-FF pairs           | 527      | 14992         | 4                  
| Use of CLMS              | 237      | 1892          | 13                 
|   FF                     | 548      | 11352         | 5                  
|   LUT                    | 704      | 7568          | 10                 
|   LUT-FF pairs           | 261      | 7568          | 4                  
|   Distributed RAM        | 0        | 7568          | 0                  
| Use of CRYSTAL           | 0        | 4             | 0                  
| Use of DLL               | 0        | 8             | 0                  
| Use of DQSL              | 0        | 12            | 0                  
| Use of DRM               | 21       | 60            | 35                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 238      | 3480          | 7                  
| Use of IO                | 43       | 226           | 20                 
|   IOBD                   | 9        | 57            | 16                 
|   IOBR                   | 3        | 12            | 25                 
|   IOBS                   | 31       | 157           | 20                 
| Use of IOCKDIV           | 0        | 16            | 0                  
| Use of IOCKDLY           | 0        | 32            | 0                  
| Use of IOCKGATE          | 0        | 16            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                  
| Use of IOL               | 43       | 308           | 14                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 4             | 25                 
| Use of PREGMUX_TEST      | 0        | 4             | 0                  
| Use of RCKB              | 0        | 16            | 0                  
|  RCKB dataused           | 0        | 16            | 0                  
| Use of RCKBMUX_TEST      | 0        | 8             | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 4        | 30            | 14                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 8             | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'top_module' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:23s
Action pnr: CPU time elapsed is 0h:0m:14s
Action pnr: Process CPU time elapsed is 0h:0m:15s
Current time: Sun Jun 30 01:42:06 2024
Action pnr: Peak memory pool usage is 818 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:50s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:21s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:22s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sun Jun 30 01:42:07 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'spi_data_ready_obuf/opit_1_OL/SYSCLK' (gopOBUFIOLQ.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[2]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_spi_drive/next_state[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'Sa_hold' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_otr_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'en_force_trig' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_data_ready' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_miso' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'state_change_flag' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_force_trig' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_run' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_single' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_cs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_mosi' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'trigger' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:4s
Action report_timing: Process CPU time elapsed is 0h:0m:4s
Current time: Sun Jun 30 01:42:13 2024
Action report_timing: Peak memory pool usage is 866 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:57s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:25s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:26s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sun Jun 30 01:42:13 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.359375 sec.
Generating architecture configuration.
The bitstream file is "D:/pango/MyProject/oscillosope/prj/generate_bitstream/top_module.sbit"
Generate programming file takes 4.203125 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:9s
Action gen_bit_stream: CPU time elapsed is 0h:0m:7s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:7s
Current time: Sun Jun 30 01:42:21 2024
Action gen_bit_stream: Peak memory pool usage is 429 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:1m:6s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:32s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:33s
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
C: Flow-2006: Fic file modified: "D:/pango/MyProject/oscillosope/prj/synthesize/top_module_syn.fic". 
Process exit normally.


Process "Compile" started.
Current time: Sun Jun 30 02:01:16 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
License checkout: fabric_ads from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
W: Flow-4058: The device information PGL25G-6FBG256 of IP 'D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.idf' is not the same as the current project.
W: Flow-4058: The device information PGL25G-6FBG256 of IP 'D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.idf' is not the same as the current project.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/adc_rd.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/adc_rd.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 1)] Analyzing module adc_rd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/adc_rd.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/data_packing.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/data_packing.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/data_packing.v(line number: 1)] Analyzing module data_packing (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/data_packing.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/encoder_drive.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/encoder_drive.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Analyzing module encoder_drive (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/encoder_drive.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 1)] Analyzing module f_Sa_control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_rd.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/fifo_rd.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/fifo_rd.v(line number: 1)] Analyzing module fifo_rd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_rd.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_wr.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/fifo_wr.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 1)] Analyzing module fifo_wr (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/fifo_wr.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/ip_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/ip_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 1)] Analyzing module ip_fifo (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/ip_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/key_debounce.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/key_debounce.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Analyzing module key_debounce (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/key_debounce.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 1)] Analyzing module spi_drive (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/state_control.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/state_control.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 1)] Analyzing module state_control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/state_control.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/top_module.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/top_module.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 1)] Analyzing module top_module (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/top_module.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/force_trig.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/force_trig.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/force_trig.v(line number: 1)] Analyzing module force_trig (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/force_trig.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_measure.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/f_measure.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 1)] Analyzing module f_measure (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/f_measure.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/divider_32.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/divider_32.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 1)] Analyzing module divider_32 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/divider_32.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/output_shaping.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/rtl/output_shaping.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/rtl/output_shaping.v(line number: 1)] Analyzing module output_shaping (library work)
W: Verilog-2015: [D:/pango/MyProject/oscillosope/rtl/output_shaping.v(line number: 9)] gate_set is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/rtl/output_shaping.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Analyzing module ipml_fifo_ctrl_v1_4_async_fifo (library work)
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 52)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 54)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 65)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 67)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Analyzing module ipml_sdpram_v1_6_async_fifo (library work)
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 306)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 307)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 310)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 314)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 318)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 322)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 326)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 327)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 330)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 331)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 334)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 335)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 338)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 339)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 342)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 343)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 346)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 347)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 350)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 351)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 354)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 355)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 358)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 359)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 362)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 363)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 366)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 367)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 371)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 372)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 375)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 376)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 380)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 381)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 384)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 385)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 388)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 389)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 392)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 393)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 402)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 403)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 407)] Ignore 'system task' $finish
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 412)] Ignore 'system task' $display
W: Verilog-2008: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 413)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Analyzing module ipml_fifo_v1_7_async_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v
I: Verilog-0001: Analyzing file D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v
I: Verilog-0002: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Analyzing module async_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/pango/MyProject/oscillosope/prj} D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v successfully.
I: Module "top_module" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.459s wall, 0.000s user + 0.016s system = 0.016s CPU (1.1%)

Start rtl-elaborate.
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 1)] Elaborating module top_module
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 59)] Elaborating instance u_output_shaping
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/output_shaping.v(line number: 1)] Elaborating module output_shaping
I: Module instance {top_module/u_output_shaping} parameter value:
    gate_set_max = 32'b00000000000000000000000000000101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 67)] Elaborating instance u_f_measure
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 1)] Elaborating module f_measure
I: Module instance {top_module/u_f_measure} parameter value:
    F_STANDARD = 32'b00001110111001101011001010000000
    en_pulse_max = 32'b00000111011100110101100101000000
    gate_set_max = 32'b00000011101110011010110010100000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/f_measure.v(line number: 150)] Elaborating instance u_divider_32
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/divider_32.v(line number: 1)] Elaborating module divider_32
I: Module instance {top_module/u_f_measure/u_divider_32} parameter value:
    div_max = 32'b00000000000000000000000000100000
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 67)] Width mismatch between port f_st_re_div_32 and signal bound to it for instantiated module f_measure
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 75)] Elaborating instance u_force_trig
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/force_trig.v(line number: 1)] Elaborating module force_trig
I: Module instance {top_module/u_force_trig} parameter value:
    TIME_500ms = 5'b00000
    TIME_200ms = 5'b00001
    TIME_100ms = 5'b00010
    TIME_50ms = 5'b00011
    TIME_20ms = 5'b00100
    TIME_10ms = 5'b00101
    TIME_5ms = 5'b00110
    TIME_2ms = 5'b00111
    TIME_1ms = 5'b01000
    TIME_500us = 5'b01001
    TIME_200us = 5'b01010
    TIME_100us = 5'b01011
    TIME_50us = 5'b01100
    TIME_20us = 5'b01101
    TIME_10us = 5'b01110
    TIME_5us = 5'b01111
    TIME_2us = 5'b10000
    TIME_1us = 5'b10001
    TIME_500ns = 5'b10010
    TIME_200ns = 5'b10011
    TIME_100ns = 5'b10100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 85)] Elaborating instance u_ip_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 1)] Elaborating module ip_fifo
I: Module instance {top_module/u_ip_fifo} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    RUN = 2'b00
    SINGLE = 2'b01
    PAUSE = 2'b10
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Elaborating instance u_async_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 16)] Elaborating module async_fifo
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/async_fifo.v(line number: 162)] Elaborating instance U_ipml_fifo_async_fifo
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 23)] Elaborating module ipml_fifo_v1_7_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 91)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 18)] Elaborating module ipml_sdpram_v1_6_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010010
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 467)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 479)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 480)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 615)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 675)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 676)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 677)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 679)] Case condition never applies
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_sdpram_v1_6_async_fifo.v(line number: 844)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_v1_7_async_fifo.v(line number: 119)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 22)] Elaborating module ipml_fifo_ctrl_v1_4_async_fifo
I: Module instance {top_module/u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000001111111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
W: Verilog-2039: [D:/pango/MyProject/oscillosope/prj/ipcore/async_fifo/rtl/ipml_fifo_ctrl_v1_4_async_fifo.v(line number: 201)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Width mismatch between port wr_data and signal bound to it for instantiated module async_fifo
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 148)] Width mismatch between port rd_data and signal bound to it for instantiated module async_fifo
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 166)] Elaborating instance u_fifo_wr
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 1)] Elaborating module fifo_wr
I: Module instance {top_module/u_ip_fifo/u_fifo_wr} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
W: Verilog-2019: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 166)] Width mismatch between port fifo_wr_data and signal bound to it for instantiated module fifo_wr
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 182)] Elaborating instance u_fifo_rd
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/fifo_rd.v(line number: 1)] Elaborating module fifo_rd
I: Module instance {top_module/u_ip_fifo/u_fifo_rd} parameter value:
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    FIFO_IDLE = 3'b000
    WR_200x2_1 = 3'b001
    WR_RD_LOOP = 3'b010
    WR_200x2_2 = 3'b011
    RD_400x2 = 3'b100
    RD_CLEAR = 3'b101
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 105)] Elaborating instance u_adc_rd
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 1)] Elaborating module adc_rd
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 58)] Elaborating instance u_data_packing
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/data_packing.v(line number: 1)] Elaborating module data_packing
I: Module instance {top_module/u_adc_rd/u_data_packing} parameter value:
    REAL_SIGN_H = 3'b000
    REAL_SIGN_L = 3'b111
    EQUI_SIGN_H = 3'b000
    EQUI_SIGN_L = 3'b000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/adc_rd.v(line number: 71)] Elaborating instance u_f_Sa_control
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 1)] Elaborating module f_Sa_control
I: Module instance {top_module/u_adc_rd/u_f_Sa_control} parameter value:
    ADC_F = 32'b00001011111010111100001000000000
    REAL_F_MIN = 32'b00000000000000000000000000101000
    REAL_F_DIV = 32'b00000000010011000100101101000000
    EQUI_F_MAX = 32'b00000000000011110100001001000000
    EQUI_F_DIV = 32'b00000000000000000000000011001000
    TIME_500ms = 5'b00000
    TIME_200ms = 5'b00001
    TIME_100ms = 5'b00010
    TIME_50ms = 5'b00011
    TIME_20ms = 5'b00100
    TIME_10ms = 5'b00101
    TIME_5ms = 5'b00110
    TIME_2ms = 5'b00111
    TIME_1ms = 5'b01000
    TIME_500us = 5'b01001
    TIME_200us = 5'b01010
    TIME_100us = 5'b01011
    TIME_50us = 5'b01100
    TIME_20us = 5'b01101
    TIME_10us = 5'b01110
    TIME_5us = 5'b01111
    TIME_2us = 5'b10000
    TIME_1us = 5'b10001
    TIME_500ns = 5'b10010
    TIME_200ns = 5'b10011
    TIME_100ns = 5'b10100
W: Verilog-2042: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 116)] real 1999999.000000 rounded to int 1999999, which maybe cause simulation mismatch
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 126)] Elaborating instance u_spi_drive
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 1)] Elaborating module spi_drive
I: Module instance {top_module/u_spi_drive} parameter value:
    IDLE = 32'b00000000000000000000000000000000
    TRANSFORM = 32'b00000000000000000000000000000001
    DATA_LEN = 32'b00000000000000000000000000001000
    POINT_NUM = 32'b00000000000000000000000000001010
    DATA_NUM = 32'b00000000000000000000000000010100
    DATA_BIT_TOTAL = 32'b00000000000000000000000010100000
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 139)] Elaborating instance u_state_control
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 1)] Elaborating module state_control
I: Module instance {top_module/u_state_control} parameter value:
    RUN = 2'b00
    SINGLE = 2'b01
    PAUSE = 2'b10
    TIME_STATE_MAX = 5'b10100
    TIME_STATE_MIN = 5'b00011
    AMPL_STATE_MAX = 4'b1000
    AMPL_STATE_MIN = 4'b0001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 78)] Elaborating instance u_key_debounce_single
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_single} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 86)] Elaborating instance u_key_debounce_run
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_run} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 183)] Elaborating instance u_encoder_drive_time
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Elaborating module encoder_drive
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 252)] Elaborating instance u_encoder_drive_ampl
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/encoder_drive.v(line number: 1)] Elaborating module encoder_drive
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/state_control.v(line number: 280)] Elaborating instance u_key_debounce_force_trig
I: Verilog-0003: [D:/pango/MyProject/oscillosope/rtl/key_debounce.v(line number: 1)] Elaborating module key_debounce
I: Module instance {top_module/u_state_control/u_key_debounce_force_trig} parameter value:
    CNT_MAX = 20'b00000000000000011001
I: Verilog-0004: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 163)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 232)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 119)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 140)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/pango/MyProject/oscillosope/prj/ipcore/pll_clk/pll_clk.v(line number: 141)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2036: [D:/pango/MyProject/oscillosope/rtl/top_module.v(line number: 105)] Net ad_otr_1 connected to input port of module instance top_module.u_adc_rd has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.047s wall, 0.047s user + 0.000s system = 0.047s CPU (99.3%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.040s wall, 0.031s user + 0.000s system = 0.031s CPU (78.6%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/my_spi_drive.v(line number: 33)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 41)] Latch is generated for signal next_state, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/pango/MyProject/oscillosope/rtl/ip_fifo.v(line number: 15)] Latch is generated for signal spi_data_ready, possible missing assignment in an if or case statement.
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 9)] Feedback mux created for signal 'Sa_clk'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/f_Sa_control.v(line number: 12)] Feedback mux created for signal 'time_state0'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [D:/pango/MyProject/oscillosope/rtl/fifo_wr.v(line number: 12)] Feedback mux created for signal 'fifo_wr_data'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
I: Removed inst spi_clk3 that is redundant to spi_clk1.
I: Removed inst spi_clk2 that is redundant to spi_clk0.
Executing : rtl-infer successfully. Time elapsed: 0.520s wall, 0.359s user + 0.125s system = 0.484s CPU (93.2%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.006s wall, 0.031s user + 0.000s system = 0.031s CPU (487.1%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.042s wall, 0.031s user + 0.000s system = 0.031s CPU (75.1%)

Start FSM inference.
I: FSM meas_state_fsm[1:0] inferred.
FSM meas_state_fsm[1:0] STG:
Number of reachable states: 3
Input nets: key_filter_run_neg key_filter_single_neg 
S0(00)-->S0(00): 00
S1(01)-->S1(01): 0x
S0(00)-->S2(10): 1x
S1(01)-->S2(10): 1x
S2(10)-->S0(00): 1x
S2(10)-->S2(10): 00
S0(00)-->S1(01): 01
S2(10)-->S1(01): 01

Executing : FSM inference successfully. Time elapsed: 0.013s wall, 0.016s user + 0.000s system = 0.016s CPU (122.0%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N76 (bmsWIDEMUX).
I: Constant propagation done on N65 (bmsPMUX).
I: Constant propagation done on N191_1 (bmsPMUX).
I: Constant propagation done on N203_1 (bmsPMUX).
I: Constant propagation done on N215_2 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N97 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N3204_1 (bmsWIDEMUX).
I: Constant propagation done on N2536 (bmsWIDEMUX).
I: Constant propagation done on N2156 (bmsWIDEMUX).
I: Constant propagation done on N2953 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.070s wall, 0.047s user + 0.016s system = 0.062s CPU (88.7%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Sun Jun 30 02:01:20 2024
Action compile: Peak memory pool usage is 146 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:5s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Sun Jun 30 02:01:20 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
License checkout: fabric_ads from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77795

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 111)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 118)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 153)] | Port time_state[0] has been placed at location U13, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 174)] | Port spi_miso has been placed at location R5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 248)] | Port spi_mosi has been placed at location T5, whose type is share pin.
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/oscillosope.fdc(line number: 258)] | Port state_change_flag has been placed at location R8, whose type is share pin.
Constraint check end.

C: SDC-2025: Clock source 'n:u_spi_drive/N297' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ip_fifo/N159' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ip_fifo/N166' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name top_module|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top_module|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top_module|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top_module|sys_clk successfully.
C: SDC-2025: Clock source 'n:u_pll_clk/clkout1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1 successfully.
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 successfully.
C: SDC-2025: Clock source 'n:u_pll_clk/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0 successfully.
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 successfully.
Start pre-mapping.
I: Removed bmsMULT inst N808 that is redundant to N621
I: Removed bmsMULT inst N995 that is redundant to N621
I: Removed bmsMULT inst N434 that is redundant to N247
I: Constant propagation done on u_adc_rd/u_f_Sa_control/N3207 (bmsWIDEMUX).
I: Constant propagation done on u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Encoding type of FSM 'meas_state_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'meas_state_fsm[1:0]':
I: from  u_state_control/meas_state[1] u_state_control/meas_state[0]
I: to  u_state_control/meas_state_reg[2] u_state_control/meas_state_reg[1] u_state_control/meas_state_reg[0]
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Constant propagation done on u_state_control/N216 (bmsREDOR).
I: Constant propagation done on u_state_control/meas_state_fsm[1:0]_10 (bmsREDOR).
W: Removed bmsWIDEDFFCPE inst ad_data_H_1[7:0] at 5 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_data_packing/ad_data_H_1[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst Sa_cd_max[23:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/Sa_cd_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst clk_max[23:0] at 1 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/clk_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst dclk_max[23:0] at 15 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/dclk_max[23:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst point_max[7:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/point_max[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst round_max[7:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_adc_rd/u_f_Sa_control/round_max[7:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFRSE inst fifo_wr_data[9:0] at 8 that is stuck at constant 0.
Executing : pre-mapping successfully. Time elapsed: 0.127s wall, 0.031s user + 0.000s system = 0.031s CPU (24.6%)

Start mod-gen.
W: Public-4008: Instance 'u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsLT inst u_ip_fifo/u_fifo_rd/N4 that is redundant to u_ip_fifo/N82
I: Removed bmsLT inst u_ip_fifo/u_fifo_wr/N4 that is redundant to u_ip_fifo/N53
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_single/cnt[19:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_force_trig/cnt[19:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_state_control/u_key_debounce_run/cnt[19:0] at 5 that is stuck at constant 0.
W: Public-4008: Instance 'u_spi_drive/next_state[2]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/next_state[3]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Removed GTP_DLATCH inst u_spi_drive/next_state[1] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_spi_drive/current_state[3:0] at 1 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.377s wall, 0.250s user + 0.031s system = 0.281s CPU (74.6%)

Start logic-optimization.
W: Removed bmsWIDEDFFCPE inst u_output_shaping/gate_set_cnt[3:0] at 3 that is stuck at constant 0.
Executing : logic-optimization successfully. Time elapsed: 0.645s wall, 0.531s user + 0.031s system = 0.562s CPU (87.2%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_force_trig/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_run/cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_H_1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_L_1[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_data_packing/ad_data_L_1[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/Sa_cd_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/clk_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/dclk_max[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/point_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_adc_rd/u_f_Sa_control/round_max[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ip_fifo/u_fifo_wr/fifo_wr_data[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_output_shaping/gate_set_cnt[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/current_state[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/current_state[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/current_state[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_state_control/u_key_debounce_single/cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_CE inst u_adc_rd/u_f_Sa_control/round_max[2] that is redundant to u_adc_rd/u_f_Sa_control/point_max[2]
I: Removed GTP_DFF_CE inst u_adc_rd/u_f_Sa_control/round_max[4] that is redundant to u_adc_rd/u_f_Sa_control/point_max[4]
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.091s wall, 0.109s user + 0.000s system = 0.109s CPU (120.4%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 1.014s wall, 0.703s user + 0.000s system = 0.703s CPU (69.3%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.124s wall, 0.047s user + 0.000s system = 0.047s CPU (37.9%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.082s wall, 0.031s user + 0.000s system = 0.031s CPU (38.3%)

W: Unable to honor max fanout constraint for gtp_inv driven net N4_1
W: Unable to honor max fanout constraint for gtp_inv driven net N4_1

Cell Usage:
GTP_APM_E1 (SIMD)           1 use
GTP_DFF_C                   226 uses
GTP_DFF_CE                  575 uses
GTP_DFF_E                    12 uses
GTP_DFF_P                    12 uses
GTP_DFF_PE                    4 uses
GTP_DLATCH                    4 uses
GTP_DLATCH_C                  1 use
GTP_DRM18K                    1 use
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT2                    109 uses
GTP_LUT3                    136 uses
GTP_LUT4                    101 uses
GTP_LUT5                    242 uses
GTP_LUT5CARRY               558 uses
GTP_LUT5M                   112 uses
GTP_PLL_E3                    1 use
GTP_ROM32X1                  25 uses

I/O ports: 43
GTP_INBUF                  23 uses
GTP_OUTBUF                 20 uses

Mapping Summary:
Total LUTs: 1283 of 22560 (5.69%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 1283
Total Registers: 829 of 33840 (2.45%)
Total Latches: 5

DRM18K:
Total DRM18K = 1.0 of 60 (1.67%)

APMs:
Total APMs = 0.50 of 40 (1.25%)

Total I/O ports = 43 of 226 (19.03%)


Overview of Control Sets:

Number of unique control sets : 39

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 5        | 1                 4
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 6        | 1                 5
  [6, 8)      | 1        | 1                 0
  [8, 10)     | 4        | 0                 4
  [10, 12)    | 6        | 0                 6
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 16       | 0                 16
--------------------------------------------------------------
  The maximum fanout: 229
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                238
  NO              YES               NO                 0
  YES             NO                NO                 12
  YES             NO                YES                579
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              4
  NO             YES             1
  YES            NO              0
  YES            YES             0
************************************************

Design 'top_module' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[30]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[29]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[28]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[27]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[26]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[25]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[24]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6[31]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
Saving design to top_module_syn.vm
W: Public-4008: Instance 'u_f_measure/trigger1' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trigger0' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_div_pulse' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_div_pulse_delay' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[16]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[18]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[20]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[21]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[22]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[23]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[24]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/en_pulse_cnt[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[32]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[33]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[34]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[35]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[36]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[37]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[38]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[39]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[40]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[41]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[42]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[43]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[44]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[45]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[46]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[47]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[48]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[49]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[50]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[51]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[52]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[53]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[54]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[55]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[56]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[57]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[58]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[59]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[60]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[61]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[62]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/frequence_64[63]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[16]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[18]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[20]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[21]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[22]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[23]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[24]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[28]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[30]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_real_cnt[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/gate_set_cnt[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/trig_cnt[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/botton_number0[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_cnt[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/div_state' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result0[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/result[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[32]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[33]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[34]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[35]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[36]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[37]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[38]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[39]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[40]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[41]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[42]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[43]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[44]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[45]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[46]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[47]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[48]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[49]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[50]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[51]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[52]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[53]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[54]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[55]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[56]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[57]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[58]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[59]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[60]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[61]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[62]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_f_measure/u_divider_32/top_number0[63]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock top_module|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[2]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/spi_data_ready/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_spi_drive/next_state[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'Sa_hold' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_otr_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'en_force_trig' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_data_ready' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_miso' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'state_change_flag' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_force_trig' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_run' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_single' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_cs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_mosi' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'trigger' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:7s
Action synthesize: CPU time elapsed is 0h:0m:4s
Action synthesize: Process CPU time elapsed is 0h:0m:4s
Current time: Sun Jun 30 02:01:26 2024
Action synthesize: Peak memory pool usage is 292 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:12s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:5s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:5s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sun Jun 30 02:01:26 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77795

License checkout: fabric_inserter from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
E: Flow-0127: Process exits abnormally.
C: Flow-2006: Fic file modified: "D:/pango/MyProject/oscillosope/prj/synthesize/top_module_syn.fic". 
Process exit normally.


Process "Device Map" started.
Current time: Sun Jun 30 02:04:19 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77795

License checkout: fabric_inserter from D:\pango\PDS_2022.2-SP4.2-ads\license\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
Flattening design 'top_module'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'u_spi_drive/r_data[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_spi_drive/r_data[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net clk_250m in design, driver pin CLKOUT0(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_adc_rd/ad_clk_10).
I: The instance clkbufg_5(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_6(GTP_CLKBUFG) has been inserted on the net clk_200m in design, driver pin CLKOUT1(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_adc_rd/u_f_Sa_control/N247).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_f_measure/N28_2_1/gateop, insts:26.
I: Infer CARRY group, base inst: u_f_measure/N44_1_1/gateop, insts:25.
I: Infer CARRY group, base inst: u_f_measure/N63_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_f_measure/N65_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_force_trig/N9_1.fsub_1/gateop, insts:25.
I: Infer CARRY group, base inst: u_force_trig/N10.lt_0/gateop, insts:15.
I: Infer CARRY group, base inst: u_force_trig/N18.lt_0/gateop, insts:14.
I: Infer CARRY group, base inst: u_force_trig/N22_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_spi_drive/N100_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_state_control/N2.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_state_control/N5.eq_0/gateop, insts:2.
I: Infer CARRY group, base inst: u_state_control/N191_10_1/gateop, insts:4.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N11.eq_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N25.lt_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N32_1_1/gateop, insts:23.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N33.eq_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N272.lt_0/gateop, insts:10.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N287_1_1/gateop, insts:23.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N299_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N300.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N301.eq_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N337_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N358_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N364.lt_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N366.lt_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N384_1_0/gateop, insts:24.
I: Infer CARRY group, base inst: u_adc_rd/u_f_Sa_control/N621_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_f_measure/u_divider_32/N20.lt_0/gateop, insts:32.
I: Infer CARRY group, base inst: u_f_measure/u_divider_32/N30_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_f_measure/u_divider_32/N41.fsub_0/gateop, insts:65.
I: Infer CARRY group, base inst: u_ip_fifo/u_fifo_rd/N25_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_ip_fifo/u_fifo_wr/N22_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N302_1_0/gateop, insts:14.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N321_1.fsub_1/gateop, insts:13.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N354_1_1/gateop, insts:13.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N363_1_1/gateop, insts:13.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:13.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N196_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N2_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N79_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N157.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N160.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N322_5.fsub_1/gateop, insts:11.
I: INST: "spi_data_ready_obuf/opit_1" has been packed in IOL "u_ip_fifo/spi_data_ready/opit_0" success.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0.5      | 40            | 2                  
| IOCKDLY               | 0        | 32            | 0                  
| FF                    | 1696     | 33840         | 6                  
| LUT                   | 2083     | 22560         | 10                 
| Distributed RAM       | 0        | 7568          | 0                  
| DLL                   | 0        | 8             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 44       | 60            | 74                 
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 43       | 226           | 20                 
| IOCKDIV               | 0        | 16            | 0                  
| IOCKGATE              | 0        | 16            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 4             | 25                 
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 4        | 30            | 14                 
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.23 sec.

Design 'top_module' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:17s
Action dev_map: CPU time elapsed is 0h:0m:2s
Action dev_map: Process CPU time elapsed is 0h:0m:2s
Current time: Sun Jun 30 02:04:35 2024
Action dev_map: Peak memory pool usage is 250 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:29s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:7s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:7s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sun Jun 30 02:04:35 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {Sa_hold} LOC=T2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {Sa_hold} LOC=T2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[0]} LOC=V6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[0]} LOC=V6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[1]} LOC=N11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[1]} LOC=N11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[2]} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[2]} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ampl_state[3]} LOC=V8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ampl_state[3]} LOC=V8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {en_force_trig} LOC=P8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {en_force_trig} LOC=P8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {meas_state[0]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 13)] | Port meas_state[0] has been placed at location T8, whose type is share pin.
Executing : def_port {meas_state[0]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {meas_state[1]} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 14)] | Port meas_state[1] has been placed at location V13, whose type is share pin.
Executing : def_port {meas_state[1]} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_data_ready} LOC=N7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {spi_data_ready} LOC=N7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi_miso} LOC=R5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 16)] | Port spi_miso has been placed at location R5, whose type is share pin.
Executing : def_port {spi_miso} LOC=R5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {state_change_flag} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 17)] | Port state_change_flag has been placed at location R8, whose type is share pin.
Executing : def_port {state_change_flag} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[0]} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 18)] | Port time_state[0] has been placed at location U13, whose type is share pin.
Executing : def_port {time_state[0]} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[1]} LOC=T6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[1]} LOC=T6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[2]} LOC=M11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[2]} LOC=M11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[3]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[3]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {time_state[4]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {time_state[4]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {adc_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_clk_ampl} LOC=M1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_clk_ampl} LOC=M1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_clk_time} LOC=U1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_clk_time} LOC=U1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_dt_ampl} LOC=M3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_dt_ampl} LOC=M3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_dt_time} LOC=U2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {enc_dt_time} LOC=U2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {enc_sw_ampl} LOC=T1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 37)] Object 'enc_sw_ampl' is dangling, which has no connection. it will be ignored.
Executing : def_port {enc_sw_ampl} LOC=T1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {enc_sw_time} LOC=P1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 38)] Object 'enc_sw_time' is dangling, which has no connection. it will be ignored.
Executing : def_port {enc_sw_time} LOC=P1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {key_auto} LOC=M5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 39)] Object 'key_auto' is dangling, which has no connection. it will be ignored.
Executing : def_port {key_auto} LOC=M5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {key_force_trig} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_force_trig} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_run} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_run} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_single} LOC=L6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_single} LOC=L6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_clk} LOC=N6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi_clk} LOC=N6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_cs} LOC=P7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {spi_cs} LOC=P7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {spi_mosi} LOC=T5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf(line number: 45)] | Port spi_mosi has been placed at location T5, whose type is share pin.
Executing : def_port {spi_mosi} LOC=T5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 NONE=TRUE
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 NONE=TRUE successfully
Executing : def_port {trigger} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {trigger} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_122_55.
Phase 1.1 1st GP placement started.
Design Utilization : 10%.
First map gop timing takes 0.20 sec
Worst slack after clock region global placement is 17299
Wirelength after clock region global placement is 15238 and checksum is 4143AAE5F9558ED3.
1st GP placement takes 2.14 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_56_112.
Mapping instance clkbufg_4/gopclkbufg to USCM_56_113.
Mapping instance clkbufg_6/gopclkbufg to USCM_56_114.
Mapping instance clkbufg_5/gopclkbufg to USCM_56_115.
Clock placement takes 0.14 sec.

Wirelength after Pre Global Placement is 15238 and checksum is 4143AAE5F9558ED3.
Pre global placement takes 2.41 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst Sa_hold_obuf/opit_1 on IOL_7_49.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_141.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_118.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_7_150.
Placed fixed group with base inst ad_otr_1_obuf/opit_1 on IOL_7_117.
Placed fixed group with base inst adc_data_1_ibuf[0]/opit_1 on IOL_7_113.
Placed fixed group with base inst adc_data_1_ibuf[1]/opit_1 on IOL_7_114.
Placed fixed group with base inst adc_data_1_ibuf[2]/opit_1 on IOL_7_201.
Placed fixed group with base inst adc_data_1_ibuf[3]/opit_1 on IOL_7_202.
Placed fixed group with base inst adc_data_1_ibuf[4]/opit_1 on IOL_7_145.
Placed fixed group with base inst adc_data_1_ibuf[5]/opit_1 on IOL_7_146.
Placed fixed group with base inst adc_data_1_ibuf[6]/opit_1 on IOL_7_169.
Placed fixed group with base inst adc_data_1_ibuf[7]/opit_1 on IOL_7_170.
Placed fixed group with base inst adc_data_1_ibuf[8]/opit_1 on IOL_7_105.
Placed fixed group with base inst adc_data_1_ibuf[9]/opit_1 on IOL_7_106.
Placed fixed group with base inst ampl_state_obuf[0]/opit_1 on IOL_95_5.
Placed fixed group with base inst ampl_state_obuf[1]/opit_1 on IOL_195_5.
Placed fixed group with base inst ampl_state_obuf[2]/opit_1 on IOL_183_5.
Placed fixed group with base inst ampl_state_obuf[3]/opit_1 on IOL_123_5.
Placed fixed group with base inst en_force_trig_obuf/opit_1 on IOL_99_5.
Placed fixed group with base inst enc_clk_ampl_ibuf/opit_1 on IOL_7_82.
Placed fixed group with base inst enc_clk_time_ibuf/opit_1 on IOL_7_46.
Placed fixed group with base inst enc_dt_ampl_ibuf/opit_1 on IOL_7_81.
Placed fixed group with base inst enc_dt_time_ibuf/opit_1 on IOL_7_45.
Placed fixed group with base inst key_force_trig_ibuf/opit_1 on IOL_7_14.
Placed fixed group with base inst key_run_ibuf/opit_1 on IOL_7_13.
Placed fixed group with base inst key_single_ibuf/opit_1 on IOL_7_41.
Placed fixed group with base inst meas_state_obuf[0]/opit_1 on IOL_135_5.
Placed fixed group with base inst meas_state_obuf[1]/opit_1 on IOL_199_5.
Placed fixed group with base inst spi_clk_ibuf/opit_1 on IOL_83_6.
Placed fixed group with base inst spi_cs_ibuf/opit_1 on IOL_83_5.
Placed fixed group with base inst spi_data_ready_obuf/opit_1_OL on IOL_99_6.
Placed fixed group with base inst spi_miso_obuf/opit_1 on IOL_79_6.
Placed fixed group with base inst spi_mosi_ibuf/opit_1 on IOL_79_5.
Placed fixed group with base inst state_change_flag_obuf/opit_1 on IOL_135_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_131_5.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_19_249.
Placed fixed group with base inst time_state_obuf[0]/opit_1 on IOL_199_6.
Placed fixed group with base inst time_state_obuf[1]/opit_1 on IOL_95_6.
Placed fixed group with base inst time_state_obuf[2]/opit_1 on IOL_195_6.
Placed fixed group with base inst time_state_obuf[3]/opit_1 on IOL_183_6.
Placed fixed group with base inst time_state_obuf[4]/opit_1 on IOL_123_6.
Placed fixed group with base inst trigger_ibuf/opit_1 on IOL_7_53.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_56_112.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_56_113.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_56_115.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_56_114.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_122_55.
Placed fixed instance BKCL_auto_0 on BKCL_138_253.
Placed fixed instance BKCL_auto_1 on BKCL_138_1.
Placed fixed instance BKCL_auto_2 on BKCL_1_144.
Fixed placement takes 0.05 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 13790.
	4 iterations finished.
	Final slack 17535.
Super clustering done.
Design Utilization : 10%.
Worst slack after global placement is 18034
2nd GP placement takes 0.33 sec.

Wirelength after global placement is 15337 and checksum is 97E5FDCB6213E918.
Global placement takes 0.39 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 17007 and checksum is E815283406A38AEB.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 13790.
	4 iterations finished.
	Final slack 17535.
Super clustering done.
Design Utilization : 10%.
Worst slack after post global placement is 20068
3rd GP placement takes 0.28 sec.

Wirelength after post global placement is 16015 and checksum is 5E9216A9A9642DCE.
Post global placement takes 0.31 sec.

Phase 4 Legalization started.
The average distance in LP is 0.285639.
Wirelength after legalization is 18732 and checksum is E8D94D39B8277C15.
Legalization takes 0.08 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 18201.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 18732 and checksum is E8D94D39B8277C15.
Phase 5.2 DP placement started.
Legalized cost 18201.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.03 sec.

Wirelength after detailed placement is 18732 and checksum is E8D94D39B8277C15.
Timing-driven detailed placement takes 0.06 sec.

Worst slack is 18201, TNS after placement is 0.
Placement done.
Total placement takes 3.83 sec.
Finished placement.

Routing started.
Building routing graph takes 0.78 sec.
Worst slack is 18201, TNS before global route is 0.
Processing design graph takes 0.36 sec.
Total memory for routing:
	65.329309 M.
Total nets for routing : 3617.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 64 nets, it takes 0.02 sec.
Unrouted nets 112 at the end of iteration 0.
Unrouted nets 82 at the end of iteration 1.
Unrouted nets 59 at the end of iteration 2.
Unrouted nets 32 at the end of iteration 3.
Unrouted nets 28 at the end of iteration 4.
Unrouted nets 29 at the end of iteration 5.
Unrouted nets 19 at the end of iteration 6.
Unrouted nets 20 at the end of iteration 7.
Unrouted nets 18 at the end of iteration 8.
Unrouted nets 10 at the end of iteration 9.
Unrouted nets 9 at the end of iteration 10.
Unrouted nets 5 at the end of iteration 11.
Unrouted nets 3 at the end of iteration 12.
Unrouted nets 5 at the end of iteration 13.
Unrouted nets 4 at the end of iteration 14.
Unrouted nets 4 at the end of iteration 15.
Unrouted nets 4 at the end of iteration 16.
Unrouted nets 5 at the end of iteration 17.
Unrouted nets 6 at the end of iteration 18.
Unrouted nets 5 at the end of iteration 19.
Unrouted nets 6 at the end of iteration 20.
Unrouted nets 1 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 1 at the end of iteration 25.
Unrouted nets 1 at the end of iteration 26.
Unrouted nets 1 at the end of iteration 27.
Unrouted nets 1 at the end of iteration 28.
Unrouted nets 1 at the end of iteration 29.
Unrouted nets 1 at the end of iteration 30.
Unrouted nets 1 at the end of iteration 31.
Unrouted nets 1 at the end of iteration 32.
Unrouted nets 1 at the end of iteration 33.
Unrouted nets 1 at the end of iteration 34.
Unrouted nets 1 at the end of iteration 35.
Unrouted nets 0 at the end of iteration 36.
Global Routing step 2 processed 173 nets, it takes 1.84 sec.
Unrouted nets 43 at the end of iteration 0.
Unrouted nets 23 at the end of iteration 1.
Unrouted nets 23 at the end of iteration 2.
Unrouted nets 21 at the end of iteration 3.
Unrouted nets 24 at the end of iteration 4.
Unrouted nets 16 at the end of iteration 5.
Unrouted nets 16 at the end of iteration 6.
Unrouted nets 11 at the end of iteration 7.
Unrouted nets 10 at the end of iteration 8.
Unrouted nets 10 at the end of iteration 9.
Unrouted nets 11 at the end of iteration 10.
Unrouted nets 7 at the end of iteration 11.
Unrouted nets 9 at the end of iteration 12.
Unrouted nets 7 at the end of iteration 13.
Unrouted nets 7 at the end of iteration 14.
Unrouted nets 5 at the end of iteration 15.
Unrouted nets 3 at the end of iteration 16.
Unrouted nets 4 at the end of iteration 17.
Unrouted nets 0 at the end of iteration 18.
Global Routing step 3 processed 93 nets, it takes 1.62 sec.
Global routing takes 3.50 sec.
Total 4368 subnets.
    forward max bucket size 29490 , backward 144.
        Unrouted nets 2556 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.125000 sec.
    forward max bucket size 897 , backward 130.
        Unrouted nets 1729 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.406250 sec.
    forward max bucket size 884 , backward 255.
        Unrouted nets 1360 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.218750 sec.
    forward max bucket size 879 , backward 84.
        Unrouted nets 988 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.140625 sec.
    forward max bucket size 147 , backward 110.
        Unrouted nets 711 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.140625 sec.
    forward max bucket size 119 , backward 112.
        Unrouted nets 477 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.078125 sec.
    forward max bucket size 154 , backward 134.
        Unrouted nets 340 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.062500 sec.
    forward max bucket size 110 , backward 82.
        Unrouted nets 210 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.046875 sec.
    forward max bucket size 121 , backward 93.
        Unrouted nets 138 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.031250 sec.
    forward max bucket size 83 , backward 96.
        Unrouted nets 96 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 121 , backward 93.
        Unrouted nets 70 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.015625 sec.
    forward max bucket size 22 , backward 34.
        Unrouted nets 52 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.015625 sec.
    forward max bucket size 94 , backward 61.
        Unrouted nets 39 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.031250 sec.
    forward max bucket size 85 , backward 95.
        Unrouted nets 29 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 20.
        Unrouted nets 13 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 18.
        Unrouted nets 14 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 10.
        Unrouted nets 13 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.015625 sec.
    forward max bucket size 15 , backward 18.
        Unrouted nets 10 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.015625 sec.
    forward max bucket size 18 , backward 14.
        Unrouted nets 9 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 18.
        Unrouted nets 9 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 10.
        Unrouted nets 8 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 20.
        Unrouted nets 4 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 7.
        Unrouted nets 4 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.015625 sec.
    forward max bucket size 10 , backward 7.
        Unrouted nets 3 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 6.
        Unrouted nets 4 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.015625 sec.
    forward max bucket size 11 , backward 9.
        Unrouted nets 2 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 12.
        Unrouted nets 2 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 9.
        Unrouted nets 4 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 5.
        Unrouted nets 2 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 11.
        Unrouted nets 2 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.031250 sec.
    forward max bucket size 13 , backward 20.
        Unrouted nets 0 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.000000 sec.
Detailed routing takes 30 iterations
I: Design net u_ip_fifo/N166 is routed by general path.
C: Route-2036: The clock path from u_ip_fifo/N166/gateop:Z to spi_data_ready_obuf/opit_1_OL:SYSCLK is routed by SRB.
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_5/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 2.59 sec.
Start fix hold violation.
Build tmp routing results takes 0.03 sec.
Timing analysis takes 0.05 sec.
Hold violation fix iter 0 takes 0.02 sec, total_step_forward 96.
Incremental timing analysis takes 0.03 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.42 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.08 sec.
Used SRB routing arc is 33550.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 8.00 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0.5      | 40            | 2                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 491      | 3748          | 14                 
|   FF                     | 1168     | 22488         | 6                  
|   LUT                    | 1491     | 14992         | 10                 
|   LUT-FF pairs           | 552      | 14992         | 4                  
| Use of CLMS              | 207      | 1892          | 11                 
|   FF                     | 528      | 11352         | 5                  
|   LUT                    | 592      | 7568          | 8                  
|   LUT-FF pairs           | 242      | 7568          | 4                  
|   Distributed RAM        | 0        | 7568          | 0                  
| Use of CRYSTAL           | 0        | 4             | 0                  
| Use of DLL               | 0        | 8             | 0                  
| Use of DQSL              | 0        | 12            | 0                  
| Use of DRM               | 44       | 60            | 74                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 355      | 3480          | 11                 
| Use of IO                | 43       | 226           | 20                 
|   IOBD                   | 9        | 57            | 16                 
|   IOBR                   | 3        | 12            | 25                 
|   IOBS                   | 31       | 157           | 20                 
| Use of IOCKDIV           | 0        | 16            | 0                  
| Use of IOCKDLY           | 0        | 32            | 0                  
| Use of IOCKGATE          | 0        | 16            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                  
| Use of IOL               | 43       | 308           | 14                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 4             | 25                 
| Use of PREGMUX_TEST      | 0        | 4             | 0                  
| Use of RCKB              | 1        | 16            | 7                  
|  RCKB dataused           | 0        | 16            | 0                  
| Use of RCKBMUX_TEST      | 0        | 8             | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 4        | 30            | 14                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 8             | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'top_module' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:28s
Action pnr: CPU time elapsed is 0h:0m:19s
Action pnr: Process CPU time elapsed is 0h:0m:19s
Current time: Sun Jun 30 02:05:02 2024
Action pnr: Peak memory pool usage is 818 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:57s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:26s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:26s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sun Jun 30 02:05:03 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'spi_data_ready_obuf/opit_1_OL/SYSCLK' (gopOBUFIOLQ.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ip_fifo/next_state[2]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_spi_drive/next_state[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'Sa_hold' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_otr_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampl_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'en_force_trig' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'meas_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_data_ready' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_miso' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'state_change_flag' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'time_state[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_clk_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_ampl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'enc_dt_time' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_force_trig' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_run' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_single' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_cs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_mosi' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'trigger' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Sun Jun 30 02:05:09 2024
Action report_timing: Peak memory pool usage is 874 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:1m:4s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:31s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:31s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sun Jun 30 02:05:10 2024
Compiling architecture definition.
Analyzing project file 'D:/pango/MyProject/oscillosope/prj/oscillosope.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.531250 sec.
Generating architecture configuration.
The bitstream file is "D:/pango/MyProject/oscillosope/prj/generate_bitstream/top_module.sbit"
Generate programming file takes 6.531250 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:11s
Action gen_bit_stream: CPU time elapsed is 0h:0m:9s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:9s
Current time: Sun Jun 30 02:05:20 2024
Action gen_bit_stream: Peak memory pool usage is 431 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:1m:15s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:40s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:40s
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
