// Seed: 1337498181
module module_0 (
    input supply0 id_0
    , id_3,
    output wire id_1
);
  generate
    if (1) begin
      assign id_1 = 1;
      assign id_1 = id_0;
    end
  endgenerate
  id_4(
      .id_0(id_1), .id_1(id_3), .id_2(1)
  );
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input wor id_2,
    inout tri0 id_3,
    output supply1 id_4,
    input tri1 id_5,
    output logic id_6
);
  assign id_4 = 1;
  module_0(
      id_3, id_4
  );
  always repeat (1) id_6 <= 1;
endmodule
