/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [21:0] celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [17:0] celloutsig_0_25z;
  wire celloutsig_0_28z;
  reg [2:0] celloutsig_0_29z;
  reg [8:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_33z;
  wire [8:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [27:0] celloutsig_0_46z;
  reg [9:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [18:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [8:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [26:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [37:0] celloutsig_1_5z;
  reg [17:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = celloutsig_0_28z ? celloutsig_0_33z[1] : celloutsig_0_14z;
  assign celloutsig_1_4z = celloutsig_1_0z ? celloutsig_1_1z[18] : celloutsig_1_2z;
  assign celloutsig_0_3z = in_data[89] ^ in_data[14];
  assign celloutsig_1_0z = in_data[132] ^ in_data[126];
  assign celloutsig_0_12z = { celloutsig_0_7z[16:9], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_16z } & { celloutsig_0_11z[18:9], celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_15z = { celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_7z } / { 1'h1, celloutsig_1_3z[7:0] };
  assign celloutsig_0_23z = in_data[39:34] === { celloutsig_0_7z[17:14], celloutsig_0_16z, celloutsig_0_10z };
  assign celloutsig_0_24z = { celloutsig_0_13z[4:2], celloutsig_0_16z } <= celloutsig_0_15z[4:1];
  assign celloutsig_0_0z = ! in_data[21:7];
  assign celloutsig_1_13z = ! { celloutsig_1_3z[9:2], celloutsig_1_9z };
  assign celloutsig_0_10z = ! { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_2z = celloutsig_1_1z[19] & ~(celloutsig_1_1z[26]);
  assign celloutsig_0_28z = in_data[5] & ~(celloutsig_0_24z);
  assign celloutsig_0_34z = celloutsig_0_12z[7] ? { celloutsig_0_30z[7:1], 1'h1, celloutsig_0_31z } : { celloutsig_0_30z[8:1], celloutsig_0_23z };
  assign celloutsig_0_37z = celloutsig_0_36z ? { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_10z } : { celloutsig_0_30z[2:1], celloutsig_0_14z };
  assign celloutsig_0_46z = celloutsig_0_24z ? { celloutsig_0_7z[18:3], celloutsig_0_3z, 1'h1, celloutsig_0_8z, celloutsig_0_34z } : { celloutsig_0_13z[2:0], celloutsig_0_29z, celloutsig_0_23z, celloutsig_0_25z, celloutsig_0_37z };
  assign celloutsig_1_1z = celloutsig_1_0z ? { in_data[151:127], 2'h3 } : in_data[169:143];
  assign celloutsig_1_5z = celloutsig_1_3z[3] ? { in_data[144:123], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z[9:4], 1'h1, celloutsig_1_3z[2:0], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z } : { in_data[153:119], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_11z = celloutsig_0_3z ? { celloutsig_0_7z[13:12], celloutsig_0_7z, 1'h1 } : { celloutsig_0_7z[18:6], celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_13z = celloutsig_0_10z ? { celloutsig_0_11z[20:15], 2'h3, celloutsig_0_16z } : { in_data[23:17], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_7z = { in_data[88:85], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } | { in_data[26:9], celloutsig_0_10z };
  assign celloutsig_0_25z = { celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_20z } | { celloutsig_0_11z[10:0], celloutsig_0_15z, celloutsig_0_8z };
  assign celloutsig_0_14z = | { in_data[19:14], celloutsig_0_10z };
  assign celloutsig_1_10z = celloutsig_1_7z[3] & celloutsig_1_9z;
  assign celloutsig_1_14z = celloutsig_1_13z & celloutsig_1_6z[8];
  assign celloutsig_0_20z = celloutsig_0_4z & celloutsig_0_10z;
  assign celloutsig_1_9z = ^ celloutsig_1_1z[13:7];
  assign celloutsig_1_19z = ^ celloutsig_1_1z[20:16];
  assign celloutsig_0_8z = ^ { celloutsig_0_7z[10:1], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_15z = celloutsig_0_13z[8:3] << { celloutsig_0_7z[11:7], celloutsig_0_5z };
  assign celloutsig_0_33z = { celloutsig_0_19z[7:5], celloutsig_0_4z } - celloutsig_0_11z[20:17];
  assign celloutsig_1_7z = celloutsig_1_3z[6:0] - celloutsig_1_6z[6:0];
  assign celloutsig_1_18z = celloutsig_1_7z[3:0] - celloutsig_1_15z[6:3];
  assign celloutsig_0_19z = celloutsig_0_12z[11:0] - celloutsig_0_7z[14:3];
  assign celloutsig_0_31z = ~((celloutsig_0_0z & celloutsig_0_8z) | celloutsig_0_7z[18]);
  assign celloutsig_0_5z = ~((celloutsig_0_16z & celloutsig_0_4z) | celloutsig_0_16z);
  always_latch
    if (clkin_data[32]) celloutsig_0_30z = 9'h000;
    else if (celloutsig_1_19z) celloutsig_0_30z = { celloutsig_0_11z[21:20], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_10z };
  always_latch
    if (clkin_data[32]) celloutsig_0_47z = 10'h000;
    else if (celloutsig_1_19z) celloutsig_0_47z = { celloutsig_0_20z, celloutsig_0_13z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_3z = 10'h000;
    else if (!clkin_data[0]) celloutsig_1_3z = { in_data[114:106], celloutsig_1_2z };
  always_latch
    if (clkin_data[64]) celloutsig_1_6z = 18'h00000;
    else if (!clkin_data[0]) celloutsig_1_6z = { celloutsig_1_5z[29:14], celloutsig_1_2z, celloutsig_1_4z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_29z = 3'h0;
    else if (!celloutsig_1_19z) celloutsig_0_29z = { celloutsig_0_19z[5:4], celloutsig_0_20z };
  assign celloutsig_0_4z = ~((celloutsig_0_0z & celloutsig_0_0z) | (in_data[27] & celloutsig_0_16z));
  assign celloutsig_0_16z = ~((celloutsig_0_0z & celloutsig_0_0z) | (in_data[32] & celloutsig_0_0z));
  assign { out_data[131:128], out_data[96], out_data[59:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
