// Seed: 1401395370
module module_0 #(
    parameter id_1 = 32'd9,
    parameter id_3 = 32'd89
);
  wire  _id_1;
  logic id_2;
  assign id_2[id_1] = id_1;
  wire [1 : 1] _id_3, id_4;
  logic [-1 : id_3] id_5;
  ;
  wire id_6;
endmodule
module module_1 (
    output wor  id_0,
    input  wire id_1
);
  assign id_0 = (-1'b0);
  module_0 modCall_1 ();
  wire id_3;
endmodule
module module_2 #(
    parameter id_1  = 32'd6,
    parameter id_10 = 32'd16,
    parameter id_6  = 32'd18
) (
    output tri0 id_0,
    input  wand _id_1,
    input  tri0 id_2,
    input  wor  id_3
    , id_9,
    input  tri1 id_4
    , _id_10,
    input  wor  id_5,
    output wand _id_6,
    input  tri0 id_7
);
  logic [id_1  !=?  id_6 : -1 'b0] id_11;
  module_0 modCall_1 ();
  wire id_12;
  ;
  logic ["" : id_10] id_13;
  ;
  wire id_14;
  or primCall (id_0, id_11, id_2, id_3, id_4, id_5, id_7, id_9);
endmodule
