#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Mon Dec 16 20:43:45 2019
# Process ID: 27197
# Current directory: /home/masudalab/DeepCAEonFPGA
# Command line: vivado
# Log file: /home/masudalab/DeepCAEonFPGA/vivado.log
# Journal file: /home/masudalab/DeepCAEonFPGA/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/masudalab/DeepCAEonFPGA/HLx/HLx.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.c_mm2s_burst_size {8}] [get_bd_cells axi_dma_in]
endgroup
startgroup
set_property -dict [list CONFIG.c_s2mm_burst_size {8}] [get_bd_cells axi_dma_out]
endgroup
startgroup
endgroup
startgroup
endgroup
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC USER] [get_bd_cells axi_dma_out]
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width {64}] [get_bd_cells axi_dma_out]
endgroup
startgroup
endgroup
startgroup
endgroup
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC USER] [get_bd_cells axi_dma_out]
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width {64}] [get_bd_cells axi_dma_out]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:network:1.0 network_0
endgroup
delete_bd_objs [get_bd_cells network_0]
generate_target all [get_files  /home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_dma_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_dma_in_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_axi_smc_0_synth_1 design_1_axi_dma_0_1_synth_1 design_1_axi_dma_in_0_synth_1}
export_simulation -of_objects [get_files /home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/masudalab/DeepCAEonFPGA/HLx/HLx.ip_user_files/sim_scripts -ip_user_files_dir /home/masudalab/DeepCAEonFPGA/HLx/HLx.ip_user_files -ipstatic_source_dir /home/masudalab/DeepCAEonFPGA/HLx/HLx.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/masudalab/DeepCAEonFPGA/HLx/HLx.cache/compile_simlib/modelsim} {questa=/home/masudalab/DeepCAEonFPGA/HLx/HLx.cache/compile_simlib/questa} {ies=/home/masudalab/DeepCAEonFPGA/HLx/HLx.cache/compile_simlib/ies} {xcelium=/home/masudalab/DeepCAEonFPGA/HLx/HLx.cache/compile_simlib/xcelium} {vcs=/home/masudalab/DeepCAEonFPGA/HLx/HLx.cache/compile_simlib/vcs} {riviera=/home/masudalab/DeepCAEonFPGA/HLx/HLx.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
file copy -force /home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/impl_1/design_1_wrapper.sysdef /home/masudalab/DeepCAEonFPGA/HLx/HLx.sdk/design_1_wrapper.hdf

