library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity clk_180kHz is
    port(
        clk : in std_logic;
        reset : in std_logic;
        clk_out : out std_logic
        );
--  Port ( );
end clk_180kHz;

architecture Behavioral of clk_180kHz is
    signal temporal : std_logic;
    signal counter : integer range 0 to 346:=0;
begin
    freq_devider : process (reset, clk) 
    begin
        if (reset = '1') then
            temporal <= '0';
            counter <= 0;
        elsif rising_edge(clk) then
            if (counter = 346) then
                temporal <= NOT(temporal);
                counter <=0;
            else
                counter <= counter + 1; 
            end if;
        end if;    
            
    end process;

    clk_out <= temporal;

end Behavioral;
