Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: uart_byte_rx.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "uart_byte_rx.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "uart_byte_rx"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : uart_byte_rx
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\FPGA\my.verilog.learn\uart_byte_rx\rtl\uart_byte_rx.v" into library work
Parsing module <uart_byte_rx>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <uart_byte_rx>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <uart_byte_rx>.
    Related source file is "E:\FPGA\my.verilog.learn\uart_byte_rx\rtl\uart_byte_rx.v".
    Found 1-bit register for signal <s1_Rs232_Rx>.
    Found 1-bit register for signal <tmp0_Rs232_Rx>.
    Found 1-bit register for signal <tmp1_Rs232_Rx>.
    Found 1-bit register for signal <bps_clk>.
    Found 1-bit register for signal <Rx_Done>.
    Found 1-bit register for signal <uart_state>.
    Found 1-bit register for signal <s0_Rs232_Rx>.
    Found 16-bit register for signal <div_cnt>.
    Found 8-bit register for signal <bps_cnt>.
    Found 8-bit register for signal <data_byte>.
    Found 3-bit register for signal <START_BIT>.
    Found 24-bit register for signal <n0115[23:0]>.
    Found 16-bit register for signal <bps_DR>.
    Found 16-bit adder for signal <div_cnt[15]_GND_1_o_add_3_OUT> created at line 83.
    Found 8-bit adder for signal <bps_cnt[7]_GND_1_o_add_11_OUT> created at line 104.
    Found 3-bit adder for signal <START_BIT[2]_GND_1_o_add_19_OUT> created at line 166.
    Found 3-bit adder for signal <r_data_byte[0][2]_GND_1_o_add_20_OUT> created at line 167.
    Found 3-bit adder for signal <r_data_byte[1][2]_GND_1_o_add_21_OUT> created at line 168.
    Found 3-bit adder for signal <r_data_byte[2][2]_GND_1_o_add_22_OUT> created at line 169.
    Found 3-bit adder for signal <r_data_byte[3][2]_GND_1_o_add_23_OUT> created at line 170.
    Found 3-bit adder for signal <r_data_byte[4][2]_GND_1_o_add_24_OUT> created at line 171.
    Found 3-bit adder for signal <r_data_byte[5][2]_GND_1_o_add_25_OUT> created at line 172.
    Found 3-bit adder for signal <r_data_byte[6][2]_GND_1_o_add_26_OUT> created at line 173.
    Found 3-bit adder for signal <r_data_byte[7][2]_GND_1_o_add_27_OUT> created at line 174.
    Found 8x16-bit Read Only RAM for signal <baud_set[2]_GND_1_o_wide_mux_0_OUT>
    Found 16-bit comparator equal for signal <div_cnt[15]_bps_DR[15]_equal_3_o> created at line 80
    Found 3-bit comparator greater for signal <GND_1_o_START_BIT[2]_LessThan_11_o> created at line 101
    Summary:
	inferred   1 RAM(s).
	inferred  11 Adder/Subtractor(s).
	inferred  82 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <uart_byte_rx> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x16-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 11
 16-bit adder                                          : 1
 3-bit adder                                           : 9
 8-bit adder                                           : 1
# Registers                                            : 13
 1-bit register                                        : 7
 16-bit register                                       : 2
 24-bit register                                       : 1
 3-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 2
 16-bit comparator equal                               : 1
 3-bit comparator greater                              : 1
# Multiplexers                                         : 3
 16-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <uart_byte_rx>.
The following registers are absorbed into counter <bps_cnt>: 1 register on signal <bps_cnt>.
INFO:Xst:3217 - HDL ADVISOR - Register <bps_DR> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_baud_set[2]_GND_1_o_wide_mux_0_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <baud_set>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <uart_byte_rx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x16-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 10
 16-bit adder                                          : 1
 3-bit adder                                           : 9
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 74
 Flip-Flops                                            : 74
# Comparators                                          : 2
 16-bit comparator equal                               : 1
 3-bit comparator greater                              : 1
# Multiplexers                                         : 2
 16-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <bps_DR_9> (without init value) has a constant value of 0 in block <uart_byte_rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bps_DR_10> (without init value) has a constant value of 0 in block <uart_byte_rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bps_DR_11> (without init value) has a constant value of 0 in block <uart_byte_rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bps_DR_12> (without init value) has a constant value of 0 in block <uart_byte_rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bps_DR_13> (without init value) has a constant value of 0 in block <uart_byte_rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bps_DR_14> (without init value) has a constant value of 0 in block <uart_byte_rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bps_DR_15> (without init value) has a constant value of 0 in block <uart_byte_rx>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <uart_byte_rx> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block uart_byte_rx, actual ratio is 1.
FlipFlop bps_cnt_4 has been replicated 1 time(s)
FlipFlop bps_cnt_5 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 77
 Flip-Flops                                            : 77

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : uart_byte_rx.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 206
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 15
#      LUT2                        : 8
#      LUT3                        : 38
#      LUT4                        : 5
#      LUT5                        : 28
#      LUT6                        : 52
#      MUXCY                       : 27
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 77
#      FDC                         : 29
#      FDCE                        : 45
#      FDP                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 5
#      OBUF                        : 9

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              77  out of  18224     0%  
 Number of Slice LUTs:                  149  out of   9112     1%  
    Number used as Logic:               149  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    163
   Number with an unused Flip Flop:      86  out of    163    52%  
   Number with an unused LUT:            14  out of    163     8%  
   Number of fully used LUT-FF pairs:    63  out of    163    38%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 77    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.653ns (Maximum Frequency: 176.897MHz)
   Minimum input arrival time before clock: 4.753ns
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 5.653ns (frequency: 176.897MHz)
  Total number of paths / destination ports: 2963 / 112
-------------------------------------------------------------------------
Delay:               5.653ns (Levels of Logic = 3)
  Source:            bps_cnt_6 (FF)
  Destination:       bps_cnt_0 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: bps_cnt_6 to bps_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.525   1.069  bps_cnt_6 (bps_cnt_6)
     LUT3:I2->O            6   0.254   0.876  _n026121 (_n02612)
     LUT6:I5->O           10   0.254   1.116  bps_cnt[7]_GND_1_o_equal_10_o<7>1 (bps_cnt[7]_GND_1_o_equal_10_o)
     LUT6:I4->O           10   0.250   1.007  _n0248_inv1 (_n0248_inv)
     FDCE:CE                   0.302          bps_cnt_0
    ----------------------------------------
    Total                      5.653ns (1.585ns logic, 4.068ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 104 / 87
-------------------------------------------------------------------------
Offset:              4.753ns (Levels of Logic = 2)
  Source:            Rst_n (PAD)
  Destination:       bps_clk (FF)
  Destination Clock: Clk rising

  Data Path: Rst_n to bps_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  Rst_n_IBUF (Rst_n_IBUF)
     INV:I->O             77   0.255   2.030  Rst_n_inv1_INV_0 (Rst_n_inv)
     FDC:CLR                   0.459          bps_clk
    ----------------------------------------
    Total                      4.753ns (2.042ns logic, 2.711ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            Rx_Done (FF)
  Destination:       Rx_Done (PAD)
  Source Clock:      Clk rising

  Data Path: Rx_Done to Rx_Done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.525   0.725  Rx_Done (Rx_Done_OBUF)
     OBUF:I->O                 2.912          Rx_Done_OBUF (Rx_Done)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    5.653|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.81 secs
 
--> 

Total memory usage is 4502008 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    1 (   0 filtered)

