#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Sep 20 15:05:33 2016
# Process ID: 3212
# Current directory: C:/Users/Emilia/Desktop/majne/inz/inzynierskie
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent960 C:\Users\Emilia\Desktop\majne\inz\inzynierskie\inzynierskie.xpr
# Log file: C:/Users/Emilia/Desktop/majne/inz/inzynierskie/vivado.log
# Journal file: C:/Users/Emilia/Desktop/majne/inz/inzynierskie\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 816.734 ; gain = 125.074
update_compile_order -fileset sources_1
launch_simulation -simset tdcsim
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.sim/tdcsim/behav/elaborate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.sim/tdcsim/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.sim/tdcsim/behav/systemtestbench_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.sim/tdcsim/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'tdcsim'
INFO: [USF-XSim-37] Inspecting design source files for 'systemtestbench' in fileset 'tdcsim'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tdcsim'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.sim/tdcsim/behav'
"xvhdl -m64 --relax -prj systemtestbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.srcs/sources_1/new/tdc_reading.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tdc_reading
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.srcs/sources_1/new/systemtestbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity systemtestbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.sim/tdcsim/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7e8cca9daab64308ae130a3705668da9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot systemtestbench_behav xil_defaultlib.systemtestbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3356]  Could not open file xsim.dir/systemtestbench_behav/xsim.type for writing.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.sim/tdcsim/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.sim/tdcsim/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
current_fileset -simset [ get_filesets sim_2 ]
launch_simulation -simset sim_2
INFO: [USF-XSim-27] Simulation object is 'sim_2'
INFO: [USF-XSim-37] Inspecting design source files for 'systemtestbench' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.sim/sim_2/behav'
"xvhdl -m64 --relax -prj systemtestbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.srcs/sources_1/new/tdc_reading.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tdc_reading
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.srcs/sources_1/new/systemtestbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity systemtestbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.sim/sim_2/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7e8cca9daab64308ae130a3705668da9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot systemtestbench_behav xil_defaultlib.systemtestbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.tdc_reading [\tdc_reading(1,42)\]
Compiling architecture behavioral of entity xil_defaultlib.systemtestbench
Built simulation snapshot systemtestbench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.sim/sim_2/behav/xsim.dir/systemtestbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 20 15:08:51 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.sim/sim_2/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "systemtestbench_behav -key {Behavioral:sim_2:Functional:systemtestbench} -tclbatch {systemtestbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source systemtestbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'systemtestbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 862.484 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset sim_2
INFO: [USF-XSim-27] Simulation object is 'sim_2'
INFO: [USF-XSim-37] Inspecting design source files for 'systemtestbench' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.sim/sim_2/behav'
"xvhdl -m64 --relax -prj systemtestbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.srcs/sources_1/new/tdc_reading.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tdc_reading
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.srcs/sources_1/new/systemtestbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity systemtestbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.sim/sim_2/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7e8cca9daab64308ae130a3705668da9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot systemtestbench_behav xil_defaultlib.systemtestbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.tdc_reading [\tdc_reading(1,42)\]
Compiling architecture behavioral of entity xil_defaultlib.systemtestbench
Built simulation snapshot systemtestbench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.sim/sim_2/behav/xsim.dir/systemtestbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 20 15:32:09 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.sim/sim_2/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "systemtestbench_behav -key {Behavioral:sim_2:Functional:systemtestbench} -tclbatch {systemtestbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source systemtestbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'systemtestbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 879.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset sim_2
INFO: [USF-XSim-27] Simulation object is 'sim_2'
INFO: [USF-XSim-37] Inspecting design source files for 'systemtestbench' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.sim/sim_2/behav'
"xvhdl -m64 --relax -prj systemtestbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.srcs/sources_1/new/tdc_reading.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tdc_reading
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.srcs/sources_1/new/systemtestbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity systemtestbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.sim/sim_2/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7e8cca9daab64308ae130a3705668da9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot systemtestbench_behav xil_defaultlib.systemtestbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.tdc_reading [\tdc_reading(1,42)\]
Compiling architecture behavioral of entity xil_defaultlib.systemtestbench
Built simulation snapshot systemtestbench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.sim/sim_2/behav/xsim.dir/systemtestbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 20 15:33:31 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.sim/sim_2/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "systemtestbench_behav -key {Behavioral:sim_2:Functional:systemtestbench} -tclbatch {systemtestbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source systemtestbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'systemtestbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 879.074 ; gain = 0.000
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset sim_2
INFO: [USF-XSim-27] Simulation object is 'sim_2'
INFO: [USF-XSim-37] Inspecting design source files for 'systemtestbench' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.sim/sim_2/behav'
"xvhdl -m64 --relax -prj systemtestbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.srcs/sources_1/new/tdc_reading.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tdc_reading
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.srcs/sources_1/new/systemtestbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity systemtestbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.sim/sim_2/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7e8cca9daab64308ae130a3705668da9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot systemtestbench_behav xil_defaultlib.systemtestbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.tdc_reading [\tdc_reading(1,42)\]
Compiling architecture behavioral of entity xil_defaultlib.systemtestbench
Built simulation snapshot systemtestbench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.sim/sim_2/behav/xsim.dir/systemtestbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 20 15:43:36 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.sim/sim_2/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "systemtestbench_behav -key {Behavioral:sim_2:Functional:systemtestbench} -tclbatch {systemtestbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source systemtestbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'systemtestbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 926.684 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_2'
INFO: [USF-XSim-37] Inspecting design source files for 'systemtestbench' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.sim/sim_2/behav'
"xvhdl -m64 --relax -prj systemtestbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.srcs/sources_1/new/tdc_reading.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tdc_reading
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.srcs/sources_1/new/systemtestbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity systemtestbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.sim/sim_2/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7e8cca9daab64308ae130a3705668da9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot systemtestbench_behav xil_defaultlib.systemtestbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.tdc_reading [\tdc_reading(1,42)\]
Compiling architecture behavioral of entity xil_defaultlib.systemtestbench
Built simulation snapshot systemtestbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 926.684 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_2'
INFO: [USF-XSim-37] Inspecting design source files for 'systemtestbench' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.sim/sim_2/behav'
"xvhdl -m64 --relax -prj systemtestbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.srcs/sources_1/new/tdc_reading.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tdc_reading
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.srcs/sources_1/new/systemtestbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity systemtestbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.sim/sim_2/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7e8cca9daab64308ae130a3705668da9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot systemtestbench_behav xil_defaultlib.systemtestbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.tdc_reading [\tdc_reading(1,42)\]
Compiling architecture behavioral of entity xil_defaultlib.systemtestbench
Built simulation snapshot systemtestbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 926.684 ; gain = 0.000
close [ open C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.srcs/sources_1/new/pattern_recognizing.vhd w ]
add_files C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.srcs/sources_1/new/pattern_recognizing.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset sim_2
INFO: [USF-XSim-27] Simulation object is 'sim_2'
INFO: [USF-XSim-37] Inspecting design source files for 'systemtestbench' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.sim/sim_2/behav'
"xvhdl -m64 --relax -prj systemtestbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.srcs/sources_1/new/pattern_recognizing.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pattern_recognizing
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.srcs/sources_1/new/tdc_reading.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tdc_reading
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.srcs/sources_1/new/systemtestbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity systemtestbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.sim/sim_2/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7e8cca9daab64308ae130a3705668da9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot systemtestbench_behav xil_defaultlib.systemtestbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.tdc_reading [\tdc_reading(1,42)\]
Compiling architecture behavioral of entity xil_defaultlib.pattern_recognizing [pattern_recognizing_default]
Compiling architecture behavioral of entity xil_defaultlib.systemtestbench
Built simulation snapshot systemtestbench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.sim/sim_2/behav/xsim.dir/systemtestbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 20 16:26:37 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Emilia/Desktop/majne/inz/inzynierskie/inzynierskie.sim/sim_2/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "systemtestbench_behav -key {Behavioral:sim_2:Functional:systemtestbench} -tclbatch {systemtestbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source systemtestbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'systemtestbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 926.684 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 20 16:42:02 2016...
