// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s (
        ap_ready,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        data_4_val,
        data_5_val,
        data_6_val,
        data_7_val,
        data_8_val,
        data_9_val,
        data_10_val,
        data_11_val,
        data_12_val,
        data_13_val,
        data_14_val,
        data_15_val,
        data_16_val,
        data_17_val,
        data_18_val,
        data_19_val,
        data_20_val,
        data_21_val,
        data_22_val,
        data_23_val,
        data_24_val,
        data_25_val,
        data_26_val,
        data_27_val,
        data_28_val,
        data_29_val,
        data_30_val,
        data_31_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31
);


output   ap_ready;
input  [15:0] data_0_val;
input  [15:0] data_1_val;
input  [15:0] data_2_val;
input  [15:0] data_3_val;
input  [15:0] data_4_val;
input  [15:0] data_5_val;
input  [15:0] data_6_val;
input  [15:0] data_7_val;
input  [15:0] data_8_val;
input  [15:0] data_9_val;
input  [15:0] data_10_val;
input  [15:0] data_11_val;
input  [15:0] data_12_val;
input  [15:0] data_13_val;
input  [15:0] data_14_val;
input  [15:0] data_15_val;
input  [15:0] data_16_val;
input  [15:0] data_17_val;
input  [15:0] data_18_val;
input  [15:0] data_19_val;
input  [15:0] data_20_val;
input  [15:0] data_21_val;
input  [15:0] data_22_val;
input  [15:0] data_23_val;
input  [15:0] data_24_val;
input  [15:0] data_25_val;
input  [15:0] data_26_val;
input  [15:0] data_27_val;
input  [15:0] data_28_val;
input  [15:0] data_29_val;
input  [15:0] data_30_val;
input  [15:0] data_31_val;
output  [14:0] ap_return_0;
output  [14:0] ap_return_1;
output  [14:0] ap_return_2;
output  [14:0] ap_return_3;
output  [14:0] ap_return_4;
output  [14:0] ap_return_5;
output  [14:0] ap_return_6;
output  [14:0] ap_return_7;
output  [14:0] ap_return_8;
output  [14:0] ap_return_9;
output  [14:0] ap_return_10;
output  [14:0] ap_return_11;
output  [14:0] ap_return_12;
output  [14:0] ap_return_13;
output  [14:0] ap_return_14;
output  [14:0] ap_return_15;
output  [14:0] ap_return_16;
output  [14:0] ap_return_17;
output  [14:0] ap_return_18;
output  [14:0] ap_return_19;
output  [14:0] ap_return_20;
output  [14:0] ap_return_21;
output  [14:0] ap_return_22;
output  [14:0] ap_return_23;
output  [14:0] ap_return_24;
output  [14:0] ap_return_25;
output  [14:0] ap_return_26;
output  [14:0] ap_return_27;
output  [14:0] ap_return_28;
output  [14:0] ap_return_29;
output  [14:0] ap_return_30;
output  [14:0] ap_return_31;

wire   [9:0] trunc_ln46_fu_292_p1;
wire   [5:0] tmp_fu_304_p4;
wire   [0:0] icmp_ln46_fu_314_p2;
wire   [14:0] shl_ln_fu_296_p3;
wire   [0:0] icmp_ln45_fu_286_p2;
wire   [14:0] select_ln46_fu_320_p3;
wire   [9:0] trunc_ln46_16_fu_342_p1;
wire   [5:0] tmp_s_fu_354_p4;
wire   [0:0] icmp_ln46_16_fu_364_p2;
wire   [14:0] shl_ln46_s_fu_346_p3;
wire   [0:0] icmp_ln45_16_fu_336_p2;
wire   [14:0] select_ln46_16_fu_370_p3;
wire   [9:0] trunc_ln46_17_fu_392_p1;
wire   [5:0] tmp_15_fu_404_p4;
wire   [0:0] icmp_ln46_17_fu_414_p2;
wire   [14:0] shl_ln46_15_fu_396_p3;
wire   [0:0] icmp_ln45_17_fu_386_p2;
wire   [14:0] select_ln46_17_fu_420_p3;
wire   [9:0] trunc_ln46_18_fu_442_p1;
wire   [5:0] tmp_16_fu_454_p4;
wire   [0:0] icmp_ln46_18_fu_464_p2;
wire   [14:0] shl_ln46_16_fu_446_p3;
wire   [0:0] icmp_ln45_18_fu_436_p2;
wire   [14:0] select_ln46_18_fu_470_p3;
wire   [9:0] trunc_ln46_19_fu_492_p1;
wire   [5:0] tmp_17_fu_504_p4;
wire   [0:0] icmp_ln46_19_fu_514_p2;
wire   [14:0] shl_ln46_17_fu_496_p3;
wire   [0:0] icmp_ln45_19_fu_486_p2;
wire   [14:0] select_ln46_19_fu_520_p3;
wire   [9:0] trunc_ln46_20_fu_542_p1;
wire   [5:0] tmp_18_fu_554_p4;
wire   [0:0] icmp_ln46_20_fu_564_p2;
wire   [14:0] shl_ln46_18_fu_546_p3;
wire   [0:0] icmp_ln45_20_fu_536_p2;
wire   [14:0] select_ln46_20_fu_570_p3;
wire   [9:0] trunc_ln46_21_fu_592_p1;
wire   [5:0] tmp_19_fu_604_p4;
wire   [0:0] icmp_ln46_21_fu_614_p2;
wire   [14:0] shl_ln46_19_fu_596_p3;
wire   [0:0] icmp_ln45_21_fu_586_p2;
wire   [14:0] select_ln46_21_fu_620_p3;
wire   [9:0] trunc_ln46_22_fu_642_p1;
wire   [5:0] tmp_20_fu_654_p4;
wire   [0:0] icmp_ln46_22_fu_664_p2;
wire   [14:0] shl_ln46_20_fu_646_p3;
wire   [0:0] icmp_ln45_22_fu_636_p2;
wire   [14:0] select_ln46_22_fu_670_p3;
wire   [9:0] trunc_ln46_23_fu_692_p1;
wire   [5:0] tmp_21_fu_704_p4;
wire   [0:0] icmp_ln46_23_fu_714_p2;
wire   [14:0] shl_ln46_21_fu_696_p3;
wire   [0:0] icmp_ln45_23_fu_686_p2;
wire   [14:0] select_ln46_23_fu_720_p3;
wire   [9:0] trunc_ln46_24_fu_742_p1;
wire   [5:0] tmp_22_fu_754_p4;
wire   [0:0] icmp_ln46_24_fu_764_p2;
wire   [14:0] shl_ln46_22_fu_746_p3;
wire   [0:0] icmp_ln45_24_fu_736_p2;
wire   [14:0] select_ln46_24_fu_770_p3;
wire   [9:0] trunc_ln46_25_fu_792_p1;
wire   [5:0] tmp_23_fu_804_p4;
wire   [0:0] icmp_ln46_25_fu_814_p2;
wire   [14:0] shl_ln46_23_fu_796_p3;
wire   [0:0] icmp_ln45_25_fu_786_p2;
wire   [14:0] select_ln46_25_fu_820_p3;
wire   [9:0] trunc_ln46_26_fu_842_p1;
wire   [5:0] tmp_24_fu_854_p4;
wire   [0:0] icmp_ln46_26_fu_864_p2;
wire   [14:0] shl_ln46_24_fu_846_p3;
wire   [0:0] icmp_ln45_26_fu_836_p2;
wire   [14:0] select_ln46_26_fu_870_p3;
wire   [9:0] trunc_ln46_27_fu_892_p1;
wire   [5:0] tmp_25_fu_904_p4;
wire   [0:0] icmp_ln46_27_fu_914_p2;
wire   [14:0] shl_ln46_25_fu_896_p3;
wire   [0:0] icmp_ln45_27_fu_886_p2;
wire   [14:0] select_ln46_27_fu_920_p3;
wire   [9:0] trunc_ln46_28_fu_942_p1;
wire   [5:0] tmp_26_fu_954_p4;
wire   [0:0] icmp_ln46_28_fu_964_p2;
wire   [14:0] shl_ln46_26_fu_946_p3;
wire   [0:0] icmp_ln45_28_fu_936_p2;
wire   [14:0] select_ln46_28_fu_970_p3;
wire   [9:0] trunc_ln46_29_fu_992_p1;
wire   [5:0] tmp_27_fu_1004_p4;
wire   [0:0] icmp_ln46_29_fu_1014_p2;
wire   [14:0] shl_ln46_27_fu_996_p3;
wire   [0:0] icmp_ln45_29_fu_986_p2;
wire   [14:0] select_ln46_29_fu_1020_p3;
wire   [9:0] trunc_ln46_30_fu_1042_p1;
wire   [5:0] tmp_28_fu_1054_p4;
wire   [0:0] icmp_ln46_30_fu_1064_p2;
wire   [14:0] shl_ln46_28_fu_1046_p3;
wire   [0:0] icmp_ln45_30_fu_1036_p2;
wire   [14:0] select_ln46_30_fu_1070_p3;
wire   [9:0] trunc_ln46_31_fu_1092_p1;
wire   [5:0] tmp_29_fu_1104_p4;
wire   [0:0] icmp_ln46_31_fu_1114_p2;
wire   [14:0] shl_ln46_29_fu_1096_p3;
wire   [0:0] icmp_ln45_31_fu_1086_p2;
wire   [14:0] select_ln46_31_fu_1120_p3;
wire   [9:0] trunc_ln46_32_fu_1142_p1;
wire   [5:0] tmp_30_fu_1154_p4;
wire   [0:0] icmp_ln46_32_fu_1164_p2;
wire   [14:0] shl_ln46_30_fu_1146_p3;
wire   [0:0] icmp_ln45_32_fu_1136_p2;
wire   [14:0] select_ln46_32_fu_1170_p3;
wire   [9:0] trunc_ln46_33_fu_1192_p1;
wire   [5:0] tmp_31_fu_1204_p4;
wire   [0:0] icmp_ln46_33_fu_1214_p2;
wire   [14:0] shl_ln46_31_fu_1196_p3;
wire   [0:0] icmp_ln45_33_fu_1186_p2;
wire   [14:0] select_ln46_33_fu_1220_p3;
wire   [9:0] trunc_ln46_34_fu_1242_p1;
wire   [5:0] tmp_32_fu_1254_p4;
wire   [0:0] icmp_ln46_34_fu_1264_p2;
wire   [14:0] shl_ln46_32_fu_1246_p3;
wire   [0:0] icmp_ln45_34_fu_1236_p2;
wire   [14:0] select_ln46_34_fu_1270_p3;
wire   [9:0] trunc_ln46_35_fu_1292_p1;
wire   [5:0] tmp_33_fu_1304_p4;
wire   [0:0] icmp_ln46_35_fu_1314_p2;
wire   [14:0] shl_ln46_33_fu_1296_p3;
wire   [0:0] icmp_ln45_35_fu_1286_p2;
wire   [14:0] select_ln46_35_fu_1320_p3;
wire   [9:0] trunc_ln46_36_fu_1342_p1;
wire   [5:0] tmp_34_fu_1354_p4;
wire   [0:0] icmp_ln46_36_fu_1364_p2;
wire   [14:0] shl_ln46_34_fu_1346_p3;
wire   [0:0] icmp_ln45_36_fu_1336_p2;
wire   [14:0] select_ln46_36_fu_1370_p3;
wire   [9:0] trunc_ln46_37_fu_1392_p1;
wire   [5:0] tmp_35_fu_1404_p4;
wire   [0:0] icmp_ln46_37_fu_1414_p2;
wire   [14:0] shl_ln46_35_fu_1396_p3;
wire   [0:0] icmp_ln45_37_fu_1386_p2;
wire   [14:0] select_ln46_37_fu_1420_p3;
wire   [9:0] trunc_ln46_38_fu_1442_p1;
wire   [5:0] tmp_36_fu_1454_p4;
wire   [0:0] icmp_ln46_38_fu_1464_p2;
wire   [14:0] shl_ln46_36_fu_1446_p3;
wire   [0:0] icmp_ln45_38_fu_1436_p2;
wire   [14:0] select_ln46_38_fu_1470_p3;
wire   [9:0] trunc_ln46_39_fu_1492_p1;
wire   [5:0] tmp_37_fu_1504_p4;
wire   [0:0] icmp_ln46_39_fu_1514_p2;
wire   [14:0] shl_ln46_37_fu_1496_p3;
wire   [0:0] icmp_ln45_39_fu_1486_p2;
wire   [14:0] select_ln46_39_fu_1520_p3;
wire   [9:0] trunc_ln46_40_fu_1542_p1;
wire   [5:0] tmp_38_fu_1554_p4;
wire   [0:0] icmp_ln46_40_fu_1564_p2;
wire   [14:0] shl_ln46_38_fu_1546_p3;
wire   [0:0] icmp_ln45_40_fu_1536_p2;
wire   [14:0] select_ln46_40_fu_1570_p3;
wire   [9:0] trunc_ln46_41_fu_1592_p1;
wire   [5:0] tmp_39_fu_1604_p4;
wire   [0:0] icmp_ln46_41_fu_1614_p2;
wire   [14:0] shl_ln46_39_fu_1596_p3;
wire   [0:0] icmp_ln45_41_fu_1586_p2;
wire   [14:0] select_ln46_41_fu_1620_p3;
wire   [9:0] trunc_ln46_42_fu_1642_p1;
wire   [5:0] tmp_40_fu_1654_p4;
wire   [0:0] icmp_ln46_42_fu_1664_p2;
wire   [14:0] shl_ln46_40_fu_1646_p3;
wire   [0:0] icmp_ln45_42_fu_1636_p2;
wire   [14:0] select_ln46_42_fu_1670_p3;
wire   [9:0] trunc_ln46_43_fu_1692_p1;
wire   [5:0] tmp_41_fu_1704_p4;
wire   [0:0] icmp_ln46_43_fu_1714_p2;
wire   [14:0] shl_ln46_41_fu_1696_p3;
wire   [0:0] icmp_ln45_43_fu_1686_p2;
wire   [14:0] select_ln46_43_fu_1720_p3;
wire   [9:0] trunc_ln46_44_fu_1742_p1;
wire   [5:0] tmp_42_fu_1754_p4;
wire   [0:0] icmp_ln46_44_fu_1764_p2;
wire   [14:0] shl_ln46_42_fu_1746_p3;
wire   [0:0] icmp_ln45_44_fu_1736_p2;
wire   [14:0] select_ln46_44_fu_1770_p3;
wire   [9:0] trunc_ln46_45_fu_1792_p1;
wire   [5:0] tmp_43_fu_1804_p4;
wire   [0:0] icmp_ln46_45_fu_1814_p2;
wire   [14:0] shl_ln46_43_fu_1796_p3;
wire   [0:0] icmp_ln45_45_fu_1786_p2;
wire   [14:0] select_ln46_45_fu_1820_p3;
wire   [9:0] trunc_ln46_46_fu_1842_p1;
wire   [5:0] tmp_44_fu_1854_p4;
wire   [0:0] icmp_ln46_46_fu_1864_p2;
wire   [14:0] shl_ln46_44_fu_1846_p3;
wire   [0:0] icmp_ln45_46_fu_1836_p2;
wire   [14:0] select_ln46_46_fu_1870_p3;
wire   [14:0] select_ln45_fu_328_p3;
wire   [14:0] select_ln45_16_fu_378_p3;
wire   [14:0] select_ln45_17_fu_428_p3;
wire   [14:0] select_ln45_18_fu_478_p3;
wire   [14:0] select_ln45_19_fu_528_p3;
wire   [14:0] select_ln45_20_fu_578_p3;
wire   [14:0] select_ln45_21_fu_628_p3;
wire   [14:0] select_ln45_22_fu_678_p3;
wire   [14:0] select_ln45_23_fu_728_p3;
wire   [14:0] select_ln45_24_fu_778_p3;
wire   [14:0] select_ln45_25_fu_828_p3;
wire   [14:0] select_ln45_26_fu_878_p3;
wire   [14:0] select_ln45_27_fu_928_p3;
wire   [14:0] select_ln45_28_fu_978_p3;
wire   [14:0] select_ln45_29_fu_1028_p3;
wire   [14:0] select_ln45_30_fu_1078_p3;
wire   [14:0] select_ln45_31_fu_1128_p3;
wire   [14:0] select_ln45_32_fu_1178_p3;
wire   [14:0] select_ln45_33_fu_1228_p3;
wire   [14:0] select_ln45_34_fu_1278_p3;
wire   [14:0] select_ln45_35_fu_1328_p3;
wire   [14:0] select_ln45_36_fu_1378_p3;
wire   [14:0] select_ln45_37_fu_1428_p3;
wire   [14:0] select_ln45_38_fu_1478_p3;
wire   [14:0] select_ln45_39_fu_1528_p3;
wire   [14:0] select_ln45_40_fu_1578_p3;
wire   [14:0] select_ln45_41_fu_1628_p3;
wire   [14:0] select_ln45_42_fu_1678_p3;
wire   [14:0] select_ln45_43_fu_1728_p3;
wire   [14:0] select_ln45_44_fu_1778_p3;
wire   [14:0] select_ln45_45_fu_1828_p3;
wire   [14:0] select_ln45_46_fu_1878_p3;
wire    ap_ce_reg;

assign ap_ready = 1'b1;

assign icmp_ln46_16_fu_364_p2 = ((tmp_s_fu_354_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_17_fu_414_p2 = ((tmp_15_fu_404_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_18_fu_464_p2 = ((tmp_16_fu_454_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_19_fu_514_p2 = ((tmp_17_fu_504_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_20_fu_564_p2 = ((tmp_18_fu_554_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_21_fu_614_p2 = ((tmp_19_fu_604_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_22_fu_664_p2 = ((tmp_20_fu_654_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_23_fu_714_p2 = ((tmp_21_fu_704_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_24_fu_764_p2 = ((tmp_22_fu_754_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_25_fu_814_p2 = ((tmp_23_fu_804_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_26_fu_864_p2 = ((tmp_24_fu_854_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_27_fu_914_p2 = ((tmp_25_fu_904_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_28_fu_964_p2 = ((tmp_26_fu_954_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_29_fu_1014_p2 = ((tmp_27_fu_1004_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_30_fu_1064_p2 = ((tmp_28_fu_1054_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_31_fu_1114_p2 = ((tmp_29_fu_1104_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_32_fu_1164_p2 = ((tmp_30_fu_1154_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_33_fu_1214_p2 = ((tmp_31_fu_1204_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_34_fu_1264_p2 = ((tmp_32_fu_1254_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_35_fu_1314_p2 = ((tmp_33_fu_1304_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_36_fu_1364_p2 = ((tmp_34_fu_1354_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_37_fu_1414_p2 = ((tmp_35_fu_1404_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_38_fu_1464_p2 = ((tmp_36_fu_1454_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_39_fu_1514_p2 = ((tmp_37_fu_1504_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_40_fu_1564_p2 = ((tmp_38_fu_1554_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_41_fu_1614_p2 = ((tmp_39_fu_1604_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_42_fu_1664_p2 = ((tmp_40_fu_1654_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_43_fu_1714_p2 = ((tmp_41_fu_1704_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_44_fu_1764_p2 = ((tmp_42_fu_1754_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_45_fu_1814_p2 = ((tmp_43_fu_1804_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_46_fu_1864_p2 = ((tmp_44_fu_1854_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_314_p2 = ((tmp_fu_304_p4 != 6'd0) ? 1'b1 : 1'b0);

assign select_ln45_16_fu_378_p3 = ((icmp_ln45_16_fu_336_p2[0:0] == 1'b1) ? select_ln46_16_fu_370_p3 : 15'd0);

assign select_ln45_17_fu_428_p3 = ((icmp_ln45_17_fu_386_p2[0:0] == 1'b1) ? select_ln46_17_fu_420_p3 : 15'd0);

assign select_ln45_18_fu_478_p3 = ((icmp_ln45_18_fu_436_p2[0:0] == 1'b1) ? select_ln46_18_fu_470_p3 : 15'd0);

assign select_ln45_19_fu_528_p3 = ((icmp_ln45_19_fu_486_p2[0:0] == 1'b1) ? select_ln46_19_fu_520_p3 : 15'd0);

assign select_ln45_20_fu_578_p3 = ((icmp_ln45_20_fu_536_p2[0:0] == 1'b1) ? select_ln46_20_fu_570_p3 : 15'd0);

assign select_ln45_21_fu_628_p3 = ((icmp_ln45_21_fu_586_p2[0:0] == 1'b1) ? select_ln46_21_fu_620_p3 : 15'd0);

assign select_ln45_22_fu_678_p3 = ((icmp_ln45_22_fu_636_p2[0:0] == 1'b1) ? select_ln46_22_fu_670_p3 : 15'd0);

assign select_ln45_23_fu_728_p3 = ((icmp_ln45_23_fu_686_p2[0:0] == 1'b1) ? select_ln46_23_fu_720_p3 : 15'd0);

assign select_ln45_24_fu_778_p3 = ((icmp_ln45_24_fu_736_p2[0:0] == 1'b1) ? select_ln46_24_fu_770_p3 : 15'd0);

assign select_ln45_25_fu_828_p3 = ((icmp_ln45_25_fu_786_p2[0:0] == 1'b1) ? select_ln46_25_fu_820_p3 : 15'd0);

assign select_ln45_26_fu_878_p3 = ((icmp_ln45_26_fu_836_p2[0:0] == 1'b1) ? select_ln46_26_fu_870_p3 : 15'd0);

assign select_ln45_27_fu_928_p3 = ((icmp_ln45_27_fu_886_p2[0:0] == 1'b1) ? select_ln46_27_fu_920_p3 : 15'd0);

assign select_ln45_28_fu_978_p3 = ((icmp_ln45_28_fu_936_p2[0:0] == 1'b1) ? select_ln46_28_fu_970_p3 : 15'd0);

assign select_ln45_29_fu_1028_p3 = ((icmp_ln45_29_fu_986_p2[0:0] == 1'b1) ? select_ln46_29_fu_1020_p3 : 15'd0);

assign select_ln45_30_fu_1078_p3 = ((icmp_ln45_30_fu_1036_p2[0:0] == 1'b1) ? select_ln46_30_fu_1070_p3 : 15'd0);

assign select_ln45_31_fu_1128_p3 = ((icmp_ln45_31_fu_1086_p2[0:0] == 1'b1) ? select_ln46_31_fu_1120_p3 : 15'd0);

assign select_ln45_32_fu_1178_p3 = ((icmp_ln45_32_fu_1136_p2[0:0] == 1'b1) ? select_ln46_32_fu_1170_p3 : 15'd0);

assign select_ln45_33_fu_1228_p3 = ((icmp_ln45_33_fu_1186_p2[0:0] == 1'b1) ? select_ln46_33_fu_1220_p3 : 15'd0);

assign select_ln45_34_fu_1278_p3 = ((icmp_ln45_34_fu_1236_p2[0:0] == 1'b1) ? select_ln46_34_fu_1270_p3 : 15'd0);

assign select_ln45_35_fu_1328_p3 = ((icmp_ln45_35_fu_1286_p2[0:0] == 1'b1) ? select_ln46_35_fu_1320_p3 : 15'd0);

assign select_ln45_36_fu_1378_p3 = ((icmp_ln45_36_fu_1336_p2[0:0] == 1'b1) ? select_ln46_36_fu_1370_p3 : 15'd0);

assign select_ln45_37_fu_1428_p3 = ((icmp_ln45_37_fu_1386_p2[0:0] == 1'b1) ? select_ln46_37_fu_1420_p3 : 15'd0);

assign select_ln45_38_fu_1478_p3 = ((icmp_ln45_38_fu_1436_p2[0:0] == 1'b1) ? select_ln46_38_fu_1470_p3 : 15'd0);

assign select_ln45_39_fu_1528_p3 = ((icmp_ln45_39_fu_1486_p2[0:0] == 1'b1) ? select_ln46_39_fu_1520_p3 : 15'd0);

assign select_ln45_40_fu_1578_p3 = ((icmp_ln45_40_fu_1536_p2[0:0] == 1'b1) ? select_ln46_40_fu_1570_p3 : 15'd0);

assign select_ln45_41_fu_1628_p3 = ((icmp_ln45_41_fu_1586_p2[0:0] == 1'b1) ? select_ln46_41_fu_1620_p3 : 15'd0);

assign select_ln45_42_fu_1678_p3 = ((icmp_ln45_42_fu_1636_p2[0:0] == 1'b1) ? select_ln46_42_fu_1670_p3 : 15'd0);

assign select_ln45_43_fu_1728_p3 = ((icmp_ln45_43_fu_1686_p2[0:0] == 1'b1) ? select_ln46_43_fu_1720_p3 : 15'd0);

assign select_ln45_44_fu_1778_p3 = ((icmp_ln45_44_fu_1736_p2[0:0] == 1'b1) ? select_ln46_44_fu_1770_p3 : 15'd0);

assign select_ln45_45_fu_1828_p3 = ((icmp_ln45_45_fu_1786_p2[0:0] == 1'b1) ? select_ln46_45_fu_1820_p3 : 15'd0);

assign select_ln45_46_fu_1878_p3 = ((icmp_ln45_46_fu_1836_p2[0:0] == 1'b1) ? select_ln46_46_fu_1870_p3 : 15'd0);

assign select_ln45_fu_328_p3 = ((icmp_ln45_fu_286_p2[0:0] == 1'b1) ? select_ln46_fu_320_p3 : 15'd0);

assign select_ln46_16_fu_370_p3 = ((icmp_ln46_16_fu_364_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_s_fu_346_p3);

assign select_ln46_17_fu_420_p3 = ((icmp_ln46_17_fu_414_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_15_fu_396_p3);

assign select_ln46_18_fu_470_p3 = ((icmp_ln46_18_fu_464_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_16_fu_446_p3);

assign select_ln46_19_fu_520_p3 = ((icmp_ln46_19_fu_514_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_17_fu_496_p3);

assign select_ln46_20_fu_570_p3 = ((icmp_ln46_20_fu_564_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_18_fu_546_p3);

assign select_ln46_21_fu_620_p3 = ((icmp_ln46_21_fu_614_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_19_fu_596_p3);

assign select_ln46_22_fu_670_p3 = ((icmp_ln46_22_fu_664_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_20_fu_646_p3);

assign select_ln46_23_fu_720_p3 = ((icmp_ln46_23_fu_714_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_21_fu_696_p3);

assign select_ln46_24_fu_770_p3 = ((icmp_ln46_24_fu_764_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_22_fu_746_p3);

assign select_ln46_25_fu_820_p3 = ((icmp_ln46_25_fu_814_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_23_fu_796_p3);

assign select_ln46_26_fu_870_p3 = ((icmp_ln46_26_fu_864_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_24_fu_846_p3);

assign select_ln46_27_fu_920_p3 = ((icmp_ln46_27_fu_914_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_25_fu_896_p3);

assign select_ln46_28_fu_970_p3 = ((icmp_ln46_28_fu_964_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_26_fu_946_p3);

assign select_ln46_29_fu_1020_p3 = ((icmp_ln46_29_fu_1014_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_27_fu_996_p3);

assign select_ln46_30_fu_1070_p3 = ((icmp_ln46_30_fu_1064_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_28_fu_1046_p3);

assign select_ln46_31_fu_1120_p3 = ((icmp_ln46_31_fu_1114_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_29_fu_1096_p3);

assign select_ln46_32_fu_1170_p3 = ((icmp_ln46_32_fu_1164_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_30_fu_1146_p3);

assign select_ln46_33_fu_1220_p3 = ((icmp_ln46_33_fu_1214_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_31_fu_1196_p3);

assign select_ln46_34_fu_1270_p3 = ((icmp_ln46_34_fu_1264_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_32_fu_1246_p3);

assign select_ln46_35_fu_1320_p3 = ((icmp_ln46_35_fu_1314_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_33_fu_1296_p3);

assign select_ln46_36_fu_1370_p3 = ((icmp_ln46_36_fu_1364_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_34_fu_1346_p3);

assign select_ln46_37_fu_1420_p3 = ((icmp_ln46_37_fu_1414_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_35_fu_1396_p3);

assign select_ln46_38_fu_1470_p3 = ((icmp_ln46_38_fu_1464_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_36_fu_1446_p3);

assign select_ln46_39_fu_1520_p3 = ((icmp_ln46_39_fu_1514_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_37_fu_1496_p3);

assign select_ln46_40_fu_1570_p3 = ((icmp_ln46_40_fu_1564_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_38_fu_1546_p3);

assign select_ln46_41_fu_1620_p3 = ((icmp_ln46_41_fu_1614_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_39_fu_1596_p3);

assign select_ln46_42_fu_1670_p3 = ((icmp_ln46_42_fu_1664_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_40_fu_1646_p3);

assign select_ln46_43_fu_1720_p3 = ((icmp_ln46_43_fu_1714_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_41_fu_1696_p3);

assign select_ln46_44_fu_1770_p3 = ((icmp_ln46_44_fu_1764_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_42_fu_1746_p3);

assign select_ln46_45_fu_1820_p3 = ((icmp_ln46_45_fu_1814_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_43_fu_1796_p3);

assign select_ln46_46_fu_1870_p3 = ((icmp_ln46_46_fu_1864_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_44_fu_1846_p3);

assign select_ln46_fu_320_p3 = ((icmp_ln46_fu_314_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln_fu_296_p3);

assign shl_ln46_15_fu_396_p3 = {{trunc_ln46_17_fu_392_p1}, {5'd0}};

assign shl_ln46_16_fu_446_p3 = {{trunc_ln46_18_fu_442_p1}, {5'd0}};

assign shl_ln46_17_fu_496_p3 = {{trunc_ln46_19_fu_492_p1}, {5'd0}};

assign shl_ln46_18_fu_546_p3 = {{trunc_ln46_20_fu_542_p1}, {5'd0}};

assign shl_ln46_19_fu_596_p3 = {{trunc_ln46_21_fu_592_p1}, {5'd0}};

assign shl_ln46_20_fu_646_p3 = {{trunc_ln46_22_fu_642_p1}, {5'd0}};

assign shl_ln46_21_fu_696_p3 = {{trunc_ln46_23_fu_692_p1}, {5'd0}};

assign shl_ln46_22_fu_746_p3 = {{trunc_ln46_24_fu_742_p1}, {5'd0}};

assign shl_ln46_23_fu_796_p3 = {{trunc_ln46_25_fu_792_p1}, {5'd0}};

assign shl_ln46_24_fu_846_p3 = {{trunc_ln46_26_fu_842_p1}, {5'd0}};

assign shl_ln46_25_fu_896_p3 = {{trunc_ln46_27_fu_892_p1}, {5'd0}};

assign shl_ln46_26_fu_946_p3 = {{trunc_ln46_28_fu_942_p1}, {5'd0}};

assign shl_ln46_27_fu_996_p3 = {{trunc_ln46_29_fu_992_p1}, {5'd0}};

assign shl_ln46_28_fu_1046_p3 = {{trunc_ln46_30_fu_1042_p1}, {5'd0}};

assign shl_ln46_29_fu_1096_p3 = {{trunc_ln46_31_fu_1092_p1}, {5'd0}};

assign shl_ln46_30_fu_1146_p3 = {{trunc_ln46_32_fu_1142_p1}, {5'd0}};

assign shl_ln46_31_fu_1196_p3 = {{trunc_ln46_33_fu_1192_p1}, {5'd0}};

assign shl_ln46_32_fu_1246_p3 = {{trunc_ln46_34_fu_1242_p1}, {5'd0}};

assign shl_ln46_33_fu_1296_p3 = {{trunc_ln46_35_fu_1292_p1}, {5'd0}};

assign shl_ln46_34_fu_1346_p3 = {{trunc_ln46_36_fu_1342_p1}, {5'd0}};

assign shl_ln46_35_fu_1396_p3 = {{trunc_ln46_37_fu_1392_p1}, {5'd0}};

assign shl_ln46_36_fu_1446_p3 = {{trunc_ln46_38_fu_1442_p1}, {5'd0}};

assign shl_ln46_37_fu_1496_p3 = {{trunc_ln46_39_fu_1492_p1}, {5'd0}};

assign shl_ln46_38_fu_1546_p3 = {{trunc_ln46_40_fu_1542_p1}, {5'd0}};

assign shl_ln46_39_fu_1596_p3 = {{trunc_ln46_41_fu_1592_p1}, {5'd0}};

assign shl_ln46_40_fu_1646_p3 = {{trunc_ln46_42_fu_1642_p1}, {5'd0}};

assign shl_ln46_41_fu_1696_p3 = {{trunc_ln46_43_fu_1692_p1}, {5'd0}};

assign shl_ln46_42_fu_1746_p3 = {{trunc_ln46_44_fu_1742_p1}, {5'd0}};

assign shl_ln46_43_fu_1796_p3 = {{trunc_ln46_45_fu_1792_p1}, {5'd0}};

assign shl_ln46_44_fu_1846_p3 = {{trunc_ln46_46_fu_1842_p1}, {5'd0}};

assign shl_ln46_s_fu_346_p3 = {{trunc_ln46_16_fu_342_p1}, {5'd0}};

assign shl_ln_fu_296_p3 = {{trunc_ln46_fu_292_p1}, {5'd0}};

assign tmp_15_fu_404_p4 = {{data_2_val[15:10]}};

assign tmp_16_fu_454_p4 = {{data_3_val[15:10]}};

assign tmp_17_fu_504_p4 = {{data_4_val[15:10]}};

assign tmp_18_fu_554_p4 = {{data_5_val[15:10]}};

assign tmp_19_fu_604_p4 = {{data_6_val[15:10]}};

assign tmp_20_fu_654_p4 = {{data_7_val[15:10]}};

assign tmp_21_fu_704_p4 = {{data_8_val[15:10]}};

assign tmp_22_fu_754_p4 = {{data_9_val[15:10]}};

assign tmp_23_fu_804_p4 = {{data_10_val[15:10]}};

assign tmp_24_fu_854_p4 = {{data_11_val[15:10]}};

assign tmp_25_fu_904_p4 = {{data_12_val[15:10]}};

assign tmp_26_fu_954_p4 = {{data_13_val[15:10]}};

assign tmp_27_fu_1004_p4 = {{data_14_val[15:10]}};

assign tmp_28_fu_1054_p4 = {{data_15_val[15:10]}};

assign tmp_29_fu_1104_p4 = {{data_16_val[15:10]}};

assign tmp_30_fu_1154_p4 = {{data_17_val[15:10]}};

assign tmp_31_fu_1204_p4 = {{data_18_val[15:10]}};

assign tmp_32_fu_1254_p4 = {{data_19_val[15:10]}};

assign tmp_33_fu_1304_p4 = {{data_20_val[15:10]}};

assign tmp_34_fu_1354_p4 = {{data_21_val[15:10]}};

assign tmp_35_fu_1404_p4 = {{data_22_val[15:10]}};

assign tmp_36_fu_1454_p4 = {{data_23_val[15:10]}};

assign tmp_37_fu_1504_p4 = {{data_24_val[15:10]}};

assign tmp_38_fu_1554_p4 = {{data_25_val[15:10]}};

assign tmp_39_fu_1604_p4 = {{data_26_val[15:10]}};

assign tmp_40_fu_1654_p4 = {{data_27_val[15:10]}};

assign tmp_41_fu_1704_p4 = {{data_28_val[15:10]}};

assign tmp_42_fu_1754_p4 = {{data_29_val[15:10]}};

assign tmp_43_fu_1804_p4 = {{data_30_val[15:10]}};

assign tmp_44_fu_1854_p4 = {{data_31_val[15:10]}};

assign tmp_fu_304_p4 = {{data_0_val[15:10]}};

assign tmp_s_fu_354_p4 = {{data_1_val[15:10]}};

assign trunc_ln46_16_fu_342_p1 = data_1_val[9:0];

assign trunc_ln46_17_fu_392_p1 = data_2_val[9:0];

assign trunc_ln46_18_fu_442_p1 = data_3_val[9:0];

assign trunc_ln46_19_fu_492_p1 = data_4_val[9:0];

assign trunc_ln46_20_fu_542_p1 = data_5_val[9:0];

assign trunc_ln46_21_fu_592_p1 = data_6_val[9:0];

assign trunc_ln46_22_fu_642_p1 = data_7_val[9:0];

assign trunc_ln46_23_fu_692_p1 = data_8_val[9:0];

assign trunc_ln46_24_fu_742_p1 = data_9_val[9:0];

assign trunc_ln46_25_fu_792_p1 = data_10_val[9:0];

assign trunc_ln46_26_fu_842_p1 = data_11_val[9:0];

assign trunc_ln46_27_fu_892_p1 = data_12_val[9:0];

assign trunc_ln46_28_fu_942_p1 = data_13_val[9:0];

assign trunc_ln46_29_fu_992_p1 = data_14_val[9:0];

assign trunc_ln46_30_fu_1042_p1 = data_15_val[9:0];

assign trunc_ln46_31_fu_1092_p1 = data_16_val[9:0];

assign trunc_ln46_32_fu_1142_p1 = data_17_val[9:0];

assign trunc_ln46_33_fu_1192_p1 = data_18_val[9:0];

assign trunc_ln46_34_fu_1242_p1 = data_19_val[9:0];

assign trunc_ln46_35_fu_1292_p1 = data_20_val[9:0];

assign trunc_ln46_36_fu_1342_p1 = data_21_val[9:0];

assign trunc_ln46_37_fu_1392_p1 = data_22_val[9:0];

assign trunc_ln46_38_fu_1442_p1 = data_23_val[9:0];

assign trunc_ln46_39_fu_1492_p1 = data_24_val[9:0];

assign trunc_ln46_40_fu_1542_p1 = data_25_val[9:0];

assign trunc_ln46_41_fu_1592_p1 = data_26_val[9:0];

assign trunc_ln46_42_fu_1642_p1 = data_27_val[9:0];

assign trunc_ln46_43_fu_1692_p1 = data_28_val[9:0];

assign trunc_ln46_44_fu_1742_p1 = data_29_val[9:0];

assign trunc_ln46_45_fu_1792_p1 = data_30_val[9:0];

assign trunc_ln46_46_fu_1842_p1 = data_31_val[9:0];

assign trunc_ln46_fu_292_p1 = data_0_val[9:0];

assign ap_return_0 = select_ln45_fu_328_p3;

assign ap_return_1 = select_ln45_16_fu_378_p3;

assign ap_return_10 = select_ln45_25_fu_828_p3;

assign ap_return_11 = select_ln45_26_fu_878_p3;

assign ap_return_12 = select_ln45_27_fu_928_p3;

assign ap_return_13 = select_ln45_28_fu_978_p3;

assign ap_return_14 = select_ln45_29_fu_1028_p3;

assign ap_return_15 = select_ln45_30_fu_1078_p3;

assign ap_return_16 = select_ln45_31_fu_1128_p3;

assign ap_return_17 = select_ln45_32_fu_1178_p3;

assign ap_return_18 = select_ln45_33_fu_1228_p3;

assign ap_return_19 = select_ln45_34_fu_1278_p3;

assign ap_return_2 = select_ln45_17_fu_428_p3;

assign ap_return_20 = select_ln45_35_fu_1328_p3;

assign ap_return_21 = select_ln45_36_fu_1378_p3;

assign ap_return_22 = select_ln45_37_fu_1428_p3;

assign ap_return_23 = select_ln45_38_fu_1478_p3;

assign ap_return_24 = select_ln45_39_fu_1528_p3;

assign ap_return_25 = select_ln45_40_fu_1578_p3;

assign ap_return_26 = select_ln45_41_fu_1628_p3;

assign ap_return_27 = select_ln45_42_fu_1678_p3;

assign ap_return_28 = select_ln45_43_fu_1728_p3;

assign ap_return_29 = select_ln45_44_fu_1778_p3;

assign ap_return_3 = select_ln45_18_fu_478_p3;

assign ap_return_30 = select_ln45_45_fu_1828_p3;

assign ap_return_31 = select_ln45_46_fu_1878_p3;

assign ap_return_4 = select_ln45_19_fu_528_p3;

assign ap_return_5 = select_ln45_20_fu_578_p3;

assign ap_return_6 = select_ln45_21_fu_628_p3;

assign ap_return_7 = select_ln45_22_fu_678_p3;

assign ap_return_8 = select_ln45_23_fu_728_p3;

assign ap_return_9 = select_ln45_24_fu_778_p3;

assign icmp_ln45_16_fu_336_p2 = (($signed(data_1_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_17_fu_386_p2 = (($signed(data_2_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_18_fu_436_p2 = (($signed(data_3_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_19_fu_486_p2 = (($signed(data_4_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_20_fu_536_p2 = (($signed(data_5_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_21_fu_586_p2 = (($signed(data_6_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_22_fu_636_p2 = (($signed(data_7_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_23_fu_686_p2 = (($signed(data_8_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_24_fu_736_p2 = (($signed(data_9_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_25_fu_786_p2 = (($signed(data_10_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_26_fu_836_p2 = (($signed(data_11_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_27_fu_886_p2 = (($signed(data_12_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_28_fu_936_p2 = (($signed(data_13_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_29_fu_986_p2 = (($signed(data_14_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_30_fu_1036_p2 = (($signed(data_15_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_31_fu_1086_p2 = (($signed(data_16_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_32_fu_1136_p2 = (($signed(data_17_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_33_fu_1186_p2 = (($signed(data_18_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_34_fu_1236_p2 = (($signed(data_19_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_35_fu_1286_p2 = (($signed(data_20_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_36_fu_1336_p2 = (($signed(data_21_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_37_fu_1386_p2 = (($signed(data_22_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_38_fu_1436_p2 = (($signed(data_23_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_39_fu_1486_p2 = (($signed(data_24_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_40_fu_1536_p2 = (($signed(data_25_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_41_fu_1586_p2 = (($signed(data_26_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_42_fu_1636_p2 = (($signed(data_27_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_43_fu_1686_p2 = (($signed(data_28_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_44_fu_1736_p2 = (($signed(data_29_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_45_fu_1786_p2 = (($signed(data_30_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_46_fu_1836_p2 = (($signed(data_31_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_286_p2 = (($signed(data_0_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

endmodule //myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s
