<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">


<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    
    <title>Combinatorial Verilog &mdash; Combinatorial Verilog 2017.08.30 documentation</title>
    
    <link rel="stylesheet" href="_static/alabaster.css" type="text/css" />
    <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
    
    <script type="text/javascript">
      var DOCUMENTATION_OPTIONS = {
        URL_ROOT:    './',
        VERSION:     '2017.08.30',
        COLLAPSE_INDEX: false,
        FILE_SUFFIX: '.html',
        HAS_SOURCE:  true
      };
    </script>
    <script type="text/javascript" src="_static/jquery.js"></script>
    <script type="text/javascript" src="_static/underscore.js"></script>
    <script type="text/javascript" src="_static/doctools.js"></script>
    <link rel="top" title="Combinatorial Verilog 2017.08.30 documentation" href="#" />
   
  <link rel="stylesheet" href="_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head>
  <body role="document">
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <div class="section" id="combinatorial-verilog">
<h1>Combinatorial Verilog<a class="headerlink" href="#combinatorial-verilog" title="Permalink to this headline">¶</a></h1>
<div class="line-block">
<div class="line">Al Wood</div>
</div>
<div class="section" id="wires-and-net-declarations">
<h2>Wires and net declarations<a class="headerlink" href="#wires-and-net-declarations" title="Permalink to this headline">¶</a></h2>
<div class="highlight-verilog"><div class="highlight"><pre><span></span><span class="kt">wire</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">;</span>
<span class="kt">wire</span> <span class="n">y</span><span class="p">;</span>
<span class="kt">wire</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">a2</span><span class="p">,</span> <span class="n">b2</span><span class="p">;</span>
</pre></div>
</div>
<p>Inputs and outputs to and from modules are automatically declared as wires,
<em>unless</em> they are subsequently declared as registers (next talk).</p>
<div class="highlight-verilog"><div class="highlight"><pre><span></span><span class="k">module</span> <span class="n">mymod</span> <span class="p">(</span>
   <span class="k">input</span>  <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">y2</span><span class="p">;</span>
   <span class="k">output</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">y3</span><span class="p">;</span>
  <span class="p">)</span>
</pre></div>
</div>
</div>
<div class="section" id="logic-bitwise-primitives">
<h2>Logic bitwise primitives<a class="headerlink" href="#logic-bitwise-primitives" title="Permalink to this headline">¶</a></h2>
<p>Negation</p>
<div class="highlight-verilog"><div class="highlight"><pre><span></span><span class="k">assign</span> <span class="n">y</span> <span class="o">=</span> <span class="o">~</span><span class="n">a</span><span class="p">;</span>
</pre></div>
</div>
<p>AND, OR and exclusive-OR gates</p>
<div class="highlight-verilog"><div class="highlight"><pre><span></span><span class="k">assign</span> <span class="n">y</span> <span class="o">=</span> <span class="n">a</span> <span class="o">&amp;</span> <span class="n">b</span><span class="p">;</span>
<span class="k">assign</span> <span class="n">y</span> <span class="o">=</span> <span class="n">a</span> <span class="o">|</span> <span class="n">b</span><span class="p">;</span>
<span class="k">assign</span> <span class="n">y</span> <span class="o">=</span> <span class="n">a</span> <span class="o">^</span> <span class="n">b</span><span class="p">;</span>
</pre></div>
</div>
</div>
<div class="section" id="reduction">
<h2>Reduction<a class="headerlink" href="#reduction" title="Permalink to this headline">¶</a></h2>
<div class="highlight-verilog"><div class="highlight"><pre><span></span><span class="kt">wire</span> <span class="n">y</span><span class="p">;</span>
<span class="kt">wire</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">a2</span><span class="p">;</span>
<span class="k">assign</span> <span class="n">y</span> <span class="o">=</span> <span class="o">|</span> <span class="n">a2</span><span class="p">;</span>
</pre></div>
</div>
<p>is equivalent to:</p>
<div class="highlight-verilog"><div class="highlight"><pre><span></span><span class="kt">wire</span> <span class="n">y</span><span class="p">;</span>
<span class="kt">wire</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">a2</span><span class="p">;</span>
<span class="k">assign</span> <span class="n">y</span> <span class="o">=</span> <span class="n">a2</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">|</span> <span class="n">a2</span><span class="p">[</span><span class="mh">0</span><span class="p">];</span>
</pre></div>
</div>
</div>
<div class="section" id="concatenation-and-replication">
<h2>Concatenation and Replication<a class="headerlink" href="#concatenation-and-replication" title="Permalink to this headline">¶</a></h2>
<div class="highlight-verilog"><div class="highlight"><pre><span></span><span class="kt">wire</span> <span class="n">y</span><span class="p">;</span>
<span class="kt">wire</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">y2</span><span class="p">;</span>
<span class="kt">wire</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">y3</span><span class="p">;</span>

<span class="k">assign</span> <span class="n">y2</span> <span class="o">=</span> <span class="p">{</span><span class="n">a</span><span class="p">,</span><span class="n">b</span><span class="p">};</span>            <span class="c1">// creates a 2-bit signal of a with b</span>
<span class="k">assign</span> <span class="n">y2</span> <span class="o">=</span> <span class="p">{</span><span class="n">a</span><span class="p">,</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">};</span>         <span class="c1">// a with 1 bit binary 0 (constant)</span>
<span class="k">assign</span> <span class="n">y3</span> <span class="o">=</span> <span class="p">{</span><span class="n">a</span><span class="p">,</span><span class="n">b</span><span class="p">,</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">};</span>       <span class="c1">// a with b with binary 1 (constant)</span>
<span class="k">assign</span> <span class="n">y3</span> <span class="o">=</span> <span class="p">{</span><span class="n">a</span><span class="p">,</span><span class="mh">2</span><span class="mb">&#39;b10</span><span class="p">};</span>        <span class="c1">// a with 2 binary bits 1, 0</span>
<span class="k">assign</span> <span class="n">y3</span> <span class="o">=</span> <span class="p">{</span><span class="n">a</span><span class="p">,</span><span class="n">a2</span><span class="p">};</span>           <span class="c1">// a with a2 (a2 is 2 bits)</span>
<span class="k">assign</span> <span class="n">y3</span> <span class="o">=</span> <span class="p">{</span><span class="n">a</span><span class="p">,</span><span class="n">a2</span><span class="p">[</span><span class="mh">0</span><span class="p">],</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">};</span>   <span class="c1">// a with single bit from a2 with 1</span>
<span class="k">assign</span> <span class="p">{</span><span class="n">y2</span><span class="p">,</span><span class="n">y</span><span class="p">}</span> <span class="o">=</span> <span class="p">{</span><span class="n">y3</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span><span class="n">a</span><span class="p">};</span>  <span class="c1">// multiple assignment: creates y2 as</span>
                              <span class="c1">// 2 bits from y3 and y as a</span>
<span class="k">assign</span> <span class="n">y3</span> <span class="o">=</span> <span class="p">{</span><span class="n">a</span><span class="p">,</span><span class="mh">2</span><span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">}};</span>      <span class="c1">// a with 2 lots of binary 1</span>
</pre></div>
</div>
<p>Note use of <code class="docutils literal"><span class="pre">//</span></code> to introduce a comment.</p>
</div>
<div class="section" id="shifting">
<h2>Shifting<a class="headerlink" href="#shifting" title="Permalink to this headline">¶</a></h2>
<p>Both arithmetic and logic shifts are provided. The following table illustrates
the difference.</p>
<div class="highlight-verilog"><div class="highlight"><pre><span></span><span class="n">a</span>           <span class="n">a</span> <span class="o">&gt;&gt;</span> <span class="mh">2</span>      <span class="n">a</span> <span class="o">&gt;&gt;&gt;</span> <span class="mh">2</span>     <span class="n">a</span> <span class="o">&lt;&lt;</span> <span class="mh">2</span>      <span class="n">a</span> <span class="o">&lt;&lt;&lt;</span> <span class="mh">3</span>
<span class="mh">01001111</span>    <span class="mh">00010011</span>    <span class="mh">00010011</span>    <span class="mh">00111100</span>    <span class="mh">00111100</span>
<span class="mh">11001111</span>    <span class="mh">00110011</span>    <span class="mh">11110011</span>    <span class="mh">00111100</span>    <span class="mh">00111100</span>
</pre></div>
</div>
<p>Examples:</p>
<div class="highlight-verilog"><div class="highlight"><pre><span></span><span class="k">assign</span> <span class="n">y2</span> <span class="o">=</span> <span class="n">a2</span> <span class="o">&gt;&gt;</span> <span class="mh">1</span><span class="p">;</span>    <span class="c1">// Logical 0&#39;s shifted in</span>
<span class="k">assign</span> <span class="n">y2</span> <span class="o">=</span> <span class="n">a2</span> <span class="o">&gt;&gt;&gt;</span> <span class="mh">1</span><span class="p">;</span>   <span class="c1">// Arithemtic MSB sign bit shifted in</span>
<span class="k">assign</span> <span class="n">y2</span> <span class="o">=</span> <span class="n">a2</span> <span class="o">&lt;&lt;</span> <span class="mh">1</span><span class="p">;</span>    <span class="c1">// Logical shift left same result as</span>
<span class="k">assign</span> <span class="n">y2</span> <span class="o">=</span> <span class="n">a2</span> <span class="o">&lt;&lt;&lt;</span> <span class="mh">1</span><span class="p">;</span>   <span class="c1">// Arithmetic shift left</span>
</pre></div>
</div>
</div>
<div class="section" id="rotation">
<h2>Rotation<a class="headerlink" href="#rotation" title="Permalink to this headline">¶</a></h2>
<p>Rotate right 1 bit:</p>
<div class="highlight-verilog"><div class="highlight"><pre><span></span><span class="k">assign</span> <span class="n">y4</span> <span class="o">=</span> <span class="p">{</span><span class="n">y3</span><span class="p">[</span><span class="mh">0</span><span class="p">],</span><span class="n">y3</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">1</span><span class="p">]};</span>
</pre></div>
</div>
<p>Rotate right 2 bit:</p>
<div class="highlight-verilog"><div class="highlight"><pre><span></span><span class="k">assign</span> <span class="n">y4</span> <span class="o">=</span> <span class="p">{</span><span class="n">y3</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span><span class="n">y3</span><span class="p">[</span><span class="mh">2</span><span class="p">]};</span>
</pre></div>
</div>
</div>
<div class="section" id="conditional-expressions">
<h2>Conditional expressions<a class="headerlink" href="#conditional-expressions" title="Permalink to this headline">¶</a></h2>
<p>A tertiary operator:</p>
<div class="highlight-verilog"><div class="highlight"><pre><span></span><span class="k">assign</span> <span class="n">max</span> <span class="o">=</span> <span class="p">(</span><span class="n">a</span> <span class="o">&gt;</span> <span class="n">b</span><span class="p">)</span> <span class="o">?</span> <span class="n">a</span> <span class="o">:</span> <span class="n">b</span><span class="p">;</span>
</pre></div>
</div>
</div>
<div class="section" id="operator-precedence">
<h2>Operator precedence<a class="headerlink" href="#operator-precedence" title="Permalink to this headline">¶</a></h2>
<div class="highlight-default"><div class="highlight"><pre><span></span>() [] :: .
+ - ! ~ &amp; ~&amp; | ~| ^ ~^ ^~ ++ -- (unary)
**
* / %
+ - (binary)
&lt;&lt; &gt;&gt; &lt;&lt;&lt; &gt;&gt;&gt;
&lt; &lt;= &gt; &gt;= inside dist
== != === !== =?= !?=
&amp; (binary)
^ ~^ ^~ (binary)
| (binary)
&amp;&amp;
||
? : (conditional operator)
&gt;
= += -= *= /= %= &amp;= ^= |= &lt;&lt;= &gt;&gt;= &lt;&lt;&lt;= &gt;&gt;&gt;= := :/ &lt;=
{} {{}}
</pre></div>
</div>
</div>
<div class="section" id="combinatorial-always-blocks">
<h2>Combinatorial always blocks<a class="headerlink" href="#combinatorial-always-blocks" title="Permalink to this headline">¶</a></h2>
<p>For use when simple expressions get too complicated</p>
<div class="highlight-verilog"><div class="highlight"><pre><span></span><span class="k">always</span> <span class="p">@(</span><span class="o">*</span><span class="p">)</span>
   <span class="n">a</span> <span class="o">=</span> <span class="n">b</span><span class="p">;</span>

<span class="k">always</span> <span class="p">@(</span><span class="o">*</span><span class="p">)</span>
   <span class="k">begin</span>
      <span class="n">a</span> <span class="o">=</span> <span class="n">b</span><span class="p">;</span>
      <span class="n">y</span> <span class="o">=</span> <span class="n">a</span> <span class="o">|</span> <span class="n">b</span><span class="p">;</span>
    <span class="k">end</span>
</pre></div>
</div>
<p>SystemVerilog offers a more explicit format</p>
<div class="highlight-verilog"><div class="highlight"><pre><span></span><span class="k">always_comb</span>
   <span class="n">a</span> <span class="o">=</span> <span class="n">b</span><span class="p">;</span>
</pre></div>
</div>
</div>
<div class="section" id="if-else-1">
<h2>If/Else (1)<a class="headerlink" href="#if-else-1" title="Permalink to this headline">¶</a></h2>
<div class="highlight-verilog"><div class="highlight"><pre><span></span><span class="kt">wire</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">;</span>
<span class="kt">wire</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">min</span><span class="p">;</span>

<span class="k">always_comb</span>
   <span class="k">if</span><span class="p">(</span><span class="n">a</span> <span class="o">&lt;</span> <span class="n">b</span><span class="p">)</span>
      <span class="n">min</span> <span class="o">=</span> <span class="n">a</span><span class="p">;</span>
   <span class="k">else</span>
      <span class="n">min</span> <span class="o">=</span> <span class="n">b</span><span class="p">;</span>
</pre></div>
</div>
</div>
<div class="section" id="if-else-2">
<h2>If/Else (2)<a class="headerlink" href="#if-else-2" title="Permalink to this headline">¶</a></h2>
<p>More generally:</p>
<div class="highlight-verilog"><div class="highlight"><pre><span></span><span class="k">always_comb</span>
   <span class="k">if</span><span class="p">(</span><span class="n">boolean</span><span class="p">)</span>
      <span class="k">begin</span>     <span class="c1">// need begin...end if &gt;1 line of code within block</span>
                <span class="c1">// if code</span>
      <span class="k">end</span>
   <span class="k">else</span>
      <span class="k">begin</span>
                <span class="c1">// else code</span>
      <span class="k">end</span>
</pre></div>
</div>
</div>
<div class="section" id="conditional-example-4-bit-decoder">
<h2>Conditional example: 4-bit decoder<a class="headerlink" href="#conditional-example-4-bit-decoder" title="Permalink to this headline">¶</a></h2>
<p>Given a 2 bit value input, set that bit in the output, but only if the enable
input is asserted (high). Truth table:</p>
<div class="highlight-verilog"><div class="highlight"><pre><span></span><span class="n">en</span>      <span class="n">a1</span>      <span class="n">a2</span>      <span class="n">y</span>
<span class="mh">0</span>       <span class="o">-</span>       <span class="o">-</span>       <span class="mh">0000</span>
<span class="mh">1</span>       <span class="mh">0</span>       <span class="mh">0</span>       <span class="mh">0001</span>
<span class="mh">1</span>       <span class="mh">0</span>       <span class="mh">1</span>       <span class="mh">0010</span>
<span class="mh">1</span>       <span class="mh">1</span>       <span class="mh">0</span>       <span class="mh">0100</span>
<span class="mh">1</span>       <span class="mh">1</span>       <span class="mh">1</span>       <span class="mh">1000</span>
</pre></div>
</div>
</div>
<div class="section" id="conditional-example-implementation">
<h2>Conditional example: implementation<a class="headerlink" href="#conditional-example-implementation" title="Permalink to this headline">¶</a></h2>
<div class="highlight-verilog"><div class="highlight"><pre><span></span><span class="k">module</span> <span class="n">decoder</span> <span class="p">(</span>
   <span class="k">input</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">a</span><span class="p">,</span>
   <span class="k">input</span>        <span class="n">en</span><span class="p">,</span>
   <span class="k">output</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">y</span>
  <span class="p">)</span>

   <span class="k">always_comb</span>
      <span class="k">if</span> <span class="p">(</span><span class="o">~</span><span class="n">en</span><span class="p">)</span>
         <span class="n">y</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b0000</span><span class="p">;</span>  <span class="c1">// 4-bit wide, binary representation: 0000</span>
      <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">a</span> <span class="o">==</span> <span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">)</span>
         <span class="n">y</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b0001</span><span class="p">;</span>
      <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">a</span> <span class="o">==</span> <span class="mh">2</span><span class="mb">&#39;b01</span><span class="p">)</span>
         <span class="n">y</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b0010</span><span class="p">;</span>
      <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">a</span> <span class="o">==</span> <span class="mh">2</span><span class="mb">&#39;b10</span><span class="p">)</span>
         <span class="n">y</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b0100</span><span class="p">;</span>
      <span class="k">else</span>
         <span class="n">y</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b1000</span><span class="p">;</span>

<span class="k">endmodule</span>
</pre></div>
</div>
</div>
<div class="section" id="conditional-example-improved">
<h2>Conditional example: improved<a class="headerlink" href="#conditional-example-improved" title="Permalink to this headline">¶</a></h2>
<div class="highlight-verilog"><div class="highlight"><pre><span></span><span class="k">module</span> <span class="n">decoder</span> <span class="p">(</span>
   <span class="k">input</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">a</span><span class="p">,</span>
   <span class="k">input</span>        <span class="n">en</span><span class="p">,</span>
   <span class="k">output</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">y</span>
  <span class="p">)</span>

   <span class="k">always_comb</span>
      <span class="k">case</span> <span class="p">({</span><span class="n">en</span><span class="p">,</span><span class="n">a</span><span class="p">})</span>
         <span class="mh">3</span><span class="mb">&#39;b000</span><span class="p">,</span> <span class="mh">3</span><span class="mb">&#39;b001</span><span class="p">,</span><span class="mh">3</span><span class="mb">&#39;b010</span><span class="p">,</span><span class="mh">3</span><span class="mb">&#39;b011</span><span class="o">:</span> <span class="n">y</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b0000</span><span class="p">;</span>
         <span class="mh">3</span><span class="mb">&#39;b100</span><span class="o">:</span> <span class="n">y</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b0001</span><span class="p">;</span>
         <span class="mh">3</span><span class="mb">&#39;b101</span><span class="o">:</span> <span class="n">y</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b0010</span><span class="p">;</span>
         <span class="mh">3</span><span class="mb">&#39;b110</span><span class="o">:</span> <span class="n">y</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b0100</span><span class="p">;</span>
         <span class="mh">3</span><span class="mb">&#39;b111</span><span class="o">:</span> <span class="n">y</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b1000</span><span class="p">;</span>
      <span class="k">endcase</span>    <span class="c1">// {en,a}</span>

<span class="k">endmodule</span>
</pre></div>
</div>
</div>
<div class="section" id="uncertainty-x-and-z-values">
<h2>Uncertainty: X and Z values<a class="headerlink" href="#uncertainty-x-and-z-values" title="Permalink to this headline">¶</a></h2>
<p>X is the &#8220;don&#8217;t care&#8221; value. Specifiying this can make for more efficient
synthesis, since the tools can choose whichever value is most efficient.</p>
<p>Z is the &#8220;high impedence&#8221; value, typically used for connections that can be
both inputs and outputs, typically under the control of an enable signal.</p>
<div class="highlight-verilog"><div class="highlight"><pre><span></span><span class="k">assign</span> <span class="n">y</span> <span class="o">=</span> <span class="p">(</span><span class="n">oen</span><span class="p">)</span> <span class="o">?</span> <span class="n">a</span> <span class="o">:</span> <span class="mh">1</span><span class="p">&#39;</span><span class="n">bz</span><span class="p">;</span>
</pre></div>
</div>
</div>
<div class="section" id="decoder-example-using-x">
<h2>Decoder example using X<a class="headerlink" href="#decoder-example-using-x" title="Permalink to this headline">¶</a></h2>
<div class="highlight-verilog"><div class="highlight"><pre><span></span><span class="k">module</span> <span class="n">decoder</span> <span class="p">(</span>
   <span class="k">input</span>  <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">a</span><span class="p">,</span>
   <span class="k">input</span>        <span class="n">en</span><span class="p">,</span>
   <span class="k">output</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">y</span>
  <span class="p">)</span>

   <span class="k">always_comb</span>
      <span class="k">casex</span> <span class="p">({</span><span class="n">en</span><span class="p">,</span><span class="n">a</span><span class="p">})</span>
         <span class="mh">3</span><span class="mb">&#39;b0</span><span class="nl">xx:</span> <span class="n">y</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b0000</span><span class="p">;</span>
         <span class="mh">3</span><span class="mb">&#39;b100</span><span class="o">:</span> <span class="n">y</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b0001</span><span class="p">;</span>
         <span class="mh">3</span><span class="mb">&#39;b101</span><span class="o">:</span> <span class="n">y</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b0010</span><span class="p">;</span>
         <span class="mh">3</span><span class="mb">&#39;b110</span><span class="o">:</span> <span class="n">y</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b0100</span><span class="p">;</span>
         <span class="mh">3</span><span class="mb">&#39;b111</span><span class="o">:</span> <span class="n">y</span> <span class="o">=</span> <span class="mh">4</span><span class="mb">&#39;b1000</span><span class="p">;</span>
      <span class="k">endcase</span>    <span class="c1">// {en,a}</span>

<span class="k">endmodule</span>
</pre></div>
</div>
<p>There is also <code class="docutils literal"><span class="pre">casez</span></code>.</p>
</div>
<div class="section" id="multiple-assignment">
<h2>Multiple assignment<a class="headerlink" href="#multiple-assignment" title="Permalink to this headline">¶</a></h2>
<div class="highlight-verilog"><div class="highlight"><pre><span></span><span class="k">always_comb</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">en</span><span class="p">)</span> <span class="n">y</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>

<span class="k">always_comb</span>
    <span class="n">y</span> <span class="o">=</span> <span class="n">a</span> <span class="o">&amp;</span> <span class="n">b</span><span class="p">;</span>
</pre></div>
</div>
<p>Won&#8217;t synthesize because <code class="docutils literal"><span class="pre">y</span></code> is the output of two circuits which is
contraditory.  It should be written as:</p>
<div class="highlight-verilog"><div class="highlight"><pre><span></span><span class="k">always_comb</span>
 <span class="k">if</span> <span class="p">(</span><span class="n">en</span><span class="p">)</span>
    <span class="n">y</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
 <span class="k">else</span>
    <span class="n">y</span> <span class="o">=</span> <span class="n">a</span> <span class="o">&amp;</span> <span class="n">b</span><span class="p">;</span>
</pre></div>
</div>
</div>
<div class="section" id="exercise-2">
<h2>Exercise 2<a class="headerlink" href="#exercise-2" title="Permalink to this headline">¶</a></h2>
<p>Start with <code class="docutils literal"><span class="pre">button_led.v</span></code> in the <code class="docutils literal"><span class="pre">basic_verilog/button_led</span></code>
directory. Complete it so that the LED which is lit up depends on whether the
button is pressed.</p>
<p>Build it with:</p>
<div class="highlight-default"><div class="highlight"><pre><span></span><span class="n">make</span> <span class="n">button_led</span>
</pre></div>
</div>
<p>Then experiment using both buttons, so that each combination of buttons lights
a different LED. Use a <code class="docutils literal"><span class="pre">case</span></code> statement for this.</p>
</div>
</div>


          </div>
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
  <h3><a href="#">Table Of Contents</a></h3>
  <ul>
<li><a class="reference internal" href="#">Combinatorial Verilog</a><ul>
<li><a class="reference internal" href="#wires-and-net-declarations">Wires and net declarations</a></li>
<li><a class="reference internal" href="#logic-bitwise-primitives">Logic bitwise primitives</a></li>
<li><a class="reference internal" href="#reduction">Reduction</a></li>
<li><a class="reference internal" href="#concatenation-and-replication">Concatenation and Replication</a></li>
<li><a class="reference internal" href="#shifting">Shifting</a></li>
<li><a class="reference internal" href="#rotation">Rotation</a></li>
<li><a class="reference internal" href="#conditional-expressions">Conditional expressions</a></li>
<li><a class="reference internal" href="#operator-precedence">Operator precedence</a></li>
<li><a class="reference internal" href="#combinatorial-always-blocks">Combinatorial always blocks</a></li>
<li><a class="reference internal" href="#if-else-1">If/Else (1)</a></li>
<li><a class="reference internal" href="#if-else-2">If/Else (2)</a></li>
<li><a class="reference internal" href="#conditional-example-4-bit-decoder">Conditional example: 4-bit decoder</a></li>
<li><a class="reference internal" href="#conditional-example-implementation">Conditional example: implementation</a></li>
<li><a class="reference internal" href="#conditional-example-improved">Conditional example: improved</a></li>
<li><a class="reference internal" href="#uncertainty-x-and-z-values">Uncertainty: X and Z values</a></li>
<li><a class="reference internal" href="#decoder-example-using-x">Decoder example using X</a></li>
<li><a class="reference internal" href="#multiple-assignment">Multiple assignment</a></li>
<li><a class="reference internal" href="#exercise-2">Exercise 2</a></li>
</ul>
</li>
</ul>
<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="#">Documentation overview</a><ul>
  </ul></li>
</ul>
</div>
  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="_sources/index.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
<div id="searchbox" style="display: none" role="search">
  <h3>Quick search</h3>
    <form class="search" action="search.html" method="get">
      <input type="text" name="q" />
      <input type="submit" value="Go" />
      <input type="hidden" name="check_keywords" value="yes" />
      <input type="hidden" name="area" value="default" />
    </form>
</div>
<script type="text/javascript">$('#searchbox').show(0);</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;2017, Al Wood.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 1.4.1</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.10</a>
      
      |
      <a href="_sources/index.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>