#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001bbb20b47f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001bbb20c73b0 .scope module, "tb" "tb" 3 44;
 .timescale -12 -12;
L_000001bbb20ab4c0 .functor NOT 1, L_000001bbb211c6c0, C4<0>, C4<0>, C4<0>;
L_000001bbb20aaff0 .functor XOR 100, L_000001bbb211d980, L_000001bbb211d520, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001bbb20abb50 .functor XOR 100, L_000001bbb20aaff0, L_000001bbb211c940, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v000001bbb20b2190_0 .net *"_ivl_10", 99 0, L_000001bbb211c940;  1 drivers
v000001bbb20b2b90_0 .net *"_ivl_12", 99 0, L_000001bbb20abb50;  1 drivers
v000001bbb20b2230_0 .net *"_ivl_2", 99 0, L_000001bbb211c1c0;  1 drivers
v000001bbb20b2410_0 .net *"_ivl_4", 99 0, L_000001bbb211d980;  1 drivers
v000001bbb20b25f0_0 .net *"_ivl_6", 99 0, L_000001bbb211d520;  1 drivers
v000001bbb20b2c30_0 .net *"_ivl_8", 99 0, L_000001bbb20aaff0;  1 drivers
v000001bbb211d5c0_0 .net "a", 99 0, v000001bbb20b22d0_0;  1 drivers
v000001bbb211d340_0 .net "b", 99 0, v000001bbb20b2ff0_0;  1 drivers
v000001bbb211d840_0 .var "clk", 0 0;
v000001bbb211c800_0 .net "out_dut", 99 0, L_000001bbb211d160;  1 drivers
v000001bbb211c8a0_0 .net "out_ref", 99 0, L_000001bbb211c620;  1 drivers
v000001bbb211d8e0_0 .net "sel", 0 0, v000001bbb20b2870_0;  1 drivers
v000001bbb211c4e0_0 .var/2u "stats1", 159 0;
v000001bbb211dc00_0 .var/2u "strobe", 0 0;
v000001bbb211d7a0_0 .net "tb_match", 0 0, L_000001bbb211c6c0;  1 drivers
v000001bbb211c3a0_0 .net "tb_mismatch", 0 0, L_000001bbb20ab4c0;  1 drivers
v000001bbb211dac0_0 .net "wavedrom_enable", 0 0, v000001bbb20b2a50_0;  1 drivers
v000001bbb211d480_0 .net "wavedrom_title", 511 0, v000001bbb20b24b0_0;  1 drivers
L_000001bbb211c1c0 .concat [ 100 0 0 0], L_000001bbb211c620;
L_000001bbb211d980 .concat [ 100 0 0 0], L_000001bbb211c620;
L_000001bbb211d520 .concat [ 100 0 0 0], L_000001bbb211d160;
L_000001bbb211c940 .concat [ 100 0 0 0], L_000001bbb211c620;
L_000001bbb211c6c0 .cmp/eeq 100, L_000001bbb211c1c0, L_000001bbb20abb50;
S_000001bbb20c7540 .scope module, "good1" "RefModule" 3 87, 4 2 0, S_000001bbb20c73b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "a";
    .port_info 1 /INPUT 100 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 100 "out";
v000001bbb20b2550_0 .net "a", 99 0, v000001bbb20b22d0_0;  alias, 1 drivers
v000001bbb20b2370_0 .net "b", 99 0, v000001bbb20b2ff0_0;  alias, 1 drivers
v000001bbb20b2cd0_0 .net "out", 99 0, L_000001bbb211c620;  alias, 1 drivers
v000001bbb20b2eb0_0 .net "sel", 0 0, v000001bbb20b2870_0;  alias, 1 drivers
L_000001bbb211c620 .functor MUXZ 100, v000001bbb20b22d0_0, v000001bbb20b2ff0_0, v000001bbb20b2870_0, C4<>;
S_000001bbb20c5460 .scope module, "stim1" "stimulus_gen" 3 81, 3 6 0, S_000001bbb20c73b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 100 "a";
    .port_info 2 /OUTPUT 100 "b";
    .port_info 3 /OUTPUT 1 "sel";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v000001bbb20b22d0_0 .var "a", 99 0;
v000001bbb20b2ff0_0 .var "b", 99 0;
v000001bbb20b2f50_0 .net "clk", 0 0, v000001bbb211d840_0;  1 drivers
v000001bbb20b2870_0 .var "sel", 0 0;
v000001bbb20b2a50_0 .var "wavedrom_enable", 0 0;
v000001bbb20b24b0_0 .var "wavedrom_title", 511 0;
E_000001bbb20ad850/0 .event negedge, v000001bbb20b2f50_0;
E_000001bbb20ad850/1 .event posedge, v000001bbb20b2f50_0;
E_000001bbb20ad850 .event/or E_000001bbb20ad850/0, E_000001bbb20ad850/1;
E_000001bbb20ada90 .event negedge, v000001bbb20b2f50_0;
E_000001bbb20ad690 .event posedge, v000001bbb20b2f50_0;
S_000001bbb20c55f0 .scope task, "wavedrom_start" "wavedrom_start" 3 19, 3 19 0, S_000001bbb20c5460;
 .timescale -12 -12;
v000001bbb20b2730_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001bbb20c5780 .scope task, "wavedrom_stop" "wavedrom_stop" 3 22, 3 22 0, S_000001bbb20c5460;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000001bbb20b3540 .scope module, "top_module1" "TopModule" 3 93, 5 2 0, S_000001bbb20c73b0;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "a";
    .port_info 1 /INPUT 100 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 100 "out";
v000001bbb20b27d0_0 .net *"_ivl_0", 31 0, L_000001bbb211dd40;  1 drivers
L_000001bbb211dfa8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bbb20b2af0_0 .net *"_ivl_3", 30 0, L_000001bbb211dfa8;  1 drivers
L_000001bbb211dff0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bbb20b2e10_0 .net/2u *"_ivl_4", 31 0, L_000001bbb211dff0;  1 drivers
v000001bbb20b2910_0 .net *"_ivl_6", 0 0, L_000001bbb211db60;  1 drivers
v000001bbb20b29b0_0 .net "a", 99 0, v000001bbb20b22d0_0;  alias, 1 drivers
v000001bbb20b2690_0 .net "b", 99 0, v000001bbb20b2ff0_0;  alias, 1 drivers
v000001bbb20b20f0_0 .net "out", 99 0, L_000001bbb211d160;  alias, 1 drivers
v000001bbb20b2d70_0 .net "sel", 0 0, v000001bbb20b2870_0;  alias, 1 drivers
L_000001bbb211dd40 .concat [ 1 31 0 0], v000001bbb20b2870_0, L_000001bbb211dfa8;
L_000001bbb211db60 .cmp/eq 32, L_000001bbb211dd40, L_000001bbb211dff0;
L_000001bbb211d160 .functor MUXZ 100, v000001bbb20b2ff0_0, v000001bbb20b22d0_0, L_000001bbb211db60, C4<>;
S_000001bbb20b36d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 101, 3 101 0, S_000001bbb20c73b0;
 .timescale -12 -12;
E_000001bbb20ad790 .event edge, v000001bbb211dc00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001bbb211dc00_0;
    %nor/r;
    %assign/vec4 v000001bbb211dc00_0, 0;
    %wait E_000001bbb20ad790;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001bbb20c5460;
T_3 ;
    %pushi/vec4 3735928559, 0, 100;
    %assign/vec4 v000001bbb20b22d0_0, 0;
    %pushi/vec4 99282957, 0, 100;
    %assign/vec4 v000001bbb20b2ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bbb20b2870_0, 0;
    %wait E_000001bbb20ada90;
    %pushi/vec4 6, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001bbb20ad690;
    %load/vec4 v000001bbb20b2870_0;
    %inv;
    %assign/vec4 v000001bbb20b2870_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_000001bbb20ada90;
    %fork TD_tb.stim1.wavedrom_stop, S_000001bbb20c5780;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001bbb20ad850;
    %vpi_func 3 38 "$random" 32 {0 0 0};
    %vpi_func 3 38 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 38 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 38 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 38 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 38 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 38 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %pad/u 201;
    %split/vec4 1;
    %assign/vec4 v000001bbb20b2870_0, 0;
    %split/vec4 100;
    %assign/vec4 v000001bbb20b2ff0_0, 0;
    %assign/vec4 v000001bbb20b22d0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 39 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001bbb20c73b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bbb211d840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bbb211dc00_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_000001bbb20c73b0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v000001bbb211d840_0;
    %inv;
    %store/vec4 v000001bbb211d840_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000001bbb20c73b0;
T_6 ;
    %vpi_call/w 3 73 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 74 "$dumpvars", 32'sb00000000000000000000000000000001, v000001bbb20b2f50_0, v000001bbb211c3a0_0, v000001bbb211d5c0_0, v000001bbb211d340_0, v000001bbb211d8e0_0, v000001bbb211c8a0_0, v000001bbb211c800_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001bbb20c73b0;
T_7 ;
    %load/vec4 v000001bbb211c4e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v000001bbb211c4e0_0, 64, 32>, &PV<v000001bbb211c4e0_0, 32, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 111 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %vpi_call/w 3 113 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001bbb211c4e0_0, 128, 32>, &PV<v000001bbb211c4e0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 114 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 115 "$display", "Mismatches: %1d in %1d samples", &PV<v000001bbb211c4e0_0, 128, 32>, &PV<v000001bbb211c4e0_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_000001bbb20c73b0;
T_8 ;
    %wait E_000001bbb20ad850;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001bbb211c4e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001bbb211c4e0_0, 4, 32;
    %load/vec4 v000001bbb211d7a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001bbb211c4e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001bbb211c4e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001bbb211c4e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001bbb211c4e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v000001bbb211c8a0_0;
    %load/vec4 v000001bbb211c8a0_0;
    %load/vec4 v000001bbb211c800_0;
    %xor;
    %load/vec4 v000001bbb211c8a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v000001bbb211c4e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 130 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001bbb211c4e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v000001bbb211c4e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001bbb211c4e0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001bbb20c73b0;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 138 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 139 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob017_mux2to1v_test.sv";
    "dataset_code-complete-iccad2023/Prob017_mux2to1v_ref.sv";
    "results\deepseek-r1_14b_0shot_temp0.0\Prob017_mux2to1v/Prob017_mux2to1v_sample01.sv";
