{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670586622932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670586622933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  9 14:50:22 2022 " "Processing started: Fri Dec  9 14:50:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670586622933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1670586622933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA_Tester -c VGA_Tester " "Command: quartus_sta VGA_Tester -c VGA_Tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1670586622933 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1670586622953 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1670586623013 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1670586623013 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586623040 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586623040 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1670586623207 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA_Tester.sdc " "Synopsys Design Constraints File file not found: 'VGA_Tester.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1670586623213 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586623213 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock50MHz clock50MHz " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock50MHz clock50MHz" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1670586623214 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock_divider\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 207 -multiply_by 104 -duty_cycle 50.00 -name \{clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clock_divider\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 207 -multiply_by 104 -duty_cycle 50.00 -name \{clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1670586623214 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670586623214 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586623214 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debounce:debounce1\|clock_div:u1\|slow_clk debounce:debounce1\|clock_div:u1\|slow_clk " "create_clock -period 1.000 -name debounce:debounce1\|clock_div:u1\|slow_clk debounce:debounce1\|clock_div:u1\|slow_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670586623214 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debounce:debounce2\|clock_div:u1\|slow_clk debounce:debounce2\|clock_div:u1\|slow_clk " "create_clock -period 1.000 -name debounce:debounce2\|clock_div:u1\|slow_clk debounce:debounce2\|clock_div:u1\|slow_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670586623214 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switches\[0\] switches\[0\] " "create_clock -period 1.000 -name switches\[0\] switches\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670586623214 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670586623214 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1670586623215 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670586623216 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1670586623216 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1670586623219 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1670586623223 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670586623225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.345 " "Worst-case setup slack is -10.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.345             -30.648 switches\[0\]  " "  -10.345             -30.648 switches\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.938              -5.722 clock50MHz  " "   -0.938              -5.722 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 debounce:debounce1\|clock_div:u1\|slow_clk  " "    0.137               0.000 debounce:debounce1\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 debounce:debounce2\|clock_div:u1\|slow_clk  " "    0.137               0.000 debounce:debounce2\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.321               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   26.321               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586623225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.370 " "Worst-case hold slack is -1.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.370              -1.370 switches\[0\]  " "   -1.370              -1.370 switches\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 debounce:debounce1\|clock_div:u1\|slow_clk  " "    0.425               0.000 debounce:debounce1\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 debounce:debounce2\|clock_div:u1\|slow_clk  " "    0.427               0.000 debounce:debounce2\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.537               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.537               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.638               0.000 clock50MHz  " "    0.638               0.000 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586623227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.836 " "Worst-case recovery slack is -8.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.836             -26.010 switches\[0\]  " "   -8.836             -26.010 switches\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586623228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.729 " "Worst-case removal slack is 3.729" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.729               0.000 switches\[0\]  " "    3.729               0.000 switches\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586623229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.002 switches\[0\]  " "   -3.000              -8.002 switches\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -4.209 debounce:debounce1\|clock_div:u1\|slow_clk  " "   -1.403              -4.209 debounce:debounce1\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -4.209 debounce:debounce2\|clock_div:u1\|slow_clk  " "   -1.403              -4.209 debounce:debounce2\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.644               0.000 clock50MHz  " "    9.644               0.000 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.627               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.627               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586623229 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670586623236 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670586623236 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670586623237 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1670586623252 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1670586623538 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670586623579 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670586623584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.204 " "Worst-case setup slack is -10.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.204             -30.142 switches\[0\]  " "  -10.204             -30.142 switches\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.665              -4.107 clock50MHz  " "   -0.665              -4.107 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 debounce:debounce2\|clock_div:u1\|slow_clk  " "    0.213               0.000 debounce:debounce2\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 debounce:debounce1\|clock_div:u1\|slow_clk  " "    0.214               0.000 debounce:debounce1\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.151               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   27.151               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586623584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.241 " "Worst-case hold slack is -1.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.241              -1.241 switches\[0\]  " "   -1.241              -1.241 switches\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 debounce:debounce1\|clock_div:u1\|slow_clk  " "    0.391               0.000 debounce:debounce1\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 debounce:debounce2\|clock_div:u1\|slow_clk  " "    0.393               0.000 debounce:debounce2\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.454               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.589               0.000 clock50MHz  " "    0.589               0.000 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586623586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.791 " "Worst-case recovery slack is -8.791" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.791             -25.865 switches\[0\]  " "   -8.791             -25.865 switches\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586623587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.643 " "Worst-case removal slack is 3.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.643               0.000 switches\[0\]  " "    3.643               0.000 switches\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586623588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.686 switches\[0\]  " "   -3.000              -6.686 switches\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -4.209 debounce:debounce1\|clock_div:u1\|slow_clk  " "   -1.403              -4.209 debounce:debounce1\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -4.209 debounce:debounce2\|clock_div:u1\|slow_clk  " "   -1.403              -4.209 debounce:debounce2\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.711               0.000 clock50MHz  " "    9.711               0.000 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.617               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.617               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586623588 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670586623594 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670586623594 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670586623596 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670586623694 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670586623695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.283 " "Worst-case setup slack is -5.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.283             -15.552 switches\[0\]  " "   -5.283             -15.552 switches\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.042              -0.180 clock50MHz  " "   -0.042              -0.180 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.619               0.000 debounce:debounce1\|clock_div:u1\|slow_clk  " "    0.619               0.000 debounce:debounce1\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.620               0.000 debounce:debounce2\|clock_div:u1\|slow_clk  " "    0.620               0.000 debounce:debounce2\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.309               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   33.309               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586623696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.923 " "Worst-case hold slack is -0.923" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.923              -0.923 switches\[0\]  " "   -0.923              -0.923 switches\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 debounce:debounce1\|clock_div:u1\|slow_clk  " "    0.158               0.000 debounce:debounce1\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 debounce:debounce2\|clock_div:u1\|slow_clk  " "    0.160               0.000 debounce:debounce2\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 clock50MHz  " "    0.225               0.000 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.245               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586623698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.670 " "Worst-case recovery slack is -4.670" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.670             -13.873 switches\[0\]  " "   -4.670             -13.873 switches\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586623699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.684 " "Worst-case removal slack is 1.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.684               0.000 switches\[0\]  " "    1.684               0.000 switches\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586623700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.841 switches\[0\]  " "   -3.000              -5.841 switches\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 debounce:debounce1\|clock_div:u1\|slow_clk  " "   -1.000              -3.000 debounce:debounce1\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 debounce:debounce2\|clock_div:u1\|slow_clk  " "   -1.000              -3.000 debounce:debounce2\|clock_div:u1\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.342               0.000 clock50MHz  " "    9.342               0.000 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.705               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.705               0.000 clock_divider\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670586623700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670586623700 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670586623706 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670586623706 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670586623706 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670586623706 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.635 ns " "Worst Case Available Settling Time: 0.635 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670586623706 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670586623706 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670586623706 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670586624183 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670586624184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "581 " "Peak virtual memory: 581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670586624197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  9 14:50:24 2022 " "Processing ended: Fri Dec  9 14:50:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670586624197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670586624197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670586624197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670586624197 ""}
