0.6
2018.3
Dec  7 2018
00:33:28
B:/shoebox/uni/year 4/first/smp/PowerPCItoSDRAM/2mx9_sdramfsm.v,1606294267,verilog,,B:/shoebox/uni/year 4/first/smp/labs/project_3/project_3.srcs/sources_1/new/data_splitter.v,,mx9_sdramfsm,,,,,,,,
B:/shoebox/uni/year 4/first/smp/PowerPCItoSDRAM/mpc106fsm.v,1606294333,verilog,,B:/shoebox/uni/year 4/first/smp/labs/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_powerpcfsm_0_0/sim/design_1_powerpcfsm_0_0.v,,mpc106fsm,,,,,,,,
B:/shoebox/uni/year 4/first/smp/PowerPCItoSDRAM/powerpcfsm.v,1606294343,verilog,,B:/shoebox/uni/year 4/first/smp/PowerPCItoSDRAM/2mx9_sdramfsm.v,,powerpcfsm,,,,,,,,
B:/shoebox/uni/year 4/first/smp/labs/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_chip_select_splitter_0_0/sim/design_1_chip_select_splitter_0_0.v,1606295107,verilog,,B:/shoebox/uni/year 4/first/smp/labs/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_mpc106fsm_0_0/sim/design_1_mpc106fsm_0_0.v,,design_1_chip_select_splitter_0_0,,,,,,,,
B:/shoebox/uni/year 4/first/smp/labs/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_data_splitter_0_0/sim/design_1_data_splitter_0_0.v,1606295107,verilog,,B:/shoebox/uni/year 4/first/smp/labs/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_chip_select_splitter_0_0/sim/design_1_chip_select_splitter_0_0.v,,design_1_data_splitter_0_0,,,,,,,,
B:/shoebox/uni/year 4/first/smp/labs/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_mpc106fsm_0_0/sim/design_1_mpc106fsm_0_0.v,1606295107,verilog,,B:/shoebox/uni/year 4/first/smp/labs/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v,,design_1_mpc106fsm_0_0,,,,,,,,
B:/shoebox/uni/year 4/first/smp/labs/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_mx9_sdramfsm_0_0/sim/design_1_mx9_sdramfsm_0_0.v,1606295107,verilog,,B:/shoebox/uni/year 4/first/smp/labs/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_data_splitter_0_0/sim/design_1_data_splitter_0_0.v,,design_1_mx9_sdramfsm_0_0,,,,,,,,
B:/shoebox/uni/year 4/first/smp/labs/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_powerpcfsm_0_0/sim/design_1_powerpcfsm_0_0.v,1606295107,verilog,,B:/shoebox/uni/year 4/first/smp/labs/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_mx9_sdramfsm_0_0/sim/design_1_mx9_sdramfsm_0_0.v,,design_1_powerpcfsm_0_0,,,,,,,,
B:/shoebox/uni/year 4/first/smp/labs/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v,1606294823,verilog,,B:/shoebox/uni/year 4/first/smp/labs/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
B:/shoebox/uni/year 4/first/smp/labs/project_3/project_3.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
B:/shoebox/uni/year 4/first/smp/labs/project_3/project_3.srcs/sim_1/new/my_simulation.v,1606295090,verilog,,,,my_simulation,,,,,,,,
B:/shoebox/uni/year 4/first/smp/labs/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1606295107,verilog,,B:/shoebox/uni/year 4/first/smp/labs/project_3/project_3.srcs/sim_1/new/my_simulation.v,,design_1_wrapper,,,,,,,,
B:/shoebox/uni/year 4/first/smp/labs/project_3/project_3.srcs/sources_1/new/chip_select_splitter.v,1606294463,verilog,,B:/shoebox/uni/year 4/first/smp/PowerPCItoSDRAM/mpc106fsm.v,,chip_select_splitter,,,,,,,,
B:/shoebox/uni/year 4/first/smp/labs/project_3/project_3.srcs/sources_1/new/data_splitter.v,1606294417,verilog,,B:/shoebox/uni/year 4/first/smp/labs/project_3/project_3.srcs/sources_1/new/chip_select_splitter.v,,data_splitter,,,,,,,,
