{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1482312623255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1482312623256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 21 11:30:23 2016 " "Processing started: Wed Dec 21 11:30:23 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1482312623256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1482312623256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off testpat -c testpat " "Command: quartus_eda --read_settings_files=off --write_settings_files=off testpat -c testpat" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1482312623256 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1482312625921 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1482312625921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 21 11:30:25 2016 " "Processing started: Wed Dec 21 11:30:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1482312625921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1482312625921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl testpat testpat --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (Verilog)\" --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Command: quartus_eda -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl testpat testpat --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (Verilog)\" --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1482312625922 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "testpat testpat --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (Verilog)\} --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Quartus(args): testpat testpat --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (Verilog)\} --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1482312625922 ""}
{ "Info" "0" "" "Info: Quartus II has detected a mixed Verilog and VHDL design -- verilog simulation models will be used" {  } {  } 0 0 "Info: Quartus II has detected a mixed Verilog and VHDL design -- verilog simulation models will be used" 0 0 "Quartus II" 0 0 1482312626290 ""}
{ "Warning" "0" "" "Warning: File testpat_run_msim_rtl_verilog.do already exists - backing up current file as testpat_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File testpat_run_msim_rtl_verilog.do already exists - backing up current file as testpat_run_msim_rtl_verilog.do.bak11" 0 0 "Quartus II" 0 0 1482312626349 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/simulation/modelsim/testpat_run_msim_rtl_verilog.do" {  } { { "C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/simulation/modelsim/testpat_run_msim_rtl_verilog.do" "0" { Text "C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/simulation/modelsim/testpat_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/simulation/modelsim/testpat_run_msim_rtl_verilog.do" 0 0 "Quartus II" 0 0 1482312626387 ""}
{ "Info" "0" "" "Info: tool command file generation was successful" {  } {  } 0 0 "Info: tool command file generation was successful" 0 0 "Quartus II" 0 0 1482312626387 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Quartus II" 0 -1 1482312626388 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1482312626389 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 21 11:30:26 2016 " "Processing ended: Wed Dec 21 11:30:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1482312626389 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1482312626389 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1482312626389 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1482312626389 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "testpat_6_1200mv_85c_slow.vo C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/simulation/modelsim/ simulation " "Generated file testpat_6_1200mv_85c_slow.vo in folder \"C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1482312627184 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "testpat_6_1200mv_0c_slow.vo C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/simulation/modelsim/ simulation " "Generated file testpat_6_1200mv_0c_slow.vo in folder \"C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1482312627282 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "testpat_min_1200mv_0c_fast.vo C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/simulation/modelsim/ simulation " "Generated file testpat_min_1200mv_0c_fast.vo in folder \"C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1482312627385 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "testpat.vo C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/simulation/modelsim/ simulation " "Generated file testpat.vo in folder \"C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1482312627478 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "testpat_6_1200mv_85c_v_slow.sdo C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/simulation/modelsim/ simulation " "Generated file testpat_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1482312627629 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "testpat_6_1200mv_0c_v_slow.sdo C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/simulation/modelsim/ simulation " "Generated file testpat_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1482312627693 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "testpat_min_1200mv_0c_v_fast.sdo C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/simulation/modelsim/ simulation " "Generated file testpat_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1482312627756 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "testpat_v.sdo C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/simulation/modelsim/ simulation " "Generated file testpat_v.sdo in folder \"C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1482312627818 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1482312628355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1482312628355 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 21 11:30:28 2016 " "Processing started: Wed Dec 21 11:30:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1482312628355 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1482312628355 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl testpat testpat --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (Verilog)\" -gate_netlist testpat.vo -gate_timing_file testpat_v.sdo --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Command: quartus_eda -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl testpat testpat --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (Verilog)\" -gate_netlist testpat.vo -gate_timing_file testpat_v.sdo --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1482312628355 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "testpat testpat --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (Verilog)\} -gate_netlist testpat.vo -gate_timing_file testpat_v.sdo --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Quartus(args): testpat testpat --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (Verilog)\} -gate_netlist testpat.vo -gate_timing_file testpat_v.sdo --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1482312628355 ""}
{ "Warning" "0" "" "Warning: File testpat_run_msim_gate_verilog.do already exists - backing up current file as testpat_run_msim_gate_verilog.do.bak11" {  } {  } 0 0 "Warning: File testpat_run_msim_gate_verilog.do already exists - backing up current file as testpat_run_msim_gate_verilog.do.bak11" 0 0 "Quartus II" 0 0 1482312628599 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/simulation/modelsim/testpat_run_msim_gate_verilog.do" {  } { { "C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/simulation/modelsim/testpat_run_msim_gate_verilog.do" "0" { Text "C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/simulation/modelsim/testpat_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/simulation/modelsim/testpat_run_msim_gate_verilog.do" 0 0 "Quartus II" 0 0 1482312628605 ""}
{ "Info" "0" "" "Info: tool command file generation was successful" {  } {  } 0 0 "Info: tool command file generation was successful" 0 0 "Quartus II" 0 0 1482312628606 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Quartus II" 0 -1 1482312628606 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1482312628608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 21 11:30:28 2016 " "Processing ended: Wed Dec 21 11:30:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1482312628608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1482312628608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1482312628608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1482312628608 ""}
{ "Info" "IWSC_START_SIM_TCL_FILE_ALL_NODES" "C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/simulation/modelsim/testpat_dump_all_vcd_nodes.tcl " "Writing VCD Dump Commands for all nodes to C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/simulation/modelsim/testpat_dump_all_vcd_nodes.tcl" {  } {  } 0 204020 "Writing VCD Dump Commands for all nodes to %1!s!" 0 0 "Quartus II" 0 -1 1482312629160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "408 " "Peak virtual memory: 408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1482312629283 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 21 11:30:29 2016 " "Processing ended: Wed Dec 21 11:30:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1482312629283 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1482312629283 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1482312629283 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1482312629283 ""}
