
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/2022.1/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/2022.1/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'jz2292' on host 'en-ec-zhang-21.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Sat Sep 09 03:56:12 EDT 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_int8_pack_systolic_array_vitis.prj'
Sourcing Tcl script 'run.tcl'
INFO: [HLS 200-1510] Running: open_project out.prj -reset 
INFO: [HLS 200-10] Opening and resetting project '/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_int8_pack_systolic_array_vitis.prj/out.prj'.
WARNING: [HLS 200-40] No /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_int8_pack_systolic_array_vitis.prj/out.prj/solution1/solution1.aps file found.
INFO: [HLS 200-1510] Running: open_solution -reset solution1 -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_int8_pack_systolic_array_vitis.prj/out.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_int8_pack_systolic_array_vitis.prj/out.prj/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_top Bert_layer 
INFO: [HLS 200-1510] Running: add_files kernel.cpp 
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-1510] Running: add_files gemm_systolic_array.cpp 
INFO: [HLS 200-10] Adding design file 'gemm_systolic_array.cpp' to the project
INFO: [HLS 200-1510] Running: add_files systolic_array.cpp 
INFO: [HLS 200-10] Adding design file 'systolic_array.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel.cpp 
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp -cflags -std=gnu++0x 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_int8_pack_systolic_array_vitis.prj/out.prj/solution1'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 3.33 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 520.180 MB.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (systolic_array.cpp:47:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (systolic_array.cpp:47:9)
Resolution: For help on HLS 214-169 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-169.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (systolic_array.cpp:98:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (systolic_array.cpp:98:9)
Resolution: For help on HLS 214-169 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-169.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (systolic_array.cpp:149:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (systolic_array.cpp:149:9)
Resolution: For help on HLS 214-169 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-169.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (systolic_array.cpp:200:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (systolic_array.cpp:200:9)
Resolution: For help on HLS 214-169 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-169.html
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file systolic_array.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-471.html
INFO: [HLS 200-10] Analyzing design file 'gemm_systolic_array.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:35:25)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:35:41)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:35:57)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (gemm_systolic_array.cpp:22:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:81:24)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:81:40)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:81:56)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (gemm_systolic_array.cpp:68:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:127:24)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:127:40)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:127:56)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (gemm_systolic_array.cpp:114:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:174:25)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:174:41)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:174:57)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (gemm_systolic_array.cpp:160:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:220:25)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:220:41)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:220:57)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (gemm_systolic_array.cpp:207:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:266:26)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:266:42)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:266:58)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (gemm_systolic_array.cpp:253:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 24 issue(s) in file gemm_systolic_array.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 146.08 seconds. CPU system time: 9.53 seconds. Elapsed time: 158.08 seconds; current allocated memory: 520.180 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_258_2' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:258:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_261_3' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:261:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_129_6' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:129:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_119_4' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:119:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_122_5' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:122:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_101_1' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:101:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_104_2' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:104:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_212_2' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:212:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_215_3' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:215:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_165_2' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:165:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_168_3' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:168:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_119_2' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:119:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_122_3' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:122:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_231_6' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:231:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_221_4' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:221:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_224_5' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:224:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_203_1' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:203:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_206_2' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:206:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_73_2' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:73:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_76_3' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:76:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_180_6' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:180:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_170_4' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:170:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_173_5' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:173:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_152_1' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:152:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_155_2' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:155:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_27_2' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:27:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_3' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:30:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_78_6' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:78:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_68_4' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:68:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_71_5' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:71:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_50_1' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:50:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_2' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:53:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_258_2' (gemm_systolic_array.cpp:258:20) in function 'gemm_systolic_array_ds2' completely with a factor of 12 (gemm_systolic_array.cpp:235:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_261_3' (gemm_systolic_array.cpp:261:23) in function 'gemm_systolic_array_ds2' completely with a factor of 12 (gemm_systolic_array.cpp:235:0)
INFO: [HLS 214-186] Unrolling loop 'store_block_C' (gemm_systolic_array.cpp:269:4) in function 'gemm_systolic_array_ds2' completely with a factor of 12 (gemm_systolic_array.cpp:235:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_129_6' (systolic_array.cpp:129:20) in function 'systolic_array_k_3072' completely with a factor of 12 (systolic_array.cpp:87:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_4' (systolic_array.cpp:119:20) in function 'systolic_array_k_3072' completely with a factor of 12 (systolic_array.cpp:87:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_5' (systolic_array.cpp:122:21) in function 'systolic_array_k_3072' completely with a factor of 12 (systolic_array.cpp:87:0)
INFO: [HLS 214-186] Unrolling loop 'systolic_array' (systolic_array.cpp:109:18) in function 'systolic_array_k_3072' completely with a factor of 12 (systolic_array.cpp:87:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_111_3' (systolic_array.cpp:111:20) in function 'systolic_array_k_3072' completely with a factor of 12 (systolic_array.cpp:87:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_1' (systolic_array.cpp:101:20) in function 'systolic_array_k_3072' completely with a factor of 12 (systolic_array.cpp:87:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_104_2' (systolic_array.cpp:104:21) in function 'systolic_array_k_3072' completely with a factor of 12 (systolic_array.cpp:87:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_212_2' (gemm_systolic_array.cpp:212:20) in function 'gemm_systolic_array_ds1' completely with a factor of 12 (gemm_systolic_array.cpp:189:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_215_3' (gemm_systolic_array.cpp:215:23) in function 'gemm_systolic_array_ds1' completely with a factor of 12 (gemm_systolic_array.cpp:189:0)
INFO: [HLS 214-186] Unrolling loop 'store_block_C' (gemm_systolic_array.cpp:223:4) in function 'gemm_systolic_array_ds1' completely with a factor of 12 (gemm_systolic_array.cpp:189:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_165_2' (gemm_systolic_array.cpp:165:20) in function 'gemm_systolic_array_ds0' completely with a factor of 12 (gemm_systolic_array.cpp:142:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_168_3' (gemm_systolic_array.cpp:168:23) in function 'gemm_systolic_array_ds0' completely with a factor of 12 (gemm_systolic_array.cpp:142:0)
INFO: [HLS 214-186] Unrolling loop 'store_block_C' (gemm_systolic_array.cpp:177:4) in function 'gemm_systolic_array_ds0' completely with a factor of 12 (gemm_systolic_array.cpp:142:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_2' (gemm_systolic_array.cpp:119:20) in function 'gemm_systolic_array_cont' completely with a factor of 4 (gemm_systolic_array.cpp:96:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_3' (gemm_systolic_array.cpp:122:23) in function 'gemm_systolic_array_cont' completely with a factor of 4 (gemm_systolic_array.cpp:96:0)
INFO: [HLS 214-186] Unrolling loop 'store_block_C' (gemm_systolic_array.cpp:130:4) in function 'gemm_systolic_array_cont' completely with a factor of 4 (gemm_systolic_array.cpp:96:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_231_6' (systolic_array.cpp:231:20) in function 'systolic_array_k_12' completely with a factor of 4 (systolic_array.cpp:189:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_221_4' (systolic_array.cpp:221:20) in function 'systolic_array_k_12' completely with a factor of 4 (systolic_array.cpp:189:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_224_5' (systolic_array.cpp:224:21) in function 'systolic_array_k_12' completely with a factor of 4 (systolic_array.cpp:189:0)
INFO: [HLS 214-186] Unrolling loop 'systolic_array' (systolic_array.cpp:211:18) in function 'systolic_array_k_12' completely with a factor of 4 (systolic_array.cpp:189:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_3' (systolic_array.cpp:213:20) in function 'systolic_array_k_12' completely with a factor of 4 (systolic_array.cpp:189:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_203_1' (systolic_array.cpp:203:20) in function 'systolic_array_k_12' completely with a factor of 4 (systolic_array.cpp:189:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_206_2' (systolic_array.cpp:206:21) in function 'systolic_array_k_12' completely with a factor of 4 (systolic_array.cpp:189:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_73_2' (gemm_systolic_array.cpp:73:19) in function 'gemm_systolic_array_attn' completely with a factor of 4 (gemm_systolic_array.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_76_3' (gemm_systolic_array.cpp:76:22) in function 'gemm_systolic_array_attn' completely with a factor of 4 (gemm_systolic_array.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'store_block_C' (gemm_systolic_array.cpp:84:4) in function 'gemm_systolic_array_attn' completely with a factor of 4 (gemm_systolic_array.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_180_6' (systolic_array.cpp:180:20) in function 'systolic_array_k_64' completely with a factor of 4 (systolic_array.cpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_170_4' (systolic_array.cpp:170:20) in function 'systolic_array_k_64' completely with a factor of 4 (systolic_array.cpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_173_5' (systolic_array.cpp:173:21) in function 'systolic_array_k_64' completely with a factor of 4 (systolic_array.cpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'systolic_array' (systolic_array.cpp:160:18) in function 'systolic_array_k_64' completely with a factor of 4 (systolic_array.cpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_3' (systolic_array.cpp:162:20) in function 'systolic_array_k_64' completely with a factor of 4 (systolic_array.cpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_152_1' (systolic_array.cpp:152:20) in function 'systolic_array_k_64' completely with a factor of 4 (systolic_array.cpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_155_2' (systolic_array.cpp:155:21) in function 'systolic_array_k_64' completely with a factor of 4 (systolic_array.cpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_2' (gemm_systolic_array.cpp:27:19) in function 'gemm_systolic_array_qkv' completely with a factor of 12 (gemm_systolic_array.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_3' (gemm_systolic_array.cpp:30:22) in function 'gemm_systolic_array_qkv' completely with a factor of 12 (gemm_systolic_array.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'store_block_C' (gemm_systolic_array.cpp:38:4) in function 'gemm_systolic_array_qkv' completely with a factor of 12 (gemm_systolic_array.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_6' (systolic_array.cpp:78:19) in function 'systolic_array_k_768' completely with a factor of 12 (systolic_array.cpp:36:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_4' (systolic_array.cpp:68:19) in function 'systolic_array_k_768' completely with a factor of 12 (systolic_array.cpp:36:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_71_5' (systolic_array.cpp:71:20) in function 'systolic_array_k_768' completely with a factor of 12 (systolic_array.cpp:36:0)
INFO: [HLS 214-186] Unrolling loop 'systolic_array' (systolic_array.cpp:58:18) in function 'systolic_array_k_768' completely with a factor of 12 (systolic_array.cpp:36:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_3' (systolic_array.cpp:60:19) in function 'systolic_array_k_768' completely with a factor of 12 (systolic_array.cpp:36:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_1' (systolic_array.cpp:50:19) in function 'systolic_array_k_768' completely with a factor of 12 (systolic_array.cpp:36:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_2' (systolic_array.cpp:53:20) in function 'systolic_array_k_768' completely with a factor of 12 (systolic_array.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' into 'signed char generic_cast_IEEE754<signed char, float>(float, bool)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'signed char generic_cast_IEEE754<signed char, float>(float, bool)' into '__hls_fptosi_float_i8' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:49:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i8' into 'float_to_int8' (kernel.cpp:19:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i8' into 'Linear_layer_qkv' (kernel.cpp:44:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'Softmax_layer' (kernel.cpp:122:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i8' into 'Softmax_layer' (kernel.cpp:122:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i8' into 'Context_layer' (kernel.cpp:163:0)
INFO: [HLS 214-178] Inlining function 'Attention_layer' into 'Self_attention' (kernel.cpp:203:0)
INFO: [HLS 214-178] Inlining function 'Softmax_layer' into 'Self_attention' (kernel.cpp:203:0)
INFO: [HLS 214-178] Inlining function 'Context_layer' into 'Self_attention' (kernel.cpp:203:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i8' into 'Linear_layer_ds0' (kernel.cpp:249:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'Layer_norm0' (kernel.cpp:313:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i8' into 'Linear_layer_ds1' (kernel.cpp:382:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.272.281.291.301.311.321.331.341.408.418)' into 'fp_struct<double>::to_double() const (.269.278.288.298.308.318.328.338.405.415)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.269.278.288.298.308.318.328.338.405.415)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow' into '__gnu_cxx::__promote_2<float, double, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<double, std::__is_integer<double>::__value>::__type>::__type std::pow<float, double>(float, double)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:416:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.440.450.459.470.479.490.499.510.519.530)' into 'fp_struct<float>::to_float() const (.437.447.456.467.476.487.496.507.516.527)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.437.447.456.467.476.487.496.507.516.527)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_nan<float>(char const*)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_nan.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'exp_reduce_::expm1(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'float generic_nan<float>(char const*)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::expm1(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'tanhf' into 'std::tanh(float)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__promote_2<float, double, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<double, std::__is_integer<double>::__value>::__type>::__type std::pow<float, double>(float, double)' into 'Gelu_layer' (kernel.cpp:423:0)
INFO: [HLS 214-178] Inlining function 'std::tanh(float)' into 'Gelu_layer' (kernel.cpp:423:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i8' into 'Gelu_layer' (kernel.cpp:423:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i8' into 'Linear_layer_ds2' (kernel.cpp:454:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'Layer_norm1' (kernel.cpp:518:0)
INFO: [HLS 214-178] Inlining function 'Res_layer0' into 'Bert_layer' (kernel.cpp:613:0)
INFO: [HLS 214-178] Inlining function 'Layer_norm0' into 'Bert_layer' (kernel.cpp:613:0)
INFO: [HLS 214-178] Inlining function 'Gelu_layer' into 'Bert_layer' (kernel.cpp:613:0)
INFO: [HLS 214-178] Inlining function 'Res_layer1' into 'Bert_layer' (kernel.cpp:613:0)
INFO: [HLS 214-178] Inlining function 'Layer_norm1' into 'Bert_layer' (kernel.cpp:613:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL5buf11': Cyclic partitioning with factor 12 on dimension 1. (./const/buf11.h:1:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL4buf9': Cyclic partitioning with factor 12 on dimension 1. (./const/buf9.h:1:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL4buf7': Cyclic partitioning with factor 12 on dimension 1. (./const/buf7.h:1:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL4buf1': Cyclic partitioning with factor 12 on dimension 1. (./const/buf1.h:1:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL4buf3': Cyclic partitioning with factor 12 on dimension 1. (./const/buf3.h:1:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL4buf5': Cyclic partitioning with factor 12 on dimension 1. (./const/buf5.h:1:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL5buf17': Complete partitioning on dimension 1. (./const/buf17.h:1:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL5buf25': Complete partitioning on dimension 1. (./const/buf25.h:1:0)
INFO: [HLS 214-248] Applying array_partition to 'A_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:37:25)
INFO: [HLS 214-248] Applying array_partition to 'B_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:38:25)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:43:13)
INFO: [HLS 214-248] Applying array_partition to 'block_A_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-248] Applying array_partition to 'block_B_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:11:22)
INFO: [HLS 214-248] Applying array_partition to 'block_C_drainer': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:15:26)
INFO: [HLS 214-248] Applying array_partition to 'acc_outp': Complete partitioning on dimension 1. (kernel.cpp:51:13)
INFO: [HLS 214-248] Applying array_partition to 'A_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:139:25)
INFO: [HLS 214-248] Applying array_partition to 'B_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:140:25)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:145:13)
INFO: [HLS 214-248] Applying array_partition to 'block_A_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:56:22)
INFO: [HLS 214-248] Applying array_partition to 'block_B_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:57:22)
INFO: [HLS 214-248] Applying array_partition to 'block_C_drainer': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:61:26)
INFO: [HLS 214-248] Applying array_partition to 'A_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:190:25)
INFO: [HLS 214-248] Applying array_partition to 'B_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:191:25)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:196:13)
INFO: [HLS 214-248] Applying array_partition to 'block_A_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:102:22)
INFO: [HLS 214-248] Applying array_partition to 'block_B_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:103:22)
INFO: [HLS 214-248] Applying array_partition to 'block_C_drainer': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:107:26)
INFO: [HLS 214-248] Applying array_partition to 'acc_outp2.i': Cyclic partitioning with factor 4 on dimension 1. (kernel.cpp:170:13)
INFO: [HLS 214-248] Applying array_partition to 'acc_outp1.i': Cyclic partitioning with factor 4 on dimension 1. (kernel.cpp:93:13)
INFO: [HLS 214-248] Applying array_partition to 'Q_h': Cyclic partitioning with factor 4 on dimension 1. (kernel.cpp:213:12)
INFO: [HLS 214-248] Applying array_partition to 'K_h': Cyclic partitioning with factor 4 on dimension 1. (kernel.cpp:214:12)
INFO: [HLS 214-248] Applying array_partition to 'V_h': Cyclic partitioning with factor 4 on dimension 2. (kernel.cpp:215:12)
INFO: [HLS 214-248] Applying array_partition to 'v123': Cyclic partitioning with factor 4 on dimension 1. (kernel.cpp:227:11)
INFO: [HLS 214-248] Applying array_partition to 'v124': Cyclic partitioning with factor 4 on dimension 1. (kernel.cpp:229:12)
INFO: [HLS 214-248] Applying array_partition to 'v125': Cyclic partitioning with factor 4 on dimension 1. (kernel.cpp:231:12)
INFO: [HLS 214-248] Applying array_partition to 'block_A_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:148:22)
INFO: [HLS 214-248] Applying array_partition to 'block_B_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:149:22)
INFO: [HLS 214-248] Applying array_partition to 'block_C_drainer': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:153:26)
INFO: [HLS 214-248] Applying array_partition to 'acc_outp3': Complete partitioning on dimension 1. (kernel.cpp:256:13)
INFO: [HLS 214-248] Applying array_partition to 'block_A_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:195:22)
INFO: [HLS 214-248] Applying array_partition to 'block_B_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:196:22)
INFO: [HLS 214-248] Applying array_partition to 'block_C_drainer': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:200:26)
INFO: [HLS 214-248] Applying array_partition to 'acc_outp4': Complete partitioning on dimension 1. (kernel.cpp:389:13)
INFO: [HLS 214-248] Applying array_partition to 'A_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:88:25)
INFO: [HLS 214-248] Applying array_partition to 'B_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:89:25)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:94:13)
INFO: [HLS 214-248] Applying array_partition to 'block_A_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:241:22)
INFO: [HLS 214-248] Applying array_partition to 'block_B_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:242:22)
INFO: [HLS 214-248] Applying array_partition to 'block_C_drainer': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:246:26)
INFO: [HLS 214-248] Applying array_partition to 'acc_outp5': Complete partitioning on dimension 1. (kernel.cpp:461:13)
INFO: [HLS 214-248] Applying array_partition to 'buf0': Complete partitioning on dimension 1. (kernel.cpp:614:9)
INFO: [HLS 214-248] Applying array_partition to 'v447': Complete partitioning on dimension 1. (kernel.cpp:635:10)
INFO: [HLS 214-248] Applying array_partition to 'v448': Complete partitioning on dimension 1. (kernel.cpp:637:10)
INFO: [HLS 214-248] Applying array_partition to 'v449': Complete partitioning on dimension 1. (kernel.cpp:639:10)
INFO: [HLS 214-248] Applying array_partition to 'v450': Complete partitioning on dimension 1. (kernel.cpp:641:10)
INFO: [HLS 214-248] Applying array_partition to 'v451': Complete partitioning on dimension 1. (kernel.cpp:643:10)
INFO: [HLS 214-248] Applying array_partition to 'v452': Complete partitioning on dimension 1. (kernel.cpp:645:9)
INFO: [HLS 214-248] Applying array_partition to 'v453': Complete partitioning on dimension 1. (kernel.cpp:647:9)
INFO: [HLS 214-248] Applying array_partition to 'v454': Complete partitioning on dimension 1. (kernel.cpp:649:9)
INFO: [HLS 214-248] Applying array_partition to 'v455': Complete partitioning on dimension 1. (kernel.cpp:651:10)
INFO: [HLS 214-248] Applying array_partition to 'v456': Complete partitioning on dimension 1. (kernel.cpp:653:9)
INFO: [HLS 214-248] Applying array_partition to 'v457': Complete partitioning on dimension 1. (kernel.cpp:655:10)
INFO: [HLS 214-248] Applying array_partition to 'v458': Complete partitioning on dimension 1. (kernel.cpp:657:9)
INFO: [HLS 214-248] Applying array_partition to 'v459': Complete partitioning on dimension 1. (kernel.cpp:659:9)
INFO: [HLS 214-248] Applying array_partition to 'v460': Complete partitioning on dimension 1. (kernel.cpp:661:9)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_12' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_11' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_10' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_9' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_8' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_7' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_6' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_5' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_4' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_3' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_2' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_1' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_0' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_12' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_11' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_10' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_9' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_8' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_7' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_6' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_5' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_4' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_3' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_2' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_1' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_0' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_12' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_11' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_10' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_9' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_8' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_7' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_6' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_5' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_4' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_3' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_2' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_1' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_0' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_12' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_11' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_10' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_9' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_8' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_7' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_6' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_5' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_4' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_3' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_2' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_1' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_0' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_12' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_11' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_10' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_9' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_8' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_7' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_6' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_5' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_4' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_3' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_2' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_1' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_0' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_12' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_11' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_10' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_9' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_8' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_7' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_6' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_5' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_4' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_3' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_2' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_1' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_0' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_12' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_11' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_10' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_9' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_8' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_7' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_6' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_5' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_4' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_3' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_2' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_1' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_0' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_12' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_11' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_10' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_9' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_8' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_7' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_6' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_5' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_4' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_3' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_2' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_1' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_0' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_12' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_11' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_10' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_9' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_8' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_7' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_6' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_5' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_4' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_3' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_2' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_1' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_0' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_12' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_11' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_10' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_9' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_8' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_7' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_6' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_5' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_4' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_3' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_2' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_1' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_0' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_12' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_11' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_10' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_9' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_8' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_7' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_6' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_5' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_4' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_3' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_2' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_1' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_0' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_12' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_11' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_10' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_9' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_8' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_7' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_6' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_5' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_4' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_3' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_2' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_1' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_0' with compact=bit mode in 8-bits (systolic_array.cpp:37:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_12' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_11' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_10' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_9' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_8' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_7' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_6' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_5' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_4' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_3' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_2' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_1' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_0' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_12' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_11' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_10' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_9' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_8' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_7' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_6' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_5' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_4' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_3' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_2' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_1' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_0' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_12' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_11' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_10' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_9' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_8' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_7' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_6' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_5' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_4' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_3' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_2' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_1' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_0' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_12' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_11' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_10' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_9' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_8' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_7' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_6' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_5' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_4' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_3' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_2' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_1' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_0' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_12' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_11' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_10' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_9' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_8' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_7' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_6' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_5' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_4' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_3' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_2' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_1' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_0' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_12' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_11' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_10' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_9' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_8' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_7' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_6' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_5' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_4' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_3' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_2' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_1' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_0' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_12' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_11' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_10' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_9' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_8' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_7' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_6' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_5' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_4' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_3' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_2' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_1' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_0' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_12' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_11' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_10' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_9' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_8' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_7' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_6' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_5' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_4' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_3' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_2' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_1' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_0' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_12' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_11' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_10' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_9' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_8' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_7' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_6' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_5' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_4' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_3' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_2' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_1' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_0' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_12' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_11' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_10' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_9' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_8' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_7' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_6' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_5' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_4' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_3' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_2' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_1' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_0' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_12' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_11' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_10' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_9' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_8' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_7' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_6' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_5' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_4' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_3' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_2' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_1' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_0' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_12' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_11' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_10' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_9' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_8' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_7' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_6' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_5' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_4' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_3' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_2' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_1' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_0' with compact=bit mode in 8-bits (systolic_array.cpp:38:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_11' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_10' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_9' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_8' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_7' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_6' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_5' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_4' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_3' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_2' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_1' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_0' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_11' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:11:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_10' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:11:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_9' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:11:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_8' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:11:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_7' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:11:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_6' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:11:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_5' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:11:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_4' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:11:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_3' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:11:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_2' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:11:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_1' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:11:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_0' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:11:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_11' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:15:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_10' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:15:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_9' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:15:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_8' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:15:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_7' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:15:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_6' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:15:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_5' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:15:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_4' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:15:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_3' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:15:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_2' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:15:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_1' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:15:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_0' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:15:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_4' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_3' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_2' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_1' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_0' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_4' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_3' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_2' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_1' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_0' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_4' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_3' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_2' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_1' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_0' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_4' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_3' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_2' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_1' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_0' with compact=bit mode in 8-bits (systolic_array.cpp:139:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_4' with compact=bit mode in 8-bits (systolic_array.cpp:140:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_3' with compact=bit mode in 8-bits (systolic_array.cpp:140:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_2' with compact=bit mode in 8-bits (systolic_array.cpp:140:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_1' with compact=bit mode in 8-bits (systolic_array.cpp:140:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_0' with compact=bit mode in 8-bits (systolic_array.cpp:140:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_4' with compact=bit mode in 8-bits (systolic_array.cpp:140:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_3' with compact=bit mode in 8-bits (systolic_array.cpp:140:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_2' with compact=bit mode in 8-bits (systolic_array.cpp:140:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_1' with compact=bit mode in 8-bits (systolic_array.cpp:140:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_0' with compact=bit mode in 8-bits (systolic_array.cpp:140:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_4' with compact=bit mode in 8-bits (systolic_array.cpp:140:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_3' with compact=bit mode in 8-bits (systolic_array.cpp:140:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_2' with compact=bit mode in 8-bits (systolic_array.cpp:140:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_1' with compact=bit mode in 8-bits (systolic_array.cpp:140:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_0' with compact=bit mode in 8-bits (systolic_array.cpp:140:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_4' with compact=bit mode in 8-bits (systolic_array.cpp:140:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_3' with compact=bit mode in 8-bits (systolic_array.cpp:140:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_2' with compact=bit mode in 8-bits (systolic_array.cpp:140:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_1' with compact=bit mode in 8-bits (systolic_array.cpp:140:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_0' with compact=bit mode in 8-bits (systolic_array.cpp:140:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_4' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_3' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_2' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_1' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_0' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_4' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_3' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_2' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_1' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_0' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_4' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_3' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_2' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_1' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_0' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_4' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_3' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_2' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_1' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_0' with compact=bit mode in 8-bits (systolic_array.cpp:190:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_4' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_3' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_2' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_1' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_0' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_4' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_3' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_2' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_1' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_0' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_4' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_3' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_2' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_1' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_0' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_4' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_3' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_2' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_1' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_0' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_3' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:56:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_2' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:56:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_1' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:56:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_0' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:56:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_3' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:57:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_2' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:57:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_1' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:57:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_0' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:57:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_3' with compact=bit mode in 24-bits (gemm_systolic_array.cpp:61:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_2' with compact=bit mode in 24-bits (gemm_systolic_array.cpp:61:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_1' with compact=bit mode in 24-bits (gemm_systolic_array.cpp:61:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_0' with compact=bit mode in 24-bits (gemm_systolic_array.cpp:61:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_3' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:102:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_2' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:102:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_1' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:102:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_0' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:102:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_3' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:103:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_2' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:103:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_1' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:103:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_0' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:103:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_3' with compact=bit mode in 24-bits (gemm_systolic_array.cpp:107:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_2' with compact=bit mode in 24-bits (gemm_systolic_array.cpp:107:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_1' with compact=bit mode in 24-bits (gemm_systolic_array.cpp:107:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_0' with compact=bit mode in 24-bits (gemm_systolic_array.cpp:107:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_11' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:148:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_10' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:148:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_9' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:148:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_8' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:148:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_7' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:148:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_6' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:148:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_5' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:148:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_4' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:148:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_3' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:148:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_2' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:148:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_1' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:148:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_0' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:148:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_11' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:149:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_10' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:149:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_9' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:149:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_8' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:149:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_7' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:149:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_6' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:149:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_5' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:149:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_4' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:149:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_3' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:149:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_2' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:149:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_1' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:149:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_0' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:149:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_11' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:153:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_10' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:153:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_9' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:153:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_8' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:153:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_7' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:153:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_6' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:153:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_5' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:153:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_4' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:153:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_3' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:153:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_2' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:153:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_1' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:153:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_0' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:153:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_11' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:195:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_10' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:195:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_9' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:195:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_8' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:195:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_7' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:195:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_6' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:195:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_5' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:195:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_4' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:195:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_3' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:195:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_2' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:195:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_1' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:195:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_0' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:195:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_11' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:196:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_10' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:196:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_9' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:196:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_8' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:196:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_7' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:196:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_6' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:196:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_5' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:196:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_4' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:196:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_3' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:196:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_2' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:196:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_1' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:196:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_0' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:196:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_11' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:200:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_10' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:200:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_9' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:200:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_8' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:200:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_7' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:200:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_6' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:200:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_5' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:200:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_4' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:200:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_3' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:200:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_2' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:200:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_1' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:200:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_0' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:200:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_12' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_11' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_10' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_9' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_8' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_7' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_6' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_5' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_4' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_3' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_2' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_1' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_0' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_12' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_11' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_10' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_9' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_8' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_7' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_6' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_5' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_4' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_3' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_2' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_1' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_0' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_12' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_11' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_10' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_9' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_8' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_7' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_6' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_5' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_4' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_3' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_2' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_1' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_0' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_12' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_11' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_10' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_9' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_8' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_7' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_6' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_5' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_4' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_3' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_2' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_1' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_0' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_12' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_11' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_10' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_9' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_8' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_7' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_6' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_5' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_4' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_3' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_2' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_1' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_0' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_12' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_11' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_10' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_9' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_8' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_7' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_6' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_5' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_4' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_3' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_2' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_1' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_0' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_12' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_11' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_10' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_9' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_8' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_7' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_6' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_5' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_4' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_3' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_2' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_1' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_0' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_12' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_11' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_10' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_9' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_8' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_7' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_6' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_5' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_4' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_3' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_2' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_1' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_0' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_12' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_11' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_10' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_9' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_8' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_7' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_6' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_5' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_4' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_3' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_2' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_1' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_0' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_12' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_11' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_10' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_9' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_8' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_7' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_6' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_5' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_4' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_3' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_2' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_1' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_0' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_12' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_11' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_10' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_9' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_8' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_7' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_6' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_5' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_4' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_3' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_2' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_1' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_0' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_12' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_11' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_10' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_9' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_8' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_7' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_6' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_5' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_4' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_3' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_2' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_1' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_0' with compact=bit mode in 8-bits (systolic_array.cpp:88:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_12' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_11' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_10' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_9' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_8' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_7' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_6' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_5' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_4' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_3' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_2' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_1' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_0' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_12' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_11' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_10' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_9' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_8' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_7' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_6' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_5' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_4' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_3' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_2' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_1' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_0' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_12' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_11' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_10' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_9' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_8' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_7' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_6' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_5' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_4' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_3' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_2' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_1' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_0' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_12' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_11' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_10' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_9' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_8' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_7' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_6' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_5' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_4' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_3' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_2' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_1' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_0' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_12' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_11' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_10' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_9' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_8' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_7' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_6' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_5' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_4' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_3' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_2' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_1' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_0' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_12' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_11' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_10' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_9' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_8' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_7' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_6' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_5' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_4' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_3' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_2' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_1' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_0' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_12' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_11' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_10' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_9' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_8' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_7' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_6' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_5' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_4' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_3' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_2' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_1' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_0' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_12' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_11' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_10' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_9' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_8' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_7' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_6' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_5' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_4' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_3' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_2' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_1' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_0' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_12' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_11' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_10' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_9' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_8' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_7' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_6' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_5' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_4' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_3' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_2' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_1' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_0' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_12' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_11' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_10' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_9' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_8' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_7' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_6' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_5' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_4' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_3' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_2' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_1' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_0' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_12' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_11' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_10' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_9' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_8' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_7' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_6' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_5' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_4' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_3' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_2' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_1' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_0' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_12' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_11' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_10' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_9' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_8' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_7' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_6' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_5' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_4' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_3' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_2' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_1' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_0' with compact=bit mode in 8-bits (systolic_array.cpp:89:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_11' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:241:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_10' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:241:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_9' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:241:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_8' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:241:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_7' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:241:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_6' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:241:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_5' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:241:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_4' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:241:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_3' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:241:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_2' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:241:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_1' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:241:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_0' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:241:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_11' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:242:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_10' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:242:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_9' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:242:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_8' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:242:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_7' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:242:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_6' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:242:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_5' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:242:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_4' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:242:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_3' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:242:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_2' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:242:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_1' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:242:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_0' with compact=bit mode in 8-bits (gemm_systolic_array.cpp:242:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_11' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:246:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_10' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:246:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_9' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:246:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_8' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:246:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_7' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:246:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_6' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:246:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_5' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:246:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_4' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:246:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_3' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:246:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_2' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:246:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_1' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:246:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_0' with compact=bit mode in 48-bits (gemm_systolic_array.cpp:246:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i48.s_struct.ap_int<48>s' into 'systolic_array_k_768.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.ap_int<48>s.1' into 'systolic_array_k_768.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_struct.ap_int<24>s' into 'systolic_array_k_64.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i24.s_struct.ap_int<24>s.1' into 'systolic_array_k_64.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_struct.ap_int<24>s' into 'systolic_array_k_12.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i24.s_struct.ap_int<24>s.1' into 'systolic_array_k_12.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i48.s_struct.ap_int<48>s' into 'systolic_array_k_768.843.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.ap_int<48>s.1' into 'systolic_array_k_768.843.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i48.s_struct.ap_int<48>s' into 'systolic_array_k_768.842.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.ap_int<48>s.1' into 'systolic_array_k_768.842.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i48.s_struct.ap_int<48>s' into 'systolic_array_k_3072.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.ap_int<48>s.1' into 'systolic_array_k_3072.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 74.33 seconds. CPU system time: 7.66 seconds. Elapsed time: 86.87 seconds; current allocated memory: 584.180 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 584.180 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 49.92 seconds. CPU system time: 0.65 seconds. Elapsed time: 50.98 seconds; current allocated memory: 1.289 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 70.49 seconds. CPU system time: 0.62 seconds. Elapsed time: 71.37 seconds; current allocated memory: 2.040 GB.
INFO: [XFORM 203-510] Pipelining loop 'l_result29_l_1' (kernel.cpp:665) in function 'Bert_layer' automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_proc' (systolic_array.cpp:50) to a process function for dataflow in function 'systolic_array_k_768.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (systolic_array.cpp:68) to a process function for dataflow in function 'systolic_array_k_768.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (systolic_array.cpp:78) to a process function for dataflow in function 'systolic_array_k_768.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_proc' (systolic_array.cpp:152) to a process function for dataflow in function 'systolic_array_k_64.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (systolic_array.cpp:170) to a process function for dataflow in function 'systolic_array_k_64.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (systolic_array.cpp:180) to a process function for dataflow in function 'systolic_array_k_64.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_proc' (systolic_array.cpp:203) to a process function for dataflow in function 'systolic_array_k_12.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (systolic_array.cpp:221) to a process function for dataflow in function 'systolic_array_k_12.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (systolic_array.cpp:231) to a process function for dataflow in function 'systolic_array_k_12.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_proc' (systolic_array.cpp:50) to a process function for dataflow in function 'systolic_array_k_768.843.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (systolic_array.cpp:68) to a process function for dataflow in function 'systolic_array_k_768.843.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (systolic_array.cpp:78) to a process function for dataflow in function 'systolic_array_k_768.843.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_proc' (systolic_array.cpp:50) to a process function for dataflow in function 'systolic_array_k_768.842.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (systolic_array.cpp:68) to a process function for dataflow in function 'systolic_array_k_768.842.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (systolic_array.cpp:78) to a process function for dataflow in function 'systolic_array_k_768.842.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_proc' (systolic_array.cpp:101) to a process function for dataflow in function 'systolic_array_k_3072.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (systolic_array.cpp:119) to a process function for dataflow in function 'systolic_array_k_3072.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (systolic_array.cpp:129) to a process function for dataflow in function 'systolic_array_k_3072.1'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (gemm_systolic_array.cpp:73)  to a process function for dataflow in function 'gemm_systolic_array_attn'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_86_4' (gemm_systolic_array.cpp:86)  to a process function for dataflow in function 'gemm_systolic_array_attn'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_86_4' (gemm_systolic_array.cpp:86)  to a process function for dataflow in function 'gemm_systolic_array_attn'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_86_4' (gemm_systolic_array.cpp:86)  to a process function for dataflow in function 'gemm_systolic_array_attn'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_86_4' (gemm_systolic_array.cpp:86)  to a process function for dataflow in function 'gemm_systolic_array_attn'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_66_1 (gemm_systolic_array.cpp:71)  of function 'gemm_systolic_array_attn'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (gemm_systolic_array.cpp:119)  to a process function for dataflow in function 'gemm_systolic_array_cont'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_132_4' (gemm_systolic_array.cpp:132)  to a process function for dataflow in function 'gemm_systolic_array_cont'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_132_4' (gemm_systolic_array.cpp:132)  to a process function for dataflow in function 'gemm_systolic_array_cont'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_132_4' (gemm_systolic_array.cpp:132)  to a process function for dataflow in function 'gemm_systolic_array_cont'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_132_4' (gemm_systolic_array.cpp:132)  to a process function for dataflow in function 'gemm_systolic_array_cont'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_112_1 (gemm_systolic_array.cpp:117)  of function 'gemm_systolic_array_cont'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (gemm_systolic_array.cpp:165)  to a process function for dataflow in function 'gemm_systolic_array_ds0.1357.1358'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_179_4' (gemm_systolic_array.cpp:179)  to a process function for dataflow in function 'gemm_systolic_array_ds0.1357.1358'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_179_4' (gemm_systolic_array.cpp:179)  to a process function for dataflow in function 'gemm_systolic_array_ds0.1357.1358'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_179_4' (gemm_systolic_array.cpp:179)  to a process function for dataflow in function 'gemm_systolic_array_ds0.1357.1358'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_179_4' (gemm_systolic_array.cpp:179)  to a process function for dataflow in function 'gemm_systolic_array_ds0.1357.1358'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_179_4' (gemm_systolic_array.cpp:179)  to a process function for dataflow in function 'gemm_systolic_array_ds0.1357.1358'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_179_4' (gemm_systolic_array.cpp:179)  to a process function for dataflow in function 'gemm_systolic_array_ds0.1357.1358'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_179_4' (gemm_systolic_array.cpp:179)  to a process function for dataflow in function 'gemm_systolic_array_ds0.1357.1358'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_179_4' (gemm_systolic_array.cpp:179)  to a process function for dataflow in function 'gemm_systolic_array_ds0.1357.1358'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_179_4' (gemm_systolic_array.cpp:179)  to a process function for dataflow in function 'gemm_systolic_array_ds0.1357.1358'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_179_4' (gemm_systolic_array.cpp:179)  to a process function for dataflow in function 'gemm_systolic_array_ds0.1357.1358'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_179_4' (gemm_systolic_array.cpp:179)  to a process function for dataflow in function 'gemm_systolic_array_ds0.1357.1358'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_179_4' (gemm_systolic_array.cpp:179)  to a process function for dataflow in function 'gemm_systolic_array_ds0.1357.1358'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_158_1 (gemm_systolic_array.cpp:163)  of function 'gemm_systolic_array_ds0.1357.1358'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (gemm_systolic_array.cpp:212)  to a process function for dataflow in function 'gemm_systolic_array_ds1.1361.1362'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_225_4' (gemm_systolic_array.cpp:225)  to a process function for dataflow in function 'gemm_systolic_array_ds1.1361.1362'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_225_4' (gemm_systolic_array.cpp:225)  to a process function for dataflow in function 'gemm_systolic_array_ds1.1361.1362'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_225_4' (gemm_systolic_array.cpp:225)  to a process function for dataflow in function 'gemm_systolic_array_ds1.1361.1362'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_225_4' (gemm_systolic_array.cpp:225)  to a process function for dataflow in function 'gemm_systolic_array_ds1.1361.1362'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_225_4' (gemm_systolic_array.cpp:225)  to a process function for dataflow in function 'gemm_systolic_array_ds1.1361.1362'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_225_4' (gemm_systolic_array.cpp:225)  to a process function for dataflow in function 'gemm_systolic_array_ds1.1361.1362'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_225_4' (gemm_systolic_array.cpp:225)  to a process function for dataflow in function 'gemm_systolic_array_ds1.1361.1362'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_225_4' (gemm_systolic_array.cpp:225)  to a process function for dataflow in function 'gemm_systolic_array_ds1.1361.1362'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_225_4' (gemm_systolic_array.cpp:225)  to a process function for dataflow in function 'gemm_systolic_array_ds1.1361.1362'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_225_4' (gemm_systolic_array.cpp:225)  to a process function for dataflow in function 'gemm_systolic_array_ds1.1361.1362'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_225_4' (gemm_systolic_array.cpp:225)  to a process function for dataflow in function 'gemm_systolic_array_ds1.1361.1362'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_225_4' (gemm_systolic_array.cpp:225)  to a process function for dataflow in function 'gemm_systolic_array_ds1.1361.1362'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_205_1 (gemm_systolic_array.cpp:210)  of function 'gemm_systolic_array_ds1.1361.1362'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (gemm_systolic_array.cpp:258)  to a process function for dataflow in function 'gemm_systolic_array_ds2.1365.1366'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_271_4' (gemm_systolic_array.cpp:271)  to a process function for dataflow in function 'gemm_systolic_array_ds2.1365.1366'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_271_4' (gemm_systolic_array.cpp:271)  to a process function for dataflow in function 'gemm_systolic_array_ds2.1365.1366'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_271_4' (gemm_systolic_array.cpp:271)  to a process function for dataflow in function 'gemm_systolic_array_ds2.1365.1366'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_271_4' (gemm_systolic_array.cpp:271)  to a process function for dataflow in function 'gemm_systolic_array_ds2.1365.1366'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_271_4' (gemm_systolic_array.cpp:271)  to a process function for dataflow in function 'gemm_systolic_array_ds2.1365.1366'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_271_4' (gemm_systolic_array.cpp:271)  to a process function for dataflow in function 'gemm_systolic_array_ds2.1365.1366'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_271_4' (gemm_systolic_array.cpp:271)  to a process function for dataflow in function 'gemm_systolic_array_ds2.1365.1366'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_271_4' (gemm_systolic_array.cpp:271)  to a process function for dataflow in function 'gemm_systolic_array_ds2.1365.1366'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_271_4' (gemm_systolic_array.cpp:271)  to a process function for dataflow in function 'gemm_systolic_array_ds2.1365.1366'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_271_4' (gemm_systolic_array.cpp:271)  to a process function for dataflow in function 'gemm_systolic_array_ds2.1365.1366'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_271_4' (gemm_systolic_array.cpp:271)  to a process function for dataflow in function 'gemm_systolic_array_ds2.1365.1366'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_271_4' (gemm_systolic_array.cpp:271)  to a process function for dataflow in function 'gemm_systolic_array_ds2.1365.1366'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_251_1 (gemm_systolic_array.cpp:256)  of function 'gemm_systolic_array_ds2.1365.1366'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (gemm_systolic_array.cpp:27)  to a process function for dataflow in function 'gemm_systolic_array_qkv.1351.1352'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_40_4' (gemm_systolic_array.cpp:40)  to a process function for dataflow in function 'gemm_systolic_array_qkv.1351.1352'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_40_4' (gemm_systolic_array.cpp:40)  to a process function for dataflow in function 'gemm_systolic_array_qkv.1351.1352'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_40_4' (gemm_systolic_array.cpp:40)  to a process function for dataflow in function 'gemm_systolic_array_qkv.1351.1352'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_40_4' (gemm_systolic_array.cpp:40)  to a process function for dataflow in function 'gemm_systolic_array_qkv.1351.1352'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_40_4' (gemm_systolic_array.cpp:40)  to a process function for dataflow in function 'gemm_systolic_array_qkv.1351.1352'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_40_4' (gemm_systolic_array.cpp:40)  to a process function for dataflow in function 'gemm_systolic_array_qkv.1351.1352'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_40_4' (gemm_systolic_array.cpp:40)  to a process function for dataflow in function 'gemm_systolic_array_qkv.1351.1352'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_40_4' (gemm_systolic_array.cpp:40)  to a process function for dataflow in function 'gemm_systolic_array_qkv.1351.1352'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_40_4' (gemm_systolic_array.cpp:40)  to a process function for dataflow in function 'gemm_systolic_array_qkv.1351.1352'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_40_4' (gemm_systolic_array.cpp:40)  to a process function for dataflow in function 'gemm_systolic_array_qkv.1351.1352'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_40_4' (gemm_systolic_array.cpp:40)  to a process function for dataflow in function 'gemm_systolic_array_qkv.1351.1352'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_40_4' (gemm_systolic_array.cpp:40)  to a process function for dataflow in function 'gemm_systolic_array_qkv.1351.1352'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_20_1 (gemm_systolic_array.cpp:25)  of function 'gemm_systolic_array_qkv.1351.1352'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_k_768.1' (systolic_array.cpp:40:2), detected/extracted 148 process function(s): 
	 'systolic_array_k_768.1_Loop_data_load_proc49'
	 'PE_8_4_pack.1163.1'
	 'PE_8_4_pack.1164.1'
	 'PE_8_4_pack.1165.1'
	 'PE_8_4_pack.1166.1'
	 'PE_8_4_pack.1167.1'
	 'PE_8_4_pack.1168.1'
	 'PE_8_4_pack.1169.1'
	 'PE_8_4_pack.1170.1'
	 'PE_8_4_pack.1171.1'
	 'PE_8_4_pack.1172.1'
	 'PE_8_4_pack.1173.1'
	 'PE_8_4_pack.1174.1'
	 'PE_8_4_pack.1175.1'
	 'PE_8_4_pack.1176.1'
	 'PE_8_4_pack.1177.1'
	 'PE_8_4_pack.1178.1'
	 'PE_8_4_pack.1179.1'
	 'PE_8_4_pack.1180.1'
	 'PE_8_4_pack.1181.1'
	 'PE_8_4_pack.1182.1'
	 'PE_8_4_pack.1183.1'
	 'PE_8_4_pack.1184.1'
	 'PE_8_4_pack.1185.1'
	 'PE_8_4_pack.1186.1'
	 'PE_8_4_pack.1187.1'
	 'PE_8_4_pack.1188.1'
	 'PE_8_4_pack.1189.1'
	 'PE_8_4_pack.1190.1'
	 'PE_8_4_pack.1191.1'
	 'PE_8_4_pack.1192.1'
	 'PE_8_4_pack.1193.1'
	 'PE_8_4_pack.1194.1'
	 'PE_8_4_pack.1195.1'
	 'PE_8_4_pack.1196.1'
	 'PE_8_4_pack.1197.1'
	 'PE_8_4_pack.1198.1'
	 'PE_8_4_pack.1199.1'
	 'PE_8_4_pack.1200.1'
	 'PE_8_4_pack.1201.1'
	 'PE_8_4_pack.1202.1'
	 'PE_8_4_pack.1203.1'
	 'PE_8_4_pack.1204.1'
	 'PE_8_4_pack.1205.1'
	 'PE_8_4_pack.1206.1'
	 'PE_8_4_pack.1207.1'
	 'PE_8_4_pack.1208.1'
	 'PE_8_4_pack.1209.1'
	 'PE_8_4_pack.1210.1'
	 'PE_8_4_pack.1211.1'
	 'PE_8_4_pack.1212.1'
	 'PE_8_4_pack.1213.1'
	 'PE_8_4_pack.1214.1'
	 'PE_8_4_pack.1215.1'
	 'PE_8_4_pack.1216.1'
	 'PE_8_4_pack.1217.1'
	 'PE_8_4_pack.1218.1'
	 'PE_8_4_pack.1219.1'
	 'PE_8_4_pack.1220.1'
	 'PE_8_4_pack.1221.1'
	 'PE_8_4_pack.1222.1'
	 'PE_8_4_pack.1223.1'
	 'PE_8_4_pack.1224.1'
	 'PE_8_4_pack.1225.1'
	 'PE_8_4_pack.1226.1'
	 'PE_8_4_pack.1227.1'
	 'PE_8_4_pack.1228.1'
	 'PE_8_4_pack.1229.1'
	 'PE_8_4_pack.1230.1'
	 'PE_8_4_pack.1231.1'
	 'PE_8_4_pack.1232.1'
	 'PE_8_4_pack.1233.1'
	 'PE_8_4_pack.1234.1'
	 'PE_8_4_pack.1235.1'
	 'PE_8_4_pack.1236.1'
	 'PE_8_4_pack.1237.1'
	 'PE_8_4_pack.1238.1'
	 'PE_8_4_pack.1239.1'
	 'PE_8_4_pack.1240.1'
	 'PE_8_4_pack.1241.1'
	 'PE_8_4_pack.1242.1'
	 'PE_8_4_pack.1243.1'
	 'PE_8_4_pack.1244.1'
	 'PE_8_4_pack.1245.1'
	 'PE_8_4_pack.1246.1'
	 'PE_8_4_pack.1247.1'
	 'PE_8_4_pack.1248.1'
	 'PE_8_4_pack.1249.1'
	 'PE_8_4_pack.1250.1'
	 'PE_8_4_pack.1251.1'
	 'PE_8_4_pack.1252.1'
	 'PE_8_4_pack.1253.1'
	 'PE_8_4_pack.1254.1'
	 'PE_8_4_pack.1255.1'
	 'PE_8_4_pack.1256.1'
	 'PE_8_4_pack.1257.1'
	 'PE_8_4_pack.1258.1'
	 'PE_8_4_pack.1259.1'
	 'PE_8_4_pack.1260.1'
	 'PE_8_4_pack.1261.1'
	 'PE_8_4_pack.1262.1'
	 'PE_8_4_pack.1263.1'
	 'PE_8_4_pack.1264.1'
	 'PE_8_4_pack.1265.1'
	 'PE_8_4_pack.1266.1'
	 'PE_8_4_pack.1267.1'
	 'PE_8_4_pack.1268.1'
	 'PE_8_4_pack.1269.1'
	 'PE_8_4_pack.1270.1'
	 'PE_8_4_pack.1271.1'
	 'PE_8_4_pack.1272.1'
	 'PE_8_4_pack.1273.1'
	 'PE_8_4_pack.1274.1'
	 'PE_8_4_pack.1275.1'
	 'PE_8_4_pack.1276.1'
	 'PE_8_4_pack.1277.1'
	 'PE_8_4_pack.1278.1'
	 'PE_8_4_pack.1279.1'
	 'PE_8_4_pack.1280.1'
	 'PE_8_4_pack.1281.1'
	 'PE_8_4_pack.1282.1'
	 'PE_8_4_pack.1283.1'
	 'PE_8_4_pack.1284.1'
	 'PE_8_4_pack.1285.1'
	 'PE_8_4_pack.1286.1'
	 'PE_8_4_pack.1287.1'
	 'PE_8_4_pack.1288.1'
	 'PE_8_4_pack.1289.1'
	 'PE_8_4_pack.1290.1'
	 'PE_8_4_pack.1291.1'
	 'PE_8_4_pack.1292.1'
	 'PE_8_4_pack.1293.1'
	 'PE_8_4_pack.1294.1'
	 'PE_8_4_pack.1295.1'
	 'PE_8_4_pack.1296.1'
	 'PE_8_4_pack.1297.1'
	 'PE_8_4_pack.1298.1'
	 'PE_8_4_pack.1299.1'
	 'PE_8_4_pack.1300.1'
	 'PE_8_4_pack.1301.1'
	 'PE_8_4_pack.1302.1'
	 'PE_8_4_pack.1303.1'
	 'PE_8_4_pack.1304.1'
	 'PE_8_4_pack.1305.1'
	 'PE_8_4_pack.1'
	 'systolic_array_k_768.1_Loop_data_drain_AB_proc50'
	 'systolic_array_k_768.1_Block_for.end127_proc'
	 'systolic_array_k_768.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_20_1' (gemm_systolic_array.cpp:12:4), detected/extracted 14 process function(s): 
	 'init_block_AB_proc104'
	 'systolic_array_k_768.1'
	 'VITIS_LOOP_40_4_proc'
	 'VITIS_LOOP_40_4_proc105'
	 'VITIS_LOOP_40_4_proc106'
	 'VITIS_LOOP_40_4_proc107'
	 'VITIS_LOOP_40_4_proc108'
	 'VITIS_LOOP_40_4_proc109'
	 'VITIS_LOOP_40_4_proc110'
	 'VITIS_LOOP_40_4_proc111'
	 'VITIS_LOOP_40_4_proc112'
	 'VITIS_LOOP_40_4_proc113'
	 'VITIS_LOOP_40_4_proc114'
	 'VITIS_LOOP_40_4_proc115'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_k_64.1' (systolic_array.cpp:142:1), detected/extracted 20 process function(s): 
	 'systolic_array_k_64.1_Loop_data_load_proc51'
	 'PE_8_8.860.1'
	 'PE_8_8.861.1'
	 'PE_8_8.862.1'
	 'PE_8_8.863.1'
	 'PE_8_8.864.1'
	 'PE_8_8.865.1'
	 'PE_8_8.866.1'
	 'PE_8_8.867.1'
	 'PE_8_8.868.1'
	 'PE_8_8.869.1'
	 'PE_8_8.870.1'
	 'PE_8_8.871.1'
	 'PE_8_8.872.1'
	 'PE_8_8.873.1'
	 'PE_8_8.874.1'
	 'PE_8_8.1'
	 'systolic_array_k_64.1_Loop_data_drain_AB_proc52'
	 'systolic_array_k_64.1_Block_for.end127_proc'
	 'systolic_array_k_64.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_66_1' (gemm_systolic_array.cpp:58:4), detected/extracted 6 process function(s): 
	 'init_block_AB_proc'
	 'systolic_array_k_64.1'
	 'VITIS_LOOP_86_4_proc'
	 'VITIS_LOOP_86_4_proc61'
	 'VITIS_LOOP_86_4_proc62'
	 'VITIS_LOOP_86_4_proc63'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_k_12.1' (systolic_array.cpp:193:1), detected/extracted 20 process function(s): 
	 'systolic_array_k_12.1_Loop_data_load_proc53'
	 'PE_8_8.844.1'
	 'PE_8_8.845.1'
	 'PE_8_8.846.1'
	 'PE_8_8.847.1'
	 'PE_8_8.848.1'
	 'PE_8_8.849.1'
	 'PE_8_8.850.1'
	 'PE_8_8.851.1'
	 'PE_8_8.852.1'
	 'PE_8_8.853.1'
	 'PE_8_8.854.1'
	 'PE_8_8.855.1'
	 'PE_8_8.856.1'
	 'PE_8_8.857.1'
	 'PE_8_8.858.1'
	 'PE_8_8.859.1'
	 'systolic_array_k_12.1_Loop_data_drain_AB_proc54'
	 'systolic_array_k_12.1_Block_for.end127_proc'
	 'systolic_array_k_12.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_112_1' (gemm_systolic_array.cpp:104:4), detected/extracted 6 process function(s): 
	 'init_block_AB_proc64'
	 'systolic_array_k_12.1'
	 'VITIS_LOOP_132_4_proc'
	 'VITIS_LOOP_132_4_proc65'
	 'VITIS_LOOP_132_4_proc66'
	 'VITIS_LOOP_132_4_proc67'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_k_768.843.1' (systolic_array.cpp:40:2), detected/extracted 148 process function(s): 
	 'systolic_array_k_768.843.1_Loop_data_load_proc55'
	 'PE_8_4_pack.1019.1'
	 'PE_8_4_pack.1020.1'
	 'PE_8_4_pack.1021.1'
	 'PE_8_4_pack.1022.1'
	 'PE_8_4_pack.1023.1'
	 'PE_8_4_pack.1024.1'
	 'PE_8_4_pack.1025.1'
	 'PE_8_4_pack.1026.1'
	 'PE_8_4_pack.1027.1'
	 'PE_8_4_pack.1028.1'
	 'PE_8_4_pack.1029.1'
	 'PE_8_4_pack.1030.1'
	 'PE_8_4_pack.1031.1'
	 'PE_8_4_pack.1032.1'
	 'PE_8_4_pack.1033.1'
	 'PE_8_4_pack.1034.1'
	 'PE_8_4_pack.1035.1'
	 'PE_8_4_pack.1036.1'
	 'PE_8_4_pack.1037.1'
	 'PE_8_4_pack.1038.1'
	 'PE_8_4_pack.1039.1'
	 'PE_8_4_pack.1040.1'
	 'PE_8_4_pack.1041.1'
	 'PE_8_4_pack.1042.1'
	 'PE_8_4_pack.1043.1'
	 'PE_8_4_pack.1044.1'
	 'PE_8_4_pack.1045.1'
	 'PE_8_4_pack.1046.1'
	 'PE_8_4_pack.1047.1'
	 'PE_8_4_pack.1048.1'
	 'PE_8_4_pack.1049.1'
	 'PE_8_4_pack.1050.1'
	 'PE_8_4_pack.1051.1'
	 'PE_8_4_pack.1052.1'
	 'PE_8_4_pack.1053.1'
	 'PE_8_4_pack.1054.1'
	 'PE_8_4_pack.1055.1'
	 'PE_8_4_pack.1056.1'
	 'PE_8_4_pack.1057.1'
	 'PE_8_4_pack.1058.1'
	 'PE_8_4_pack.1059.1'
	 'PE_8_4_pack.1060.1'
	 'PE_8_4_pack.1061.1'
	 'PE_8_4_pack.1062.1'
	 'PE_8_4_pack.1063.1'
	 'PE_8_4_pack.1064.1'
	 'PE_8_4_pack.1065.1'
	 'PE_8_4_pack.1066.1'
	 'PE_8_4_pack.1067.1'
	 'PE_8_4_pack.1068.1'
	 'PE_8_4_pack.1069.1'
	 'PE_8_4_pack.1070.1'
	 'PE_8_4_pack.1071.1'
	 'PE_8_4_pack.1072.1'
	 'PE_8_4_pack.1073.1'
	 'PE_8_4_pack.1074.1'
	 'PE_8_4_pack.1075.1'
	 'PE_8_4_pack.1076.1'
	 'PE_8_4_pack.1077.1'
	 'PE_8_4_pack.1078.1'
	 'PE_8_4_pack.1079.1'
	 'PE_8_4_pack.1080.1'
	 'PE_8_4_pack.1081.1'
	 'PE_8_4_pack.1082.1'
	 'PE_8_4_pack.1083.1'
	 'PE_8_4_pack.1084.1'
	 'PE_8_4_pack.1085.1'
	 'PE_8_4_pack.1086.1'
	 'PE_8_4_pack.1087.1'
	 'PE_8_4_pack.1088.1'
	 'PE_8_4_pack.1089.1'
	 'PE_8_4_pack.1090.1'
	 'PE_8_4_pack.1091.1'
	 'PE_8_4_pack.1092.1'
	 'PE_8_4_pack.1093.1'
	 'PE_8_4_pack.1094.1'
	 'PE_8_4_pack.1095.1'
	 'PE_8_4_pack.1096.1'
	 'PE_8_4_pack.1097.1'
	 'PE_8_4_pack.1098.1'
	 'PE_8_4_pack.1099.1'
	 'PE_8_4_pack.1100.1'
	 'PE_8_4_pack.1101.1'
	 'PE_8_4_pack.1102.1'
	 'PE_8_4_pack.1103.1'
	 'PE_8_4_pack.1104.1'
	 'PE_8_4_pack.1105.1'
	 'PE_8_4_pack.1106.1'
	 'PE_8_4_pack.1107.1'
	 'PE_8_4_pack.1108.1'
	 'PE_8_4_pack.1109.1'
	 'PE_8_4_pack.1110.1'
	 'PE_8_4_pack.1111.1'
	 'PE_8_4_pack.1112.1'
	 'PE_8_4_pack.1113.1'
	 'PE_8_4_pack.1114.1'
	 'PE_8_4_pack.1115.1'
	 'PE_8_4_pack.1116.1'
	 'PE_8_4_pack.1117.1'
	 'PE_8_4_pack.1118.1'
	 'PE_8_4_pack.1119.1'
	 'PE_8_4_pack.1120.1'
	 'PE_8_4_pack.1121.1'
	 'PE_8_4_pack.1122.1'
	 'PE_8_4_pack.1123.1'
	 'PE_8_4_pack.1124.1'
	 'PE_8_4_pack.1125.1'
	 'PE_8_4_pack.1126.1'
	 'PE_8_4_pack.1127.1'
	 'PE_8_4_pack.1128.1'
	 'PE_8_4_pack.1129.1'
	 'PE_8_4_pack.1130.1'
	 'PE_8_4_pack.1131.1'
	 'PE_8_4_pack.1132.1'
	 'PE_8_4_pack.1133.1'
	 'PE_8_4_pack.1134.1'
	 'PE_8_4_pack.1135.1'
	 'PE_8_4_pack.1136.1'
	 'PE_8_4_pack.1137.1'
	 'PE_8_4_pack.1138.1'
	 'PE_8_4_pack.1139.1'
	 'PE_8_4_pack.1140.1'
	 'PE_8_4_pack.1141.1'
	 'PE_8_4_pack.1142.1'
	 'PE_8_4_pack.1143.1'
	 'PE_8_4_pack.1144.1'
	 'PE_8_4_pack.1145.1'
	 'PE_8_4_pack.1146.1'
	 'PE_8_4_pack.1147.1'
	 'PE_8_4_pack.1148.1'
	 'PE_8_4_pack.1149.1'
	 'PE_8_4_pack.1150.1'
	 'PE_8_4_pack.1151.1'
	 'PE_8_4_pack.1152.1'
	 'PE_8_4_pack.1153.1'
	 'PE_8_4_pack.1154.1'
	 'PE_8_4_pack.1155.1'
	 'PE_8_4_pack.1156.1'
	 'PE_8_4_pack.1157.1'
	 'PE_8_4_pack.1158.1'
	 'PE_8_4_pack.1159.1'
	 'PE_8_4_pack.1160.1'
	 'PE_8_4_pack.1161.1'
	 'PE_8_4_pack.1162.1'
	 'systolic_array_k_768.843.1_Loop_data_drain_AB_proc56'
	 'systolic_array_k_768.843.1_Block_for.end127_proc'
	 'systolic_array_k_768.843.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_158_1' (gemm_systolic_array.cpp:150:4), detected/extracted 14 process function(s): 
	 'init_block_AB_proc68'
	 'systolic_array_k_768.843.1'
	 'VITIS_LOOP_179_4_proc'
	 'VITIS_LOOP_179_4_proc69'
	 'VITIS_LOOP_179_4_proc70'
	 'VITIS_LOOP_179_4_proc71'
	 'VITIS_LOOP_179_4_proc72'
	 'VITIS_LOOP_179_4_proc73'
	 'VITIS_LOOP_179_4_proc74'
	 'VITIS_LOOP_179_4_proc75'
	 'VITIS_LOOP_179_4_proc76'
	 'VITIS_LOOP_179_4_proc77'
	 'VITIS_LOOP_179_4_proc78'
	 'VITIS_LOOP_179_4_proc79'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_k_768.842.1' (systolic_array.cpp:40:2), detected/extracted 148 process function(s): 
	 'systolic_array_k_768.842.1_Loop_data_load_proc57'
	 'PE_8_4_pack.875.1'
	 'PE_8_4_pack.876.1'
	 'PE_8_4_pack.877.1'
	 'PE_8_4_pack.878.1'
	 'PE_8_4_pack.879.1'
	 'PE_8_4_pack.880.1'
	 'PE_8_4_pack.881.1'
	 'PE_8_4_pack.882.1'
	 'PE_8_4_pack.883.1'
	 'PE_8_4_pack.884.1'
	 'PE_8_4_pack.885.1'
	 'PE_8_4_pack.886.1'
	 'PE_8_4_pack.887.1'
	 'PE_8_4_pack.888.1'
	 'PE_8_4_pack.889.1'
	 'PE_8_4_pack.890.1'
	 'PE_8_4_pack.891.1'
	 'PE_8_4_pack.892.1'
	 'PE_8_4_pack.893.1'
	 'PE_8_4_pack.894.1'
	 'PE_8_4_pack.895.1'
	 'PE_8_4_pack.896.1'
	 'PE_8_4_pack.897.1'
	 'PE_8_4_pack.898.1'
	 'PE_8_4_pack.899.1'
	 'PE_8_4_pack.900.1'
	 'PE_8_4_pack.901.1'
	 'PE_8_4_pack.902.1'
	 'PE_8_4_pack.903.1'
	 'PE_8_4_pack.904.1'
	 'PE_8_4_pack.905.1'
	 'PE_8_4_pack.906.1'
	 'PE_8_4_pack.907.1'
	 'PE_8_4_pack.908.1'
	 'PE_8_4_pack.909.1'
	 'PE_8_4_pack.910.1'
	 'PE_8_4_pack.911.1'
	 'PE_8_4_pack.912.1'
	 'PE_8_4_pack.913.1'
	 'PE_8_4_pack.914.1'
	 'PE_8_4_pack.915.1'
	 'PE_8_4_pack.916.1'
	 'PE_8_4_pack.917.1'
	 'PE_8_4_pack.918.1'
	 'PE_8_4_pack.919.1'
	 'PE_8_4_pack.920.1'
	 'PE_8_4_pack.921.1'
	 'PE_8_4_pack.922.1'
	 'PE_8_4_pack.923.1'
	 'PE_8_4_pack.924.1'
	 'PE_8_4_pack.925.1'
	 'PE_8_4_pack.926.1'
	 'PE_8_4_pack.927.1'
	 'PE_8_4_pack.928.1'
	 'PE_8_4_pack.929.1'
	 'PE_8_4_pack.930.1'
	 'PE_8_4_pack.931.1'
	 'PE_8_4_pack.932.1'
	 'PE_8_4_pack.933.1'
	 'PE_8_4_pack.934.1'
	 'PE_8_4_pack.935.1'
	 'PE_8_4_pack.936.1'
	 'PE_8_4_pack.937.1'
	 'PE_8_4_pack.938.1'
	 'PE_8_4_pack.939.1'
	 'PE_8_4_pack.940.1'
	 'PE_8_4_pack.941.1'
	 'PE_8_4_pack.942.1'
	 'PE_8_4_pack.943.1'
	 'PE_8_4_pack.944.1'
	 'PE_8_4_pack.945.1'
	 'PE_8_4_pack.946.1'
	 'PE_8_4_pack.947.1'
	 'PE_8_4_pack.948.1'
	 'PE_8_4_pack.949.1'
	 'PE_8_4_pack.950.1'
	 'PE_8_4_pack.951.1'
	 'PE_8_4_pack.952.1'
	 'PE_8_4_pack.953.1'
	 'PE_8_4_pack.954.1'
	 'PE_8_4_pack.955.1'
	 'PE_8_4_pack.956.1'
	 'PE_8_4_pack.957.1'
	 'PE_8_4_pack.958.1'
	 'PE_8_4_pack.959.1'
	 'PE_8_4_pack.960.1'
	 'PE_8_4_pack.961.1'
	 'PE_8_4_pack.962.1'
	 'PE_8_4_pack.963.1'
	 'PE_8_4_pack.964.1'
	 'PE_8_4_pack.965.1'
	 'PE_8_4_pack.966.1'
	 'PE_8_4_pack.967.1'
	 'PE_8_4_pack.968.1'
	 'PE_8_4_pack.969.1'
	 'PE_8_4_pack.970.1'
	 'PE_8_4_pack.971.1'
	 'PE_8_4_pack.972.1'
	 'PE_8_4_pack.973.1'
	 'PE_8_4_pack.974.1'
	 'PE_8_4_pack.975.1'
	 'PE_8_4_pack.976.1'
	 'PE_8_4_pack.977.1'
	 'PE_8_4_pack.978.1'
	 'PE_8_4_pack.979.1'
	 'PE_8_4_pack.980.1'
	 'PE_8_4_pack.981.1'
	 'PE_8_4_pack.982.1'
	 'PE_8_4_pack.983.1'
	 'PE_8_4_pack.984.1'
	 'PE_8_4_pack.985.1'
	 'PE_8_4_pack.986.1'
	 'PE_8_4_pack.987.1'
	 'PE_8_4_pack.988.1'
	 'PE_8_4_pack.989.1'
	 'PE_8_4_pack.990.1'
	 'PE_8_4_pack.991.1'
	 'PE_8_4_pack.992.1'
	 'PE_8_4_pack.993.1'
	 'PE_8_4_pack.994.1'
	 'PE_8_4_pack.995.1'
	 'PE_8_4_pack.996.1'
	 'PE_8_4_pack.997.1'
	 'PE_8_4_pack.998.1'
	 'PE_8_4_pack.999.1'
	 'PE_8_4_pack.1000.1'
	 'PE_8_4_pack.1001.1'
	 'PE_8_4_pack.1002.1'
	 'PE_8_4_pack.1003.1'
	 'PE_8_4_pack.1004.1'
	 'PE_8_4_pack.1005.1'
	 'PE_8_4_pack.1006.1'
	 'PE_8_4_pack.1007.1'
	 'PE_8_4_pack.1008.1'
	 'PE_8_4_pack.1009.1'
	 'PE_8_4_pack.1010.1'
	 'PE_8_4_pack.1011.1'
	 'PE_8_4_pack.1012.1'
	 'PE_8_4_pack.1013.1'
	 'PE_8_4_pack.1014.1'
	 'PE_8_4_pack.1015.1'
	 'PE_8_4_pack.1016.1'
	 'PE_8_4_pack.1017.1'
	 'PE_8_4_pack.1018.1'
	 'systolic_array_k_768.842.1_Loop_data_drain_AB_proc58'
	 'systolic_array_k_768.842.1_Block_for.end127_proc'
	 'systolic_array_k_768.842.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_205_1' (gemm_systolic_array.cpp:197:4), detected/extracted 14 process function(s): 
	 'init_block_AB_proc80'
	 'systolic_array_k_768.842.1'
	 'VITIS_LOOP_225_4_proc'
	 'VITIS_LOOP_225_4_proc81'
	 'VITIS_LOOP_225_4_proc82'
	 'VITIS_LOOP_225_4_proc83'
	 'VITIS_LOOP_225_4_proc84'
	 'VITIS_LOOP_225_4_proc85'
	 'VITIS_LOOP_225_4_proc86'
	 'VITIS_LOOP_225_4_proc87'
	 'VITIS_LOOP_225_4_proc88'
	 'VITIS_LOOP_225_4_proc89'
	 'VITIS_LOOP_225_4_proc90'
	 'VITIS_LOOP_225_4_proc91'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_k_3072.1' (systolic_array.cpp:91:2), detected/extracted 148 process function(s): 
	 'systolic_array_k_3072.1_Loop_data_load_proc59'
	 'PE_8_4_pack.698.1'
	 'PE_8_4_pack.699.1'
	 'PE_8_4_pack.700.1'
	 'PE_8_4_pack.701.1'
	 'PE_8_4_pack.702.1'
	 'PE_8_4_pack.703.1'
	 'PE_8_4_pack.704.1'
	 'PE_8_4_pack.705.1'
	 'PE_8_4_pack.706.1'
	 'PE_8_4_pack.707.1'
	 'PE_8_4_pack.708.1'
	 'PE_8_4_pack.709.1'
	 'PE_8_4_pack.710.1'
	 'PE_8_4_pack.711.1'
	 'PE_8_4_pack.712.1'
	 'PE_8_4_pack.713.1'
	 'PE_8_4_pack.714.1'
	 'PE_8_4_pack.715.1'
	 'PE_8_4_pack.716.1'
	 'PE_8_4_pack.717.1'
	 'PE_8_4_pack.718.1'
	 'PE_8_4_pack.719.1'
	 'PE_8_4_pack.720.1'
	 'PE_8_4_pack.721.1'
	 'PE_8_4_pack.722.1'
	 'PE_8_4_pack.723.1'
	 'PE_8_4_pack.724.1'
	 'PE_8_4_pack.725.1'
	 'PE_8_4_pack.726.1'
	 'PE_8_4_pack.727.1'
	 'PE_8_4_pack.728.1'
	 'PE_8_4_pack.729.1'
	 'PE_8_4_pack.730.1'
	 'PE_8_4_pack.731.1'
	 'PE_8_4_pack.732.1'
	 'PE_8_4_pack.733.1'
	 'PE_8_4_pack.734.1'
	 'PE_8_4_pack.735.1'
	 'PE_8_4_pack.736.1'
	 'PE_8_4_pack.737.1'
	 'PE_8_4_pack.738.1'
	 'PE_8_4_pack.739.1'
	 'PE_8_4_pack.740.1'
	 'PE_8_4_pack.741.1'
	 'PE_8_4_pack.742.1'
	 'PE_8_4_pack.743.1'
	 'PE_8_4_pack.744.1'
	 'PE_8_4_pack.745.1'
	 'PE_8_4_pack.746.1'
	 'PE_8_4_pack.747.1'
	 'PE_8_4_pack.748.1'
	 'PE_8_4_pack.749.1'
	 'PE_8_4_pack.750.1'
	 'PE_8_4_pack.751.1'
	 'PE_8_4_pack.752.1'
	 'PE_8_4_pack.753.1'
	 'PE_8_4_pack.754.1'
	 'PE_8_4_pack.755.1'
	 'PE_8_4_pack.756.1'
	 'PE_8_4_pack.757.1'
	 'PE_8_4_pack.758.1'
	 'PE_8_4_pack.759.1'
	 'PE_8_4_pack.760.1'
	 'PE_8_4_pack.761.1'
	 'PE_8_4_pack.762.1'
	 'PE_8_4_pack.763.1'
	 'PE_8_4_pack.764.1'
	 'PE_8_4_pack.765.1'
	 'PE_8_4_pack.766.1'
	 'PE_8_4_pack.767.1'
	 'PE_8_4_pack.768.1'
	 'PE_8_4_pack.769.1'
	 'PE_8_4_pack.770.1'
	 'PE_8_4_pack.771.1'
	 'PE_8_4_pack.772.1'
	 'PE_8_4_pack.773.1'
	 'PE_8_4_pack.774.1'
	 'PE_8_4_pack.775.1'
	 'PE_8_4_pack.776.1'
	 'PE_8_4_pack.777.1'
	 'PE_8_4_pack.778.1'
	 'PE_8_4_pack.779.1'
	 'PE_8_4_pack.780.1'
	 'PE_8_4_pack.781.1'
	 'PE_8_4_pack.782.1'
	 'PE_8_4_pack.783.1'
	 'PE_8_4_pack.784.1'
	 'PE_8_4_pack.785.1'
	 'PE_8_4_pack.786.1'
	 'PE_8_4_pack.787.1'
	 'PE_8_4_pack.788.1'
	 'PE_8_4_pack.789.1'
	 'PE_8_4_pack.790.1'
	 'PE_8_4_pack.791.1'
	 'PE_8_4_pack.792.1'
	 'PE_8_4_pack.793.1'
	 'PE_8_4_pack.794.1'
	 'PE_8_4_pack.795.1'
	 'PE_8_4_pack.796.1'
	 'PE_8_4_pack.797.1'
	 'PE_8_4_pack.798.1'
	 'PE_8_4_pack.799.1'
	 'PE_8_4_pack.800.1'
	 'PE_8_4_pack.801.1'
	 'PE_8_4_pack.802.1'
	 'PE_8_4_pack.803.1'
	 'PE_8_4_pack.804.1'
	 'PE_8_4_pack.805.1'
	 'PE_8_4_pack.806.1'
	 'PE_8_4_pack.807.1'
	 'PE_8_4_pack.808.1'
	 'PE_8_4_pack.809.1'
	 'PE_8_4_pack.810.1'
	 'PE_8_4_pack.811.1'
	 'PE_8_4_pack.812.1'
	 'PE_8_4_pack.813.1'
	 'PE_8_4_pack.814.1'
	 'PE_8_4_pack.815.1'
	 'PE_8_4_pack.816.1'
	 'PE_8_4_pack.817.1'
	 'PE_8_4_pack.818.1'
	 'PE_8_4_pack.819.1'
	 'PE_8_4_pack.820.1'
	 'PE_8_4_pack.821.1'
	 'PE_8_4_pack.822.1'
	 'PE_8_4_pack.823.1'
	 'PE_8_4_pack.824.1'
	 'PE_8_4_pack.825.1'
	 'PE_8_4_pack.826.1'
	 'PE_8_4_pack.827.1'
	 'PE_8_4_pack.828.1'
	 'PE_8_4_pack.829.1'
	 'PE_8_4_pack.830.1'
	 'PE_8_4_pack.831.1'
	 'PE_8_4_pack.832.1'
	 'PE_8_4_pack.833.1'
	 'PE_8_4_pack.834.1'
	 'PE_8_4_pack.835.1'
	 'PE_8_4_pack.836.1'
	 'PE_8_4_pack.837.1'
	 'PE_8_4_pack.838.1'
	 'PE_8_4_pack.839.1'
	 'PE_8_4_pack.840.1'
	 'PE_8_4_pack.841.1'
	 'systolic_array_k_3072.1_Loop_data_drain_AB_proc60'
	 'systolic_array_k_3072.1_Block_for.end127_proc'
	 'systolic_array_k_3072.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_251_1' (gemm_systolic_array.cpp:243:4), detected/extracted 14 process function(s): 
	 'init_block_AB_proc92'
	 'systolic_array_k_3072.1'
	 'VITIS_LOOP_271_4_proc'
	 'VITIS_LOOP_271_4_proc93'
	 'VITIS_LOOP_271_4_proc94'
	 'VITIS_LOOP_271_4_proc95'
	 'VITIS_LOOP_271_4_proc96'
	 'VITIS_LOOP_271_4_proc97'
	 'VITIS_LOOP_271_4_proc98'
	 'VITIS_LOOP_271_4_proc99'
	 'VITIS_LOOP_271_4_proc100'
	 'VITIS_LOOP_271_4_proc101'
	 'VITIS_LOOP_271_4_proc102'
	 'VITIS_LOOP_271_4_proc103'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<double>'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:187:9) to (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 102.87 seconds. CPU system time: 0.95 seconds. Elapsed time: 104.78 seconds; current allocated memory: 2.946 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'l_scale_outp_i' (kernel.cpp:26:27) in function 'float_to_int8'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mh_separate_i_s' (kernel.cpp:216:33) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_1' (kernel.cpp:96:28) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_norm_i5' (kernel.cpp:105:23) in function 'Self_attention'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_exp_sum_i6' (kernel.cpp:132:26) in function 'Self_attention' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'l_update_i7' (kernel.cpp:144:25) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_173_1' (kernel.cpp:173:29) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_scale_outp_i9' (kernel.cpp:182:29) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mh_merge_i_m' (kernel.cpp:233:30) in function 'Self_attention'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_S_h_0_h' (kernel.cpp:213:12) in function 'Self_attention' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i1' (kernel.cpp:54:22) in function 'Linear_layer_qkv'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_scale_outp_i3' (kernel.cpp:65:29) in function 'Linear_layer_qkv'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i21' (kernel.cpp:464:23) in function 'Linear_layer_ds2'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_scale_outp_i23' (kernel.cpp:475:30) in function 'Linear_layer_ds2'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i17' (kernel.cpp:392:23) in function 'Linear_layer_ds1'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_scale_outp_i19' (kernel.cpp:403:30) in function 'Linear_layer_ds1'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i10' (kernel.cpp:259:23) in function 'Linear_layer_ds0'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_scale_outp_i12' (kernel.cpp:270:30) in function 'Linear_layer_ds0'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_buf0_buf0_l_0' (kernel.cpp:628:30) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i13' (kernel.cpp:297:26) in function 'Bert_layer'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_sum_i14' (kernel.cpp:329:23) in function 'Bert_layer' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'l_norm_i16' (kernel.cpp:357:24) in function 'Bert_layer' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i20' (kernel.cpp:428:26) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i24' (kernel.cpp:502:26) in function 'Bert_layer'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_sum_i25' (kernel.cpp:534:23) in function 'Bert_layer' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'l_norm_i27' (kernel.cpp:562:24) in function 'Bert_layer' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_result29_result29_l_0' (kernel.cpp:664:39) in function 'Bert_layer'.
INFO: [HLS 200-472] Inferring partial write operation for 'v2_0' (kernel.cpp:33:16)
INFO: [HLS 200-472] Inferring partial write operation for 'C_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'C_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'Q_h' (kernel.cpp:220:23)
INFO: [HLS 200-472] Inferring partial write operation for 'K_h' (kernel.cpp:222:23)
INFO: [HLS 200-472] Inferring partial write operation for 'V_h' (kernel.cpp:224:23)
INFO: [HLS 200-472] Inferring partial write operation for 'acc_outp1.V' (kernel.cpp:99:22)
INFO: [HLS 200-472] Inferring partial write operation for 'v123' (kernel.cpp:113:19)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_sumRow' (kernel.cpp:130:18)
INFO: [HLS 200-472] Inferring partial write operation for 'v123' (kernel.cpp:137:19)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_sumRow' (kernel.cpp:139:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v124' (kernel.cpp:153:19)
INFO: [HLS 200-472] Inferring partial write operation for 'acc_outp2.V' (kernel.cpp:176:22)
INFO: [HLS 200-472] Inferring partial write operation for 'v125' (kernel.cpp:190:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v113_0' (kernel.cpp:237:37)
INFO: [HLS 200-472] Inferring partial write operation for 'acc_outp.V' (kernel.cpp:59:24)
INFO: [HLS 200-472] Inferring partial write operation for 'v13_0' (kernel.cpp:73:23)
INFO: [HLS 200-472] Inferring partial write operation for 'v13_0' (kernel.cpp:76:27)
INFO: [HLS 200-472] Inferring partial write operation for 'acc_outp5.V' (kernel.cpp:469:27)
INFO: [HLS 200-472] Inferring partial write operation for 'v252_0' (kernel.cpp:483:26)
INFO: [HLS 200-472] Inferring partial write operation for 'v252_0' (kernel.cpp:486:30)
INFO: [HLS 200-472] Inferring partial write operation for 'acc_outp4.V' (kernel.cpp:397:27)
INFO: [HLS 200-472] Inferring partial write operation for 'v208_0' (kernel.cpp:411:26)
INFO: [HLS 200-472] Inferring partial write operation for 'v208_0' (kernel.cpp:414:30)
INFO: [HLS 200-472] Inferring partial write operation for 'acc_outp3.V' (kernel.cpp:264:27)
INFO: [HLS 200-472] Inferring partial write operation for 'v133_0' (kernel.cpp:278:26)
INFO: [HLS 200-472] Inferring partial write operation for 'v133_0' (kernel.cpp:281:30)
INFO: [HLS 200-472] Inferring partial write operation for 'buf0' (kernel.cpp:632:32)
INFO: [HLS 200-472] Inferring partial write operation for 'v453' (kernel.cpp:303:22)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (kernel.cpp:321:13)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (kernel.cpp:326:14)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (kernel.cpp:333:20)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (kernel.cpp:338:20)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (kernel.cpp:347:15)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (kernel.cpp:350:16)
INFO: [HLS 200-472] Inferring partial write operation for 'var' (kernel.cpp:355:14)
INFO: [HLS 200-472] Inferring partial write operation for 'v454' (kernel.cpp:371:22)
INFO: [HLS 200-472] Inferring partial write operation for 'v457' (kernel.cpp:443:22)
INFO: [HLS 200-472] Inferring partial write operation for 'v459' (kernel.cpp:508:22)
INFO: [HLS 200-472] Inferring partial write operation for 'mean1' (kernel.cpp:526:14)
INFO: [HLS 200-472] Inferring partial write operation for 'mean21' (kernel.cpp:531:15)
INFO: [HLS 200-472] Inferring partial write operation for 'mean1' (kernel.cpp:538:20)
INFO: [HLS 200-472] Inferring partial write operation for 'mean21' (kernel.cpp:543:20)
INFO: [HLS 200-472] Inferring partial write operation for 'mean1' (kernel.cpp:552:16)
INFO: [HLS 200-472] Inferring partial write operation for 'mean21' (kernel.cpp:555:17)
INFO: [HLS 200-472] Inferring partial write operation for 'var1' (kernel.cpp:560:15)
INFO: [HLS 200-472] Inferring partial write operation for 'v460' (kernel.cpp:576:22)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
WARNING: [HLS 200-1449] Process VITIS_LOOP_40_4_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_40_4_proc105 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_40_4_proc106 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_40_4_proc107 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_40_4_proc108 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_40_4_proc109 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_40_4_proc110 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_40_4_proc111 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_40_4_proc112 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_40_4_proc113 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_40_4_proc114 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_40_4_proc115 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_20_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_86_4_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_86_4_proc61 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_86_4_proc62 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_86_4_proc63 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_66_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc116 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_132_4_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_132_4_proc65 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_132_4_proc66 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_132_4_proc67 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_112_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_179_4_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_179_4_proc69 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_179_4_proc70 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_179_4_proc71 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_179_4_proc72 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_179_4_proc73 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_179_4_proc74 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_179_4_proc75 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_179_4_proc76 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_179_4_proc77 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_179_4_proc78 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_179_4_proc79 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_158_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_225_4_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_225_4_proc81 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_225_4_proc82 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_225_4_proc83 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_225_4_proc84 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_225_4_proc85 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_225_4_proc86 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_225_4_proc87 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_225_4_proc88 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_225_4_proc89 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_225_4_proc90 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_225_4_proc91 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_205_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_271_4_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_271_4_proc93 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_271_4_proc94 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_271_4_proc95 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_271_4_proc96 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_271_4_proc97 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_271_4_proc98 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_271_4_proc99 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_271_4_proc100 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_271_4_proc101 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_271_4_proc102 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_271_4_proc103 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_251_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 71.19 seconds. CPU system time: 2.28 seconds. Elapsed time: 74.48 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Bert_layer' ...
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.1_Loop_data_load_proc49' to 'systolic_array_k_768_1_Loop_data_load_proc49'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1163.1' to 'PE_8_4_pack_1163_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1164.1' to 'PE_8_4_pack_1164_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1165.1' to 'PE_8_4_pack_1165_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1166.1' to 'PE_8_4_pack_1166_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1167.1' to 'PE_8_4_pack_1167_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1168.1' to 'PE_8_4_pack_1168_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1169.1' to 'PE_8_4_pack_1169_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1170.1' to 'PE_8_4_pack_1170_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1171.1' to 'PE_8_4_pack_1171_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1172.1' to 'PE_8_4_pack_1172_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1173.1' to 'PE_8_4_pack_1173_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1174.1' to 'PE_8_4_pack_1174_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1175.1' to 'PE_8_4_pack_1175_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1176.1' to 'PE_8_4_pack_1176_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1177.1' to 'PE_8_4_pack_1177_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1178.1' to 'PE_8_4_pack_1178_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1179.1' to 'PE_8_4_pack_1179_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1180.1' to 'PE_8_4_pack_1180_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1181.1' to 'PE_8_4_pack_1181_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1182.1' to 'PE_8_4_pack_1182_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1183.1' to 'PE_8_4_pack_1183_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1184.1' to 'PE_8_4_pack_1184_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1185.1' to 'PE_8_4_pack_1185_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1186.1' to 'PE_8_4_pack_1186_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1187.1' to 'PE_8_4_pack_1187_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1188.1' to 'PE_8_4_pack_1188_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1189.1' to 'PE_8_4_pack_1189_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1190.1' to 'PE_8_4_pack_1190_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1191.1' to 'PE_8_4_pack_1191_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1192.1' to 'PE_8_4_pack_1192_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1193.1' to 'PE_8_4_pack_1193_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1194.1' to 'PE_8_4_pack_1194_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1195.1' to 'PE_8_4_pack_1195_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1196.1' to 'PE_8_4_pack_1196_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1197.1' to 'PE_8_4_pack_1197_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1198.1' to 'PE_8_4_pack_1198_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1199.1' to 'PE_8_4_pack_1199_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1200.1' to 'PE_8_4_pack_1200_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1201.1' to 'PE_8_4_pack_1201_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1202.1' to 'PE_8_4_pack_1202_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1203.1' to 'PE_8_4_pack_1203_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1204.1' to 'PE_8_4_pack_1204_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1205.1' to 'PE_8_4_pack_1205_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1206.1' to 'PE_8_4_pack_1206_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1207.1' to 'PE_8_4_pack_1207_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1208.1' to 'PE_8_4_pack_1208_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1209.1' to 'PE_8_4_pack_1209_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1210.1' to 'PE_8_4_pack_1210_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1211.1' to 'PE_8_4_pack_1211_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1212.1' to 'PE_8_4_pack_1212_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1213.1' to 'PE_8_4_pack_1213_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1214.1' to 'PE_8_4_pack_1214_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1215.1' to 'PE_8_4_pack_1215_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1216.1' to 'PE_8_4_pack_1216_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1217.1' to 'PE_8_4_pack_1217_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1218.1' to 'PE_8_4_pack_1218_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1219.1' to 'PE_8_4_pack_1219_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1220.1' to 'PE_8_4_pack_1220_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1221.1' to 'PE_8_4_pack_1221_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1222.1' to 'PE_8_4_pack_1222_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1223.1' to 'PE_8_4_pack_1223_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1224.1' to 'PE_8_4_pack_1224_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1225.1' to 'PE_8_4_pack_1225_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1226.1' to 'PE_8_4_pack_1226_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1227.1' to 'PE_8_4_pack_1227_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1228.1' to 'PE_8_4_pack_1228_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1229.1' to 'PE_8_4_pack_1229_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1230.1' to 'PE_8_4_pack_1230_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1231.1' to 'PE_8_4_pack_1231_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1232.1' to 'PE_8_4_pack_1232_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1233.1' to 'PE_8_4_pack_1233_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1234.1' to 'PE_8_4_pack_1234_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1235.1' to 'PE_8_4_pack_1235_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1236.1' to 'PE_8_4_pack_1236_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1237.1' to 'PE_8_4_pack_1237_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1238.1' to 'PE_8_4_pack_1238_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1239.1' to 'PE_8_4_pack_1239_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1240.1' to 'PE_8_4_pack_1240_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1241.1' to 'PE_8_4_pack_1241_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1242.1' to 'PE_8_4_pack_1242_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1243.1' to 'PE_8_4_pack_1243_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1244.1' to 'PE_8_4_pack_1244_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1245.1' to 'PE_8_4_pack_1245_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1246.1' to 'PE_8_4_pack_1246_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1247.1' to 'PE_8_4_pack_1247_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1248.1' to 'PE_8_4_pack_1248_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1249.1' to 'PE_8_4_pack_1249_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1250.1' to 'PE_8_4_pack_1250_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1251.1' to 'PE_8_4_pack_1251_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1252.1' to 'PE_8_4_pack_1252_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1253.1' to 'PE_8_4_pack_1253_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1254.1' to 'PE_8_4_pack_1254_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1255.1' to 'PE_8_4_pack_1255_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1256.1' to 'PE_8_4_pack_1256_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1257.1' to 'PE_8_4_pack_1257_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1258.1' to 'PE_8_4_pack_1258_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1259.1' to 'PE_8_4_pack_1259_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1260.1' to 'PE_8_4_pack_1260_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1261.1' to 'PE_8_4_pack_1261_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1262.1' to 'PE_8_4_pack_1262_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1263.1' to 'PE_8_4_pack_1263_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1264.1' to 'PE_8_4_pack_1264_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1265.1' to 'PE_8_4_pack_1265_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1266.1' to 'PE_8_4_pack_1266_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1267.1' to 'PE_8_4_pack_1267_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1268.1' to 'PE_8_4_pack_1268_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1269.1' to 'PE_8_4_pack_1269_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1270.1' to 'PE_8_4_pack_1270_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1271.1' to 'PE_8_4_pack_1271_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1272.1' to 'PE_8_4_pack_1272_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1273.1' to 'PE_8_4_pack_1273_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1274.1' to 'PE_8_4_pack_1274_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1275.1' to 'PE_8_4_pack_1275_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1276.1' to 'PE_8_4_pack_1276_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1277.1' to 'PE_8_4_pack_1277_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1278.1' to 'PE_8_4_pack_1278_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1279.1' to 'PE_8_4_pack_1279_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1280.1' to 'PE_8_4_pack_1280_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1281.1' to 'PE_8_4_pack_1281_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1282.1' to 'PE_8_4_pack_1282_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1283.1' to 'PE_8_4_pack_1283_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1284.1' to 'PE_8_4_pack_1284_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1285.1' to 'PE_8_4_pack_1285_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1286.1' to 'PE_8_4_pack_1286_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1287.1' to 'PE_8_4_pack_1287_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1288.1' to 'PE_8_4_pack_1288_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1289.1' to 'PE_8_4_pack_1289_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1290.1' to 'PE_8_4_pack_1290_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1291.1' to 'PE_8_4_pack_1291_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1292.1' to 'PE_8_4_pack_1292_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1293.1' to 'PE_8_4_pack_1293_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1294.1' to 'PE_8_4_pack_1294_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1295.1' to 'PE_8_4_pack_1295_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1296.1' to 'PE_8_4_pack_1296_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1297.1' to 'PE_8_4_pack_1297_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1298.1' to 'PE_8_4_pack_1298_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1299.1' to 'PE_8_4_pack_1299_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1300.1' to 'PE_8_4_pack_1300_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1301.1' to 'PE_8_4_pack_1301_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1302.1' to 'PE_8_4_pack_1302_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1303.1' to 'PE_8_4_pack_1303_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1304.1' to 'PE_8_4_pack_1304_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1305.1' to 'PE_8_4_pack_1305_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1' to 'PE_8_4_pack_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.1_Loop_data_drain_AB_proc50' to 'systolic_array_k_768_1_Loop_data_drain_AB_proc50'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.1_Block_for.end127_proc' to 'systolic_array_k_768_1_Block_for_end127_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.1_Loop_data_drain_C_proc' to 'systolic_array_k_768_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.1' to 'systolic_array_k_768_1'.
WARNING: [SYN 201-103] Legalizing function name 'gemm_systolic_array_qkv.1351.1352' to 'gemm_systolic_array_qkv_1351_1352'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_64.1_Loop_data_load_proc51' to 'systolic_array_k_64_1_Loop_data_load_proc51'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.860.1' to 'PE_8_8_860_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.861.1' to 'PE_8_8_861_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.862.1' to 'PE_8_8_862_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.863.1' to 'PE_8_8_863_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.864.1' to 'PE_8_8_864_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.865.1' to 'PE_8_8_865_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.866.1' to 'PE_8_8_866_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.867.1' to 'PE_8_8_867_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.868.1' to 'PE_8_8_868_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.869.1' to 'PE_8_8_869_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.870.1' to 'PE_8_8_870_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.871.1' to 'PE_8_8_871_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.872.1' to 'PE_8_8_872_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.873.1' to 'PE_8_8_873_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.874.1' to 'PE_8_8_874_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.1' to 'PE_8_8_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_64.1_Loop_data_drain_AB_proc52' to 'systolic_array_k_64_1_Loop_data_drain_AB_proc52'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_64.1_Block_for.end127_proc' to 'systolic_array_k_64_1_Block_for_end127_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_64.1_Loop_data_drain_C_proc' to 'systolic_array_k_64_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_64.1' to 'systolic_array_k_64_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_12.1_Loop_data_load_proc53' to 'systolic_array_k_12_1_Loop_data_load_proc53'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.844.1' to 'PE_8_8_844_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.845.1' to 'PE_8_8_845_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.846.1' to 'PE_8_8_846_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.847.1' to 'PE_8_8_847_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.848.1' to 'PE_8_8_848_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.849.1' to 'PE_8_8_849_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.850.1' to 'PE_8_8_850_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.851.1' to 'PE_8_8_851_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.852.1' to 'PE_8_8_852_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.853.1' to 'PE_8_8_853_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.854.1' to 'PE_8_8_854_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.855.1' to 'PE_8_8_855_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.856.1' to 'PE_8_8_856_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.857.1' to 'PE_8_8_857_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.858.1' to 'PE_8_8_858_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.859.1' to 'PE_8_8_859_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_12.1_Loop_data_drain_AB_proc54' to 'systolic_array_k_12_1_Loop_data_drain_AB_proc54'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_12.1_Block_for.end127_proc' to 'systolic_array_k_12_1_Block_for_end127_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_12.1_Loop_data_drain_C_proc' to 'systolic_array_k_12_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_12.1' to 'systolic_array_k_12_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.843.1_Loop_data_load_proc55' to 'systolic_array_k_768_843_1_Loop_data_load_proc55'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1019.1' to 'PE_8_4_pack_1019_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1020.1' to 'PE_8_4_pack_1020_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1021.1' to 'PE_8_4_pack_1021_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1022.1' to 'PE_8_4_pack_1022_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1023.1' to 'PE_8_4_pack_1023_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1024.1' to 'PE_8_4_pack_1024_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1025.1' to 'PE_8_4_pack_1025_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1026.1' to 'PE_8_4_pack_1026_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1027.1' to 'PE_8_4_pack_1027_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1028.1' to 'PE_8_4_pack_1028_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1029.1' to 'PE_8_4_pack_1029_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1030.1' to 'PE_8_4_pack_1030_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1031.1' to 'PE_8_4_pack_1031_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1032.1' to 'PE_8_4_pack_1032_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1033.1' to 'PE_8_4_pack_1033_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1034.1' to 'PE_8_4_pack_1034_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1035.1' to 'PE_8_4_pack_1035_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1036.1' to 'PE_8_4_pack_1036_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1037.1' to 'PE_8_4_pack_1037_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1038.1' to 'PE_8_4_pack_1038_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1039.1' to 'PE_8_4_pack_1039_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1040.1' to 'PE_8_4_pack_1040_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1041.1' to 'PE_8_4_pack_1041_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1042.1' to 'PE_8_4_pack_1042_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1043.1' to 'PE_8_4_pack_1043_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1044.1' to 'PE_8_4_pack_1044_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1045.1' to 'PE_8_4_pack_1045_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1046.1' to 'PE_8_4_pack_1046_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1047.1' to 'PE_8_4_pack_1047_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1048.1' to 'PE_8_4_pack_1048_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1049.1' to 'PE_8_4_pack_1049_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1050.1' to 'PE_8_4_pack_1050_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1051.1' to 'PE_8_4_pack_1051_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1052.1' to 'PE_8_4_pack_1052_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1053.1' to 'PE_8_4_pack_1053_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1054.1' to 'PE_8_4_pack_1054_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1055.1' to 'PE_8_4_pack_1055_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1056.1' to 'PE_8_4_pack_1056_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1057.1' to 'PE_8_4_pack_1057_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1058.1' to 'PE_8_4_pack_1058_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1059.1' to 'PE_8_4_pack_1059_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1060.1' to 'PE_8_4_pack_1060_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1061.1' to 'PE_8_4_pack_1061_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1062.1' to 'PE_8_4_pack_1062_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1063.1' to 'PE_8_4_pack_1063_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1064.1' to 'PE_8_4_pack_1064_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1065.1' to 'PE_8_4_pack_1065_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1066.1' to 'PE_8_4_pack_1066_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1067.1' to 'PE_8_4_pack_1067_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1068.1' to 'PE_8_4_pack_1068_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1069.1' to 'PE_8_4_pack_1069_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1070.1' to 'PE_8_4_pack_1070_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1071.1' to 'PE_8_4_pack_1071_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1072.1' to 'PE_8_4_pack_1072_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1073.1' to 'PE_8_4_pack_1073_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1074.1' to 'PE_8_4_pack_1074_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1075.1' to 'PE_8_4_pack_1075_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1076.1' to 'PE_8_4_pack_1076_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1077.1' to 'PE_8_4_pack_1077_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1078.1' to 'PE_8_4_pack_1078_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1079.1' to 'PE_8_4_pack_1079_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1080.1' to 'PE_8_4_pack_1080_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1081.1' to 'PE_8_4_pack_1081_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1082.1' to 'PE_8_4_pack_1082_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1083.1' to 'PE_8_4_pack_1083_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1084.1' to 'PE_8_4_pack_1084_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1085.1' to 'PE_8_4_pack_1085_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1086.1' to 'PE_8_4_pack_1086_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1087.1' to 'PE_8_4_pack_1087_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1088.1' to 'PE_8_4_pack_1088_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1089.1' to 'PE_8_4_pack_1089_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1090.1' to 'PE_8_4_pack_1090_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1091.1' to 'PE_8_4_pack_1091_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1092.1' to 'PE_8_4_pack_1092_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1093.1' to 'PE_8_4_pack_1093_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1094.1' to 'PE_8_4_pack_1094_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1095.1' to 'PE_8_4_pack_1095_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1096.1' to 'PE_8_4_pack_1096_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1097.1' to 'PE_8_4_pack_1097_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1098.1' to 'PE_8_4_pack_1098_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1099.1' to 'PE_8_4_pack_1099_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1100.1' to 'PE_8_4_pack_1100_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1101.1' to 'PE_8_4_pack_1101_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1102.1' to 'PE_8_4_pack_1102_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1103.1' to 'PE_8_4_pack_1103_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1104.1' to 'PE_8_4_pack_1104_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1105.1' to 'PE_8_4_pack_1105_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1106.1' to 'PE_8_4_pack_1106_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1107.1' to 'PE_8_4_pack_1107_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1108.1' to 'PE_8_4_pack_1108_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1109.1' to 'PE_8_4_pack_1109_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1110.1' to 'PE_8_4_pack_1110_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1111.1' to 'PE_8_4_pack_1111_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1112.1' to 'PE_8_4_pack_1112_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1113.1' to 'PE_8_4_pack_1113_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1114.1' to 'PE_8_4_pack_1114_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1115.1' to 'PE_8_4_pack_1115_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1116.1' to 'PE_8_4_pack_1116_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1117.1' to 'PE_8_4_pack_1117_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1118.1' to 'PE_8_4_pack_1118_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1119.1' to 'PE_8_4_pack_1119_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1120.1' to 'PE_8_4_pack_1120_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1121.1' to 'PE_8_4_pack_1121_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1122.1' to 'PE_8_4_pack_1122_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1123.1' to 'PE_8_4_pack_1123_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1124.1' to 'PE_8_4_pack_1124_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1125.1' to 'PE_8_4_pack_1125_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1126.1' to 'PE_8_4_pack_1126_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1127.1' to 'PE_8_4_pack_1127_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1128.1' to 'PE_8_4_pack_1128_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1129.1' to 'PE_8_4_pack_1129_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1130.1' to 'PE_8_4_pack_1130_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1131.1' to 'PE_8_4_pack_1131_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1132.1' to 'PE_8_4_pack_1132_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1133.1' to 'PE_8_4_pack_1133_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1134.1' to 'PE_8_4_pack_1134_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1135.1' to 'PE_8_4_pack_1135_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1136.1' to 'PE_8_4_pack_1136_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1137.1' to 'PE_8_4_pack_1137_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1138.1' to 'PE_8_4_pack_1138_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1139.1' to 'PE_8_4_pack_1139_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1140.1' to 'PE_8_4_pack_1140_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1141.1' to 'PE_8_4_pack_1141_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1142.1' to 'PE_8_4_pack_1142_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1143.1' to 'PE_8_4_pack_1143_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1144.1' to 'PE_8_4_pack_1144_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1145.1' to 'PE_8_4_pack_1145_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1146.1' to 'PE_8_4_pack_1146_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1147.1' to 'PE_8_4_pack_1147_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1148.1' to 'PE_8_4_pack_1148_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1149.1' to 'PE_8_4_pack_1149_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1150.1' to 'PE_8_4_pack_1150_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1151.1' to 'PE_8_4_pack_1151_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1152.1' to 'PE_8_4_pack_1152_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1153.1' to 'PE_8_4_pack_1153_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1154.1' to 'PE_8_4_pack_1154_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1155.1' to 'PE_8_4_pack_1155_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1156.1' to 'PE_8_4_pack_1156_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1157.1' to 'PE_8_4_pack_1157_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1158.1' to 'PE_8_4_pack_1158_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1159.1' to 'PE_8_4_pack_1159_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1160.1' to 'PE_8_4_pack_1160_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1161.1' to 'PE_8_4_pack_1161_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1162.1' to 'PE_8_4_pack_1162_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.843.1_Loop_data_drain_AB_proc56' to 'systolic_array_k_768_843_1_Loop_data_drain_AB_proc56'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.843.1_Block_for.end127_proc' to 'systolic_array_k_768_843_1_Block_for_end127_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.843.1_Loop_data_drain_C_proc' to 'systolic_array_k_768_843_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.843.1' to 'systolic_array_k_768_843_1'.
WARNING: [SYN 201-103] Legalizing function name 'gemm_systolic_array_ds0.1357.1358' to 'gemm_systolic_array_ds0_1357_1358'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.842.1_Loop_data_load_proc57' to 'systolic_array_k_768_842_1_Loop_data_load_proc57'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.875.1' to 'PE_8_4_pack_875_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.876.1' to 'PE_8_4_pack_876_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.877.1' to 'PE_8_4_pack_877_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.878.1' to 'PE_8_4_pack_878_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.879.1' to 'PE_8_4_pack_879_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.880.1' to 'PE_8_4_pack_880_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.881.1' to 'PE_8_4_pack_881_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.882.1' to 'PE_8_4_pack_882_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.883.1' to 'PE_8_4_pack_883_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.884.1' to 'PE_8_4_pack_884_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.885.1' to 'PE_8_4_pack_885_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.886.1' to 'PE_8_4_pack_886_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.887.1' to 'PE_8_4_pack_887_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.888.1' to 'PE_8_4_pack_888_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.889.1' to 'PE_8_4_pack_889_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.890.1' to 'PE_8_4_pack_890_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.891.1' to 'PE_8_4_pack_891_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.892.1' to 'PE_8_4_pack_892_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.893.1' to 'PE_8_4_pack_893_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.894.1' to 'PE_8_4_pack_894_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.895.1' to 'PE_8_4_pack_895_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.896.1' to 'PE_8_4_pack_896_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.897.1' to 'PE_8_4_pack_897_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.898.1' to 'PE_8_4_pack_898_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.899.1' to 'PE_8_4_pack_899_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.900.1' to 'PE_8_4_pack_900_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.901.1' to 'PE_8_4_pack_901_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.902.1' to 'PE_8_4_pack_902_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.903.1' to 'PE_8_4_pack_903_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.904.1' to 'PE_8_4_pack_904_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.905.1' to 'PE_8_4_pack_905_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.906.1' to 'PE_8_4_pack_906_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.907.1' to 'PE_8_4_pack_907_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.908.1' to 'PE_8_4_pack_908_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.909.1' to 'PE_8_4_pack_909_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.910.1' to 'PE_8_4_pack_910_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.911.1' to 'PE_8_4_pack_911_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.912.1' to 'PE_8_4_pack_912_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.913.1' to 'PE_8_4_pack_913_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.914.1' to 'PE_8_4_pack_914_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.915.1' to 'PE_8_4_pack_915_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.916.1' to 'PE_8_4_pack_916_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.917.1' to 'PE_8_4_pack_917_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.918.1' to 'PE_8_4_pack_918_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.919.1' to 'PE_8_4_pack_919_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.920.1' to 'PE_8_4_pack_920_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.921.1' to 'PE_8_4_pack_921_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.922.1' to 'PE_8_4_pack_922_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.923.1' to 'PE_8_4_pack_923_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.924.1' to 'PE_8_4_pack_924_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.925.1' to 'PE_8_4_pack_925_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.926.1' to 'PE_8_4_pack_926_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.927.1' to 'PE_8_4_pack_927_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.928.1' to 'PE_8_4_pack_928_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.929.1' to 'PE_8_4_pack_929_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.930.1' to 'PE_8_4_pack_930_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.931.1' to 'PE_8_4_pack_931_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.932.1' to 'PE_8_4_pack_932_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.933.1' to 'PE_8_4_pack_933_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.934.1' to 'PE_8_4_pack_934_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.935.1' to 'PE_8_4_pack_935_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.936.1' to 'PE_8_4_pack_936_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.937.1' to 'PE_8_4_pack_937_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.938.1' to 'PE_8_4_pack_938_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.939.1' to 'PE_8_4_pack_939_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.940.1' to 'PE_8_4_pack_940_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.941.1' to 'PE_8_4_pack_941_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.942.1' to 'PE_8_4_pack_942_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.943.1' to 'PE_8_4_pack_943_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.944.1' to 'PE_8_4_pack_944_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.945.1' to 'PE_8_4_pack_945_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.946.1' to 'PE_8_4_pack_946_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.947.1' to 'PE_8_4_pack_947_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.948.1' to 'PE_8_4_pack_948_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.949.1' to 'PE_8_4_pack_949_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.950.1' to 'PE_8_4_pack_950_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.951.1' to 'PE_8_4_pack_951_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.952.1' to 'PE_8_4_pack_952_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.953.1' to 'PE_8_4_pack_953_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.954.1' to 'PE_8_4_pack_954_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.955.1' to 'PE_8_4_pack_955_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.956.1' to 'PE_8_4_pack_956_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.957.1' to 'PE_8_4_pack_957_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.958.1' to 'PE_8_4_pack_958_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.959.1' to 'PE_8_4_pack_959_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.960.1' to 'PE_8_4_pack_960_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.961.1' to 'PE_8_4_pack_961_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.962.1' to 'PE_8_4_pack_962_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.963.1' to 'PE_8_4_pack_963_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.964.1' to 'PE_8_4_pack_964_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.965.1' to 'PE_8_4_pack_965_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.966.1' to 'PE_8_4_pack_966_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.967.1' to 'PE_8_4_pack_967_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.968.1' to 'PE_8_4_pack_968_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.969.1' to 'PE_8_4_pack_969_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.970.1' to 'PE_8_4_pack_970_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.971.1' to 'PE_8_4_pack_971_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.972.1' to 'PE_8_4_pack_972_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.973.1' to 'PE_8_4_pack_973_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.974.1' to 'PE_8_4_pack_974_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.975.1' to 'PE_8_4_pack_975_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.976.1' to 'PE_8_4_pack_976_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.977.1' to 'PE_8_4_pack_977_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.978.1' to 'PE_8_4_pack_978_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.979.1' to 'PE_8_4_pack_979_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.980.1' to 'PE_8_4_pack_980_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.981.1' to 'PE_8_4_pack_981_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.982.1' to 'PE_8_4_pack_982_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.983.1' to 'PE_8_4_pack_983_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.984.1' to 'PE_8_4_pack_984_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.985.1' to 'PE_8_4_pack_985_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.986.1' to 'PE_8_4_pack_986_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.987.1' to 'PE_8_4_pack_987_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.988.1' to 'PE_8_4_pack_988_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.989.1' to 'PE_8_4_pack_989_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.990.1' to 'PE_8_4_pack_990_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.991.1' to 'PE_8_4_pack_991_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.992.1' to 'PE_8_4_pack_992_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.993.1' to 'PE_8_4_pack_993_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.994.1' to 'PE_8_4_pack_994_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.995.1' to 'PE_8_4_pack_995_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.996.1' to 'PE_8_4_pack_996_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.997.1' to 'PE_8_4_pack_997_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.998.1' to 'PE_8_4_pack_998_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.999.1' to 'PE_8_4_pack_999_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1000.1' to 'PE_8_4_pack_1000_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1001.1' to 'PE_8_4_pack_1001_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1002.1' to 'PE_8_4_pack_1002_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1003.1' to 'PE_8_4_pack_1003_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1004.1' to 'PE_8_4_pack_1004_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1005.1' to 'PE_8_4_pack_1005_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1006.1' to 'PE_8_4_pack_1006_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1007.1' to 'PE_8_4_pack_1007_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1008.1' to 'PE_8_4_pack_1008_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1009.1' to 'PE_8_4_pack_1009_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1010.1' to 'PE_8_4_pack_1010_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1011.1' to 'PE_8_4_pack_1011_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1012.1' to 'PE_8_4_pack_1012_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1013.1' to 'PE_8_4_pack_1013_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1014.1' to 'PE_8_4_pack_1014_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1015.1' to 'PE_8_4_pack_1015_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1016.1' to 'PE_8_4_pack_1016_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1017.1' to 'PE_8_4_pack_1017_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1018.1' to 'PE_8_4_pack_1018_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.842.1_Loop_data_drain_AB_proc58' to 'systolic_array_k_768_842_1_Loop_data_drain_AB_proc58'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.842.1_Block_for.end127_proc' to 'systolic_array_k_768_842_1_Block_for_end127_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.842.1_Loop_data_drain_C_proc' to 'systolic_array_k_768_842_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.842.1' to 'systolic_array_k_768_842_1'.
WARNING: [SYN 201-103] Legalizing function name 'gemm_systolic_array_ds1.1361.1362' to 'gemm_systolic_array_ds1_1361_1362'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<float>' to 'generic_tanh_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_3072.1_Loop_data_load_proc59' to 'systolic_array_k_3072_1_Loop_data_load_proc59'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.698.1' to 'PE_8_4_pack_698_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.699.1' to 'PE_8_4_pack_699_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.700.1' to 'PE_8_4_pack_700_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.701.1' to 'PE_8_4_pack_701_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.702.1' to 'PE_8_4_pack_702_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.703.1' to 'PE_8_4_pack_703_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.704.1' to 'PE_8_4_pack_704_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.705.1' to 'PE_8_4_pack_705_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.706.1' to 'PE_8_4_pack_706_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.707.1' to 'PE_8_4_pack_707_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.708.1' to 'PE_8_4_pack_708_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.709.1' to 'PE_8_4_pack_709_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.710.1' to 'PE_8_4_pack_710_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.711.1' to 'PE_8_4_pack_711_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.712.1' to 'PE_8_4_pack_712_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.713.1' to 'PE_8_4_pack_713_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.714.1' to 'PE_8_4_pack_714_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.715.1' to 'PE_8_4_pack_715_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.716.1' to 'PE_8_4_pack_716_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.717.1' to 'PE_8_4_pack_717_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.718.1' to 'PE_8_4_pack_718_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.719.1' to 'PE_8_4_pack_719_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.720.1' to 'PE_8_4_pack_720_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.721.1' to 'PE_8_4_pack_721_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.722.1' to 'PE_8_4_pack_722_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.723.1' to 'PE_8_4_pack_723_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.724.1' to 'PE_8_4_pack_724_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.725.1' to 'PE_8_4_pack_725_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.726.1' to 'PE_8_4_pack_726_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.727.1' to 'PE_8_4_pack_727_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.728.1' to 'PE_8_4_pack_728_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.729.1' to 'PE_8_4_pack_729_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.730.1' to 'PE_8_4_pack_730_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.731.1' to 'PE_8_4_pack_731_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.732.1' to 'PE_8_4_pack_732_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.733.1' to 'PE_8_4_pack_733_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.734.1' to 'PE_8_4_pack_734_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.735.1' to 'PE_8_4_pack_735_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.736.1' to 'PE_8_4_pack_736_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.737.1' to 'PE_8_4_pack_737_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.738.1' to 'PE_8_4_pack_738_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.739.1' to 'PE_8_4_pack_739_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.740.1' to 'PE_8_4_pack_740_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.741.1' to 'PE_8_4_pack_741_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.742.1' to 'PE_8_4_pack_742_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.743.1' to 'PE_8_4_pack_743_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.744.1' to 'PE_8_4_pack_744_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.745.1' to 'PE_8_4_pack_745_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.746.1' to 'PE_8_4_pack_746_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.747.1' to 'PE_8_4_pack_747_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.748.1' to 'PE_8_4_pack_748_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.749.1' to 'PE_8_4_pack_749_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.750.1' to 'PE_8_4_pack_750_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.751.1' to 'PE_8_4_pack_751_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.752.1' to 'PE_8_4_pack_752_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.753.1' to 'PE_8_4_pack_753_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.754.1' to 'PE_8_4_pack_754_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.755.1' to 'PE_8_4_pack_755_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.756.1' to 'PE_8_4_pack_756_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.757.1' to 'PE_8_4_pack_757_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.758.1' to 'PE_8_4_pack_758_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.759.1' to 'PE_8_4_pack_759_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.760.1' to 'PE_8_4_pack_760_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.761.1' to 'PE_8_4_pack_761_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.762.1' to 'PE_8_4_pack_762_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.763.1' to 'PE_8_4_pack_763_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.764.1' to 'PE_8_4_pack_764_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.765.1' to 'PE_8_4_pack_765_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.766.1' to 'PE_8_4_pack_766_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.767.1' to 'PE_8_4_pack_767_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.768.1' to 'PE_8_4_pack_768_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.769.1' to 'PE_8_4_pack_769_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.770.1' to 'PE_8_4_pack_770_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.771.1' to 'PE_8_4_pack_771_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.772.1' to 'PE_8_4_pack_772_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.773.1' to 'PE_8_4_pack_773_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.774.1' to 'PE_8_4_pack_774_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.775.1' to 'PE_8_4_pack_775_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.776.1' to 'PE_8_4_pack_776_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.777.1' to 'PE_8_4_pack_777_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.778.1' to 'PE_8_4_pack_778_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.779.1' to 'PE_8_4_pack_779_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.780.1' to 'PE_8_4_pack_780_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.781.1' to 'PE_8_4_pack_781_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.782.1' to 'PE_8_4_pack_782_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.783.1' to 'PE_8_4_pack_783_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.784.1' to 'PE_8_4_pack_784_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.785.1' to 'PE_8_4_pack_785_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.786.1' to 'PE_8_4_pack_786_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.787.1' to 'PE_8_4_pack_787_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.788.1' to 'PE_8_4_pack_788_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.789.1' to 'PE_8_4_pack_789_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.790.1' to 'PE_8_4_pack_790_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.791.1' to 'PE_8_4_pack_791_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.792.1' to 'PE_8_4_pack_792_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.793.1' to 'PE_8_4_pack_793_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.794.1' to 'PE_8_4_pack_794_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.795.1' to 'PE_8_4_pack_795_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.796.1' to 'PE_8_4_pack_796_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.797.1' to 'PE_8_4_pack_797_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.798.1' to 'PE_8_4_pack_798_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.799.1' to 'PE_8_4_pack_799_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.800.1' to 'PE_8_4_pack_800_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.801.1' to 'PE_8_4_pack_801_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.802.1' to 'PE_8_4_pack_802_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.803.1' to 'PE_8_4_pack_803_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.804.1' to 'PE_8_4_pack_804_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.805.1' to 'PE_8_4_pack_805_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.806.1' to 'PE_8_4_pack_806_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.807.1' to 'PE_8_4_pack_807_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.808.1' to 'PE_8_4_pack_808_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.809.1' to 'PE_8_4_pack_809_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.810.1' to 'PE_8_4_pack_810_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.811.1' to 'PE_8_4_pack_811_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.812.1' to 'PE_8_4_pack_812_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.813.1' to 'PE_8_4_pack_813_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.814.1' to 'PE_8_4_pack_814_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.815.1' to 'PE_8_4_pack_815_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.816.1' to 'PE_8_4_pack_816_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.817.1' to 'PE_8_4_pack_817_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.818.1' to 'PE_8_4_pack_818_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.819.1' to 'PE_8_4_pack_819_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.820.1' to 'PE_8_4_pack_820_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.821.1' to 'PE_8_4_pack_821_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.822.1' to 'PE_8_4_pack_822_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.823.1' to 'PE_8_4_pack_823_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.824.1' to 'PE_8_4_pack_824_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.825.1' to 'PE_8_4_pack_825_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.826.1' to 'PE_8_4_pack_826_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.827.1' to 'PE_8_4_pack_827_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.828.1' to 'PE_8_4_pack_828_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.829.1' to 'PE_8_4_pack_829_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.830.1' to 'PE_8_4_pack_830_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.831.1' to 'PE_8_4_pack_831_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.832.1' to 'PE_8_4_pack_832_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.833.1' to 'PE_8_4_pack_833_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.834.1' to 'PE_8_4_pack_834_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.835.1' to 'PE_8_4_pack_835_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.836.1' to 'PE_8_4_pack_836_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.837.1' to 'PE_8_4_pack_837_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.838.1' to 'PE_8_4_pack_838_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.839.1' to 'PE_8_4_pack_839_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.840.1' to 'PE_8_4_pack_840_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.841.1' to 'PE_8_4_pack_841_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_3072.1_Loop_data_drain_AB_proc60' to 'systolic_array_k_3072_1_Loop_data_drain_AB_proc60'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_3072.1_Block_for.end127_proc' to 'systolic_array_k_3072_1_Block_for_end127_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_3072.1_Loop_data_drain_C_proc' to 'systolic_array_k_3072_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_3072.1' to 'systolic_array_k_3072_1'.
WARNING: [SYN 201-103] Legalizing function name 'gemm_systolic_array_ds2.1365.1366' to 'gemm_systolic_array_ds2_1365_1366'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_S_buf0_buf0_l_0_l_buf0_l_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_buf0_buf0_l_0_l_buf0_l_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'l_S_buf0_buf0_l_0_l_buf0_l_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.19 seconds. CPU system time: 0.87 seconds. Elapsed time: 17.33 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_to_int8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_scale_outp_i_l_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'l_scale_outp_i_l_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv_Pipeline_l_bias_i1_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i1_l_j1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_bias_i1_l_j1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc104_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_1_Loop_data_load_proc49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1163_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1164_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1166_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1170_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1171_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1172_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1173_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1174_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1177_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1179_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1182_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1183_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1184_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1186_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1188_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1189_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1192_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1194_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1195_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1197_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1198_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1199_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1200_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1201_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1202_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1203_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1204_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1206_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1207_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1208_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1209_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1211_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1214_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 11.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 11.946 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1216_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1217_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1218_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1219_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1220_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1221_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1222_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1224_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1225_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1226_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1227_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1228_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1229_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1231_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1232_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1233_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1234_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1235_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1236_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1237_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1238_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1239_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1240_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1241_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1242_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1244_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1245_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1246_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1247_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1248_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1249_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1250_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1251_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1252_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1253_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1254_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1256_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1257_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1258_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1259_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1260_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1261_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1262_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1263_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1264_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1265_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1266_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1267_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1269_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1270_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1272_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1273_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1274_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1275_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1276_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1277_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1278_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1279_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1280_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1281_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1282_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1283_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1284_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1285_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1286_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1287_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1288_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1289_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1291_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1292_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1293_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1294_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1295_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1296_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1297_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1298_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1299_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1300_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1301_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1302_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1303_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1304_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1305_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_1_Loop_data_drain_AB_proc50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_1_Block_for_end127_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_0 (from systolic_array_k_768_1_Loop_data_load_proc49_U0 to PE_8_4_pack_1175_1_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_0 (from systolic_array_k_768_1_Loop_data_load_proc49_U0 to PE_8_4_pack_1187_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_0 (from systolic_array_k_768_1_Loop_data_load_proc49_U0 to PE_8_4_pack_1199_1_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_0 (from systolic_array_k_768_1_Loop_data_load_proc49_U0 to PE_8_4_pack_1211_1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_0 (from systolic_array_k_768_1_Loop_data_load_proc49_U0 to PE_8_4_pack_1223_1_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_0 (from systolic_array_k_768_1_Loop_data_load_proc49_U0 to PE_8_4_pack_1235_1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_0 (from systolic_array_k_768_1_Loop_data_load_proc49_U0 to PE_8_4_pack_1247_1_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_0 (from systolic_array_k_768_1_Loop_data_load_proc49_U0 to PE_8_4_pack_1259_1_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_0 (from systolic_array_k_768_1_Loop_data_load_proc49_U0 to PE_8_4_pack_1271_1_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_0 (from systolic_array_k_768_1_Loop_data_load_proc49_U0 to PE_8_4_pack_1283_1_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_11_0 (from systolic_array_k_768_1_Loop_data_load_proc49_U0 to PE_8_4_pack_1295_1_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_0 (from systolic_array_k_768_1_Loop_data_load_proc49_U0 to PE_8_4_pack_1164_1_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_0 (from systolic_array_k_768_1_Loop_data_load_proc49_U0 to PE_8_4_pack_1165_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_0 (from systolic_array_k_768_1_Loop_data_load_proc49_U0 to PE_8_4_pack_1166_1_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_0 (from systolic_array_k_768_1_Loop_data_load_proc49_U0 to PE_8_4_pack_1167_1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_0 (from systolic_array_k_768_1_Loop_data_load_proc49_U0 to PE_8_4_pack_1168_1_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_0 (from systolic_array_k_768_1_Loop_data_load_proc49_U0 to PE_8_4_pack_1169_1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_0 (from systolic_array_k_768_1_Loop_data_load_proc49_U0 to PE_8_4_pack_1170_1_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_0 (from systolic_array_k_768_1_Loop_data_load_proc49_U0 to PE_8_4_pack_1171_1_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_0 (from systolic_array_k_768_1_Loop_data_load_proc49_U0 to PE_8_4_pack_1172_1_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_0 (from systolic_array_k_768_1_Loop_data_load_proc49_U0 to PE_8_4_pack_1173_1_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_11_0 (from systolic_array_k_768_1_Loop_data_load_proc49_U0 to PE_8_4_pack_1174_1_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V (from PE_8_4_pack_1163_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_287 (from PE_8_4_pack_1164_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_288 (from PE_8_4_pack_1165_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_289 (from PE_8_4_pack_1166_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_290 (from PE_8_4_pack_1167_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_291 (from PE_8_4_pack_1168_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_292 (from PE_8_4_pack_1169_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_293 (from PE_8_4_pack_1170_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_294 (from PE_8_4_pack_1171_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_295 (from PE_8_4_pack_1172_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_296 (from PE_8_4_pack_1173_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_0_12 (from PE_8_4_pack_1174_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc50_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_297 (from PE_8_4_pack_1174_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_298 (from PE_8_4_pack_1175_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_299 (from PE_8_4_pack_1176_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_300 (from PE_8_4_pack_1177_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_301 (from PE_8_4_pack_1178_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_302 (from PE_8_4_pack_1179_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_303 (from PE_8_4_pack_1180_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_304 (from PE_8_4_pack_1181_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_305 (from PE_8_4_pack_1182_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_306 (from PE_8_4_pack_1183_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_307 (from PE_8_4_pack_1184_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_308 (from PE_8_4_pack_1185_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_12 (from PE_8_4_pack_1186_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc50_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_309 (from PE_8_4_pack_1186_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_310 (from PE_8_4_pack_1187_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_311 (from PE_8_4_pack_1188_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_312 (from PE_8_4_pack_1189_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_313 (from PE_8_4_pack_1190_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_314 (from PE_8_4_pack_1191_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_315 (from PE_8_4_pack_1192_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_316 (from PE_8_4_pack_1193_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_317 (from PE_8_4_pack_1194_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_318 (from PE_8_4_pack_1195_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_319 (from PE_8_4_pack_1196_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_320 (from PE_8_4_pack_1197_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_12 (from PE_8_4_pack_1198_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc50_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_321 (from PE_8_4_pack_1198_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_322 (from PE_8_4_pack_1199_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_323 (from PE_8_4_pack_1200_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_324 (from PE_8_4_pack_1201_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_325 (from PE_8_4_pack_1202_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_326 (from PE_8_4_pack_1203_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_327 (from PE_8_4_pack_1204_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_328 (from PE_8_4_pack_1205_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_329 (from PE_8_4_pack_1206_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_330 (from PE_8_4_pack_1207_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_331 (from PE_8_4_pack_1208_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_332 (from PE_8_4_pack_1209_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_12 (from PE_8_4_pack_1210_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc50_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_333 (from PE_8_4_pack_1210_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_334 (from PE_8_4_pack_1211_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_335 (from PE_8_4_pack_1212_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_336 (from PE_8_4_pack_1213_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_337 (from PE_8_4_pack_1214_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_338 (from PE_8_4_pack_1215_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_339 (from PE_8_4_pack_1216_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_340 (from PE_8_4_pack_1217_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_341 (from PE_8_4_pack_1218_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_342 (from PE_8_4_pack_1219_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_343 (from PE_8_4_pack_1220_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_344 (from PE_8_4_pack_1221_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_12 (from PE_8_4_pack_1222_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc50_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_345 (from PE_8_4_pack_1222_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_346 (from PE_8_4_pack_1223_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_347 (from PE_8_4_pack_1224_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_348 (from PE_8_4_pack_1225_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_349 (from PE_8_4_pack_1226_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_350 (from PE_8_4_pack_1227_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_351 (from PE_8_4_pack_1228_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_352 (from PE_8_4_pack_1229_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_353 (from PE_8_4_pack_1230_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_354 (from PE_8_4_pack_1231_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_355 (from PE_8_4_pack_1232_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_356 (from PE_8_4_pack_1233_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_12 (from PE_8_4_pack_1234_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc50_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_357 (from PE_8_4_pack_1234_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_358 (from PE_8_4_pack_1235_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_359 (from PE_8_4_pack_1236_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_360 (from PE_8_4_pack_1237_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_361 (from PE_8_4_pack_1238_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_362 (from PE_8_4_pack_1239_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_363 (from PE_8_4_pack_1240_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_364 (from PE_8_4_pack_1241_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_365 (from PE_8_4_pack_1242_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_366 (from PE_8_4_pack_1243_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_367 (from PE_8_4_pack_1244_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_368 (from PE_8_4_pack_1245_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_12 (from PE_8_4_pack_1246_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc50_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_369 (from PE_8_4_pack_1246_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_370 (from PE_8_4_pack_1247_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_371 (from PE_8_4_pack_1248_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_372 (from PE_8_4_pack_1249_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_373 (from PE_8_4_pack_1250_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_374 (from PE_8_4_pack_1251_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_375 (from PE_8_4_pack_1252_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_376 (from PE_8_4_pack_1253_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_377 (from PE_8_4_pack_1254_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_378 (from PE_8_4_pack_1255_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_379 (from PE_8_4_pack_1256_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_380 (from PE_8_4_pack_1257_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_12 (from PE_8_4_pack_1258_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc50_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_381 (from PE_8_4_pack_1258_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_382 (from PE_8_4_pack_1259_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_383 (from PE_8_4_pack_1260_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_384 (from PE_8_4_pack_1261_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_385 (from PE_8_4_pack_1262_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_386 (from PE_8_4_pack_1263_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_387 (from PE_8_4_pack_1264_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_388 (from PE_8_4_pack_1265_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_389 (from PE_8_4_pack_1266_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_390 (from PE_8_4_pack_1267_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_391 (from PE_8_4_pack_1268_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_392 (from PE_8_4_pack_1269_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_12 (from PE_8_4_pack_1270_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc50_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_393 (from PE_8_4_pack_1270_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_394 (from PE_8_4_pack_1271_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_395 (from PE_8_4_pack_1272_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_396 (from PE_8_4_pack_1273_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_397 (from PE_8_4_pack_1274_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_398 (from PE_8_4_pack_1275_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_399 (from PE_8_4_pack_1276_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_400 (from PE_8_4_pack_1277_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_401 (from PE_8_4_pack_1278_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_402 (from PE_8_4_pack_1279_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_403 (from PE_8_4_pack_1280_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_404 (from PE_8_4_pack_1281_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_12 (from PE_8_4_pack_1282_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc50_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_405 (from PE_8_4_pack_1282_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_406 (from PE_8_4_pack_1283_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_407 (from PE_8_4_pack_1284_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_408 (from PE_8_4_pack_1285_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_409 (from PE_8_4_pack_1286_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_410 (from PE_8_4_pack_1287_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_411 (from PE_8_4_pack_1288_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_412 (from PE_8_4_pack_1289_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_413 (from PE_8_4_pack_1290_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_414 (from PE_8_4_pack_1291_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_415 (from PE_8_4_pack_1292_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_416 (from PE_8_4_pack_1293_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_12 (from PE_8_4_pack_1294_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc50_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_417 (from PE_8_4_pack_1294_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_0_12 (from PE_8_4_pack_1295_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc50_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_418 (from PE_8_4_pack_1295_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_12 (from PE_8_4_pack_1296_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc50_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_419 (from PE_8_4_pack_1296_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_12 (from PE_8_4_pack_1297_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc50_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_420 (from PE_8_4_pack_1297_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_12 (from PE_8_4_pack_1298_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc50_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_421 (from PE_8_4_pack_1298_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_12 (from PE_8_4_pack_1299_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc50_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_422 (from PE_8_4_pack_1299_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_12 (from PE_8_4_pack_1300_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc50_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_423 (from PE_8_4_pack_1300_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_12 (from PE_8_4_pack_1301_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc50_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_424 (from PE_8_4_pack_1301_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_12 (from PE_8_4_pack_1302_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc50_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_425 (from PE_8_4_pack_1302_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_12 (from PE_8_4_pack_1303_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc50_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_426 (from PE_8_4_pack_1303_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_12 (from PE_8_4_pack_1304_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc50_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_427 (from PE_8_4_pack_1304_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_12 (from PE_8_4_pack_1305_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc50_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_428 (from PE_8_4_pack_1305_1_U0 to systolic_array_k_768_1_Block_for_end127_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.08 seconds. CPU system time: 0.24 seconds. Elapsed time: 8.93 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.77 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc105_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc106_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc107_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc108_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc109_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc110_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc111_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc112_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc113_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc114_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc115_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_40_4_proc115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_systolic_array_qkv_1351_1352' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.58 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_scale_outp_i3_l_j3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'l_scale_outp_i3_l_j3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.85 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_mh_separate_i_s_l_j_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mh_separate_i_s_l_j_s'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_mh_separate_i_s_l_j_s'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.96 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_VITIS_LOOP_96_1_VITIS_LOOP_97_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1_VITIS_LOOP_97_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_96_1_VITIS_LOOP_97_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_64_1_Loop_data_load_proc51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_860_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_861_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_862_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_863_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_864_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 12.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_865_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_866_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_867_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_868_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_869_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_870_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_871_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_872_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_873_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_874_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_64_1_Loop_data_drain_AB_proc52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_64_1_Block_for_end127_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_64_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_64_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_0 (from systolic_array_k_64_1_Loop_data_load_proc51_U0 to PE_8_8_864_1_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_0 (from systolic_array_k_64_1_Loop_data_load_proc51_U0 to PE_8_8_868_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_0 (from systolic_array_k_64_1_Loop_data_load_proc51_U0 to PE_8_8_872_1_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_0 (from systolic_array_k_64_1_Loop_data_load_proc51_U0 to PE_8_8_861_1_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_0 (from systolic_array_k_64_1_Loop_data_load_proc51_U0 to PE_8_8_862_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_0 (from systolic_array_k_64_1_Loop_data_load_proc51_U0 to PE_8_8_863_1_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V (from PE_8_8_860_1_U0 to systolic_array_k_64_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_430 (from PE_8_8_861_1_U0 to systolic_array_k_64_1_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_431 (from PE_8_8_862_1_U0 to systolic_array_k_64_1_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_0_4 (from PE_8_8_863_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc52_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_432 (from PE_8_8_863_1_U0 to systolic_array_k_64_1_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_433 (from PE_8_8_864_1_U0 to systolic_array_k_64_1_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_434 (from PE_8_8_865_1_U0 to systolic_array_k_64_1_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_435 (from PE_8_8_866_1_U0 to systolic_array_k_64_1_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_4 (from PE_8_8_867_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc52_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_436 (from PE_8_8_867_1_U0 to systolic_array_k_64_1_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_437 (from PE_8_8_868_1_U0 to systolic_array_k_64_1_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_438 (from PE_8_8_869_1_U0 to systolic_array_k_64_1_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_439 (from PE_8_8_870_1_U0 to systolic_array_k_64_1_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_4 (from PE_8_8_871_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc52_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_440 (from PE_8_8_871_1_U0 to systolic_array_k_64_1_Block_for_end127_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_0_4 (from PE_8_8_872_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc52_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_441 (from PE_8_8_872_1_U0 to systolic_array_k_64_1_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_4 (from PE_8_8_873_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc52_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_442 (from PE_8_8_873_1_U0 to systolic_array_k_64_1_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_4 (from PE_8_8_874_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc52_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_443 (from PE_8_8_874_1_U0 to systolic_array_k_64_1_Block_for_end127_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.5 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.82 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_86_4_proc_Pipeline_VITIS_LOOP_86_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_86_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_86_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_86_4_proc61_Pipeline_VITIS_LOOP_86_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_86_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_86_4_proc61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_86_4_proc62_Pipeline_VITIS_LOOP_86_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_86_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_86_4_proc62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_86_4_proc63_Pipeline_VITIS_LOOP_86_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_86_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_86_4_proc63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_66_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_systolic_array_attn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_norm_i5_l_j5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_norm_i5_l_j5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 16, loop 'l_norm_i5_l_j5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_VITIS_LOOP_128_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_128_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_128_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_j6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j6'.
WARNING: [HLS 200-880] The II Violation in module 'Self_attention_Pipeline_l_j6' (loop 'l_j6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v72_write_ln140', kernel.cpp:140) of variable 'v73', kernel.cpp:140 on local variable 'v72' and 'load' operation ('v72_load', kernel.cpp:140) on local variable 'v72'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Self_attention_Pipeline_l_j6' (loop 'l_j6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v72_write_ln140', kernel.cpp:140) of variable 'v73', kernel.cpp:140 on local variable 'v72' and 'load' operation ('v72_load', kernel.cpp:140) on local variable 'v72'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Self_attention_Pipeline_l_j6' (loop 'l_j6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v72_write_ln140', kernel.cpp:140) of variable 'v73', kernel.cpp:140 on local variable 'v72' and 'load' operation ('v72_load', kernel.cpp:140) on local variable 'v72'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 22, loop 'l_j6'
WARNING: [HLS 200-871] Estimated clock period (2.47ns) exceeds the target (target clock period: 3.33ns, clock uncertainty: 0.8991ns, effective delay budget: 2.4309ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'Self_attention_Pipeline_l_j6' consists of the following:	'fadd' operation ('v73', kernel.cpp:140) [58]  (2.08 ns)
	'store' operation ('v72_write_ln140', kernel.cpp:140) of variable 'v73', kernel.cpp:140 on local variable 'v72' [66]  (0.387 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_update_i7_l_j7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_update_i7_l_j7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, loop 'l_update_i7_l_j7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_VITIS_LOOP_173_1_VITIS_LOOP_174_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_173_1_VITIS_LOOP_174_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_173_1_VITIS_LOOP_174_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc64_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_12_1_Loop_data_load_proc53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_844_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_845_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_846_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_847_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_848_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_849_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_850_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_851_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_852_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_853_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_854_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_855_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_856_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_857_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_858_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_859_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_12_1_Loop_data_drain_AB_proc54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_12_1_Block_for_end127_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_12_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_0 (from systolic_array_k_12_1_Loop_data_load_proc53_U0 to PE_8_8_848_1_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_0 (from systolic_array_k_12_1_Loop_data_load_proc53_U0 to PE_8_8_852_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_0 (from systolic_array_k_12_1_Loop_data_load_proc53_U0 to PE_8_8_856_1_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_0 (from systolic_array_k_12_1_Loop_data_load_proc53_U0 to PE_8_8_845_1_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_0 (from systolic_array_k_12_1_Loop_data_load_proc53_U0 to PE_8_8_846_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_0 (from systolic_array_k_12_1_Loop_data_load_proc53_U0 to PE_8_8_847_1_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V (from PE_8_8_844_1_U0 to systolic_array_k_12_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_588 (from PE_8_8_845_1_U0 to systolic_array_k_12_1_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_589 (from PE_8_8_846_1_U0 to systolic_array_k_12_1_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_0_4 (from PE_8_8_847_1_U0 to systolic_array_k_12_1_Loop_data_drain_AB_proc54_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_590 (from PE_8_8_847_1_U0 to systolic_array_k_12_1_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_591 (from PE_8_8_848_1_U0 to systolic_array_k_12_1_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_592 (from PE_8_8_849_1_U0 to systolic_array_k_12_1_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_593 (from PE_8_8_850_1_U0 to systolic_array_k_12_1_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_4 (from PE_8_8_851_1_U0 to systolic_array_k_12_1_Loop_data_drain_AB_proc54_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_594 (from PE_8_8_851_1_U0 to systolic_array_k_12_1_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_595 (from PE_8_8_852_1_U0 to systolic_array_k_12_1_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_596 (from PE_8_8_853_1_U0 to systolic_array_k_12_1_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_597 (from PE_8_8_854_1_U0 to systolic_array_k_12_1_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_4 (from PE_8_8_855_1_U0 to systolic_array_k_12_1_Loop_data_drain_AB_proc54_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_598 (from PE_8_8_855_1_U0 to systolic_array_k_12_1_Block_for_end127_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_0_4 (from PE_8_8_856_1_U0 to systolic_array_k_12_1_Loop_data_drain_AB_proc54_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_599 (from PE_8_8_856_1_U0 to systolic_array_k_12_1_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_4 (from PE_8_8_857_1_U0 to systolic_array_k_12_1_Loop_data_drain_AB_proc54_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_600 (from PE_8_8_857_1_U0 to systolic_array_k_12_1_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_4 (from PE_8_8_858_1_U0 to systolic_array_k_12_1_Loop_data_drain_AB_proc54_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_601 (from PE_8_8_858_1_U0 to systolic_array_k_12_1_Block_for_end127_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.78 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.12 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_132_4_proc_Pipeline_VITIS_LOOP_132_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_132_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_132_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_132_4_proc65_Pipeline_VITIS_LOOP_132_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_132_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_132_4_proc65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_132_4_proc66_Pipeline_VITIS_LOOP_132_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_132_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_132_4_proc66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_132_4_proc67_Pipeline_VITIS_LOOP_132_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_132_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_132_4_proc67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_systolic_array_cont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_scale_outp_i9_l_j9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_scale_outp_i9_l_j9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'l_scale_outp_i9_l_j9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mh_merge_i_m_l_j_m'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'l_mh_merge_i_m_l_j_m'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds0_Pipeline_l_bias_i10_l_j10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i10_l_j10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_bias_i10_l_j10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.25 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc68_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_843_1_Loop_data_load_proc55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1019_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1020_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1021_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1022_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1023_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1024_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1025_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1026_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1027_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1028_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1029_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1030_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1031_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1032_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1033_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1034_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1035_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1036_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1037_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1038_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1039_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1040_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1041_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1042_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1043_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1044_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1045_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1046_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1047_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1048_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1049_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1050_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1051_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1052_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1053_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1054_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1055_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1056_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1057_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1058_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1059_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1060_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1061_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1062_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1063_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1064_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1065_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1066_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1067_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1068_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1069_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1070_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1071_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1072_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1073_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1074_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1075_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1076_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1077_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1078_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1079_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1080_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1081_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1082_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1083_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1084_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1085_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1086_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1087_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1088_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1089_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1090_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1091_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1092_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1093_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1094_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1095_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1096_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1097_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1098_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1099_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1100_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1101_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1102_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1103_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1104_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1105_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1106_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1107_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 12.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 12.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1109_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1110_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1111_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1113_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1115_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1117_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1118_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1119_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1120_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1121_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1124_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1125_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1126_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1127_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1128_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1129_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1130_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1132_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1134_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1136_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1137_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1138_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1139_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1140_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1141_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1143_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1144_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1145_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1146_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1147_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1148_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1149_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1150_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1151_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1152_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1153_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1154_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1156_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1158_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1159_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1160_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1161_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1162_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_843_1_Loop_data_drain_AB_proc56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_843_1_Block_for_end127_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_843_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_843_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_0 (from systolic_array_k_768_843_1_Loop_data_load_proc55_U0 to PE_8_4_pack_1031_1_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_0 (from systolic_array_k_768_843_1_Loop_data_load_proc55_U0 to PE_8_4_pack_1043_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_0 (from systolic_array_k_768_843_1_Loop_data_load_proc55_U0 to PE_8_4_pack_1055_1_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_0 (from systolic_array_k_768_843_1_Loop_data_load_proc55_U0 to PE_8_4_pack_1067_1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_0 (from systolic_array_k_768_843_1_Loop_data_load_proc55_U0 to PE_8_4_pack_1079_1_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_0 (from systolic_array_k_768_843_1_Loop_data_load_proc55_U0 to PE_8_4_pack_1091_1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_0 (from systolic_array_k_768_843_1_Loop_data_load_proc55_U0 to PE_8_4_pack_1103_1_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_0 (from systolic_array_k_768_843_1_Loop_data_load_proc55_U0 to PE_8_4_pack_1115_1_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_0 (from systolic_array_k_768_843_1_Loop_data_load_proc55_U0 to PE_8_4_pack_1127_1_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_0 (from systolic_array_k_768_843_1_Loop_data_load_proc55_U0 to PE_8_4_pack_1139_1_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_11_0 (from systolic_array_k_768_843_1_Loop_data_load_proc55_U0 to PE_8_4_pack_1151_1_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_0 (from systolic_array_k_768_843_1_Loop_data_load_proc55_U0 to PE_8_4_pack_1020_1_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_0 (from systolic_array_k_768_843_1_Loop_data_load_proc55_U0 to PE_8_4_pack_1021_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_0 (from systolic_array_k_768_843_1_Loop_data_load_proc55_U0 to PE_8_4_pack_1022_1_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_0 (from systolic_array_k_768_843_1_Loop_data_load_proc55_U0 to PE_8_4_pack_1023_1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_0 (from systolic_array_k_768_843_1_Loop_data_load_proc55_U0 to PE_8_4_pack_1024_1_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_0 (from systolic_array_k_768_843_1_Loop_data_load_proc55_U0 to PE_8_4_pack_1025_1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_0 (from systolic_array_k_768_843_1_Loop_data_load_proc55_U0 to PE_8_4_pack_1026_1_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_0 (from systolic_array_k_768_843_1_Loop_data_load_proc55_U0 to PE_8_4_pack_1027_1_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_0 (from systolic_array_k_768_843_1_Loop_data_load_proc55_U0 to PE_8_4_pack_1028_1_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_0 (from systolic_array_k_768_843_1_Loop_data_load_proc55_U0 to PE_8_4_pack_1029_1_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_11_0 (from systolic_array_k_768_843_1_Loop_data_load_proc55_U0 to PE_8_4_pack_1030_1_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V (from PE_8_4_pack_1019_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1 (from PE_8_4_pack_1020_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_2 (from PE_8_4_pack_1021_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_3 (from PE_8_4_pack_1022_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_4 (from PE_8_4_pack_1023_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_5 (from PE_8_4_pack_1024_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_6 (from PE_8_4_pack_1025_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_7 (from PE_8_4_pack_1026_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_8 (from PE_8_4_pack_1027_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_9 (from PE_8_4_pack_1028_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_10 (from PE_8_4_pack_1029_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_0_12 (from PE_8_4_pack_1030_1_U0 to systolic_array_k_768_843_1_Loop_data_drain_AB_proc56_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_11 (from PE_8_4_pack_1030_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_12 (from PE_8_4_pack_1031_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_13 (from PE_8_4_pack_1032_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_14 (from PE_8_4_pack_1033_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_15 (from PE_8_4_pack_1034_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_16 (from PE_8_4_pack_1035_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_17 (from PE_8_4_pack_1036_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_18 (from PE_8_4_pack_1037_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_19 (from PE_8_4_pack_1038_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_20 (from PE_8_4_pack_1039_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_21 (from PE_8_4_pack_1040_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_22 (from PE_8_4_pack_1041_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_12 (from PE_8_4_pack_1042_1_U0 to systolic_array_k_768_843_1_Loop_data_drain_AB_proc56_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_23 (from PE_8_4_pack_1042_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_24 (from PE_8_4_pack_1043_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_25 (from PE_8_4_pack_1044_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_26 (from PE_8_4_pack_1045_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_27 (from PE_8_4_pack_1046_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_28 (from PE_8_4_pack_1047_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_29 (from PE_8_4_pack_1048_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_30 (from PE_8_4_pack_1049_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_31 (from PE_8_4_pack_1050_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_32 (from PE_8_4_pack_1051_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_33 (from PE_8_4_pack_1052_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_34 (from PE_8_4_pack_1053_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_12 (from PE_8_4_pack_1054_1_U0 to systolic_array_k_768_843_1_Loop_data_drain_AB_proc56_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_35 (from PE_8_4_pack_1054_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_36 (from PE_8_4_pack_1055_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_37 (from PE_8_4_pack_1056_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_38 (from PE_8_4_pack_1057_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_39 (from PE_8_4_pack_1058_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_40 (from PE_8_4_pack_1059_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_41 (from PE_8_4_pack_1060_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_42 (from PE_8_4_pack_1061_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_43 (from PE_8_4_pack_1062_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_44 (from PE_8_4_pack_1063_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_45 (from PE_8_4_pack_1064_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_46 (from PE_8_4_pack_1065_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_12 (from PE_8_4_pack_1066_1_U0 to systolic_array_k_768_843_1_Loop_data_drain_AB_proc56_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_47 (from PE_8_4_pack_1066_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_48 (from PE_8_4_pack_1067_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_49 (from PE_8_4_pack_1068_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_50 (from PE_8_4_pack_1069_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_51 (from PE_8_4_pack_1070_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_52 (from PE_8_4_pack_1071_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_53 (from PE_8_4_pack_1072_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_54 (from PE_8_4_pack_1073_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_55 (from PE_8_4_pack_1074_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_56 (from PE_8_4_pack_1075_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_57 (from PE_8_4_pack_1076_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_58 (from PE_8_4_pack_1077_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_12 (from PE_8_4_pack_1078_1_U0 to systolic_array_k_768_843_1_Loop_data_drain_AB_proc56_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_59 (from PE_8_4_pack_1078_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_60 (from PE_8_4_pack_1079_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_61 (from PE_8_4_pack_1080_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_62 (from PE_8_4_pack_1081_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_63 (from PE_8_4_pack_1082_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_64 (from PE_8_4_pack_1083_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_65 (from PE_8_4_pack_1084_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_66 (from PE_8_4_pack_1085_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_67 (from PE_8_4_pack_1086_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_68 (from PE_8_4_pack_1087_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_69 (from PE_8_4_pack_1088_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_70 (from PE_8_4_pack_1089_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_12 (from PE_8_4_pack_1090_1_U0 to systolic_array_k_768_843_1_Loop_data_drain_AB_proc56_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_71 (from PE_8_4_pack_1090_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_72 (from PE_8_4_pack_1091_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_73 (from PE_8_4_pack_1092_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_74 (from PE_8_4_pack_1093_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_75 (from PE_8_4_pack_1094_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_76 (from PE_8_4_pack_1095_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_77 (from PE_8_4_pack_1096_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_78 (from PE_8_4_pack_1097_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_79 (from PE_8_4_pack_1098_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_80 (from PE_8_4_pack_1099_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_81 (from PE_8_4_pack_1100_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_82 (from PE_8_4_pack_1101_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_12 (from PE_8_4_pack_1102_1_U0 to systolic_array_k_768_843_1_Loop_data_drain_AB_proc56_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_83 (from PE_8_4_pack_1102_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_84 (from PE_8_4_pack_1103_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_85 (from PE_8_4_pack_1104_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_86 (from PE_8_4_pack_1105_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_87 (from PE_8_4_pack_1106_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_88 (from PE_8_4_pack_1107_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_89 (from PE_8_4_pack_1108_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_90 (from PE_8_4_pack_1109_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_91 (from PE_8_4_pack_1110_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_92 (from PE_8_4_pack_1111_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_93 (from PE_8_4_pack_1112_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_94 (from PE_8_4_pack_1113_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_12 (from PE_8_4_pack_1114_1_U0 to systolic_array_k_768_843_1_Loop_data_drain_AB_proc56_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_95 (from PE_8_4_pack_1114_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_96 (from PE_8_4_pack_1115_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_97 (from PE_8_4_pack_1116_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_98 (from PE_8_4_pack_1117_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_99 (from PE_8_4_pack_1118_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_100 (from PE_8_4_pack_1119_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_101 (from PE_8_4_pack_1120_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_102 (from PE_8_4_pack_1121_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_103 (from PE_8_4_pack_1122_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_104 (from PE_8_4_pack_1123_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_105 (from PE_8_4_pack_1124_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_106 (from PE_8_4_pack_1125_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_12 (from PE_8_4_pack_1126_1_U0 to systolic_array_k_768_843_1_Loop_data_drain_AB_proc56_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_107 (from PE_8_4_pack_1126_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_108 (from PE_8_4_pack_1127_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_109 (from PE_8_4_pack_1128_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_110 (from PE_8_4_pack_1129_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_111 (from PE_8_4_pack_1130_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_112 (from PE_8_4_pack_1131_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_113 (from PE_8_4_pack_1132_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_114 (from PE_8_4_pack_1133_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_115 (from PE_8_4_pack_1134_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_116 (from PE_8_4_pack_1135_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_117 (from PE_8_4_pack_1136_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_118 (from PE_8_4_pack_1137_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_12 (from PE_8_4_pack_1138_1_U0 to systolic_array_k_768_843_1_Loop_data_drain_AB_proc56_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_119 (from PE_8_4_pack_1138_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_120 (from PE_8_4_pack_1139_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_121 (from PE_8_4_pack_1140_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_122 (from PE_8_4_pack_1141_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_123 (from PE_8_4_pack_1142_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_124 (from PE_8_4_pack_1143_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_125 (from PE_8_4_pack_1144_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_126 (from PE_8_4_pack_1145_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_127 (from PE_8_4_pack_1146_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_128 (from PE_8_4_pack_1147_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_129 (from PE_8_4_pack_1148_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_130 (from PE_8_4_pack_1149_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_12 (from PE_8_4_pack_1150_1_U0 to systolic_array_k_768_843_1_Loop_data_drain_AB_proc56_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_131 (from PE_8_4_pack_1150_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_0_12 (from PE_8_4_pack_1151_1_U0 to systolic_array_k_768_843_1_Loop_data_drain_AB_proc56_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_132 (from PE_8_4_pack_1151_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_12 (from PE_8_4_pack_1152_1_U0 to systolic_array_k_768_843_1_Loop_data_drain_AB_proc56_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_133 (from PE_8_4_pack_1152_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_12 (from PE_8_4_pack_1153_1_U0 to systolic_array_k_768_843_1_Loop_data_drain_AB_proc56_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_134 (from PE_8_4_pack_1153_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_12 (from PE_8_4_pack_1154_1_U0 to systolic_array_k_768_843_1_Loop_data_drain_AB_proc56_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_135 (from PE_8_4_pack_1154_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_12 (from PE_8_4_pack_1155_1_U0 to systolic_array_k_768_843_1_Loop_data_drain_AB_proc56_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_136 (from PE_8_4_pack_1155_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_12 (from PE_8_4_pack_1156_1_U0 to systolic_array_k_768_843_1_Loop_data_drain_AB_proc56_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_137 (from PE_8_4_pack_1156_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_12 (from PE_8_4_pack_1157_1_U0 to systolic_array_k_768_843_1_Loop_data_drain_AB_proc56_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_138 (from PE_8_4_pack_1157_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_12 (from PE_8_4_pack_1158_1_U0 to systolic_array_k_768_843_1_Loop_data_drain_AB_proc56_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_139 (from PE_8_4_pack_1158_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_12 (from PE_8_4_pack_1159_1_U0 to systolic_array_k_768_843_1_Loop_data_drain_AB_proc56_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_140 (from PE_8_4_pack_1159_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_12 (from PE_8_4_pack_1160_1_U0 to systolic_array_k_768_843_1_Loop_data_drain_AB_proc56_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_141 (from PE_8_4_pack_1160_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_12 (from PE_8_4_pack_1161_1_U0 to systolic_array_k_768_843_1_Loop_data_drain_AB_proc56_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_142 (from PE_8_4_pack_1161_1_U0 to systolic_array_k_768_843_1_Block_for_end127_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14.86 seconds. CPU system time: 0.48 seconds. Elapsed time: 16.99 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.41 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.09 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc69_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc70_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc71_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc72_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc73_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc74_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc75_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc76_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc77_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc78_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc79_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_179_4_proc79' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_158_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_systolic_array_ds0_1357_1358' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.82 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds0_Pipeline_l_scale_outp_i12_l_j12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_scale_outp_i12_l_j12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'l_scale_outp_i12_l_j12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.19 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i13_l_j13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'l_S_i_j_0_i13_l_j13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.24 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_VITIS_LOOP_319_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_319_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_319_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_VITIS_LOOP_324_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_324_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_324_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_j14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j14'.
WARNING: [HLS 200-880] The II Violation in module 'Bert_layer_Pipeline_l_j14' (loop 'l_j14'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v176_write_ln334', kernel.cpp:334) of variable 'v177', kernel.cpp:334 on local variable 'v176' and 'load' operation ('v176_load', kernel.cpp:334) on local variable 'v176'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Bert_layer_Pipeline_l_j14' (loop 'l_j14'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v176_write_ln334', kernel.cpp:334) of variable 'v177', kernel.cpp:334 on local variable 'v176' and 'load' operation ('v176_load', kernel.cpp:334) on local variable 'v176'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Bert_layer_Pipeline_l_j14' (loop 'l_j14'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v176_write_ln334', kernel.cpp:334) of variable 'v177', kernel.cpp:334 on local variable 'v176' and 'load' operation ('v176_load', kernel.cpp:334) on local variable 'v176'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 13, loop 'l_j14'
WARNING: [HLS 200-871] Estimated clock period (2.47ns) exceeds the target (target clock period: 3.33ns, clock uncertainty: 0.8991ns, effective delay budget: 2.4309ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'Bert_layer_Pipeline_l_j14' consists of the following:	'fadd' operation ('v177', kernel.cpp:334) [70]  (2.08 ns)
	'store' operation ('v176_write_ln334', kernel.cpp:334) of variable 'v177', kernel.cpp:334 on local variable 'v176' [82]  (0.387 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_mean_var_i15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mean_var_i15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 26, loop 'l_mean_var_i15'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_j15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 33, loop 'l_j15'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds1_Pipeline_l_bias_i17_l_j16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i17_l_j16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_bias_i17_l_j16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc80_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc80' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_842_1_Loop_data_load_proc57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_875_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_876_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_877_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_878_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_879_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_880_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_881_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_882_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_883_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_884_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_885_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_886_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_887_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_888_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_889_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_890_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_891_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_892_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_893_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_894_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_895_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_896_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_897_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_898_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_899_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_900_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_901_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_902_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_903_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_904_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 12.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_905_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_906_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_907_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_908_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_909_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_910_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_911_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_912_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_913_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_914_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_915_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_916_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_917_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_918_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_919_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_920_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_921_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_922_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_923_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_924_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_925_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_926_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_927_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_928_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_929_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_930_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_931_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_932_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_933_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_934_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_935_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_936_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_937_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_938_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_939_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_940_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_941_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_943_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_944_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.15 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_945_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_946_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_947_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_948_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.14 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_949_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_950_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.14 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_951_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.18 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_952_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_953_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_954_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_955_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_956_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.17 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_957_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.14 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_958_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_959_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_960_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_961_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_962_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.17 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_963_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_964_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.18 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_965_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_966_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.23 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_967_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_968_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_969_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_970_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_971_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_972_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_973_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_974_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_975_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_976_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_977_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_978_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_979_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_980_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_981_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_982_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_983_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_984_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_985_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_986_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_987_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_988_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_989_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_990_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_991_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_992_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_993_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_994_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_995_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_996_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_997_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.12 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_998_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_999_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1000_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1001_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1002_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1003_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1004_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1005_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1006_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1007_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1008_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.14 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1009_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1010_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1011_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1012_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1013_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1014_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1015_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1016_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.14 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1017_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1018_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_842_1_Loop_data_drain_AB_proc58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_842_1_Block_for_end127_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_842_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.25 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_842_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_0 (from systolic_array_k_768_842_1_Loop_data_load_proc57_U0 to PE_8_4_pack_887_1_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_0 (from systolic_array_k_768_842_1_Loop_data_load_proc57_U0 to PE_8_4_pack_899_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_0 (from systolic_array_k_768_842_1_Loop_data_load_proc57_U0 to PE_8_4_pack_911_1_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_0 (from systolic_array_k_768_842_1_Loop_data_load_proc57_U0 to PE_8_4_pack_923_1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_0 (from systolic_array_k_768_842_1_Loop_data_load_proc57_U0 to PE_8_4_pack_935_1_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_0 (from systolic_array_k_768_842_1_Loop_data_load_proc57_U0 to PE_8_4_pack_947_1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_0 (from systolic_array_k_768_842_1_Loop_data_load_proc57_U0 to PE_8_4_pack_959_1_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_0 (from systolic_array_k_768_842_1_Loop_data_load_proc57_U0 to PE_8_4_pack_971_1_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_0 (from systolic_array_k_768_842_1_Loop_data_load_proc57_U0 to PE_8_4_pack_983_1_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_0 (from systolic_array_k_768_842_1_Loop_data_load_proc57_U0 to PE_8_4_pack_995_1_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_11_0 (from systolic_array_k_768_842_1_Loop_data_load_proc57_U0 to PE_8_4_pack_1007_1_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_0 (from systolic_array_k_768_842_1_Loop_data_load_proc57_U0 to PE_8_4_pack_876_1_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_0 (from systolic_array_k_768_842_1_Loop_data_load_proc57_U0 to PE_8_4_pack_877_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_0 (from systolic_array_k_768_842_1_Loop_data_load_proc57_U0 to PE_8_4_pack_878_1_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_0 (from systolic_array_k_768_842_1_Loop_data_load_proc57_U0 to PE_8_4_pack_879_1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_0 (from systolic_array_k_768_842_1_Loop_data_load_proc57_U0 to PE_8_4_pack_880_1_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_0 (from systolic_array_k_768_842_1_Loop_data_load_proc57_U0 to PE_8_4_pack_881_1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_0 (from systolic_array_k_768_842_1_Loop_data_load_proc57_U0 to PE_8_4_pack_882_1_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_0 (from systolic_array_k_768_842_1_Loop_data_load_proc57_U0 to PE_8_4_pack_883_1_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_0 (from systolic_array_k_768_842_1_Loop_data_load_proc57_U0 to PE_8_4_pack_884_1_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_0 (from systolic_array_k_768_842_1_Loop_data_load_proc57_U0 to PE_8_4_pack_885_1_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_11_0 (from systolic_array_k_768_842_1_Loop_data_load_proc57_U0 to PE_8_4_pack_886_1_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V (from PE_8_4_pack_875_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_144 (from PE_8_4_pack_876_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_145 (from PE_8_4_pack_877_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_146 (from PE_8_4_pack_878_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_147 (from PE_8_4_pack_879_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_148 (from PE_8_4_pack_880_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_149 (from PE_8_4_pack_881_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_150 (from PE_8_4_pack_882_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_151 (from PE_8_4_pack_883_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_152 (from PE_8_4_pack_884_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_153 (from PE_8_4_pack_885_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_0_12 (from PE_8_4_pack_886_1_U0 to systolic_array_k_768_842_1_Loop_data_drain_AB_proc58_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_154 (from PE_8_4_pack_886_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_155 (from PE_8_4_pack_887_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_156 (from PE_8_4_pack_888_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_157 (from PE_8_4_pack_889_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_158 (from PE_8_4_pack_890_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_159 (from PE_8_4_pack_891_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_160 (from PE_8_4_pack_892_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_161 (from PE_8_4_pack_893_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_162 (from PE_8_4_pack_894_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_163 (from PE_8_4_pack_895_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_164 (from PE_8_4_pack_896_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_165 (from PE_8_4_pack_897_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_12 (from PE_8_4_pack_898_1_U0 to systolic_array_k_768_842_1_Loop_data_drain_AB_proc58_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_166 (from PE_8_4_pack_898_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_167 (from PE_8_4_pack_899_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_168 (from PE_8_4_pack_900_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_169 (from PE_8_4_pack_901_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_170 (from PE_8_4_pack_902_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_171 (from PE_8_4_pack_903_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_172 (from PE_8_4_pack_904_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_173 (from PE_8_4_pack_905_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_174 (from PE_8_4_pack_906_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_175 (from PE_8_4_pack_907_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_176 (from PE_8_4_pack_908_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_177 (from PE_8_4_pack_909_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_12 (from PE_8_4_pack_910_1_U0 to systolic_array_k_768_842_1_Loop_data_drain_AB_proc58_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_178 (from PE_8_4_pack_910_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_179 (from PE_8_4_pack_911_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_180 (from PE_8_4_pack_912_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_181 (from PE_8_4_pack_913_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_182 (from PE_8_4_pack_914_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_183 (from PE_8_4_pack_915_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_184 (from PE_8_4_pack_916_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_185 (from PE_8_4_pack_917_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_186 (from PE_8_4_pack_918_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_187 (from PE_8_4_pack_919_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_188 (from PE_8_4_pack_920_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_189 (from PE_8_4_pack_921_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_12 (from PE_8_4_pack_922_1_U0 to systolic_array_k_768_842_1_Loop_data_drain_AB_proc58_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_190 (from PE_8_4_pack_922_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_191 (from PE_8_4_pack_923_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_192 (from PE_8_4_pack_924_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_193 (from PE_8_4_pack_925_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_194 (from PE_8_4_pack_926_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_195 (from PE_8_4_pack_927_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_196 (from PE_8_4_pack_928_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_197 (from PE_8_4_pack_929_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_198 (from PE_8_4_pack_930_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_199 (from PE_8_4_pack_931_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_200 (from PE_8_4_pack_932_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_201 (from PE_8_4_pack_933_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_12 (from PE_8_4_pack_934_1_U0 to systolic_array_k_768_842_1_Loop_data_drain_AB_proc58_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_202 (from PE_8_4_pack_934_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_203 (from PE_8_4_pack_935_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_204 (from PE_8_4_pack_936_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_205 (from PE_8_4_pack_937_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_206 (from PE_8_4_pack_938_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_207 (from PE_8_4_pack_939_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_208 (from PE_8_4_pack_940_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_209 (from PE_8_4_pack_941_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_210 (from PE_8_4_pack_942_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_211 (from PE_8_4_pack_943_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_212 (from PE_8_4_pack_944_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_213 (from PE_8_4_pack_945_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_12 (from PE_8_4_pack_946_1_U0 to systolic_array_k_768_842_1_Loop_data_drain_AB_proc58_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_214 (from PE_8_4_pack_946_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_215 (from PE_8_4_pack_947_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_216 (from PE_8_4_pack_948_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_217 (from PE_8_4_pack_949_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_218 (from PE_8_4_pack_950_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_219 (from PE_8_4_pack_951_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_220 (from PE_8_4_pack_952_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_221 (from PE_8_4_pack_953_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_222 (from PE_8_4_pack_954_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_223 (from PE_8_4_pack_955_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_224 (from PE_8_4_pack_956_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_225 (from PE_8_4_pack_957_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_12 (from PE_8_4_pack_958_1_U0 to systolic_array_k_768_842_1_Loop_data_drain_AB_proc58_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_226 (from PE_8_4_pack_958_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_227 (from PE_8_4_pack_959_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_228 (from PE_8_4_pack_960_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_229 (from PE_8_4_pack_961_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_230 (from PE_8_4_pack_962_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_231 (from PE_8_4_pack_963_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_232 (from PE_8_4_pack_964_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_233 (from PE_8_4_pack_965_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_234 (from PE_8_4_pack_966_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_235 (from PE_8_4_pack_967_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_236 (from PE_8_4_pack_968_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_237 (from PE_8_4_pack_969_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_12 (from PE_8_4_pack_970_1_U0 to systolic_array_k_768_842_1_Loop_data_drain_AB_proc58_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_238 (from PE_8_4_pack_970_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_239 (from PE_8_4_pack_971_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_240 (from PE_8_4_pack_972_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_241 (from PE_8_4_pack_973_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_242 (from PE_8_4_pack_974_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_243 (from PE_8_4_pack_975_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_244 (from PE_8_4_pack_976_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_245 (from PE_8_4_pack_977_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_246 (from PE_8_4_pack_978_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_247 (from PE_8_4_pack_979_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_248 (from PE_8_4_pack_980_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_249 (from PE_8_4_pack_981_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_12 (from PE_8_4_pack_982_1_U0 to systolic_array_k_768_842_1_Loop_data_drain_AB_proc58_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_250 (from PE_8_4_pack_982_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_251 (from PE_8_4_pack_983_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_252 (from PE_8_4_pack_984_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_253 (from PE_8_4_pack_985_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_254 (from PE_8_4_pack_986_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_255 (from PE_8_4_pack_987_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_256 (from PE_8_4_pack_988_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_257 (from PE_8_4_pack_989_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_258 (from PE_8_4_pack_990_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_259 (from PE_8_4_pack_991_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_260 (from PE_8_4_pack_992_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_261 (from PE_8_4_pack_993_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_12 (from PE_8_4_pack_994_1_U0 to systolic_array_k_768_842_1_Loop_data_drain_AB_proc58_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_262 (from PE_8_4_pack_994_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_263 (from PE_8_4_pack_995_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_264 (from PE_8_4_pack_996_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_265 (from PE_8_4_pack_997_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_266 (from PE_8_4_pack_998_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_267 (from PE_8_4_pack_999_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_268 (from PE_8_4_pack_1000_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_269 (from PE_8_4_pack_1001_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_270 (from PE_8_4_pack_1002_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_271 (from PE_8_4_pack_1003_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_272 (from PE_8_4_pack_1004_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_273 (from PE_8_4_pack_1005_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_12 (from PE_8_4_pack_1006_1_U0 to systolic_array_k_768_842_1_Loop_data_drain_AB_proc58_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_274 (from PE_8_4_pack_1006_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_0_12 (from PE_8_4_pack_1007_1_U0 to systolic_array_k_768_842_1_Loop_data_drain_AB_proc58_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_275 (from PE_8_4_pack_1007_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_12 (from PE_8_4_pack_1008_1_U0 to systolic_array_k_768_842_1_Loop_data_drain_AB_proc58_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_276 (from PE_8_4_pack_1008_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_12 (from PE_8_4_pack_1009_1_U0 to systolic_array_k_768_842_1_Loop_data_drain_AB_proc58_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_277 (from PE_8_4_pack_1009_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_12 (from PE_8_4_pack_1010_1_U0 to systolic_array_k_768_842_1_Loop_data_drain_AB_proc58_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_278 (from PE_8_4_pack_1010_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_12 (from PE_8_4_pack_1011_1_U0 to systolic_array_k_768_842_1_Loop_data_drain_AB_proc58_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_279 (from PE_8_4_pack_1011_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_12 (from PE_8_4_pack_1012_1_U0 to systolic_array_k_768_842_1_Loop_data_drain_AB_proc58_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_280 (from PE_8_4_pack_1012_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_12 (from PE_8_4_pack_1013_1_U0 to systolic_array_k_768_842_1_Loop_data_drain_AB_proc58_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_281 (from PE_8_4_pack_1013_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_12 (from PE_8_4_pack_1014_1_U0 to systolic_array_k_768_842_1_Loop_data_drain_AB_proc58_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_282 (from PE_8_4_pack_1014_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_12 (from PE_8_4_pack_1015_1_U0 to systolic_array_k_768_842_1_Loop_data_drain_AB_proc58_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_283 (from PE_8_4_pack_1015_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_12 (from PE_8_4_pack_1016_1_U0 to systolic_array_k_768_842_1_Loop_data_drain_AB_proc58_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_284 (from PE_8_4_pack_1016_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_12 (from PE_8_4_pack_1017_1_U0 to systolic_array_k_768_842_1_Loop_data_drain_AB_proc58_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_285 (from PE_8_4_pack_1017_1_U0 to systolic_array_k_768_842_1_Block_for_end127_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 22.13 seconds. CPU system time: 0.58 seconds. Elapsed time: 24.56 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.61 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_225_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.35 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc81_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_225_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc82_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_225_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc83_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_225_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc84_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_225_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc85_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_225_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc86_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_225_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc87_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_225_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc88_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_225_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc89_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_225_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc90_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_225_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc91_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_225_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_225_4_proc91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 12.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_systolic_array_ds1_1361_1362' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.02 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.18 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_scale_outp_i19_l_j18'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, loop 'l_scale_outp_i19_l_j18'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.48 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.3 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_31) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 86, function 'pow_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.88 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 28, function 'exp_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.71 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_tanh<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 75, function 'generic_tanh<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.31 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.13 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i20_l_j19'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 216, loop 'l_S_i_j_0_i20_l_j19'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.72 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.36 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds2_Pipeline_l_bias_i21_l_j20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i21_l_j20'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_bias_i21_l_j20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.78 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc92_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_3072_1_Loop_data_load_proc59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_698_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_699_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_700_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.14 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_701_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.17 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_702_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.19 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_703_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_704_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_705_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_706_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_707_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_708_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_709_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_710_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.2 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_711_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_712_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_713_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.21 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_714_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_715_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_716_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] PipeliINFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 12.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1132_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (3.3585ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_8_4_pack_1132_1' consists of the following:	'alloca' operation ('k') [5]  (0 ns)
	'load' operation ('k', systolic_array.cpp:8) on local variable 'k' [14]  (0 ns)
	'add' operation ('k', systolic_array.cpp:8) [17]  (1.73 ns)
	'store' operation ('k_02_write_ln8', systolic_array.cpp:8) of variable 'k', systolic_array.cpp:8 on local variable 'k' [39]  (1.59 ns)
	blocking operation 0.0395 ns on control path)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.3 seconds; current allocated memory: 12.293 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 12.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (3.3585ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_8_4_pack_1133_1' consists of the following:	'alloca' operation ('k') [5]  (0 ns)
	'load' operation ('k', systolic_array.cpp:8) on local variable 'k' [14]  (0 ns)
	'add' operation ('k', systolic_array.cpp:8) [17]  (1.73 ns)
	'store' operation ('k_02_write_ln8', systolic_array.cpp:8) of variable 'k', systolic_array.cpp:8 on local variable 'k' [39]  (1.59 ns)
	blocking operation 0.0395 ns on control path)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.3 seconds; current allocated memory: 12.293 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 12.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1134_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (3.3585ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_8_4_pack_1134_1' consists of the following:	'alloca' operation ('k') [5]  (0 ns)
	'load' operation ('k', systolic_array.cpp:8) on local variable 'k' [14]  (0 ns)
	'add' operation ('k', systolic_array.cpp:8) [17]  (1.73 ns)
	'store' operation ('k_02_write_ln8', systolic_array.cpp:8) of variable 'k', systolic_array.cpp:8 on local variable 'k' [39]  (1.59 ns)
	blocking operation 0.0395 ns on control path)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 12.293 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (3.3585ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_8_4_pack_1135_1' consists of the following:	'alloca' operation ('k') [5]  (0 ns)
	'load' operation ('k', systolic_array.cpp:8) on local variable 'k' [14]  (0 ns)
	'add' operation ('k', systolic_array.cpp:8) [17]  (1.73 ns)
	'store' operation ('k_02_write_ln8', systolic_array.cpp:8) of variable 'k', systolic_array.cpp:8 on local variable 'k' [39]  (1.59 ns)
	blocking operation 0.0395 ns on control path)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.293 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 12.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1136_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (3.3585ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_8_4_pack_1136_1' consists of the following:	'alloca' operation ('k') [5]  (0 ns)
	'load' operation ('k', systolic_array.cpp:8) on local variable 'k' [14]  (0 ns)
	'add' operation ('k', systolic_array.cpp:8) [17]  (1.73 ns)
	'store' operation ('k_02_write_ln8', systolic_array.cpp:8) of variable 'k', systolic_array.cpp:8 on local variable 'k' [39]  (1.59 ns)
	blocking operation 0.0395 ns on control path)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 12.293 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 12.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1137_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (3.3585ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_8_4_pack_1137_1' consists of the following:	'alloca' operation ('k') [5]  (0 ns)
	'load' operation ('k', systolic_array.cpp:8) on local variable 'k' [14]  (0 ns)
	'add' operation ('k', systolic_array.cpp:8) [17]  (1.73 ns)
	'store' operation ('k_02_write_ln8', systolic_array.cpp:8) of variable 'k', systolic_array.cpp:8 on local variable 'k' [39]  (1.59 ns)
	blocking operation 0.0395 ns on control path)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 12.293 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 12.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1138_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (3.3585ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_8_4_pack_1138_1' consists of the following:	'alloca' operation ('k') [5]  (0 ns)
	'load' operation ('k', systolic_array.cpp:8) on local variable 'k' [14]  (0 ns)
	'add' operation ('k', systolic_array.cpp:8) [17]  (1.73 ns)
	'store' operation ('k_02_write_ln8', systolic_array.cpp:8) of variable 'k', systolic_array.cpp:8 on local variable 'k' [39]  (1.59 ns)
	blocking operation 0.0395 ns on control path)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 12.293 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 12.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1139_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (3.3585ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_8_4_pack_1139_1' consists of the following:	'alloca' operation ('k') [5]  (0 ns)
	'load' operation ('k', systolic_array.cpp:8) on local variable 'k' [14]  (0 ns)
	'add' operation ('k', systolic_array.cpp:8) [17]  (1.73 ns)
	'store' operation ('k_02_write_ln8', systolic_array.cpp:8) of variable 'k', systolic_array.cpp:8 on local variable 'k' [39]  (1.59 ns)
	blocking operation 0.0395 ns on control path)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 12.293 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 12.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1140_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (3.3585ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_8_4_pack_1140_1' consists of the following:	'alloca' operation ('k') [5]  (0 ns)
	'load' operation ('k', systolic_array.cpp:8) on local variable 'k' [14]  (0 ns)
	'add' operation ('k', systolic_array.cpp:8) [17]  (1.73 ns)
	'store' operation ('k_02_write_ln8', systolic_array.cpp:8) of variable 'k', systolic_array.cpp:8 on local variable 'k' [39]  (1.59 ns)
	blocking operation 0.0395 ns on control path)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 12.293 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 12.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1141_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (3.3585ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_8_4_pack_1141_1' consists of the following:	'alloca' operation ('k') [5]  (0 ns)
	'load' operation ('k', systolic_array.cpp:8) on local variable 'k' [14]  (0 ns)
	'add' operation ('k', systolic_array.cpp:8) [17]  (1.73 ns)
	'store' operation ('k_02_write_ln8', systolic_array.cpp:8) of variable 'k', systolic_array.cpp:8 on local variable 'k' [39]  (1.59 ns)
	blocking operation 0.0395 ns on control path)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 12.293 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 12.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (3.3585ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_8_4_pack_1142_1' consists of the following:	'alloca' operation ('k') [5]  (0 ns)
	'load' operation ('k', systolic_array.cpp:8) on local variable 'k' [14]  (0 ns)
	'add' operation ('k', systolic_array.cpp:8) [17]  (1.73 ns)
	'store' operation ('k_02_write_ln8', systolic_array.cpp:8) of variable 'k', systolic_array.cpp:8 on local variable 'k' [39]  (1.59 ns)
	blocking operation 0.0395 ns on control path)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 12.293 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 12.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1143_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (3.3585ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_8_4_pack_1143_1' consists of the following:	'alloca' operation ('k') [5]  (0 ns)
	'load' operation ('k', systolic_array.cpp:8) on local variable 'k' [14]  (0 ns)
	'add' operation ('k', systolic_array.cpp:8) [17]  (1.73 ns)
	'store' operation ('k_02_write_ln8', systolic_array.cpp:8) of variable 'k', systolic_array.cpp:8 on local variable 'k' [39]  (1.59 ns)
	blocking operation 0.0395 ns on control path)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 12.293 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 12.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1144_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (3.3585ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'PE_8_4_pack_1144_1' consists of the following:	'alloca' operation ('k') [5]  (0 ns)
	'load' operation ('k', systolic_array.cpp:8) on local variable 'k' [14]  (0 ns)
	'add' operation ('k', systolic_array.cpp:8) [17]  (1.73 ns)
	'store' operation ('k_02_write_ln8', systolic_array.cpp:8) of variable 'k', systolic_array.cpp:8 on local variable 'k' [39]  (1.59 ns)
	blocking operation 0.0395 ns on control path)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 12.293 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 12.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_825_1_Loop_data_drain_AB_proc60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_AB'
WARNING: [HLS 200-871] Estimated clock period (3.3585ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'systolic_array_k_768_825_1_Loop_data_drain_AB_proc60' consists of the following:	'alloca' operation ('k') [25]  (0 ns)
	'load' operation ('k', systolic_array.cpp:66) on local variable 'k' [53]  (0 ns)
	'add' operation ('k', systolic_array.cpp:66) [56]  (1.73 ns)
	'store' operation ('k_write_ln66', systolic_array.cpp:66) of variable 'k', systolic_array.cpp:66 on local variable 'k' [85]  (1.59 ns)
	blocking operation 0.0395 ns on control path)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 12.293 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 12.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_825_1_Block_for_end127_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 12.293 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 12.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_825_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
WARNING: [HLS 200-871] Estimated clock period (4.241ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'systolic_array_k_768_825_1_Loop_data_drain_C_proc' consists of the following:	wire read operation ('p_read_133') on port 'p_read11' [302]  (1.46 ns)
	'mux' operation ('tmp_i', /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [325]  (2.78 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 12.293 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 12.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_825_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (4.241ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'systolic_array_k_768_825_1' consists of the following:	'call' operation ('_ln62', systolic_array.cpp:62) to 'systolic_array_k_768.825.1_Loop_data_drain_C_proc' [1301]  (4.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_0 (from systolic_array_k_768_825_1_Loop_data_load_proc59_U0 to PE_8_4_pack_1013_1_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_0 (from systolic_array_k_768_825_1_Loop_data_load_proc59_U0 to PE_8_4_pack_1025_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_0 (from systolic_array_k_768_825_1_Loop_data_load_proc59_U0 to PE_8_4_pack_1037_1_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_0 (from systolic_array_k_768_825_1_Loop_data_load_proc59_U0 to PE_8_4_pack_1049_1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_0 (from systolic_array_k_768_825_1_Loop_data_load_proc59_U0 to PE_8_4_pack_1061_1_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_0 (from systolic_array_k_768_825_1_Loop_data_load_proc59_U0 to PE_8_4_pack_1073_1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_0 (from systolic_array_k_768_825_1_Loop_data_load_proc59_U0 to PE_8_4_pack_1085_1_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_0 (from systolic_array_k_768_825_1_Loop_data_load_proc59_U0 to PE_8_4_pack_1097_1_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_0 (from systolic_array_k_768_825_1_Loop_data_load_proc59_U0 to PE_8_4_pack_1109_1_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_0 (from systolic_array_k_768_825_1_Loop_data_load_proc59_U0 to PE_8_4_pack_1121_1_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_11_0 (from systolic_array_k_768_825_1_Loop_data_load_proc59_U0 to PE_8_4_pack_1133_1_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_0 (from systolic_array_k_768_825_1_Loop_data_load_proc59_U0 to PE_8_4_pack_1002_1_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_0 (from systolic_array_k_768_825_1_Loop_data_load_proc59_U0 to PE_8_4_pack_1003_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_0 (from systolic_array_k_768_825_1_Loop_data_load_proc59_U0 to PE_8_4_pack_1004_1_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_0 (from systolic_array_k_768_825_1_Loop_data_load_proc59_U0 to PE_8_4_pack_1005_1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_0 (from systolic_array_k_768_825_1_Loop_data_load_proc59_U0 to PE_8_4_pack_1006_1_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_0 (from systolic_array_k_768_825_1_Loop_data_load_proc59_U0 to PE_8_4_pack_1007_1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_0 (from systolic_array_k_768_825_1_Loop_data_load_proc59_U0 to PE_8_4_pack_1008_1_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_0 (from systolic_array_k_768_825_1_Loop_data_load_proc59_U0 to PE_8_4_pack_1009_1_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_0 (from systolic_array_k_768_825_1_Loop_data_load_proc59_U0 to PE_8_4_pack_1010_1_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_0 (from systolic_array_k_768_825_1_Loop_data_load_proc59_U0 to PE_8_4_pack_1011_1_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_11_0 (from systolic_array_k_768_825_1_Loop_data_load_proc59_U0 to PE_8_4_pack_1012_1_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V (from PE_8_4_pack_1001_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1 (from PE_8_4_pack_1002_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_2 (from PE_8_4_pack_1003_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_3 (from PE_8_4_pack_1004_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_4 (from PE_8_4_pack_1005_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_5 (from PE_8_4_pack_1006_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_6 (from PE_8_4_pack_1007_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_7 (from PE_8_4_pack_1008_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_8 (from PE_8_4_pack_1009_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_9 (from PE_8_4_pack_1010_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_10 (from PE_8_4_pack_1011_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_0_12 (from PE_8_4_pack_1012_1_U0 to systolic_array_k_768_825_1_Loop_data_drain_AB_proc60_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_11 (from PE_8_4_pack_1012_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_12 (from PE_8_4_pack_1013_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_13 (from PE_8_4_pack_1014_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_14 (from PE_8_4_pack_1015_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_15 (from PE_8_4_pack_1016_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_16 (from PE_8_4_pack_1017_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_17 (from PE_8_4_pack_1018_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_18 (from PE_8_4_pack_1019_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_19 (from PE_8_4_pack_1020_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_20 (from PE_8_4_pack_1021_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_21 (from PE_8_4_pack_1022_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_22 (from PE_8_4_pack_1023_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_12 (from PE_8_4_pack_1024_1_U0 to systolic_array_k_768_825_1_Loop_data_drain_AB_proc60_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_23 (from PE_8_4_pack_1024_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_24 (from PE_8_4_pack_1025_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_25 (from PE_8_4_pack_1026_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_26 (from PE_8_4_pack_1027_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_27 (from PE_8_4_pack_1028_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_28 (from PE_8_4_pack_1029_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_29 (from PE_8_4_pack_1030_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_30 (from PE_8_4_pack_1031_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_31 (from PE_8_4_pack_1032_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_32 (from PE_8_4_pack_1033_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_33 (from PE_8_4_pack_1034_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_34 (from PE_8_4_pack_1035_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_12 (from PE_8_4_pack_1036_1_U0 to systolic_array_k_768_825_1_Loop_data_drain_AB_proc60_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_35 (from PE_8_4_pack_1036_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_36 (from PE_8_4_pack_1037_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_37 (from PE_8_4_pack_1038_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_38 (from PE_8_4_pack_1039_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_39 (from PE_8_4_pack_1040_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_40 (from PE_8_4_pack_1041_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_41 (from PE_8_4_pack_1042_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_42 (from PE_8_4_pack_1043_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_43 (from PE_8_4_pack_1044_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_44 (from PE_8_4_pack_1045_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_45 (from PE_8_4_pack_1046_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_46 (from PE_8_4_pack_1047_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_12 (from PE_8_4_pack_1048_1_U0 to systolic_array_k_768_825_1_Loop_data_drain_AB_proc60_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_47 (from PE_8_4_pack_1048_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_48 (from PE_8_4_pack_1049_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_49 (from PE_8_4_pack_1050_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_50 (from PE_8_4_pack_1051_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_51 (from PE_8_4_pack_1052_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_52 (from PE_8_4_pack_1053_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_53 (from PE_8_4_pack_1054_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_54 (from PE_8_4_pack_1055_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_55 (from PE_8_4_pack_1056_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_56 (from PE_8_4_pack_1057_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_57 (from PE_8_4_pack_1058_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_58 (from PE_8_4_pack_1059_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_12 (from PE_8_4_pack_1060_1_U0 to systolic_array_k_768_825_1_Loop_data_drain_AB_proc60_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_59 (from PE_8_4_pack_1060_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_60 (from PE_8_4_pack_1061_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_61 (from PE_8_4_pack_1062_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_62 (from PE_8_4_pack_1063_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_63 (from PE_8_4_pack_1064_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_64 (from PE_8_4_pack_1065_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_65 (from PE_8_4_pack_1066_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_66 (from PE_8_4_pack_1067_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_67 (from PE_8_4_pack_1068_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_68 (from PE_8_4_pack_1069_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_69 (from PE_8_4_pack_1070_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_70 (from PE_8_4_pack_1071_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_12 (from PE_8_4_pack_1072_1_U0 to systolic_array_k_768_825_1_Loop_data_drain_AB_proc60_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_71 (from PE_8_4_pack_1072_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_72 (from PE_8_4_pack_1073_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_73 (from PE_8_4_pack_1074_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_74 (from PE_8_4_pack_1075_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_75 (from PE_8_4_pack_1076_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_76 (from PE_8_4_pack_1077_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_77 (from PE_8_4_pack_1078_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_78 (from PE_8_4_pack_1079_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_79 (from PE_8_4_pack_1080_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_80 (from PE_8_4_pack_1081_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_81 (from PE_8_4_pack_1082_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_82 (from PE_8_4_pack_1083_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_12 (from PE_8_4_pack_1084_1_U0 to systolic_array_k_768_825_1_Loop_data_drain_AB_proc60_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_83 (from PE_8_4_pack_1084_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_84 (from PE_8_4_pack_1085_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_85 (from PE_8_4_pack_1086_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_86 (from PE_8_4_pack_1087_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_87 (from PE_8_4_pack_1088_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_88 (from PE_8_4_pack_1089_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_89 (from PE_8_4_pack_1090_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_90 (from PE_8_4_pack_1091_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_91 (from PE_8_4_pack_1092_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_92 (from PE_8_4_pack_1093_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_93 (from PE_8_4_pack_1094_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_94 (from PE_8_4_pack_1095_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_12 (from PE_8_4_pack_1096_1_U0 to systolic_array_k_768_825_1_Loop_data_drain_AB_proc60_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_95 (from PE_8_4_pack_1096_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_96 (from PE_8_4_pack_1097_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_97 (from PE_8_4_pack_1098_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_98 (from PE_8_4_pack_1099_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_99 (from PE_8_4_pack_1100_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_100 (from PE_8_4_pack_1101_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_101 (from PE_8_4_pack_1102_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_102 (from PE_8_4_pack_1103_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_103 (from PE_8_4_pack_1104_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_104 (from PE_8_4_pack_1105_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_105 (from PE_8_4_pack_1106_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_106 (from PE_8_4_pack_1107_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_12 (from PE_8_4_pack_1108_1_U0 to systolic_array_k_768_825_1_Loop_data_drain_AB_proc60_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_107 (from PE_8_4_pack_1108_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_108 (from PE_8_4_pack_1109_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_109 (from PE_8_4_pack_1110_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_110 (from PE_8_4_pack_1111_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_111 (from PE_8_4_pack_1112_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_112 (from PE_8_4_pack_1113_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_113 (from PE_8_4_pack_1114_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_114 (from PE_8_4_pack_1115_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_115 (from PE_8_4_pack_1116_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_116 (from PE_8_4_pack_1117_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_117 (from PE_8_4_pack_1118_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_118 (from PE_8_4_pack_1119_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_12 (from PE_8_4_pack_1120_1_U0 to systolic_array_k_768_825_1_Loop_data_drain_AB_proc60_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_119 (from PE_8_4_pack_1120_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_120 (from PE_8_4_pack_1121_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_121 (from PE_8_4_pack_1122_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_122 (from PE_8_4_pack_1123_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_123 (from PE_8_4_pack_1124_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_124 (from PE_8_4_pack_1125_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_125 (from PE_8_4_pack_1126_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_126 (from PE_8_4_pack_1127_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_127 (from PE_8_4_pack_1128_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_128 (from PE_8_4_pack_1129_1_U0 to systolic_array_k_768_825_1_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
ing ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_772_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_773_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.34 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_774_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.34 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_775_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.53 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_776_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.36 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_777_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.33 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_778_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.35 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_779_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.33 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_780_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.36 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_781_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.36 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_782_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.41 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_783_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.4 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_784_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.36 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_785_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.35 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_786_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.35 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_787_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.37 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_788_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.35 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_789_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.35 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_790_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.36 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_791_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.36 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_792_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.39 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_793_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.38 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_794_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.39 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_795_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.37 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_796_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.37 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_797_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.39 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_798_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.37 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_799_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.38 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_800_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.37 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_801_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.37 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_802_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.37 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_803_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.39 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_804_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.37 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_805_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.37 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_806_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.37 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_807_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.39 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_808_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.4 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_809_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.4 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_810_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.4 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_811_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.43 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_812_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.41 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_813_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.4 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_814_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.28 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.43 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_815_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.44 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_816_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.43 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_817_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.4 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_818_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.43 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_819_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.39 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_820_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.41 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_821_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.42 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_822_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.38 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_823_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.38 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_824_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.4 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_825_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.4 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_826_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.38 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_827_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.39 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_828_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.43 seconds; current allocated memory: 12.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_829_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.39 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_830_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.41 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_831_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.42 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_832_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.45 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_833_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.64 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_834_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.45 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_835_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.41 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_836_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.43 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_837_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.41 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_838_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.41 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_839_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.41 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_840_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.42 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_841_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.42 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_3072_1_Loop_data_drain_AB_proc60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.28 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_3072_1_Block_for_end127_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.07 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_3072_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.48 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_3072_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_0 (from systolic_array_k_3072_1_Loop_data_load_proc59_U0 to PE_8_4_pack_710_1_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_0 (from systolic_array_k_3072_1_Loop_data_load_proc59_U0 to PE_8_4_pack_722_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_0 (from systolic_array_k_3072_1_Loop_data_load_proc59_U0 to PE_8_4_pack_734_1_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_0 (from systolic_array_k_3072_1_Loop_data_load_proc59_U0 to PE_8_4_pack_746_1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_0 (from systolic_array_k_3072_1_Loop_data_load_proc59_U0 to PE_8_4_pack_758_1_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_0 (from systolic_array_k_3072_1_Loop_data_load_proc59_U0 to PE_8_4_pack_770_1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_0 (from systolic_array_k_3072_1_Loop_data_load_proc59_U0 to PE_8_4_pack_782_1_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_0 (from systolic_array_k_3072_1_Loop_data_load_proc59_U0 to PE_8_4_pack_794_1_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_0 (from systolic_array_k_3072_1_Loop_data_load_proc59_U0 to PE_8_4_pack_806_1_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_0 (from systolic_array_k_3072_1_Loop_data_load_proc59_U0 to PE_8_4_pack_818_1_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_11_0 (from systolic_array_k_3072_1_Loop_data_load_proc59_U0 to PE_8_4_pack_830_1_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_0 (from systolic_array_k_3072_1_Loop_data_load_proc59_U0 to PE_8_4_pack_699_1_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_0 (from systolic_array_k_3072_1_Loop_data_load_proc59_U0 to PE_8_4_pack_700_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_0 (from systolic_array_k_3072_1_Loop_data_load_proc59_U0 to PE_8_4_pack_701_1_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_0 (from systolic_array_k_3072_1_Loop_data_load_proc59_U0 to PE_8_4_pack_702_1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_0 (from systolic_array_k_3072_1_Loop_data_load_proc59_U0 to PE_8_4_pack_703_1_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_0 (from systolic_array_k_3072_1_Loop_data_load_proc59_U0 to PE_8_4_pack_704_1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_0 (from systolic_array_k_3072_1_Loop_data_load_proc59_U0 to PE_8_4_pack_705_1_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_0 (from systolic_array_k_3072_1_Loop_data_load_proc59_U0 to PE_8_4_pack_706_1_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_0 (from systolic_array_k_3072_1_Loop_data_load_proc59_U0 to PE_8_4_pack_707_1_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_0 (from systolic_array_k_3072_1_Loop_data_load_proc59_U0 to PE_8_4_pack_708_1_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_11_0 (from systolic_array_k_3072_1_Loop_data_load_proc59_U0 to PE_8_4_pack_709_1_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V (from PE_8_4_pack_698_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_445 (from PE_8_4_pack_699_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_446 (from PE_8_4_pack_700_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_447 (from PE_8_4_pack_701_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_448 (from PE_8_4_pack_702_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_449 (from PE_8_4_pack_703_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_450 (from PE_8_4_pack_704_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_451 (from PE_8_4_pack_705_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_452 (from PE_8_4_pack_706_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_453 (from PE_8_4_pack_707_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_454 (from PE_8_4_pack_708_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_0_12 (from PE_8_4_pack_709_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc60_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_455 (from PE_8_4_pack_709_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_456 (from PE_8_4_pack_710_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_457 (from PE_8_4_pack_711_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_458 (from PE_8_4_pack_712_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_459 (from PE_8_4_pack_713_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_460 (from PE_8_4_pack_714_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_461 (from PE_8_4_pack_715_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_462 (from PE_8_4_pack_716_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_463 (from PE_8_4_pack_717_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_464 (from PE_8_4_pack_718_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_465 (from PE_8_4_pack_719_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_466 (from PE_8_4_pack_720_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_12 (from PE_8_4_pack_721_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc60_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_467 (from PE_8_4_pack_721_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_468 (from PE_8_4_pack_722_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_469 (from PE_8_4_pack_723_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_470 (from PE_8_4_pack_724_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_471 (from PE_8_4_pack_725_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_472 (from PE_8_4_pack_726_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_473 (from PE_8_4_pack_727_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_474 (from PE_8_4_pack_728_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_475 (from PE_8_4_pack_729_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_476 (from PE_8_4_pack_730_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_477 (from PE_8_4_pack_731_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_478 (from PE_8_4_pack_732_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_12 (from PE_8_4_pack_733_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc60_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_479 (from PE_8_4_pack_733_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_480 (from PE_8_4_pack_734_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_481 (from PE_8_4_pack_735_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_482 (from PE_8_4_pack_736_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_483 (from PE_8_4_pack_737_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_484 (from PE_8_4_pack_738_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_485 (from PE_8_4_pack_739_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_486 (from PE_8_4_pack_740_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_487 (from PE_8_4_pack_741_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_488 (from PE_8_4_pack_742_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_489 (from PE_8_4_pack_743_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_490 (from PE_8_4_pack_744_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_12 (from PE_8_4_pack_745_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc60_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_491 (from PE_8_4_pack_745_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_492 (from PE_8_4_pack_746_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_493 (from PE_8_4_pack_747_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_494 (from PE_8_4_pack_748_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_495 (from PE_8_4_pack_749_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_496 (from PE_8_4_pack_750_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_497 (from PE_8_4_pack_751_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_498 (from PE_8_4_pack_752_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_499 (from PE_8_4_pack_753_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_500 (from PE_8_4_pack_754_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_501 (from PE_8_4_pack_755_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_502 (from PE_8_4_pack_756_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_12 (from PE_8_4_pack_757_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc60_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_503 (from PE_8_4_pack_757_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_504 (from PE_8_4_pack_758_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_505 (from PE_8_4_pack_759_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_506 (from PE_8_4_pack_760_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_507 (from PE_8_4_pack_761_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_508 (from PE_8_4_pack_762_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_509 (from PE_8_4_pack_763_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_510 (from PE_8_4_pack_764_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_511 (from PE_8_4_pack_765_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_512 (from PE_8_4_pack_766_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_513 (from PE_8_4_pack_767_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_514 (from PE_8_4_pack_768_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_12 (from PE_8_4_pack_769_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc60_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_515 (from PE_8_4_pack_769_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_516 (from PE_8_4_pack_770_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_517 (from PE_8_4_pack_771_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_518 (from PE_8_4_pack_772_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_519 (from PE_8_4_pack_773_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_520 (from PE_8_4_pack_774_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_521 (from PE_8_4_pack_775_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_522 (from PE_8_4_pack_776_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_523 (from PE_8_4_pack_777_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_524 (from PE_8_4_pack_778_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_525 (from PE_8_4_pack_779_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_526 (from PE_8_4_pack_780_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_12 (from PE_8_4_pack_781_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc60_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_527 (from PE_8_4_pack_781_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_528 (from PE_8_4_pack_782_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_529 (from PE_8_4_pack_783_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_530 (from PE_8_4_pack_784_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_531 (from PE_8_4_pack_785_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_532 (from PE_8_4_pack_786_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_533 (from PE_8_4_pack_787_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_534 (from PE_8_4_pack_788_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_535 (from PE_8_4_pack_789_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_536 (from PE_8_4_pack_790_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_537 (from PE_8_4_pack_791_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_538 (from PE_8_4_pack_792_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_12 (from PE_8_4_pack_793_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc60_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_539 (from PE_8_4_pack_793_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_540 (from PE_8_4_pack_794_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_541 (from PE_8_4_pack_795_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_542 (from PE_8_4_pack_796_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_543 (from PE_8_4_pack_797_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_544 (from PE_8_4_pack_798_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_545 (from PE_8_4_pack_799_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_546 (from PE_8_4_pack_800_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_547 (from PE_8_4_pack_801_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_548 (from PE_8_4_pack_802_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_549 (from PE_8_4_pack_803_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_550 (from PE_8_4_pack_804_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_12 (from PE_8_4_pack_805_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc60_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_551 (from PE_8_4_pack_805_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_552 (from PE_8_4_pack_806_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_553 (from PE_8_4_pack_807_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_554 (from PE_8_4_pack_808_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_555 (from PE_8_4_pack_809_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_556 (from PE_8_4_pack_810_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_557 (from PE_8_4_pack_811_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_558 (from PE_8_4_pack_812_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_559 (from PE_8_4_pack_813_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_560 (from PE_8_4_pack_814_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_561 (from PE_8_4_pack_815_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_562 (from PE_8_4_pack_816_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_12 (from PE_8_4_pack_817_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc60_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_563 (from PE_8_4_pack_817_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_564 (from PE_8_4_pack_818_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_565 (from PE_8_4_pack_819_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_566 (from PE_8_4_pack_820_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_567 (from PE_8_4_pack_821_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_568 (from PE_8_4_pack_822_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_569 (from PE_8_4_pack_823_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_570 (from PE_8_4_pack_824_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_571 (from PE_8_4_pack_825_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_572 (from PE_8_4_pack_826_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_573 (from PE_8_4_pack_827_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_574 (from PE_8_4_pack_828_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_12 (from PE_8_4_pack_829_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc60_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_575 (from PE_8_4_pack_829_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_0_12 (from PE_8_4_pack_830_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc60_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_576 (from PE_8_4_pack_830_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_12 (from PE_8_4_pack_831_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc60_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_577 (from PE_8_4_pack_831_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_12 (from PE_8_4_pack_832_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc60_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_578 (from PE_8_4_pack_832_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_12 (from PE_8_4_pack_833_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc60_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_579 (from PE_8_4_pack_833_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_12 (from PE_8_4_pack_834_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc60_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_580 (from PE_8_4_pack_834_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_12 (from PE_8_4_pack_835_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc60_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_581 (from PE_8_4_pack_835_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_12 (from PE_8_4_pack_836_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc60_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_582 (from PE_8_4_pack_836_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_12 (from PE_8_4_pack_837_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc60_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_583 (from PE_8_4_pack_837_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_12 (from PE_8_4_pack_838_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc60_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_584 (from PE_8_4_pack_838_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_12 (from PE_8_4_pack_839_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc60_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_585 (from PE_8_4_pack_839_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_12 (from PE_8_4_pack_840_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc60_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_586 (from PE_8_4_pack_840_1_U0 to systolic_array_k_3072_1_Block_for_end127_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 28.28 seconds. CPU system time: 0.71 seconds. Elapsed time: 31.18 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.72 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_271_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.6 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc93_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_271_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc94_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_271_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.18 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc95_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_271_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc96_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_271_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.19 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc97_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_271_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc98_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_271_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.21 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc99_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_271_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc100_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_271_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc101_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_271_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc102_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_271_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc103_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_271_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_271_4_proc103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_251_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.39 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_systolic_array_ds2_1365_1366' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.2 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.36 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds2_Pipeline_l_scale_outp_i23_l_j22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_scale_outp_i23_l_j22'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'l_scale_outp_i23_l_j22'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.74 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.51 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i24_l_j23'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'l_S_i_j_0_i24_l_j23'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.78 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_VITIS_LOOP_524_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_524_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.36 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_VITIS_LOOP_529_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_529_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_529_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_j24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j24'.
WARNING: [HLS 200-880] The II Violation in module 'Bert_layer_Pipeline_l_j24' (loop 'l_j24'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v295_write_ln539', kernel.cpp:539) of variable 'v296', kernel.cpp:539 on local variable 'v295' and 'load' operation ('v295_load', kernel.cpp:539) on local variable 'v295'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Bert_layer_Pipeline_l_j24' (loop 'l_j24'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v295_write_ln539', kernel.cpp:539) of variable 'v296', kernel.cpp:539 on local variable 'v295' and 'load' operation ('v295_load', kernel.cpp:539) on local variable 'v295'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Bert_layer_Pipeline_l_j24' (loop 'l_j24'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v295_write_ln539', kernel.cpp:539) of variable 'v296', kernel.cpp:539 on local variable 'v295' and 'load' operation ('v295_load', kernel.cpp:539) on local variable 'v295'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 13, loop 'l_j24'
WARNING: [HLS 200-871] Estimated clock period (2.47ns) exceeds the target (target clock period: 3.33ns, clock uncertainty: 0.8991ns, effective delay budget: 2.4309ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'Bert_layer_Pipeline_l_j24' consists of the following:	'fadd' operation ('v296', kernel.cpp:539) [70]  (2.08 ns)
	'store' operation ('v295_write_ln539', kernel.cpp:539) of variable 'v296', kernel.cpp:539 on local variable 'v295' [82]  (0.387 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.16 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_mean_var_i26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mean_var_i26'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 26, loop 'l_mean_var_i26'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.35 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_j25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j25'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 33, loop 'l_j25'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.43 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_result29_result29_l_0_l_result29_l_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'l_S_result29_result29_l_0_l_result29_l_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.41 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 12.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.48 seconds. CPU system time: 0.08 seconds. Elapsed time: 5.63 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_S_buf0_buf0_l_0_l_buf0_l_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_S_buf0_buf0_l_0_l_buf0_l_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.29 seconds. CPU system time: 0.18 seconds. Elapsed time: 11.12 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_to_int8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_to_int8' pipeline 'l_scale_outp_i_l_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_to_int8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.39 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv_Pipeline_l_bias_i1_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_qkv_Pipeline_l_bias_i1_l_j1' pipeline 'l_bias_i1_l_j1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv_Pipeline_l_bias_i1_l_j1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc104_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc104_Pipeline_init_block_AB' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc104_Pipeline_init_block_AB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc104'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_1_Loop_data_load_proc49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_1_Loop_data_load_proc49' pipeline 'data_load' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_1_Loop_data_load_proc49'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1163_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1163_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1163_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1164_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1164_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1164_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1165_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1165_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1166_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1166_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1166_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1167_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1167_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 12.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1168_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1168_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1169_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1169_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1170_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1170_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1170_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.99 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1171_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1171_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1171_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1172_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1172_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1172_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1173_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1173_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1173_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1174_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1174_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1174_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1175_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1175_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1176_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1176_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1177_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1177_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1177_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1178_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1178_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1179_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1179_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1179_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1180_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1180_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1181_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1181_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1182_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1182_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1182_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1183_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1183_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1183_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1184_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1184_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1184_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1185_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1185_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1186_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1186_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1186_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1187_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1187_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1188_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1188_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1188_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1189_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1189_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1189_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1190_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1190_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1191_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1191_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1192_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1192_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1192_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1193_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1193_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1194_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1194_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1194_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1195_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1195_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1195_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1196_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1196_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1197_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1197_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1197_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1198_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1198_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1198_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1199_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1199_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1199_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1200_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1200_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1200_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1201_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1201_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1201_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1202_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1202_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1202_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1203_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1203_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1203_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1204_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1204_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1204_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1205_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1206_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1206_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1206_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1207_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1207_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1207_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1208_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1208_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1208_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1209_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1209_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1209_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1210_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1210_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1211_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1211_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1211_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1212_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1212_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1213_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1213_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1214_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1214_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1214_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1215_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1215_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1216_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1216_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1216_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1217_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1217_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1217_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1218_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1218_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1218_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1219_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1219_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1219_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1220_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1220_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1220_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1221_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1221_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1221_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1222_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1222_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1222_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1223_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1223_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1224_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1224_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1224_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1225_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1225_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1225_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1226_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1226_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1226_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1227_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1227_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1227_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1228_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1228_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1228_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1229_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1229_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1229_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1230_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1230_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1231_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1231_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1231_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1232_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1232_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1232_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1233_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1233_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1233_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1234_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1234_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1234_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1235_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1235_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1235_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.9 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1236_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1236_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1236_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1237_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1237_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1237_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1238_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1238_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1238_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1239_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1239_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1239_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1240_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1240_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1240_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1241_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1241_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1241_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1242_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1242_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1242_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1243_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1243_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1244_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1244_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1244_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1245_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1245_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1245_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1246_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1246_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1246_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1247_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1247_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1247_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1248_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1248_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1248_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1249_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1249_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1249_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1250_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1250_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1250_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1251_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1251_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1251_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1252_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1252_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1252_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1253_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1253_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1253_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1254_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1254_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1254_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1255_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1255_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1256_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1256_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1256_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1257_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1257_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1257_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1258_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1258_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1258_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1259_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1259_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1259_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1260_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1260_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1260_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1261_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1261_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1261_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1262_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1262_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1262_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1263_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1263_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1263_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1264_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1264_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1264_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1265_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1265_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1265_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1266_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1266_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1266_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1267_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1267_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1267_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1268_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1269_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1269_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1269_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1270_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1270_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1270_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1271_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1272_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1272_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1272_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1273_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1273_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1273_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1274_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1274_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1274_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1275_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1275_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1275_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1276_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1276_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1276_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1277_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1277_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1277_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1278_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1278_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1278_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1279_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1279_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1279_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1280_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1280_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1280_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1281_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1281_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1281_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1282_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1282_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1282_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 12.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1283_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1283_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1283_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1284_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1284_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1284_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1285_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1285_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1285_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1286_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1286_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1286_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1287_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1287_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1287_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1288_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1288_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1288_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1289_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1289_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1289_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1290_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1290_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1291_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1291_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1291_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1292_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1292_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1292_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1293_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1293_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1293_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1294_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1294_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1294_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1295_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1295_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1295_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1296_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1296_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1296_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1297_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1297_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1297_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1298_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1298_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1298_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1299_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1299_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1299_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1300_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1300_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1300_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1301_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1301_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1301_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1302_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1302_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1302_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1303_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1303_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1303_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1304_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1304_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1304_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 12.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1305_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1305_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1305_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_1_Loop_data_drain_AB_proc50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_1_Loop_data_drain_AB_proc50' pipeline 'data_drain_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_1_Loop_data_drain_AB_proc50'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 12.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_1_Block_for_end127_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'systolic_array_k_768_1_Block_for_end127_proc' is 13827 from HDL expression: (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_1_Block_for_end127_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.96 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.1 seconds; current allocated memory: 12.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_124_48_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 12.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 12.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_40_4_proc_Pipeline_VITIS_LOOP_40_4' pipeline 'VITIS_LOOP_40_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc_Pipeline_VITIS_LOOP_40_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.2 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.38 seconds; current allocated memory: 12.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 12.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc105_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_40_4_proc105_Pipeline_VITIS_LOOP_40_4' pipeline 'VITIS_LOOP_40_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc105_Pipeline_VITIS_LOOP_40_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 12.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc105'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 12.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc106_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_40_4_proc106_Pipeline_VITIS_LOOP_40_4' pipeline 'VITIS_LOOP_40_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc106_Pipeline_VITIS_LOOP_40_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 12.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc106'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 12.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc107_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_40_4_proc107_Pipeline_VITIS_LOOP_40_4' pipeline 'VITIS_LOOP_40_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc107_Pipeline_VITIS_LOOP_40_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 12.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc107'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc108_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_40_4_proc108_Pipeline_VITIS_LOOP_40_4' pipeline 'VITIS_LOOP_40_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc108_Pipeline_VITIS_LOOP_40_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 12.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc108'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 12.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc109_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_40_4_proc109_Pipeline_VITIS_LOOP_40_4' pipeline 'VITIS_LOOP_40_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc109_Pipeline_VITIS_LOOP_40_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 12.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc109'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc110_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_40_4_proc110_Pipeline_VITIS_LOOP_40_4' pipeline 'VITIS_LOOP_40_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc110_Pipeline_VITIS_LOOP_40_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 12.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc111_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_40_4_proc111_Pipeline_VITIS_LOOP_40_4' pipeline 'VITIS_LOOP_40_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc111_Pipeline_VITIS_LOOP_40_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 12.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 12.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc112_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_40_4_proc112_Pipeline_VITIS_LOOP_40_4' pipeline 'VITIS_LOOP_40_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc112_Pipeline_VITIS_LOOP_40_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 12.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc113_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_40_4_proc113_Pipeline_VITIS_LOOP_40_4' pipeline 'VITIS_LOOP_40_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc113_Pipeline_VITIS_LOOP_40_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 12.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 12.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc114_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_40_4_proc114_Pipeline_VITIS_LOOP_40_4' pipeline 'VITIS_LOOP_40_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc114_Pipeline_VITIS_LOOP_40_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 12.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 12.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc115_Pipeline_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_40_4_proc115_Pipeline_VITIS_LOOP_40_4' pipeline 'VITIS_LOOP_40_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc115_Pipeline_VITIS_LOOP_40_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 12.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_40_4_proc115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_40_4_proc115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 12.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d2_S' is changed to 'fifo_w48_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.99 seconds; current allocated memory: 12.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm_systolic_array_qkv_1351_1352' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm_systolic_array_qkv_1351_1352'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.37 seconds; current allocated memory: 12.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3' pipeline 'l_scale_outp_i3_l_j3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_5_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.68 seconds; current allocated memory: 12.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 12.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_mh_separate_i_s_l_j_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_mh_separate_i_s_l_j_s' pipeline 'l_mh_separate_i_s_l_j_s' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_124_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_mh_separate_i_s_l_j_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.62 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.77 seconds; current allocated memory: 12.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_VITIS_LOOP_96_1_VITIS_LOOP_97_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_VITIS_LOOP_96_1_VITIS_LOOP_97_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 12.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc_Pipeline_init_block_AB' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc_Pipeline_init_block_AB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_64_1_Loop_data_load_proc51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_64_1_Loop_data_load_proc51' pipeline 'data_load' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_64_1_Loop_data_load_proc51'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 12.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_860_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_860_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_860_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.97 seconds; current allocated memory: 12.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_861_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_861_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_861_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_862_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_862_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_862_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 12.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_863_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_863_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_863_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 12.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_864_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_864_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_864_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_865_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_865_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_865_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 12.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_866_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_866_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_866_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 12.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_867_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_867_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_867_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_868_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_868_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_868_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_869_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_869_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_869_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_870_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_870_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_870_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_871_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_871_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_871_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 12.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_872_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_872_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_872_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_873_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_873_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_873_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.97 seconds; current allocated memory: 12.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_874_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_874_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_874_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 12.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_64_1_Loop_data_drain_AB_proc52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_64_1_Loop_data_drain_AB_proc52' pipeline 'data_drain_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_64_1_Loop_data_drain_AB_proc52'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 12.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_64_1_Block_for_end127_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_64_1_Block_for_end127_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_64_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_64_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_43_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_64_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 12.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_64_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_64_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 12.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_86_4_proc_Pipeline_VITIS_LOOP_86_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_86_4_proc_Pipeline_VITIS_LOOP_86_4' pipeline 'VITIS_LOOP_86_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_86_4_proc_Pipeline_VITIS_LOOP_86_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.33 seconds; current allocated memory: 12.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_86_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_86_4_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_86_4_proc61_Pipeline_VITIS_LOOP_86_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_86_4_proc61_Pipeline_VITIS_LOOP_86_4' pipeline 'VITIS_LOOP_86_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_86_4_proc61_Pipeline_VITIS_LOOP_86_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 12.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_86_4_proc61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_86_4_proc61'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_86_4_proc62_Pipeline_VITIS_LOOP_86_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_86_4_proc62_Pipeline_VITIS_LOOP_86_4' pipeline 'VITIS_LOOP_86_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_86_4_proc62_Pipeline_VITIS_LOOP_86_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 12.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_86_4_proc62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_86_4_proc62'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_86_4_proc63_Pipeline_VITIS_LOOP_86_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_86_4_proc63_Pipeline_VITIS_LOOP_86_4' pipeline 'VITIS_LOOP_86_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_86_4_proc63_Pipeline_VITIS_LOOP_86_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 12.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_86_4_proc63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_86_4_proc63'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_66_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d2_S' is changed to 'fifo_w24_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_66_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 12.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm_systolic_array_attn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm_systolic_array_attn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 12.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_norm_i5_l_j5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_norm_i5_l_j5' pipeline 'l_norm_i5_l_j5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_norm_i5_l_j5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.44 seconds; current allocated memory: 12.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_VITIS_LOOP_128_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_VITIS_LOOP_128_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.83 seconds; current allocated memory: 12.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_j6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_j6' pipeline 'l_j6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_14_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_j6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 12.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_update_i7_l_j7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_update_i7_l_j7' pipeline 'l_update_i7_l_j7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_update_i7_l_j7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.4 seconds; current allocated memory: 12.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_VITIS_LOOP_173_1_VITIS_LOOP_174_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_VITIS_LOOP_173_1_VITIS_LOOP_174_2' pipeline 'VITIS_LOOP_173_1_VITIS_LOOP_174_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_VITIS_LOOP_173_1_VITIS_LOOP_174_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 12.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc64_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc64_Pipeline_init_block_AB' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc64_Pipeline_init_block_AB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 12.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 12.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_12_1_Loop_data_load_proc53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_12_1_Loop_data_load_proc53' pipeline 'data_load' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_12_1_Loop_data_load_proc53'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 12.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_844_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_844_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_844_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.98 seconds; current allocated memory: 12.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_845_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_845_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_845_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.99 seconds; current allocated memory: 12.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_846_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_846_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_846_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_847_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_847_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_847_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 12.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_848_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_848_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_848_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_849_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_849_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_849_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 12.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_850_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_850_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_850_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 12.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_851_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_851_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_851_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_852_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_852_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_852_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.98 seconds; current allocated memory: 12.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_853_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_853_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_853_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_854_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_854_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_854_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 12.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_855_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_855_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_855_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_856_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_856_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_856_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 12.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_857_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_857_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_857_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_858_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_858_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_858_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 12.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_859_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_859_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_859_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 12.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_12_1_Loop_data_drain_AB_proc54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_12_1_Loop_data_drain_AB_proc54' pipeline 'data_drain_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_12_1_Loop_data_drain_AB_proc54'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 12.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_12_1_Block_for_end127_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_12_1_Block_for_end127_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 12.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_12_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_12_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_43_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_12_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 12.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x2' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d8_S' is changed to 'fifo_w24_d8_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d7_S' is changed to 'fifo_w24_d7_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d6_S' is changed to 'fifo_w24_d6_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d5_S' is changed to 'fifo_w24_d5_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d4_S' is changed to 'fifo_w24_d4_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d3_S' is changed to 'fifo_w24_d3_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d2_S' is changed to 'fifo_w24_d2_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.86 seconds; current allocated memory: 12.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_132_4_proc_Pipeline_VITIS_LOOP_132_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_132_4_proc_Pipeline_VITIS_LOOP_132_4' pipeline 'VITIS_LOOP_132_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_132_4_proc_Pipeline_VITIS_LOOP_132_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.35 seconds; current allocated memory: 12.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_132_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_132_4_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 12.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_132_4_proc65_Pipeline_VITIS_LOOP_132_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_132_4_proc65_Pipeline_VITIS_LOOP_132_4' pipeline 'VITIS_LOOP_132_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_132_4_proc65_Pipeline_VITIS_LOOP_132_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 12.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_132_4_proc65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_132_4_proc65'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 12.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_132_4_proc66_Pipeline_VITIS_LOOP_132_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_132_4_proc66_Pipeline_VITIS_LOOP_132_4' pipeline 'VITIS_LOOP_132_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_132_4_proc66_Pipeline_VITIS_LOOP_132_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 12.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_132_4_proc66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_132_4_proc66'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 12.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_132_4_proc67_Pipeline_VITIS_LOOP_132_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_132_4_proc67_Pipeline_VITIS_LOOP_132_4' pipeline 'VITIS_LOOP_132_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_132_4_proc67_Pipeline_VITIS_LOOP_132_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 12.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_132_4_proc67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_132_4_proc67'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 12.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x3' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w2_d3_S' is changed to 'fifo_w2_d3_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d2_S' is changed to 'fifo_w24_d2_S_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 12.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 12.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm_systolic_array_cont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm_systolic_array_cont'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 12.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_scale_outp_i9_l_j9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_scale_outp_i9_l_j9' pipeline 'l_scale_outp_i9_l_j9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_scale_outp_i9_l_j9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.42 seconds; current allocated memory: 12.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m' pipeline 'l_mh_merge_i_m_l_j_m' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 12.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Self_attention/grp_fu_2237_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.78 seconds; current allocated memory: 12.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds0_Pipeline_l_bias_i10_l_j10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds0_Pipeline_l_bias_i10_l_j10' pipeline 'l_bias_i10_l_j10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds0_Pipeline_l_bias_i10_l_j10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.4 seconds; current allocated memory: 12.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc68_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc68_Pipeline_init_block_AB' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc68_Pipeline_init_block_AB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 12.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc68'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 12.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_843_1_Loop_data_load_proc55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_843_1_Loop_data_load_proc55' pipeline 'data_load' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_843_1_Loop_data_load_proc55'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 12.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1019_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1019_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1019_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 12.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1020_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1020_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1020_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 12.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1021_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1021_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1021_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 12.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1022_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1022_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1022_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 12.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1023_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1023_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1023_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 12.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1024_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1024_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1024_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 12.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1025_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1025_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1025_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 12.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1026_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1026_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1026_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 12.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1027_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1027_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1027_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.02 seconds; current allocated memory: 12.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1028_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1028_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1028_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 12.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1029_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1029_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1029_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 13.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1030_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1030_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1030_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.03 seconds; current allocated memory: 13.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1031_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1031_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1031_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 13.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1032_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1032_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1032_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.01 seconds; current allocated memory: 13.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1033_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1033_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1033_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.01 seconds; current allocated memory: 13.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1034_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1034_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1034_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 13.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1035_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1035_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1035_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 13.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1036_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1036_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1036_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 13.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1037_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1037_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1037_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 13.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1038_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1038_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1038_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 13.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1039_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1039_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1039_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 13.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1040_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1040_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1040_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 13.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1041_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1041_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1041_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 13.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1042_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1042_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1042_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.02 seconds; current allocated memory: 13.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1043_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1043_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1043_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 13.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1044_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1044_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1044_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 13.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1045_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1045_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1045_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 13.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1046_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1046_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1046_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 13.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1047_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1047_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1047_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 13.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1048_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1048_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1048_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.02 seconds; current allocated memory: 13.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1049_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1049_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1049_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.01 seconds; current allocated memory: 13.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1050_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1050_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1050_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 13.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1051_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1051_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1051_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 13.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1052_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1052_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1052_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.03 seconds; current allocated memory: 13.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1053_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1053_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1053_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.01 seconds; current allocated memory: 13.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1054_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1054_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1054_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.04 seconds; current allocated memory: 13.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1055_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1055_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1055_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.02 seconds; current allocated memory: 13.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1056_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1056_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1056_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.03 seconds; current allocated memory: 13.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1057_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1057_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1057_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.03 seconds; current allocated memory: 13.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1058_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1058_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1058_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 13.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1059_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1059_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1059_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.03 seconds; current allocated memory: 13.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1060_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1060_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1060_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 13.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1061_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1061_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1061_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 13.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1062_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1062_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1062_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.02 seconds; current allocated memory: 13.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1063_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1063_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1063_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 13.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1064_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1064_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1064_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 13.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1065_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1065_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1065_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.04 seconds; current allocated memory: 13.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1066_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1066_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1066_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 13.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1067_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1067_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1067_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 13.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1068_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1068_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1068_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 13.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1069_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1069_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1069_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.03 seconds; current allocated memory: 13.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1070_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1070_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1070_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 13.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1071_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1071_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1071_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 13.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1072_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1072_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1072_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 13.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1073_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1073_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1073_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 13.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1074_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1074_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1074_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.02 seconds; current allocated memory: 13.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1075_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1075_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1075_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 13.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1076_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1076_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1076_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.03 seconds; current allocated memory: 13.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1077_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1077_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1077_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.02 seconds; current allocated memory: 13.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1078_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1078_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1078_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 13.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1079_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1079_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1079_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 13.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1080_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1080_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1080_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 13.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1081_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1081_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1081_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.01 seconds; current allocated memory: 13.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1082_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1082_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1082_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 13.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1083_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1083_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1083_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 13.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1084_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1084_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1084_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 13.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1085_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1085_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1085_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.03 seconds; current allocated memory: 13.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1086_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1086_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1086_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.06 seconds; current allocated memory: 13.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1087_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1087_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1087_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.03 seconds; current allocated memory: 13.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1088_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1088_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1088_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 13.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1089_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1089_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1089_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.03 seconds; current allocated memory: 13.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1090_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1090_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1090_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 13.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1091_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1091_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1091_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 13.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1092_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1092_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1092_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 13.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1093_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1093_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1093_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 13.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1094_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1094_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1094_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 13.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1095_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1095_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1095_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 13.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1096_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1096_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1096_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 13.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1097_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1097_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1097_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.04 seconds; current allocated memory: 13.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1098_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1098_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1098_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.05 seconds; current allocated memory: 13.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1099_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1099_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1099_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 13.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1100_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1100_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1100_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 13.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1101_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1101_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1101_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 13.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1102_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1102_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1102_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 13.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1103_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1103_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1103_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 13.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1104_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1104_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1104_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 13.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1105_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1105_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1105_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 13.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1106_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1106_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1106_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 13.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1107_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1107_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1107_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 13.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1108_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1108_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.04 seconds; current allocated memory: 13.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1109_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1109_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1109_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 13.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1110_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1110_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1110_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 13.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1111_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1111_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1111_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 13.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1112_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 13.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1113_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1113_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1113_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 13.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1114_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1114_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.06 seconds; current allocated memory: 13.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1115_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1115_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1115_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 13.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1116_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1116_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 13.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1117_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1117_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1117_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.06 seconds; current allocated memory: 13.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1118_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1118_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1118_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.06 seconds; current allocated memory: 13.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1119_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1119_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1119_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.06 seconds; current allocated memory: 13.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1120_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1120_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1120_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 13.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1121_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1121_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1121_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 13.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1122_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1122_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.03 seconds; current allocated memory: 13.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1123_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 13.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1124_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1124_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1124_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 13.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1125_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1125_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1125_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.06 seconds; current allocated memory: 13.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1126_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1126_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1126_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 13.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1127_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1127_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1127_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 13.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1128_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1128_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1128_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 13.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1129_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1129_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1129_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.04 seconds; current allocated memory: 13.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1130_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1130_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1130_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 13.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1131_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.07 seconds; current allocated memory: 13.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1132_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1132_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1132_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 13.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1133_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1133_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 13.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1134_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1134_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1134_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.05 seconds; current allocated memory: 13.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1135_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1135_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 13.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1136_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1136_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1136_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 13.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1137_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1137_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1137_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 13.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1138_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1138_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1138_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 13.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1139_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1139_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1139_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 13.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1140_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1140_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1140_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 13.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1141_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1141_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1141_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 13.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1142_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1142_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.07 seconds; current allocated memory: 13.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1143_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1143_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1143_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.06 seconds; current allocated memory: 13.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1144_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1144_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1144_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 13.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1145_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1145_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1145_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 13.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1146_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1146_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1146_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.08 seconds; current allocated memory: 13.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1147_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1147_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1147_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.07 seconds; current allocated memory: 13.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1148_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1148_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1148_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 13.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1149_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1149_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1149_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.05 seconds; current allocated memory: 13.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1150_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1150_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1150_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 13.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1151_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1151_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1151_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 13.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1152_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1152_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1152_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.09 seconds; current allocated memory: 13.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1153_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1153_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1153_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.07 seconds; current allocated memory: 13.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1154_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1154_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1154_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 13.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1155_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1155_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.06 seconds; current allocated memory: 13.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1156_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1156_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1156_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 13.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1157_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1157_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.07 seconds; current allocated memory: 13.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1158_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1158_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1158_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 13.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1159_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1159_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1159_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 13.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1160_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1160_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1160_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 13.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1161_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1161_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1161_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 13.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1162_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1162_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1162_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.09 seconds; current allocated memory: 13.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_843_1_Loop_data_drain_AB_proc56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_843_1_Loop_data_drain_AB_proc56' pipeline 'data_drain_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_843_1_Loop_data_drain_AB_proc56'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.91 seconds; current allocated memory: 13.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_843_1_Block_for_end127_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'systolic_array_k_768_843_1_Block_for_end127_proc' is 13827 from HDL expression: (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_843_1_Block_for_end127_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.19 seconds; current allocated memory: 13.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_843_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_843_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_124_48_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_843_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 13.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_843_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x4' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d24_S' is changed to 'fifo_w48_d24_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d23_S' is changed to 'fifo_w48_d23_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d22_S' is changed to 'fifo_w48_d22_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d21_S' is changed to 'fifo_w48_d21_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d20_S' is changed to 'fifo_w48_d20_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d19_S' is changed to 'fifo_w48_d19_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d18_S' is changed to 'fifo_w48_d18_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d17_S' is changed to 'fifo_w48_d17_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d16_S' is changed to 'fifo_w48_d16_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d15_S' is changed to 'fifo_w48_d15_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d14_S' is changed to 'fifo_w48_d14_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d13_S' is changed to 'fifo_w48_d13_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d12_S' is changed to 'fifo_w48_d12_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d11_S' is changed to 'fifo_w48_d11_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d10_S' is changed to 'fifo_w48_d10_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d9_S' is changed to 'fifo_w48_d9_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d8_S' is changed to 'fifo_w48_d8_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d7_S' is changed to 'fifo_w48_d7_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d6_S' is changed to 'fifo_w48_d6_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d5_S' is changed to 'fifo_w48_d5_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d4_S' is changed to 'fifo_w48_d4_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d3_S' is changed to 'fifo_w48_d3_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d2_S' is changed to 'fifo_w48_d2_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_843_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.44 seconds. CPU system time: 0.17 seconds. Elapsed time: 4.96 seconds; current allocated memory: 13.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_179_4_proc_Pipeline_VITIS_LOOP_179_4' pipeline 'VITIS_LOOP_179_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc_Pipeline_VITIS_LOOP_179_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.31 seconds. CPU system time: 0.11 seconds. Elapsed time: 5.55 seconds; current allocated memory: 13.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 13.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc69_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_179_4_proc69_Pipeline_VITIS_LOOP_179_4' pipeline 'VITIS_LOOP_179_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc69_Pipeline_VITIS_LOOP_179_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 13.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc69'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 13.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc70_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_179_4_proc70_Pipeline_VITIS_LOOP_179_4' pipeline 'VITIS_LOOP_179_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc70_Pipeline_VITIS_LOOP_179_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 13.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc70'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 13.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc71_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_179_4_proc71_Pipeline_VITIS_LOOP_179_4' pipeline 'VITIS_LOOP_179_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc71_Pipeline_VITIS_LOOP_179_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 13.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc71'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 13.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc72_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_179_4_proc72_Pipeline_VITIS_LOOP_179_4' pipeline 'VITIS_LOOP_179_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc72_Pipeline_VITIS_LOOP_179_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 13.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc72'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 13.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc73_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_179_4_proc73_Pipeline_VITIS_LOOP_179_4' pipeline 'VITIS_LOOP_179_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc73_Pipeline_VITIS_LOOP_179_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 13.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc73'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 13.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc74_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_179_4_proc74_Pipeline_VITIS_LOOP_179_4' pipeline 'VITIS_LOOP_179_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc74_Pipeline_VITIS_LOOP_179_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 13.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc74'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 13.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc75_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_179_4_proc75_Pipeline_VITIS_LOOP_179_4' pipeline 'VITIS_LOOP_179_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc75_Pipeline_VITIS_LOOP_179_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 13.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc75'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 13.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc76_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_179_4_proc76_Pipeline_VITIS_LOOP_179_4' pipeline 'VITIS_LOOP_179_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc76_Pipeline_VITIS_LOOP_179_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 13.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc76'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 13.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc77_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_179_4_proc77_Pipeline_VITIS_LOOP_179_4' pipeline 'VITIS_LOOP_179_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc77_Pipeline_VITIS_LOOP_179_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 13.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc77'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 13.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc78_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_179_4_proc78_Pipeline_VITIS_LOOP_179_4' pipeline 'VITIS_LOOP_179_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc78_Pipeline_VITIS_LOOP_179_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 13.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc78'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 13.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc79_Pipeline_VITIS_LOOP_179_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_179_4_proc79_Pipeline_VITIS_LOOP_179_4' pipeline 'VITIS_LOOP_179_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc79_Pipeline_VITIS_LOOP_179_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 13.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_179_4_proc79' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_179_4_proc79'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 13.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_158_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x5' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w5_d3_S' is changed to 'fifo_w5_d3_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d2_S' is changed to 'fifo_w48_d2_S_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_158_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.25 seconds; current allocated memory: 13.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm_systolic_array_ds0_1357_1358' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm_systolic_array_ds0_1357_1358'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.48 seconds; current allocated memory: 13.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds0_Pipeline_l_scale_outp_i12_l_j12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds0_Pipeline_l_scale_outp_i12_l_j12' pipeline 'l_scale_outp_i12_l_j12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_5_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds0_Pipeline_l_scale_outp_i12_l_j12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.68 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.84 seconds; current allocated memory: 13.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_5_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.48 seconds; current allocated memory: 13.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13' pipeline 'l_S_i_j_0_i13_l_j13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.89 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.06 seconds; current allocated memory: 13.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_VITIS_LOOP_319_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_VITIS_LOOP_319_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 13.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_VITIS_LOOP_324_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_VITIS_LOOP_324_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 13.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_j14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_j14' pipeline 'l_j14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_j14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.34 seconds; current allocated memory: 13.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_mean_var_i15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_mean_var_i15' pipeline 'l_mean_var_i15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_mean_var_i15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.48 seconds; current allocated memory: 13.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_j15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_j15' pipeline 'l_j15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_j15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.83 seconds; current allocated memory: 13.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds1_Pipeline_l_bias_i17_l_j16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds1_Pipeline_l_bias_i17_l_j16' pipeline 'l_bias_i17_l_j16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds1_Pipeline_l_bias_i17_l_j16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc80_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc80_Pipeline_init_block_AB' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc80_Pipeline_init_block_AB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.77 seconds; current allocated memory: 13.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc80' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc80'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 13.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_842_1_Loop_data_load_proc57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_842_1_Loop_data_load_proc57' pipeline 'data_load' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_842_1_Loop_data_load_proc57'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 13.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_875_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_875_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_875_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 13.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_876_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_876_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_876_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 13.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_877_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_877_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_877_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.11 seconds; current allocated memory: 13.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_878_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_878_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_878_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 13.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_879_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_879_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_879_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.12 seconds; current allocated memory: 13.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_880_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_880_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_880_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.11 seconds; current allocated memory: 13.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_881_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_881_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_881_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.12 seconds; current allocated memory: 13.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_882_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_882_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_882_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_883_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_883_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_883_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_884_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_884_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_884_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 13.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_885_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_885_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_885_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 13.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_886_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_886_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_886_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.12 seconds; current allocated memory: 13.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_887_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_887_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_887_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 13.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_888_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_888_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_888_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 13.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_889_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_889_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_889_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.12 seconds; current allocated memory: 13.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_890_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_890_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_890_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 13.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_891_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_891_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_891_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 13.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_892_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_892_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_892_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 13.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_893_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_893_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_893_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_894_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_894_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_894_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.12 seconds; current allocated memory: 13.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_895_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_895_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_895_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 13.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_896_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_896_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_896_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.11 seconds; current allocated memory: 13.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_897_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_897_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_897_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_898_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_898_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_898_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.1 seconds; current allocated memory: 13.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_899_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_899_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_899_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 13.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_900_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_900_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_900_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 13.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_901_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_901_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_901_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 13.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_902_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_902_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_902_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 13.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_903_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_903_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_903_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 13.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_904_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_904_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_904_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.12 seconds; current allocated memory: 13.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_905_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_905_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_905_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.1 seconds; current allocated memory: 13.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_906_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_906_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_906_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.15 seconds; current allocated memory: 13.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_907_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_907_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_907_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.12 seconds; current allocated memory: 13.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_908_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_908_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_908_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_909_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_909_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_909_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.11 seconds; current allocated memory: 13.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_910_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_910_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_910_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 13.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_911_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_911_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_911_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.11 seconds; current allocated memory: 13.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_912_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_912_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_912_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 13.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_913_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_913_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_913_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 13.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_914_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_914_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_914_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.16 seconds; current allocated memory: 13.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_915_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_915_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_915_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.1 seconds; current allocated memory: 13.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_916_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_916_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_916_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_917_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_917_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_917_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.12 seconds; current allocated memory: 13.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_918_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_918_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_918_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 13.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_919_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_919_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_919_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_920_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_920_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_920_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_921_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_921_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_921_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 13.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_922_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_922_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_922_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_923_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_923_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_923_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 13.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_924_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_924_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_924_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 13.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_925_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_925_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_925_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.15 seconds; current allocated memory: 13.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_926_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_926_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_926_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 13.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_927_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_927_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_927_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 13.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_928_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_928_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_928_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_929_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_929_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_929_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 13.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_930_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_930_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_930_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 13.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_931_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_931_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_931_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.15 seconds; current allocated memory: 13.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_932_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_932_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_932_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_933_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_933_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_933_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_934_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_934_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_934_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_935_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_935_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_935_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.12 seconds; current allocated memory: 13.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_936_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_936_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_936_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_937_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_937_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_937_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_938_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_938_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_938_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_939_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_939_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_939_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_940_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_940_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_940_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.12 seconds; current allocated memory: 13.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_941_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_941_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_941_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_942_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_942_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_943_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_943_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_943_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_944_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_944_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_944_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.11 seconds; current allocated memory: 13.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_945_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_945_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_945_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.16 seconds; current allocated memory: 13.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_946_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_946_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_946_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.12 seconds; current allocated memory: 13.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_947_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_947_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_947_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_948_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_948_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_948_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.12 seconds; current allocated memory: 13.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_949_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_949_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_949_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_950_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_950_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_950_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_951_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_951_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_951_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.15 seconds; current allocated memory: 13.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_952_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_952_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_952_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_953_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_953_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_953_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_954_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_954_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_954_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 13.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_955_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_955_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_955_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_956_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_956_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_956_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_957_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_957_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_957_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 13.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_958_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_958_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_958_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.16 seconds; current allocated memory: 13.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_959_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_959_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_959_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.15 seconds; current allocated memory: 13.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_960_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_960_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_960_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_961_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_961_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_961_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_962_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_962_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_962_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 13.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_963_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_963_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_963_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_964_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_964_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_964_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.19 seconds; current allocated memory: 13.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_965_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_965_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_965_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_966_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_966_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_966_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.16 seconds; current allocated memory: 13.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_967_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_967_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_967_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_968_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_968_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_968_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.16 seconds; current allocated memory: 13.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_969_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_969_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_969_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_970_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_970_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_970_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_971_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_971_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_971_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_972_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_972_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_972_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 13.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_973_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_973_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_973_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_974_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_974_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_974_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 13.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_975_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_975_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_975_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_976_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_976_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_976_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_977_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_977_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_977_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 13.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_978_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_978_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_978_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 13.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_979_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_979_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_979_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_980_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_980_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_980_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 13.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_981_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_981_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_981_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.15 seconds; current allocated memory: 13.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_982_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_982_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_982_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_983_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_983_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_983_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.16 seconds; current allocated memory: 13.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_984_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_984_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_984_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_985_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_985_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_985_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 13.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_986_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_986_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_986_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 13.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_987_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_987_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_987_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 13.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_988_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_988_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_988_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.15 seconds; current allocated memory: 13.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_989_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_989_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_989_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.16 seconds; current allocated memory: 13.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_990_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_990_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_990_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.18 seconds; current allocated memory: 13.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_991_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_991_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_991_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 13.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_992_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_992_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_992_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_993_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_993_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_993_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_994_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_994_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_994_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 13.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_995_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_995_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_995_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.16 seconds; current allocated memory: 13.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_996_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_996_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_996_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 13.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_997_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_997_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_997_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 13.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_998_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_998_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_998_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.17 seconds; current allocated memory: 13.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_999_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_999_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_999_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 13.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1000_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1000_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1000_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.17 seconds; current allocated memory: 13.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1001_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1001_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1001_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.16 seconds; current allocated memory: 13.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1002_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1002_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1002_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 13.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1003_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1003_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1003_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.17 seconds; current allocated memory: 13.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1004_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1004_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1004_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.17 seconds; current allocated memory: 13.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1005_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1005_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1005_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 13.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1006_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1006_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1006_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 13.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1007_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1007_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1007_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 13.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1008_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1008_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1008_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 13.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1009_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1009_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1009_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 13.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1010_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1010_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1010_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 13.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1011_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1011_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1011_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.17 seconds; current allocated memory: 13.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1012_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1012_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1012_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 13.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1013_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1013_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1013_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.2 seconds; current allocated memory: 13.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1014_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1014_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1014_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.17 seconds; current allocated memory: 13.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1015_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1015_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1015_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.17 seconds; current allocated memory: 13.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1016_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1016_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1016_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 13.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1017_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1017_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1017_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 13.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1018_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1018_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1018_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.17 seconds; current allocated memory: 13.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_842_1_Loop_data_drain_AB_proc58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_842_1_Loop_data_drain_AB_proc58' pipeline 'data_drain_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_842_1_Loop_data_drain_AB_proc58'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.03 seconds; current allocated memory: 13.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_842_1_Block_for_end127_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'systolic_array_k_768_842_1_Block_for_end127_proc' is 13827 from HDL expression: (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_842_1_Block_for_end127_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.1 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.26 seconds; current allocated memory: 13.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_842_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_842_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_124_48_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_842_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.32 seconds; current allocated memory: 13.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_842_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x6' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d24_S' is changed to 'fifo_w48_d24_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d23_S' is changed to 'fifo_w48_d23_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d22_S' is changed to 'fifo_w48_d22_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d21_S' is changed to 'fifo_w48_d21_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d20_S' is changed to 'fifo_w48_d20_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d19_S' is changed to 'fifo_w48_d19_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d18_S' is changed to 'fifo_w48_d18_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d17_S' is changed to 'fifo_w48_d17_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d16_S' is changed to 'fifo_w48_d16_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d15_S' is changed to 'fifo_w48_d15_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d14_S' is changed to 'fifo_w48_d14_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d13_S' is changed to 'fifo_w48_d13_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d12_S' is changed to 'fifo_w48_d12_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d11_S' is changed to 'fifo_w48_d11_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d10_S' is changed to 'fifo_w48_d10_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d9_S' is changed to 'fifo_w48_d9_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d8_S' is changed to 'fifo_w48_d8_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d7_S' is changed to 'fifo_w48_d7_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d6_S' is changed to 'fifo_w48_d6_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d5_S' is changed to 'fifo_w48_d5_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d4_S' is changed to 'fifo_w48_d4_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d3_S' is changed to 'fifo_w48_d3_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d2_S' is changed to 'fifo_w48_d2_S_x2' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_842_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.71 seconds. CPU system time: 0.16 seconds. Elapsed time: 5.22 seconds; current allocated memory: 13.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_225_4_proc_Pipeline_VITIS_LOOP_225_4' pipeline 'VITIS_LOOP_225_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc_Pipeline_VITIS_LOOP_225_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.4 seconds. CPU system time: 0.08 seconds. Elapsed time: 5.7 seconds; current allocated memory: 13.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 13.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc81_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_225_4_proc81_Pipeline_VITIS_LOOP_225_4' pipeline 'VITIS_LOOP_225_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc81_Pipeline_VITIS_LOOP_225_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 13.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc81'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 13.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc82_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_225_4_proc82_Pipeline_VITIS_LOOP_225_4' pipeline 'VITIS_LOOP_225_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc82_Pipeline_VITIS_LOOP_225_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 13.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc82'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 13.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc83_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_225_4_proc83_Pipeline_VITIS_LOOP_225_4' pipeline 'VITIS_LOOP_225_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc83_Pipeline_VITIS_LOOP_225_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 13.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc83'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.84 seconds; current allocated memory: 13.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc84_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_225_4_proc84_Pipeline_VITIS_LOOP_225_4' pipeline 'VITIS_LOOP_225_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc84_Pipeline_VITIS_LOOP_225_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 13.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc84'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 13.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc85_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_225_4_proc85_Pipeline_VITIS_LOOP_225_4' pipeline 'VITIS_LOOP_225_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc85_Pipeline_VITIS_LOOP_225_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 13.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc85'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 13.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc86_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_225_4_proc86_Pipeline_VITIS_LOOP_225_4' pipeline 'VITIS_LOOP_225_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc86_Pipeline_VITIS_LOOP_225_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.99 seconds; current allocated memory: 13.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc86'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 13.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc87_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_225_4_proc87_Pipeline_VITIS_LOOP_225_4' pipeline 'VITIS_LOOP_225_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc87_Pipeline_VITIS_LOOP_225_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 13.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc87'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 13.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc88_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_225_4_proc88_Pipeline_VITIS_LOOP_225_4' pipeline 'VITIS_LOOP_225_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc88_Pipeline_VITIS_LOOP_225_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 13.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc88'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 13.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc89_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_225_4_proc89_Pipeline_VITIS_LOOP_225_4' pipeline 'VITIS_LOOP_225_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc89_Pipeline_VITIS_LOOP_225_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 13.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc89'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.84 seconds; current allocated memory: 13.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc90_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_225_4_proc90_Pipeline_VITIS_LOOP_225_4' pipeline 'VITIS_LOOP_225_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc90_Pipeline_VITIS_LOOP_225_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.02 seconds; current allocated memory: 13.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc90'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 13.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc91_Pipeline_VITIS_LOOP_225_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_225_4_proc91_Pipeline_VITIS_LOOP_225_4' pipeline 'VITIS_LOOP_225_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc91_Pipeline_VITIS_LOOP_225_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 14.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_225_4_proc91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_225_4_proc91'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 14.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x7' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d2_S' is changed to 'fifo_w48_d2_S_x3' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.16 seconds; current allocated memory: 14.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm_systolic_array_ds1_1361_1362' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm_systolic_array_ds1_1361_1362'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.53 seconds; current allocated memory: 14.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18' pipeline 'l_scale_outp_i19_l_j18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_5_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.98 seconds; current allocated memory: 14.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_5_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.79 seconds; current allocated memory: 14.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_double_s' pipeline 'pow_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 12395 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_80ns_90_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40ns_40ns_80_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_73ns_79_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_77ns_83_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_82ns_88_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_87ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_92ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71ns_4ns_75_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_77s_54ns_130_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_77s_55ns_130_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_83ns_6ns_89_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.8 seconds. CPU system time: 0.2 seconds. Elapsed time: 8.54 seconds; current allocated memory: 14.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arraocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arrapcA' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'exp_generic_double_s' pipeline 'exp_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.6 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.89 seconds; current allocated memory: 14.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generic_tanh_float_s' pipeline 'generic_tanh<float>' pipeline type 'function pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_7_full_dsp_1' is changed to 'fadd_32ns_32ns_32_7_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fdiv_32ns_32ns_32_12_no_dsp_1' is changed to 'fdiv_32ns_32ns_32_12_no_dsp_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1_x': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.18 seconds. CPU system time: 0.1 seconds. Elapsed time: 3.6 seconds; current allocated memory: 14.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19' pipeline 'l_S_i_j_0_i20_l_j19' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fptrunc_64ns_32_2_no_dsp_1' is changed to 'fptrunc_64ns_32_2_no_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fpext_32ns_64_2_no_dsp_1' is changed to 'fpext_32ns_64_2_no_dsp_1_x' due to conflict.
INFO: [RTGEN 206-104] Estimated max fanout for 'Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19' is 21813 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1_x': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1_x': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.2 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.52 seconds; current allocated memory: 14.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds2_Pipeline_l_bias_i21_l_j20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds2_Pipeline_l_bias_i21_l_j20' pipeline 'l_bias_i21_l_j20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds2_Pipeline_l_bias_i21_l_j20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.06 seconds; current allocated memory: 14.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc92_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc92_Pipeline_init_block_AB' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc92_Pipeline_init_block_AB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.46 seconds; current allocated memory: 14.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc92'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 14.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_3072_1_Loop_data_load_proc59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_3072_1_Loop_data_load_proc59' pipeline 'data_load' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_3072_1_Loop_data_load_proc59'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.07 seconds; current allocated memory: 14.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_698_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_698_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_698_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 14.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_699_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_699_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_699_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 14.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_700_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_700_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_700_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.2 seconds; current allocated memory: 14.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_701_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_701_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_701_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 14.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_702_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_702_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_702_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.19 seconds; current allocated memory: 14.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_703_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_703_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_703_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 14.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_704_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_704_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_704_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 14.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_705_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_705_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_705_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 14.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_706_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_706_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_706_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 14.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_707_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_707_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_707_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 14.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_708_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_708_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_708_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 14.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_709_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_709_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_709_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 14.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_710_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_710_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_710_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.2 seconds; current allocated memory: 14.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_711_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_711_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_711_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 14.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_712_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_712_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_712_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 14.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_713_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_713_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_713_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 14.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_714_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_714_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_714_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 14.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_715_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_715_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_715_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 14.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_716_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_716_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_716_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 14.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_717_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_717_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_717_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.19 seconds; current allocated memory: 14.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_718_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_718_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_718_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 14.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_719_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_719_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_719_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 14.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_720_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_720_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_720_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 14.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_721_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_721_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_721_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 14.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_722_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_722_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_722_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 14.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_723_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_723_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_723_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 14.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_724_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_724_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_724_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.43 seconds; current allocated memory: 14.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_725_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_725_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_725_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.24 seconds; current allocated memory: 14.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_726_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_726_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_726_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 14.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_727_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_727_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_727_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.26 seconds; current allocated memory: 14.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_728_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_728_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_728_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.22 seconds; current allocated memory: 14.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_729_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_729_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_729_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 14.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_730_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_730_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_730_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.2 seconds; current allocated memory: 14.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_731_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_731_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_731_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.42 seconds; current allocated memory: 14.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_732_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_732_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_732_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 14.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_733_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_733_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_733_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.19 seconds; current allocated memory: 14.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_734_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_734_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_734_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 14.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_735_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_735_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_735_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 14.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_736_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_736_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_736_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.22 seconds; current allocated memory: 14.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_737_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_737_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_737_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 14.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_738_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_738_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_738_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 14.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_739_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_739_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_739_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 14.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_740_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_740_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_740_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 14.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_741_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_741_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_741_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 14.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_742_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_742_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_742_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 14.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_743_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_743_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_743_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 14.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_744_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_744_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_744_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_745_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_745_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_745_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 14.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_746_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_746_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_746_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 14.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_747_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_747_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_747_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 14.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_748_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_748_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_748_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 14.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_749_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_749_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_749_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 14.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_750_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_750_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_750_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.43 seconds; current allocated memory: 14.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_751_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_751_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_751_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 14.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_752_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_752_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_752_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 14.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_753_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_753_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_753_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_754_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_754_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_754_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.23 seconds; current allocated memory: 14.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_755_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_755_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_755_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_756_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_756_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_756_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.24 seconds; current allocated memory: 14.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_757_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_757_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_757_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.24 seconds; current allocated memory: 14.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_758_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_758_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_758_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 14.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_759_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_759_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_759_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.23 seconds; current allocated memory: 14.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_760_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_760_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_760_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.21 seconds; current allocated memory: 14.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_761_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_761_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_761_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 14.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_762_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_762_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_762_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 14.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_763_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_763_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_763_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_764_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_764_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_764_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_765_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_765_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_765_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 14.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_766_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_766_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_766_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_767_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_767_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_767_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 14.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_768_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_768_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_768_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_769_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_769_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_769_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 14.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_770_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_770_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_770_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_771_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_771_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_771_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_772_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_772_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_772_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 14.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_773_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_773_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_773_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_774_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_774_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_774_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 14.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_775_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_775_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_775_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.24 seconds; current allocated memory: 14.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_776_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_776_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_776_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 14.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_777_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_777_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_777_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.23 seconds; current allocated memory: 14.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_778_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_778_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_778_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 14.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_779_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_779_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_779_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 14.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_780_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_780_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_780_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 14.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_781_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_781_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_781_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_782_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_782_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_782_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 14.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_783_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_783_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_783_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.24 seconds; current allocated memory: 14.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_784_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_784_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_784_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 14.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_785_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_785_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_785_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_786_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_786_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_786_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 14.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_787_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_787_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_787_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.26 seconds; current allocated memory: 14.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_788_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_788_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_788_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.24 seconds; current allocated memory: 14.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_789_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_789_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_789_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_790_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_790_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_790_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.28 seconds; current allocated memory: 14.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_791_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_791_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_791_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.24 seconds; current allocated memory: 14.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_792_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_792_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_792_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_793_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_793_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_793_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 14.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_794_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_794_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_794_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 14.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_795_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_795_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_795_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_796_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_796_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_796_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_797_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_797_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_797_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.26 seconds; current allocated memory: 14.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_798_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_798_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_798_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_799_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_799_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_799_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 14.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_800_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_800_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_800_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 14.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_801_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_801_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_801_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.28 seconds; current allocated memory: 14.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_802_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_802_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_802_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 14.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_803_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_803_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_803_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.27 seconds; current allocated memory: 14.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_804_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_804_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_804_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.32 seconds; current allocated memory: 14.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_805_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_805_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_805_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.23 seconds; current allocated memory: 14.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_806_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_806_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_806_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 14.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_807_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_807_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_807_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 14.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_808_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_808_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_808_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 14.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_809_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_809_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_809_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.26 seconds; current allocated memory: 14.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_810_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_810_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_810_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.29 seconds; current allocated memory: 14.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_811_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_811_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_811_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.3 seconds; current allocated memory: 14.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_812_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_812_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_812_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 14.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_813_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_813_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_813_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.3 seconds; current allocated memory: 14.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_814_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_814_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_814_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 14.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_815_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_815_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_815_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 14.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_816_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_816_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_816_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.26 seconds; current allocated memory: 14.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_817_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_817_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_817_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_818_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_818_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_818_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.26 seconds; current allocated memory: 14.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_819_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_819_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_819_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_820_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_820_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_820_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.25 seconds; current allocated memory: 14.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_821_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_821_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_821_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 14.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_822_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_822_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_822_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.27 seconds; current allocated memory: 14.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_823_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_823_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_823_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.3 seconds; current allocated memory: 14.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_824_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_824_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_824_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.29 seconds; current allocated memory: 14.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_825_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_825_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_825_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.31 seconds; current allocated memory: 14.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_826_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_826_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_826_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 14.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_827_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_827_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_827_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.3 seconds; current allocated memory: 14.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_828_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_828_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_828_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.28 seconds; current allocated memory: 14.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_829_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_829_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_829_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 14.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_830_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_830_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_830_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.32 seconds; current allocated memory: 14.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_831_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_831_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_831_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 14.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_832_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_832_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_832_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.29 seconds; current allocated memory: 14.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_833_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_833_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_833_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.29 seconds; current allocated memory: 14.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_834_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_834_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_834_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.31 seconds; current allocated memory: 14.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_835_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_835_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_835_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.28 seconds; current allocated memory: 14.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_836_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_836_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_836_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.32 seconds; current allocated memory: 14.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_837_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_837_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_837_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.3 seconds; current allocated memory: 14.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_838_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_838_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_838_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.29 seconds; current allocated memory: 14.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_839_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_839_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_839_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.28 seconds; current allocated memory: 14.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_840_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_840_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_840_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.29 seconds; current allocated memory: 14.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_841_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_841_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_841_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.32 seconds; current allocated memory: 14.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_3072_1_Loop_data_drain_AB_proc60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_3072_1_Loop_data_drain_AB_proc60' pipeline 'data_drain_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_3072_1_Loop_data_drain_AB_proc60'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.11 seconds; current allocated memory: 14.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_3072_1_Block_for_end127_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'systolic_array_k_3072_1_Block_for_end127_proc' is 13827 from HDL expression: (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_3072_1_Block_for_end127_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.35 seconds; current allocated memory: 14.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_3072_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_3072_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_124_48_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_3072_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.46 seconds; current allocated memory: 14.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_3072_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x8' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d24_S' is changed to 'fifo_w48_d24_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d23_S' is changed to 'fifo_w48_d23_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d22_S' is changed to 'fifo_w48_d22_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d21_S' is changed to 'fifo_w48_d21_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d20_S' is changed to 'fifo_w48_d20_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d19_S' is changed to 'fifo_w48_d19_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d18_S' is changed to 'fifo_w48_d18_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d17_S' is changed to 'fifo_w48_d17_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d16_S' is changed to 'fifo_w48_d16_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d15_S' is changed to 'fifo_w48_d15_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d14_S' is changed to 'fifo_w48_d14_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d13_S' is changed to 'fifo_w48_d13_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d12_S' is changed to 'fifo_w48_d12_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d11_S' is changed to 'fifo_w48_d11_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d10_S' is changed to 'fifo_w48_d10_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d9_S' is changed to 'fifo_w48_d9_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d8_S' is changed to 'fifo_w48_d8_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d7_S' is changed to 'fifo_w48_d7_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d6_S' is changed to 'fifo_w48_d6_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d5_S' is changed to 'fifo_w48_d5_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d4_S' is changed to 'fifo_w48_d4_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d3_S' is changed to 'fifo_w48_d3_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d2_S' is changed to 'fifo_w48_d2_S_x4' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_3072_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.12 seconds. CPU system time: 0.17 seconds. Elapsed time: 5.94 seconds; current allocated memory: 14.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_271_4_proc_Pipeline_VITIS_LOOP_271_4' pipeline 'VITIS_LOOP_271_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc_Pipeline_VITIS_LOOP_271_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.47 seconds. CPU system time: 0.09 seconds. Elapsed time: 5.73 seconds; current allocated memory: 14.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 14.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc93_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_271_4_proc93_Pipeline_VITIS_LOOP_271_4' pipeline 'VITIS_LOOP_271_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc93_Pipeline_VITIS_LOOP_271_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 14.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc93'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 14.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc94_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_271_4_proc94_Pipeline_VITIS_LOOP_271_4' pipeline 'VITIS_LOOP_271_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc94_Pipeline_VITIS_LOOP_271_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.2 seconds; current allocated memory: 14.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc94'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 14.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc95_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_271_4_proc95_Pipeline_VITIS_LOOP_271_4' pipeline 'VITIS_LOOP_271_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc95_Pipeline_VITIS_LOOP_271_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.42 seconds; current allocated memory: 14.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc95'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 14.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc96_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_271_4_proc96_Pipeline_VITIS_LOOP_271_4' pipeline 'VITIS_LOOP_271_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc96_Pipeline_VITIS_LOOP_271_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 14.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc96'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.05 seconds; current allocated memory: 14.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc97_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_271_4_proc97_Pipeline_VITIS_LOOP_271_4' pipeline 'VITIS_LOOP_271_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc97_Pipeline_VITIS_LOOP_271_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 14.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc97'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 14.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc98_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_271_4_proc98_Pipeline_VITIS_LOOP_271_4' pipeline 'VITIS_LOOP_271_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc98_Pipeline_VITIS_LOOP_271_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 14.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc98'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 14.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc99_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_271_4_proc99_Pipeline_VITIS_LOOP_271_4' pipeline 'VITIS_LOOP_271_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc99_Pipeline_VITIS_LOOP_271_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 14.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc99'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 14.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc100_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_271_4_proc100_Pipeline_VITIS_LOOP_271_4' pipeline 'VITIS_LOOP_271_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc100_Pipeline_VITIS_LOOP_271_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 14.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc100'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 14.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc101_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_271_4_proc101_Pipeline_VITIS_LOOP_271_4' pipeline 'VITIS_LOOP_271_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc101_Pipeline_VITIS_LOOP_271_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.17 seconds; current allocated memory: 14.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc101'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 14.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc102_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_271_4_proc102_Pipeline_VITIS_LOOP_271_4' pipeline 'VITIS_LOOP_271_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc102_Pipeline_VITIS_LOOP_271_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 14.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc102'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 14.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc103_Pipeline_VITIS_LOOP_271_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_271_4_proc103_Pipeline_VITIS_LOOP_271_4' pipeline 'VITIS_LOOP_271_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc103_Pipeline_VITIS_LOOP_271_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 14.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_271_4_proc103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_271_4_proc103'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.05 seconds; current allocated memory: 14.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_251_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x9' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w5_d3_S' is changed to 'fifo_w5_d3_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d2_S' is changed to 'fifo_w48_d2_S_x5' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_251_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.32 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.59 seconds; current allocated memory: 14.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm_systolic_array_ds2_1365_1366' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm_systolic_array_ds2_1365_1366'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.64 seconds; current allocated memory: 14.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds2_Pipeline_l_scale_outp_i23_l_j22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds2_Pipeline_l_scale_outp_i23_l_j22' pipeline 'l_scale_outp_i23_l_j22' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_5_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds2_Pipeline_l_scale_outp_i23_l_j22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.98 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.42 seconds; current allocated memory: 14.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_5_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.89 seconds; current allocated memory: 14.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23' pipeline 'l_S_i_j_0_i24_l_j23' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.37 seconds; current allocated memory: 14.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_VITIS_LOOP_524_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_VITIS_LOOP_524_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 14.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_VITIS_LOOP_529_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_VITIS_LOOP_529_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.17 seconds; current allocated memory: 14.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_j24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_j24' pipeline 'l_j24' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_j24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.77 seconds; current allocated memory: 14.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_mean_var_i26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_mean_var_i26' pipeline 'l_mean_var_i26' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_mean_var_i26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.85 seconds; current allocated memory: 14.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_j25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_j25' pipeline 'l_j25' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_j25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.44 seconds; current allocated memory: 14.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1' pipeline 'l_S_result29_result29_l_0_l_result29_l_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.62 seconds; current allocated memory: 14.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v323' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v352' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Bert_layer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] RTL name 'dadd_64ns_64ns_64_8_full_dsp_1' is changed to 'dadd_64ns_64ns_64_8_full_dsp_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_5_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 18.57 seconds. CPU system time: 0.13 seconds. Elapsed time: 19.38 seconds; current allocated memory: 14.696 GB.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_fifo_w48_d24_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_287_U(Bert_layer_fifo_w48_d23_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_288_U(Bert_layer_fifo_w48_d22_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_289_U(Bert_layer_fifo_w48_d21_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_290_U(Bert_layer_fifo_w48_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_291_U(Bert_layer_fifo_w48_d19_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_292_U(Bert_layer_fifo_w48_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_293_U(Bert_layer_fifo_w48_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_294_U(Bert_layer_fifo_w48_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_295_U(Bert_layer_fifo_w48_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_296_U(Bert_layer_fifo_w48_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_297_U(Bert_layer_fifo_w48_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_298_U(Bert_layer_fifo_w48_d23_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_299_U(Bert_layer_fifo_w48_d22_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_300_U(Bert_layer_fifo_w48_d21_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_301_U(Bert_layer_fifo_w48_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_302_U(Bert_layer_fifo_w48_d19_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_303_U(Bert_layer_fifo_w48_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_304_U(Bert_layer_fifo_w48_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_305_U(Bert_layer_fifo_w48_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_306_U(Bert_layer_fifo_w48_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_307_U(Bert_layer_fifo_w48_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_308_U(Bert_layer_fifo_w48_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_309_U(Bert_layer_fifo_w48_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_310_U(Bert_layer_fifo_w48_d22_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_311_U(Bert_layer_fifo_w48_d21_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_312_U(Bert_layer_fifo_w48_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_313_U(Bert_layer_fifo_w48_d19_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_314_U(Bert_layer_fifo_w48_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_315_U(Bert_layer_fifo_w48_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_316_U(Bert_layer_fifo_w48_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_317_U(Bert_layer_fifo_w48_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_318_U(Bert_layer_fifo_w48_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_319_U(Bert_layer_fifo_w48_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_320_U(Bert_layer_fifo_w48_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_321_U(Bert_layer_fifo_w48_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_322_U(Bert_layer_fifo_w48_d21_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_323_U(Bert_layer_fifo_w48_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_324_U(Bert_layer_fifo_w48_d19_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_325_U(Bert_layer_fifo_w48_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_326_U(Bert_layer_fifo_w48_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_327_U(Bert_layer_fifo_w48_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_328_U(Bert_layer_fifo_w48_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_329_U(Bert_layer_fifo_w48_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_330_U(Bert_layer_fifo_w48_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_331_U(Bert_layer_fifo_w48_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_332_U(Bert_layer_fifo_w48_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_333_U(Bert_layer_fifo_w48_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_334_U(Bert_layer_fifo_w48_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_335_U(Bert_layer_fifo_w48_d19_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_336_U(Bert_layer_fifo_w48_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_337_U(Bert_layer_fifo_w48_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_338_U(Bert_layer_fifo_w48_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_339_U(Bert_layer_fifo_w48_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_340_U(Bert_layer_fifo_w48_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_341_U(Bert_layer_fifo_w48_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_342_U(Bert_layer_fifo_w48_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_343_U(Bert_layer_fifo_w48_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_344_U(Bert_layer_fifo_w48_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_345_U(Bert_layer_fifo_w48_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_346_U(Bert_layer_fifo_w48_d19_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_347_U(Bert_layer_fifo_w48_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_348_U(Bert_layer_fifo_w48_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_349_U(Bert_layer_fifo_w48_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_350_U(Bert_layer_fifo_w48_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_351_U(Bert_layer_fifo_w48_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_352_U(Bert_layer_fifo_w48_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_353_U(Bert_layer_fifo_w48_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_354_U(Bert_layer_fifo_w48_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_355_U(Bert_layer_fifo_w48_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_356_U(Bert_layer_fifo_w48_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_357_U(Bert_layer_fifo_w48_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_358_U(Bert_layer_fifo_w48_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_359_U(Bert_layer_fifo_w48_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_360_U(Bert_layer_fifo_w48_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_361_U(Bert_layer_fifo_w48_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_362_U(Bert_layer_fifo_w48_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_363_U(Bert_layer_fifo_w48_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_364_U(Bert_layer_fifo_w48_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_365_U(Bert_layer_fifo_w48_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_366_U(Bert_layer_fifo_w48_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_367_U(Bert_layer_fifo_w48_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_368_U(Bert_layer_fifo_w48_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_369_U(Bert_layer_fifo_w48_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_370_U(Bert_layer_fifo_w48_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_371_U(Bert_layer_fifo_w48_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_372_U(Bert_layer_fifo_w48_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_373_U(Bert_layer_fifo_w48_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_374_U(Bert_layer_fifo_w48_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_375_U(Bert_layer_fifo_w48_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_376_U(Bert_layer_fifo_w48_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_377_U(Bert_layer_fifo_w48_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_378_U(Bert_layer_fifo_w48_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_379_U(Bert_layer_fifo_w48_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_380_U(Bert_layer_fifo_w48_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_381_U(Bert_layer_fifo_w48_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_382_U(Bert_layer_fifo_w48_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_383_U(Bert_layer_fifo_w48_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_384_U(Bert_layer_fifo_w48_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_385_U(Bert_layer_fifo_w48_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_386_U(Bert_layer_fifo_w48_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_387_U(Bert_layer_fifo_w48_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_388_U(Bert_layer_fifo_w48_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_389_U(Bert_layer_fifo_w48_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_390_U(Bert_layer_fifo_w48_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_391_U(Bert_layer_fifo_w48_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_392_U(Bert_layer_fifo_w48_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_393_U(Bert_layer_fifo_w48_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_394_U(Bert_layer_fifo_w48_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_395_U(Bert_layer_fifo_w48_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_396_U(Bert_layer_fifo_w48_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_397_U(Bert_layer_fifo_w48_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_398_U(Bert_layer_fifo_w48_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_399_U(Bert_layer_fifo_w48_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_400_U(Bert_layer_fifo_w48_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_401_U(Bert_layer_fifo_w48_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_402_U(Bert_layer_fifo_w48_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_403_U(Bert_layer_fifo_w48_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_404_U(Bert_layer_fifo_w48_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_405_U(Bert_layer_fifo_w48_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_406_U(Bert_layer_fifo_w48_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_407_U(Bert_layer_fifo_w48_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_408_U(Bert_layer_fifo_w48_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_409_U(Bert_layer_fifo_w48_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_410_U(Bert_layer_fifo_w48_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_411_U(Bert_layer_fifo_w48_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_412_U(Bert_layer_fifo_w48_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_413_U(Bert_layer_fifo_w48_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_414_U(Bert_layer_fifo_w48_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_415_U(Bert_layer_fifo_w48_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_416_U(Bert_layer_fifo_w48_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_417_U(Bert_layer_fifo_w48_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_418_U(Bert_layer_fifo_w48_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_419_U(Bert_layer_fifo_w48_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_420_U(Bert_layer_fifo_w48_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_421_U(Bert_layer_fifo_w48_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_422_U(Bert_layer_fifo_w48_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_423_U(Bert_layer_fifo_w48_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_424_U(Bert_layer_fifo_w48_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_425_U(Bert_layer_fifo_w48_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_426_U(Bert_layer_fifo_w48_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_427_U(Bert_layer_fifo_w48_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_428_U(Bert_layer_fifo_w48_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_429_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_287_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_288_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_289_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_290_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_291_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_292_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_293_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_294_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_295_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_296_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_297_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_298_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_299_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_300_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_301_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_302_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_303_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_304_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_305_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_306_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_307_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_308_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_309_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_310_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_311_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_312_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_313_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_314_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_315_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_316_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_317_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_318_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_319_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_320_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_321_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_322_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_323_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_324_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_325_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_326_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_327_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_328_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_329_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_330_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_331_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_332_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_333_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_334_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_335_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_336_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_337_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_338_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_339_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_340_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_341_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_342_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_343_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_344_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_345_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_346_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_347_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_348_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_349_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_350_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_351_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_352_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_353_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_354_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_355_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_356_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_357_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_358_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_359_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_360_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_361_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_362_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_363_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_364_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_365_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_366_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_367_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_368_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_369_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_370_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_371_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_372_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_373_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_374_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_375_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_376_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_377_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_378_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_379_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_380_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_381_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_382_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_383_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_384_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_385_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_386_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_387_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_388_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_389_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_390_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_391_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_392_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_393_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_394_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_395_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_396_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_397_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_398_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_399_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_400_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_401_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_402_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_403_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_404_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_405_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_406_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_407_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_408_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_409_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_410_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_411_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_412_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_413_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_414_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_415_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_416_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_417_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_418_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_419_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_420_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_421_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_422_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_423_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_424_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_425_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_426_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_427_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_428_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_429_load_loc_channel_U(Bert_layer_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1163_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1163_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1164_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1164_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1165_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1165_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1166_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1166_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1167_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1167_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1168_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1168_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1169_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1169_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1170_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1170_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1171_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1171_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1172_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1172_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1173_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1173_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1174_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1174_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1175_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1175_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1187_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1187_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1199_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1199_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1211_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1211_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1223_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1223_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1235_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1235_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1247_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1247_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1259_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1259_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1271_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1271_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1283_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1283_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1295_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1295_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1176_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1176_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1177_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1177_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1178_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1178_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1179_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1179_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1180_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1180_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1181_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1181_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1182_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1182_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1183_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1183_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1184_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1184_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1185_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1185_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1186_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1186_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_768_1_Loop_data_drain_AB_proc50_U0_U(Bert_layer_start_for_systolic_array_k_768_1_Loop_data_drain_AB_proc50_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1189_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1189_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1190_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1190_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1191_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1191_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1192_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1192_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1193_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1193_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1194_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1194_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1195_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1195_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1196_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1196_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1197_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1197_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1198_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1198_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1188_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1188_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1202_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1202_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1203_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1203_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1204_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1204_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1205_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1205_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1206_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1206_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1207_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1207_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1208_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1208_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1209_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1209_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1210_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1210_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1200_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1200_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1201_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1201_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1215_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1215_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1216_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1216_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1217_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1217_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1218_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1218_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1219_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1219_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1220_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1220_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1221_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1221_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1222_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1222_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1212_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1212_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1213_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1213_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1214_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1214_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1228_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1228_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1229_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1229_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1230_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1230_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1231_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1231_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1232_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1232_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1233_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1233_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1234_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1234_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1224_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1224_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1225_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1225_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1226_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1226_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1227_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1227_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1241_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1241_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1242_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1242_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1243_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1243_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1244_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1244_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1245_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1245_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1246_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1246_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1236_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1236_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1237_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1237_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1238_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1238_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1239_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1239_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1240_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1240_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1254_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1254_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1255_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1255_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1256_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1256_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1257_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1257_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1258_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1258_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1248_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1248_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1249_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1249_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1250_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1250_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1251_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1251_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1252_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1252_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1253_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1253_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1267_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1267_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1268_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1268_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1269_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1269_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1270_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1270_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1260_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1260_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1261_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1261_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1262_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1262_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1263_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1263_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1264_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1264_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1265_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1265_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1266_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1266_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1280_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1280_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1281_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1281_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1282_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1282_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1272_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1272_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1273_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1273_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1274_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1274_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1275_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1275_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1276_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1276_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1277_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1277_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1278_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1278_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1279_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1279_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1293_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1293_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1294_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1294_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1284_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1284_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1285_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1285_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1286_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1286_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1287_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1287_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1288_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1288_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1289_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1289_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1290_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1290_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1291_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1291_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1292_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1292_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1296_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1296_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1297_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1297_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1298_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1298_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1299_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1299_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1300_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1300_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1301_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1301_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1302_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1302_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1303_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1303_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1304_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1304_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1305_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1305_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_01_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_12_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_23_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_34_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_45_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_56_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_67_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_78_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_89_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_910_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_1011_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_1112_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_013_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_114_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_215_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_316_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_417_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_518_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_619_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_720_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_821_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_922_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_1023_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_1124_U(Bert_layer_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c_U(Bert_layer_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c1_U(Bert_layer_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c2_U(Bert_layer_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c3_U(Bert_layer_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c4_U(Bert_layer_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c5_U(Bert_layer_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c6_U(Bert_layer_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c7_U(Bert_layer_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c8_U(Bert_layer_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c9_U(Bert_layer_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c10_U(Bert_layer_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c11_U(Bert_layer_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_025_U(Bert_layer_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_126_U(Bert_layer_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_227_U(Bert_layer_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_328_U(Bert_layer_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_429_U(Bert_layer_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_530_U(Bert_layer_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_631_U(Bert_layer_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_732_U(Bert_layer_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_833_U(Bert_layer_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_934_U(Bert_layer_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_1035_U(Bert_layer_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_1136_U(Bert_layer_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_768_1_U0_U(Bert_layer_start_for_systolic_array_k_768_1_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_0_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_0_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_0_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_0_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_0_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_0_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_0_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_0_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_1_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_1_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_fifo_w24_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_2_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_1_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_430_U(Bert_layer_fifo_w24_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_3_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_1_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_431_U(Bert_layer_fifo_w24_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_4_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_1_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_432_U(Bert_layer_fifo_w24_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_1_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_2_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_433_U(Bert_layer_fifo_w24_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_2_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_2_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_434_U(Bert_layer_fifo_w24_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_3_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_2_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_435_U(Bert_layer_fifo_w24_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_4_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_2_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_436_U(Bert_layer_fifo_w24_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_1_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_3_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_437_U(Bert_layer_fifo_w24_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_2_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_3_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_438_U(Bert_layer_fifo_w24_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_3_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_3_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_439_U(Bert_layer_fifo_w24_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_4_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_3_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_440_U(Bert_layer_fifo_w24_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_1_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_4_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_441_U(Bert_layer_fifo_w24_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_2_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_4_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_442_U(Bert_layer_fifo_w24_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_3_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_4_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_443_U(Bert_layer_fifo_w24_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_4_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_4_U(Bert_layer_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_444_U(Bert_layer_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_430_load_loc_channel_U(Bert_layer_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_431_load_loc_channel_U(Bert_layer_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_432_load_loc_channel_U(Bert_layer_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_433_load_loc_channel_U(Bert_layer_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_434_load_loc_channel_U(Bert_layer_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_435_load_loc_channel_U(Bert_layer_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_436_load_loc_channel_U(Bert_layer_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_437_load_loc_channel_U(Bert_layer_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_438_load_loc_channel_U(Bert_layer_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_439_load_loc_channel_U(Bert_layer_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_440_load_loc_channel_U(Bert_layer_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_441_load_loc_channel_U(Bert_layer_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_442_load_loc_channel_U(Bert_layer_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_443_load_loc_channel_U(Bert_layer_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_444_load_loc_channel_U(Bert_layer_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_860_1_U0_U(Bert_layer_start_for_PE_8_8_860_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_861_1_U0_U(Bert_layer_start_for_PE_8_8_861_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_862_1_U0_U(Bert_layer_start_for_PE_8_8_862_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_863_1_U0_U(Bert_layer_start_for_PE_8_8_863_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_864_1_U0_U(Bert_layer_start_for_PE_8_8_864_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_868_1_U0_U(Bert_layer_start_for_PE_8_8_868_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_872_1_U0_U(Bert_layer_start_for_PE_8_8_872_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_865_1_U0_U(Bert_layer_start_for_PE_8_8_865_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_866_1_U0_U(Bert_layer_start_for_PE_8_8_866_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_867_1_U0_U(Bert_layer_start_for_PE_8_8_867_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_64_1_Loop_data_drain_AB_proc52_U0_U(Bert_layer_start_for_systolic_array_k_64_1_Loop_data_drain_AB_proc52_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_870_1_U0_U(Bert_layer_start_for_PE_8_8_870_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_871_1_U0_U(Bert_layer_start_for_PE_8_8_871_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_869_1_U0_U(Bert_layer_start_for_PE_8_8_869_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_1_U0_U(Bert_layer_start_for_PE_8_8_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_873_1_U0_U(Bert_layer_start_for_PE_8_8_873_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_874_1_U0_U(Bert_layer_start_for_PE_8_8_874_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_01_U(Bert_layer_fifo_w8_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_12_U(Bert_layer_fifo_w8_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_23_U(Bert_layer_fifo_w8_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_34_U(Bert_layer_fifo_w8_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_05_U(Bert_layer_fifo_w8_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_16_U(Bert_layer_fifo_w8_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_27_U(Bert_layer_fifo_w8_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_38_U(Bert_layer_fifo_w8_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_c_U(Bert_layer_fifo_w2_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_c1_U(Bert_layer_fifo_w2_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_c2_U(Bert_layer_fifo_w2_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_c3_U(Bert_layer_fifo_w2_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c_U(Bert_layer_fifo_w2_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c4_U(Bert_layer_fifo_w2_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c5_U(Bert_layer_fifo_w2_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c6_U(Bert_layer_fifo_w2_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_09_U(Bert_layer_fifo_w24_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_110_U(Bert_layer_fifo_w24_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_211_U(Bert_layer_fifo_w24_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_312_U(Bert_layer_fifo_w24_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_64_1_U0_U(Bert_layer_start_for_systolic_array_k_64_1_U0)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_Self_attention_Pipeline_l_norm_i5_l_j5_buf21_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_Self_attention_Pipeline_l_update_i7_l_j7_buf22_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_0_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_0_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_0_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_0_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_0_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_0_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_0_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_0_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_1_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_1_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_fifo_w24_d8_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_2_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_1_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_588_U(Bert_layer_fifo_w24_d7_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_3_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_1_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_589_U(Bert_layer_fifo_w24_d6_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_4_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_1_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_590_U(Bert_layer_fifo_w24_d5_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_1_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_2_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_591_U(Bert_layer_fifo_w24_d7_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_2_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_2_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_592_U(Bert_layer_fifo_w24_d6_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_3_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_2_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_593_U(Bert_layer_fifo_w24_d5_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_4_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_2_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_594_U(Bert_layer_fifo_w24_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_1_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_3_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_595_U(Bert_layer_fifo_w24_d6_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_2_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_3_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_596_U(Bert_layer_fifo_w24_d5_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_3_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_3_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_597_U(Bert_layer_fifo_w24_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_4_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_3_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_598_U(Bert_layer_fifo_w24_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_1_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_4_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_599_U(Bert_layer_fifo_w24_d5_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_2_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_4_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_600_U(Bert_layer_fifo_w24_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_3_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_4_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_601_U(Bert_layer_fifo_w24_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_4_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_4_U(Bert_layer_fifo_w8_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_602_U(Bert_layer_fifo_w24_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_fifo_w24_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_588_load_loc_channel_U(Bert_layer_fifo_w24_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_589_load_loc_channel_U(Bert_layer_fifo_w24_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_590_load_loc_channel_U(Bert_layer_fifo_w24_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_591_load_loc_channel_U(Bert_layer_fifo_w24_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_592_load_loc_channel_U(Bert_layer_fifo_w24_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_593_load_loc_channel_U(Bert_layer_fifo_w24_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_594_load_loc_channel_U(Bert_layer_fifo_w24_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_595_load_loc_channel_U(Bert_layer_fifo_w24_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_596_load_loc_channel_U(Bert_layer_fifo_w24_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_597_load_loc_channel_U(Bert_layer_fifo_w24_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_598_load_loc_channel_U(Bert_layer_fifo_w24_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_599_load_loc_channel_U(Bert_layer_fifo_w24_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_600_load_loc_channel_U(Bert_layer_fifo_w24_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_601_load_loc_channel_U(Bert_layer_fifo_w24_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_602_load_loc_channel_U(Bert_layer_fifo_w24_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_844_1_U0_U(Bert_layer_start_for_PE_8_8_844_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_845_1_U0_U(Bert_layer_start_for_PE_8_8_845_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_846_1_U0_U(Bert_layer_start_for_PE_8_8_846_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_847_1_U0_U(Bert_layer_start_for_PE_8_8_847_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_848_1_U0_U(Bert_layer_start_for_PE_8_8_848_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_852_1_U0_U(Bert_layer_start_for_PE_8_8_852_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_856_1_U0_U(Bert_layer_start_for_PE_8_8_856_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_849_1_U0_U(Bert_layer_start_for_PE_8_8_849_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_850_1_U0_U(Bert_layer_start_for_PE_8_8_850_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_851_1_U0_U(Bert_layer_start_for_PE_8_8_851_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_12_1_Loop_data_drain_AB_proc54_U0_U(Bert_layer_start_for_systolic_array_k_12_1_Loop_data_drain_AB_proc54_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_854_1_U0_U(Bert_layer_start_for_PE_8_8_854_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_855_1_U0_U(Bert_layer_start_for_PE_8_8_855_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_853_1_U0_U(Bert_layer_start_for_PE_8_8_853_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_859_1_U0_U(Bert_layer_start_for_PE_8_8_859_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_857_1_U0_U(Bert_layer_start_for_PE_8_8_857_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_8_858_1_U0_U(Bert_layer_start_for_PE_8_8_858_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_01_U(Bert_layer_fifo_w8_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_12_U(Bert_layer_fifo_w8_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_23_U(Bert_layer_fifo_w8_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_34_U(Bert_layer_fifo_w8_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_05_U(Bert_layer_fifo_w8_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_16_U(Bert_layer_fifo_w8_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_27_U(Bert_layer_fifo_w8_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_38_U(Bert_layer_fifo_w8_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_c_U(Bert_layer_fifo_w2_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_c1_U(Bert_layer_fifo_w2_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_c2_U(Bert_layer_fifo_w2_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_c3_U(Bert_layer_fifo_w2_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c_U(Bert_layer_fifo_w4_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c4_U(Bert_layer_fifo_w4_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c5_U(Bert_layer_fifo_w4_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c6_U(Bert_layer_fifo_w4_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_09_U(Bert_layer_fifo_w24_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_110_U(Bert_layer_fifo_w24_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_211_U(Bert_layer_fifo_w24_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_312_U(Bert_layer_fifo_w24_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_12_1_U0_U(Bert_layer_start_for_systolic_array_k_12_1_U0)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_Self_attention_Pipeline_l_scale_outp_i9_l_j9_buf23_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_acc_outp2_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_acc_outp1_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_Q_h_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_v123_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_v124_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_Linear_layer_ds0_Pipeline_l_bias_i10_l_j10_buf8_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc68_Pipeline_init_block_AB_p_ZL4buf7_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc68_Pipeline_init_block_AB_p_ZL4buf7_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc68_Pipeline_init_block_AB_p_ZL4buf7_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc68_Pipeline_init_block_AB_p_ZL4buf7_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc68_Pipeline_init_block_AB_p_ZL4buf7_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc68_Pipeline_init_block_AB_p_ZL4buf7_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc68_Pipeline_init_block_AB_p_ZL4buf7_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc68_Pipeline_init_block_AB_p_ZL4buf7_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc68_Pipeline_init_block_AB_p_ZL4buf7_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc68_Pipeline_init_block_AB_p_ZL4buf7_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc68_Pipeline_init_block_AB_p_ZL4buf7_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc68_Pipeline_init_block_AB_p_ZL4buf7_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_0_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_fifo_w48_d24_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_1_U(Bert_layer_fifo_w48_d23_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_2_U(Bert_layer_fifo_w48_d22_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_3_U(Bert_layer_fifo_w48_d21_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_4_U(Bert_layer_fifo_w48_d20_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_5_U(Bert_layer_fifo_w48_d19_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_6_U(Bert_layer_fifo_w48_d18_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_7_U(Bert_layer_fifo_w48_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_8_U(Bert_layer_fifo_w48_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_9_U(Bert_layer_fifo_w48_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_10_U(Bert_layer_fifo_w48_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_11_U(Bert_layer_fifo_w48_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_12_U(Bert_layer_fifo_w48_d23_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_13_U(Bert_layer_fifo_w48_d22_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_14_U(Bert_layer_fifo_w48_d21_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_15_U(Bert_layer_fifo_w48_d20_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_16_U(Bert_layer_fifo_w48_d19_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_17_U(Bert_layer_fifo_w48_d18_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_18_U(Bert_layer_fifo_w48_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_19_U(Bert_layer_fifo_w48_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_20_U(Bert_layer_fifo_w48_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_21_U(Bert_layer_fifo_w48_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_22_U(Bert_layer_fifo_w48_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_23_U(Bert_layer_fifo_w48_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_24_U(Bert_layer_fifo_w48_d22_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_25_U(Bert_layer_fifo_w48_d21_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_26_U(Bert_layer_fifo_w48_d20_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_27_U(Bert_layer_fifo_w48_d19_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_28_U(Bert_layer_fifo_w48_d18_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_29_U(Bert_layer_fifo_w48_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_30_U(Bert_layer_fifo_w48_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_31_U(Bert_layer_fifo_w48_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_32_U(Bert_layer_fifo_w48_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_33_U(Bert_layer_fifo_w48_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_34_U(Bert_layer_fifo_w48_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_35_U(Bert_layer_fifo_w48_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_36_U(Bert_layer_fifo_w48_d21_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_37_U(Bert_layer_fifo_w48_d20_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_38_U(Bert_layer_fifo_w48_d19_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_39_U(Bert_layer_fifo_w48_d18_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_40_U(Bert_layer_fifo_w48_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_41_U(Bert_layer_fifo_w48_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_42_U(Bert_layer_fifo_w48_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_43_U(Bert_layer_fifo_w48_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_44_U(Bert_layer_fifo_w48_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_45_U(Bert_layer_fifo_w48_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_46_U(Bert_layer_fifo_w48_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_47_U(Bert_layer_fifo_w48_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_48_U(Bert_layer_fifo_w48_d20_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_49_U(Bert_layer_fifo_w48_d19_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_50_U(Bert_layer_fifo_w48_d18_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_51_U(Bert_layer_fifo_w48_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_52_U(Bert_layer_fifo_w48_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_53_U(Bert_layer_fifo_w48_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_54_U(Bert_layer_fifo_w48_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_55_U(Bert_layer_fifo_w48_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_56_U(Bert_layer_fifo_w48_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_57_U(Bert_layer_fifo_w48_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_58_U(Bert_layer_fifo_w48_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_59_U(Bert_layer_fifo_w48_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_60_U(Bert_layer_fifo_w48_d19_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_61_U(Bert_layer_fifo_w48_d18_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_62_U(Bert_layer_fifo_w48_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_63_U(Bert_layer_fifo_w48_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_64_U(Bert_layer_fifo_w48_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_65_U(Bert_layer_fifo_w48_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_66_U(Bert_layer_fifo_w48_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_67_U(Bert_layer_fifo_w48_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_68_U(Bert_layer_fifo_w48_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_69_U(Bert_layer_fifo_w48_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_70_U(Bert_layer_fifo_w48_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_71_U(Bert_layer_fifo_w48_d8_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_72_U(Bert_layer_fifo_w48_d18_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_73_U(Bert_layer_fifo_w48_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_74_U(Bert_layer_fifo_w48_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_75_U(Bert_layer_fifo_w48_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_76_U(Bert_layer_fifo_w48_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_77_U(Bert_layer_fifo_w48_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_78_U(Bert_layer_fifo_w48_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_79_U(Bert_layer_fifo_w48_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_80_U(Bert_layer_fifo_w48_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_81_U(Bert_layer_fifo_w48_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_82_U(Bert_layer_fifo_w48_d8_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_83_U(Bert_layer_fifo_w48_d7_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_84_U(Bert_layer_fifo_w48_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_85_U(Bert_layer_fifo_w48_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_86_U(Bert_layer_fifo_w48_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_87_U(Bert_layer_fifo_w48_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_88_U(Bert_layer_fifo_w48_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_89_U(Bert_layer_fifo_w48_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_90_U(Bert_layer_fifo_w48_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_91_U(Bert_layer_fifo_w48_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_92_U(Bert_layer_fifo_w48_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_93_U(Bert_layer_fifo_w48_d8_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_94_U(Bert_layer_fifo_w48_d7_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_95_U(Bert_layer_fifo_w48_d6_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_96_U(Bert_layer_fifo_w48_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_97_U(Bert_layer_fifo_w48_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_98_U(Bert_layer_fifo_w48_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_99_U(Bert_layer_fifo_w48_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_100_U(Bert_layer_fifo_w48_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_101_U(Bert_layer_fifo_w48_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_102_U(Bert_layer_fifo_w48_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_103_U(Bert_layer_fifo_w48_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_104_U(Bert_layer_fifo_w48_d8_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_105_U(Bert_layer_fifo_w48_d7_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_106_U(Bert_layer_fifo_w48_d6_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_107_U(Bert_layer_fifo_w48_d5_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_108_U(Bert_layer_fifo_w48_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_109_U(Bert_layer_fifo_w48_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_110_U(Bert_layer_fifo_w48_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_111_U(Bert_layer_fifo_w48_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_112_U(Bert_layer_fifo_w48_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_113_U(Bert_layer_fifo_w48_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_114_U(Bert_layer_fifo_w48_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_115_U(Bert_layer_fifo_w48_d8_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_116_U(Bert_layer_fifo_w48_d7_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_117_U(Bert_layer_fifo_w48_d6_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_118_U(Bert_layer_fifo_w48_d5_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_119_U(Bert_layer_fifo_w48_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_120_U(Bert_layer_fifo_w48_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_121_U(Bert_layer_fifo_w48_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_122_U(Bert_layer_fifo_w48_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_123_U(Bert_layer_fifo_w48_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_124_U(Bert_layer_fifo_w48_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_125_U(Bert_layer_fifo_w48_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_126_U(Bert_layer_fifo_w48_d8_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_127_U(Bert_layer_fifo_w48_d7_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_128_U(Bert_layer_fifo_w48_d6_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_129_U(Bert_layer_fifo_w48_d5_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_130_U(Bert_layer_fifo_w48_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_131_U(Bert_layer_fifo_w48_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_1_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_132_U(Bert_layer_fifo_w48_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_2_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_133_U(Bert_layer_fifo_w48_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_3_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_134_U(Bert_layer_fifo_w48_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_4_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_135_U(Bert_layer_fifo_w48_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_5_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_136_U(Bert_layer_fifo_w48_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_6_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_137_U(Bert_layer_fifo_w48_d8_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_7_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_138_U(Bert_layer_fifo_w48_d7_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_8_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_139_U(Bert_layer_fifo_w48_d6_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_9_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_140_U(Bert_layer_fifo_w48_d5_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_10_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_141_U(Bert_layer_fifo_w48_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_11_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_142_U(Bert_layer_fifo_w48_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_12_U(Bert_layer_fifo_w8_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_143_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_1_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_2_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_3_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_4_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_5_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_6_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_7_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_8_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_9_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_10_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_11_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_12_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_13_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_14_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_15_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_16_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_17_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_18_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_19_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_20_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_21_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_22_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_23_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_24_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_25_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_26_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_27_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_28_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_29_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_30_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_31_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_32_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_33_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_34_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_35_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_36_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_37_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_38_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_39_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_40_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_41_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_42_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_43_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_44_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_45_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_46_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_47_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_48_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_49_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_50_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_51_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_52_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_53_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_54_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_55_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_56_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_57_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_58_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_59_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_60_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_61_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_62_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_63_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_64_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_65_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_66_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_67_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_68_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_69_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_70_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_71_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_72_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_73_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_74_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_75_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_76_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_77_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_78_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_79_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_80_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_81_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_82_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_83_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_84_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_85_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_86_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_87_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_88_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_89_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_90_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_91_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_92_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_93_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_94_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_95_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_96_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_97_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_98_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_99_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_100_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_101_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_102_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_103_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_104_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_105_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_106_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_107_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_108_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_109_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_110_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_111_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_112_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_113_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_114_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_115_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_116_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_117_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_118_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_119_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_120_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_121_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_122_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_123_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_124_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_125_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_126_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_127_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_128_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_129_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_130_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_131_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_132_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_133_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_134_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_135_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_136_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_137_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_138_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_139_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_140_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_141_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_142_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_143_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1019_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1019_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1020_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1020_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1021_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1021_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1022_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1022_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1023_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1023_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1024_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1024_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1025_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1025_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1026_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1026_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1027_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1027_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1028_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1028_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1029_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1029_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1030_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1030_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1031_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1031_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1043_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1043_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1055_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1055_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1067_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1067_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1079_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1079_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1091_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1091_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1103_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1103_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1115_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1115_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1127_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1127_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1139_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1139_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1151_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1151_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1032_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1032_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1033_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1033_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1034_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1034_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1035_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1035_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1036_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1036_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1037_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1037_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1038_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1038_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1039_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1039_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1040_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1040_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1041_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1041_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1042_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1042_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_768_843_1_Loop_data_drain_AB_proc56_U0_U(Bert_layer_start_for_systolic_array_k_768_843_1_Loop_data_drain_AB_proc56_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1045_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1045_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1046_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1046_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1047_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1047_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1048_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1048_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1049_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1049_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1050_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1050_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1051_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1051_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1052_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1052_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1053_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1053_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1054_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1054_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1044_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1044_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1058_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1058_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1059_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1059_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1060_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1060_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1061_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1061_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1062_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1062_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1063_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1063_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1064_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1064_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1065_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1065_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1066_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1066_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1056_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1056_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1057_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1057_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1071_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1071_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1072_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1072_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1073_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1073_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1074_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1074_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1075_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1075_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1076_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1076_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1077_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1077_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1078_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1078_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1068_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1068_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1069_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1069_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1070_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1070_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1084_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1084_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1085_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1085_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1086_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1086_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1087_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1087_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1088_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1088_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1089_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1089_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1090_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1090_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1080_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1080_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1081_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1081_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1082_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1082_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1083_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1083_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1097_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1097_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1098_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1098_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1099_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1099_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1100_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1100_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1101_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1101_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1102_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1102_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1092_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1092_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1093_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1093_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1094_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1094_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1095_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1095_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1096_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1096_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1110_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1110_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1111_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1111_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1112_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1112_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1113_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1113_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1114_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1114_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1104_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1104_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1105_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1105_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1106_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1106_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1107_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1107_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1108_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1108_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1109_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1109_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1123_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1123_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1124_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1124_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1125_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1125_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1126_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1126_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1116_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1116_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1117_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1117_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1118_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1118_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1119_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1119_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1120_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1120_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1121_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1121_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1122_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1122_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1136_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1136_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1137_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1137_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1138_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1138_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1128_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1128_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1129_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1129_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1130_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1130_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1131_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1131_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1132_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1132_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1133_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1133_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1134_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1134_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1135_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1135_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1149_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1149_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1150_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1150_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1140_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1140_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1141_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1141_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1142_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1142_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1143_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1143_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1144_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1144_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1145_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1145_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1146_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1146_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1147_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1147_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1148_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1148_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1162_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1162_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1152_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1152_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1153_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1153_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1154_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1154_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1155_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1155_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1156_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1156_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1157_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1157_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1158_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1158_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1159_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1159_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1160_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1160_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1161_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1161_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_01_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_12_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_23_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_34_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_45_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_56_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_67_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_78_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_89_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_910_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_1011_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_1112_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_013_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_114_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_215_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_316_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_417_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_518_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_619_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_720_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_821_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_922_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_1023_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_1124_U(Bert_layer_fifo_w8_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c_U(Bert_layer_fifo_w5_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c1_U(Bert_layer_fifo_w5_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c2_U(Bert_layer_fifo_w5_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c3_U(Bert_layer_fifo_w5_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c4_U(Bert_layer_fifo_w5_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c5_U(Bert_layer_fifo_w5_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c6_U(Bert_layer_fifo_w5_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c7_U(Bert_layer_fifo_w5_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c8_U(Bert_layer_fifo_w5_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c9_U(Bert_layer_fifo_w5_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c10_U(Bert_layer_fifo_w5_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c11_U(Bert_layer_fifo_w5_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_025_U(Bert_layer_fifo_w48_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_126_U(Bert_layer_fifo_w48_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_227_U(Bert_layer_fifo_w48_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_328_U(Bert_layer_fifo_w48_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_429_U(Bert_layer_fifo_w48_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_530_U(Bert_layer_fifo_w48_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_631_U(Bert_layer_fifo_w48_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_732_U(Bert_layer_fifo_w48_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_833_U(Bert_layer_fifo_w48_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_934_U(Bert_layer_fifo_w48_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_1035_U(Bert_layer_fifo_w48_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_1136_U(Bert_layer_fifo_w48_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_768_843_1_U0_U(Bert_layer_start_for_systolic_array_k_768_843_1_U0)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_Linear_layer_ds0_Pipeline_l_scale_outp_i12_l_j12_buf24_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Linear_layer_ds0_acc_outp3_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_Bert_layer_Pipeline_l_j15_buf13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_Bert_layer_Pipeline_l_j15_buf14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_Linear_layer_ds1_Pipeline_l_bias_i17_l_j16_buf10_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc80_Pipeline_init_block_AB_p_ZL4buf9_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc80_Pipeline_init_block_AB_p_ZL4buf9_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc80_Pipeline_init_block_AB_p_ZL4buf9_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc80_Pipeline_init_block_AB_p_ZL4buf9_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc80_Pipeline_init_block_AB_p_ZL4buf9_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc80_Pipeline_init_block_AB_p_ZL4buf9_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc80_Pipeline_init_block_AB_p_ZL4buf9_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc80_Pipeline_init_block_AB_p_ZL4buf9_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc80_Pipeline_init_block_AB_p_ZL4buf9_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc80_Pipeline_init_block_AB_p_ZL4buf9_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc80_Pipeline_init_block_AB_p_ZL4buf9_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc80_Pipeline_init_block_AB_p_ZL4buf9_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_0_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_fifo_w48_d24_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_144_U(Bert_layer_fifo_w48_d23_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_145_U(Bert_layer_fifo_w48_d22_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_146_U(Bert_layer_fifo_w48_d21_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_147_U(Bert_layer_fifo_w48_d20_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_148_U(Bert_layer_fifo_w48_d19_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_149_U(Bert_layer_fifo_w48_d18_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_150_U(Bert_layer_fifo_w48_d17_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_151_U(Bert_layer_fifo_w48_d16_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_152_U(Bert_layer_fifo_w48_d15_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_153_U(Bert_layer_fifo_w48_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_154_U(Bert_layer_fifo_w48_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_155_U(Bert_layer_fifo_w48_d23_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_156_U(Bert_layer_fifo_w48_d22_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_157_U(Bert_layer_fifo_w48_d21_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_158_U(Bert_layer_fifo_w48_d20_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_159_U(Bert_layer_fifo_w48_d19_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_160_U(Bert_layer_fifo_w48_d18_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_161_U(Bert_layer_fifo_w48_d17_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_162_U(Bert_layer_fifo_w48_d16_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_163_U(Bert_layer_fifo_w48_d15_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_164_U(Bert_layer_fifo_w48_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_165_U(Bert_layer_fifo_w48_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_166_U(Bert_layer_fifo_w48_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_167_U(Bert_layer_fifo_w48_d22_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_168_U(Bert_layer_fifo_w48_d21_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_169_U(Bert_layer_fifo_w48_d20_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_170_U(Bert_layer_fifo_w48_d19_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_171_U(Bert_layer_fifo_w48_d18_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_172_U(Bert_layer_fifo_w48_d17_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_173_U(Bert_layer_fifo_w48_d16_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_174_U(Bert_layer_fifo_w48_d15_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_175_U(Bert_layer_fifo_w48_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_176_U(Bert_layer_fifo_w48_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_177_U(Bert_layer_fifo_w48_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_178_U(Bert_layer_fifo_w48_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_179_U(Bert_layer_fifo_w48_d21_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_180_U(Bert_layer_fifo_w48_d20_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_181_U(Bert_layer_fifo_w48_d19_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_182_U(Bert_layer_fifo_w48_d18_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_183_U(Bert_layer_fifo_w48_d17_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_184_U(Bert_layer_fifo_w48_d16_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_185_U(Bert_layer_fifo_w48_d15_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_186_U(Bert_layer_fifo_w48_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_187_U(Bert_layer_fifo_w48_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_188_U(Bert_layer_fifo_w48_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_189_U(Bert_layer_fifo_w48_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_190_U(Bert_layer_fifo_w48_d10_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_191_U(Bert_layer_fifo_w48_d20_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_192_U(Bert_layer_fifo_w48_d19_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_193_U(Bert_layer_fifo_w48_d18_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_194_U(Bert_layer_fifo_w48_d17_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_195_U(Bert_layer_fifo_w48_d16_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_196_U(Bert_layer_fifo_w48_d15_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_197_U(Bert_layer_fifo_w48_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_198_U(Bert_layer_fifo_w48_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_199_U(Bert_layer_fifo_w48_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_200_U(Bert_layer_fifo_w48_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_201_U(Bert_layer_fifo_w48_d10_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_202_U(Bert_layer_fifo_w48_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_203_U(Bert_layer_fifo_w48_d19_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_204_U(Bert_layer_fifo_w48_d18_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_205_U(Bert_layer_fifo_w48_d17_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_206_U(Bert_layer_fifo_w48_d16_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_207_U(Bert_layer_fifo_w48_d15_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_208_U(Bert_layer_fifo_w48_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_209_U(Bert_layer_fifo_w48_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_210_U(Bert_layer_fifo_w48_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_211_U(Bert_layer_fifo_w48_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_212_U(Bert_layer_fifo_w48_d10_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_213_U(Bert_layer_fifo_w48_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_214_U(Bert_layer_fifo_w48_d8_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_215_U(Bert_layer_fifo_w48_d18_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_216_U(Bert_layer_fifo_w48_d17_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_217_U(Bert_layer_fifo_w48_d16_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_218_U(Bert_layer_fifo_w48_d15_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_219_U(Bert_layer_fifo_w48_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_220_U(Bert_layer_fifo_w48_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_221_U(Bert_layer_fifo_w48_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_222_U(Bert_layer_fifo_w48_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_223_U(Bert_layer_fifo_w48_d10_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_224_U(Bert_layer_fifo_w48_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_225_U(Bert_layer_fifo_w48_d8_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_226_U(Bert_layer_fifo_w48_d7_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_227_U(Bert_layer_fifo_w48_d17_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_228_U(Bert_layer_fifo_w48_d16_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_229_U(Bert_layer_fifo_w48_d15_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_230_U(Bert_layer_fifo_w48_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_231_U(Bert_layer_fifo_w48_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_232_U(Bert_layer_fifo_w48_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_233_U(Bert_layer_fifo_w48_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_234_U(Bert_layer_fifo_w48_d10_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_235_U(Bert_layer_fifo_w48_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_236_U(Bert_layer_fifo_w48_d8_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_237_U(Bert_layer_fifo_w48_d7_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_238_U(Bert_layer_fifo_w48_d6_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_239_U(Bert_layer_fifo_w48_d16_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_240_U(Bert_layer_fifo_w48_d15_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_241_U(Bert_layer_fifo_w48_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_242_U(Bert_layer_fifo_w48_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_243_U(Bert_layer_fifo_w48_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_244_U(Bert_layer_fifo_w48_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_245_U(Bert_layer_fifo_w48_d10_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_246_U(Bert_layer_fifo_w48_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_247_U(Bert_layer_fifo_w48_d8_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_248_U(Bert_layer_fifo_w48_d7_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_249_U(Bert_layer_fifo_w48_d6_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_250_U(Bert_layer_fifo_w48_d5_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_251_U(Bert_layer_fifo_w48_d15_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_252_U(Bert_layer_fifo_w48_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_253_U(Bert_layer_fifo_w48_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_254_U(Bert_layer_fifo_w48_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_255_U(Bert_layer_fifo_w48_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_256_U(Bert_layer_fifo_w48_d10_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_257_U(Bert_layer_fifo_w48_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_258_U(Bert_layer_fifo_w48_d8_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_259_U(Bert_layer_fifo_w48_d7_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_260_U(Bert_layer_fifo_w48_d6_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_261_U(Bert_layer_fifo_w48_d5_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_262_U(Bert_layer_fifo_w48_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_263_U(Bert_layer_fifo_w48_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_264_U(Bert_layer_fifo_w48_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_265_U(Bert_layer_fifo_w48_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_266_U(Bert_layer_fifo_w48_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_267_U(Bert_layer_fifo_w48_d10_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_268_U(Bert_layer_fifo_w48_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_269_U(Bert_layer_fifo_w48_d8_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_270_U(Bert_layer_fifo_w48_d7_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_271_U(Bert_layer_fifo_w48_d6_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_272_U(Bert_layer_fifo_w48_d5_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_273_U(Bert_layer_fifo_w48_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_274_U(Bert_layer_fifo_w48_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_1_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_275_U(Bert_layer_fifo_w48_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_2_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_276_U(Bert_layer_fifo_w48_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_3_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_277_U(Bert_layer_fifo_w48_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_4_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_278_U(Bert_layer_fifo_w48_d10_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_5_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_279_U(Bert_layer_fifo_w48_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_6_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_280_U(Bert_layer_fifo_w48_d8_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_7_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_281_U(Bert_layer_fifo_w48_d7_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_8_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_282_U(Bert_layer_fifo_w48_d6_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_9_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_283_U(Bert_layer_fifo_w48_d5_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_10_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_284_U(Bert_layer_fifo_w48_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_11_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_285_U(Bert_layer_fifo_w48_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_12_U(Bert_layer_fifo_w8_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_286_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_144_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_145_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_146_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_147_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_148_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_149_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_150_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_151_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_152_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_153_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_154_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_155_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_156_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_157_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_158_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_159_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_160_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_161_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_162_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_163_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_164_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_165_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_166_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_167_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_168_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_169_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_170_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_171_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_172_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_173_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_174_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_175_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_176_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_177_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_178_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_179_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_180_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_181_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_182_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_183_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_184_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_185_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_186_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_187_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_188_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_189_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_190_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_191_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_192_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_193_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_194_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_195_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_196_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_197_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_198_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_199_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_200_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_201_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_202_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_203_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_204_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_205_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_206_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_207_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_208_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_209_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_210_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_211_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_212_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_213_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_214_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_215_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_216_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_217_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_218_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_219_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_220_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_221_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_222_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_223_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_224_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_225_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_226_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_227_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_228_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_229_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_230_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_231_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_232_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_233_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_234_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_235_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_236_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_237_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_238_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_239_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_240_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_241_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_242_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_243_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_244_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_245_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_246_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_247_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_248_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_249_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_250_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_251_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_252_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_253_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_254_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_255_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_256_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_257_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_258_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_259_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_260_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_261_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_262_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_263_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_264_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_265_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_266_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_267_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_268_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_269_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_270_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_271_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_272_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_273_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_274_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_275_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_276_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_277_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_278_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_279_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_280_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_281_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_282_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_283_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_284_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_285_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_286_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_875_1_U0_U(Bert_layer_start_for_PE_8_4_pack_875_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_876_1_U0_U(Bert_layer_start_for_PE_8_4_pack_876_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_877_1_U0_U(Bert_layer_start_for_PE_8_4_pack_877_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_878_1_U0_U(Bert_layer_start_for_PE_8_4_pack_878_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_879_1_U0_U(Bert_layer_start_for_PE_8_4_pack_879_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_880_1_U0_U(Bert_layer_start_for_PE_8_4_pack_880_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_881_1_U0_U(Bert_layer_start_for_PE_8_4_pack_881_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_882_1_U0_U(Bert_layer_start_for_PE_8_4_pack_882_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_883_1_U0_U(Bert_layer_start_for_PE_8_4_pack_883_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_884_1_U0_U(Bert_layer_start_for_PE_8_4_pack_884_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_885_1_U0_U(Bert_layer_start_for_PE_8_4_pack_885_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_886_1_U0_U(Bert_layer_start_for_PE_8_4_pack_886_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_887_1_U0_U(Bert_layer_start_for_PE_8_4_pack_887_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_899_1_U0_U(Bert_layer_start_for_PE_8_4_pack_899_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_911_1_U0_U(Bert_layer_start_for_PE_8_4_pack_911_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_923_1_U0_U(Bert_layer_start_for_PE_8_4_pack_923_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_935_1_U0_U(Bert_layer_start_for_PE_8_4_pack_935_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_947_1_U0_U(Bert_layer_start_for_PE_8_4_pack_947_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_959_1_U0_U(Bert_layer_start_for_PE_8_4_pack_959_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_971_1_U0_U(Bert_layer_start_for_PE_8_4_pack_971_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_983_1_U0_U(Bert_layer_start_for_PE_8_4_pack_983_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_995_1_U0_U(Bert_layer_start_for_PE_8_4_pack_995_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1007_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1007_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_888_1_U0_U(Bert_layer_start_for_PE_8_4_pack_888_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_889_1_U0_U(Bert_layer_start_for_PE_8_4_pack_889_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_890_1_U0_U(Bert_layer_start_for_PE_8_4_pack_890_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_891_1_U0_U(Bert_layer_start_for_PE_8_4_pack_891_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_892_1_U0_U(Bert_layer_start_for_PE_8_4_pack_892_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_893_1_U0_U(Bert_layer_start_for_PE_8_4_pack_893_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_894_1_U0_U(Bert_layer_start_for_PE_8_4_pack_894_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_895_1_U0_U(Bert_layer_start_for_PE_8_4_pack_895_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_896_1_U0_U(Bert_layer_start_for_PE_8_4_pack_896_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_897_1_U0_U(Bert_layer_start_for_PE_8_4_pack_897_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_898_1_U0_U(Bert_layer_start_for_PE_8_4_pack_898_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_768_842_1_Loop_data_drain_AB_proc58_U0_U(Bert_layer_start_for_systolic_array_k_768_842_1_Loop_data_drain_AB_proc58_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_901_1_U0_U(Bert_layer_start_for_PE_8_4_pack_901_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_902_1_U0_U(Bert_layer_start_for_PE_8_4_pack_902_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_903_1_U0_U(Bert_layer_start_for_PE_8_4_pack_903_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_904_1_U0_U(Bert_layer_start_for_PE_8_4_pack_904_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_905_1_U0_U(Bert_layer_start_for_PE_8_4_pack_905_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_906_1_U0_U(Bert_layer_start_for_PE_8_4_pack_906_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_907_1_U0_U(Bert_layer_start_for_PE_8_4_pack_907_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_908_1_U0_U(Bert_layer_start_for_PE_8_4_pack_908_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_909_1_U0_U(Bert_layer_start_for_PE_8_4_pack_909_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_910_1_U0_U(Bert_layer_start_for_PE_8_4_pack_910_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_900_1_U0_U(Bert_layer_start_for_PE_8_4_pack_900_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_914_1_U0_U(Bert_layer_start_for_PE_8_4_pack_914_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_915_1_U0_U(Bert_layer_start_for_PE_8_4_pack_915_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_916_1_U0_U(Bert_layer_start_for_PE_8_4_pack_916_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_917_1_U0_U(Bert_layer_start_for_PE_8_4_pack_917_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_918_1_U0_U(Bert_layer_start_for_PE_8_4_pack_918_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_919_1_U0_U(Bert_layer_start_for_PE_8_4_pack_919_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_920_1_U0_U(Bert_layer_start_for_PE_8_4_pack_920_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_921_1_U0_U(Bert_layer_start_for_PE_8_4_pack_921_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_922_1_U0_U(Bert_layer_start_for_PE_8_4_pack_922_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_912_1_U0_U(Bert_layer_start_for_PE_8_4_pack_912_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_913_1_U0_U(Bert_layer_start_for_PE_8_4_pack_913_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_927_1_U0_U(Bert_layer_start_for_PE_8_4_pack_927_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_928_1_U0_U(Bert_layer_start_for_PE_8_4_pack_928_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_929_1_U0_U(Bert_layer_start_for_PE_8_4_pack_929_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_930_1_U0_U(Bert_layer_start_for_PE_8_4_pack_930_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_931_1_U0_U(Bert_layer_start_for_PE_8_4_pack_931_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_932_1_U0_U(Bert_layer_start_for_PE_8_4_pack_932_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_933_1_U0_U(Bert_layer_start_for_PE_8_4_pack_933_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_934_1_U0_U(Bert_layer_start_for_PE_8_4_pack_934_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_924_1_U0_U(Bert_layer_start_for_PE_8_4_pack_924_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_925_1_U0_U(Bert_layer_start_for_PE_8_4_pack_925_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_926_1_U0_U(Bert_layer_start_for_PE_8_4_pack_926_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_940_1_U0_U(Bert_layer_start_for_PE_8_4_pack_940_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_941_1_U0_U(Bert_layer_start_for_PE_8_4_pack_941_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_942_1_U0_U(Bert_layer_start_for_PE_8_4_pack_942_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_943_1_U0_U(Bert_layer_start_for_PE_8_4_pack_943_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_944_1_U0_U(Bert_layer_start_for_PE_8_4_pack_944_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_945_1_U0_U(Bert_layer_start_for_PE_8_4_pack_945_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_946_1_U0_U(Bert_layer_start_for_PE_8_4_pack_946_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_936_1_U0_U(Bert_layer_start_for_PE_8_4_pack_936_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_937_1_U0_U(Bert_layer_start_for_PE_8_4_pack_937_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_938_1_U0_U(Bert_layer_start_for_PE_8_4_pack_938_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_939_1_U0_U(Bert_layer_start_for_PE_8_4_pack_939_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_953_1_U0_U(Bert_layer_start_for_PE_8_4_pack_953_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_954_1_U0_U(Bert_layer_start_for_PE_8_4_pack_954_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_955_1_U0_U(Bert_layer_start_for_PE_8_4_pack_955_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_956_1_U0_U(Bert_layer_start_for_PE_8_4_pack_956_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_957_1_U0_U(Bert_layer_start_for_PE_8_4_pack_957_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_958_1_U0_U(Bert_layer_start_for_PE_8_4_pack_958_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_948_1_U0_U(Bert_layer_start_for_PE_8_4_pack_948_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_949_1_U0_U(Bert_layer_start_for_PE_8_4_pack_949_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_950_1_U0_U(Bert_layer_start_for_PE_8_4_pack_950_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_951_1_U0_U(Bert_layer_start_for_PE_8_4_pack_951_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_952_1_U0_U(Bert_layer_start_for_PE_8_4_pack_952_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_966_1_U0_U(Bert_layer_start_for_PE_8_4_pack_966_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_967_1_U0_U(Bert_layer_start_for_PE_8_4_pack_967_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_968_1_U0_U(Bert_layer_start_for_PE_8_4_pack_968_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_969_1_U0_U(Bert_layer_start_for_PE_8_4_pack_969_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_970_1_U0_U(Bert_layer_start_for_PE_8_4_pack_970_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_960_1_U0_U(Bert_layer_start_for_PE_8_4_pack_960_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_961_1_U0_U(Bert_layer_start_for_PE_8_4_pack_961_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_962_1_U0_U(Bert_layer_start_for_PE_8_4_pack_962_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_963_1_U0_U(Bert_layer_start_for_PE_8_4_pack_963_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_964_1_U0_U(Bert_layer_start_for_PE_8_4_pack_964_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_965_1_U0_U(Bert_layer_start_for_PE_8_4_pack_965_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_979_1_U0_U(Bert_layer_start_for_PE_8_4_pack_979_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_980_1_U0_U(Bert_layer_start_for_PE_8_4_pack_980_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_981_1_U0_U(Bert_layer_start_for_PE_8_4_pack_981_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_982_1_U0_U(Bert_layer_start_for_PE_8_4_pack_982_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_972_1_U0_U(Bert_layer_start_for_PE_8_4_pack_972_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_973_1_U0_U(Bert_layer_start_for_PE_8_4_pack_973_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_974_1_U0_U(Bert_layer_start_for_PE_8_4_pack_974_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_975_1_U0_U(Bert_layer_start_for_PE_8_4_pack_975_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_976_1_U0_U(Bert_layer_start_for_PE_8_4_pack_976_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_977_1_U0_U(Bert_layer_start_for_PE_8_4_pack_977_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_978_1_U0_U(Bert_layer_start_for_PE_8_4_pack_978_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_992_1_U0_U(Bert_layer_start_for_PE_8_4_pack_992_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_993_1_U0_U(Bert_layer_start_for_PE_8_4_pack_993_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_994_1_U0_U(Bert_layer_start_for_PE_8_4_pack_994_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_984_1_U0_U(Bert_layer_start_for_PE_8_4_pack_984_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_985_1_U0_U(Bert_layer_start_for_PE_8_4_pack_985_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_986_1_U0_U(Bert_layer_start_for_PE_8_4_pack_986_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_987_1_U0_U(Bert_layer_start_for_PE_8_4_pack_987_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_988_1_U0_U(Bert_layer_start_for_PE_8_4_pack_988_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_989_1_U0_U(Bert_layer_start_for_PE_8_4_pack_989_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_990_1_U0_U(Bert_layer_start_for_PE_8_4_pack_990_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_991_1_U0_U(Bert_layer_start_for_PE_8_4_pack_991_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1005_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1005_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1006_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1006_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_996_1_U0_U(Bert_layer_start_for_PE_8_4_pack_996_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_997_1_U0_U(Bert_layer_start_for_PE_8_4_pack_997_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_998_1_U0_U(Bert_layer_start_for_PE_8_4_pack_998_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_999_1_U0_U(Bert_layer_start_for_PE_8_4_pack_999_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1000_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1000_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1001_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1001_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1002_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1002_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1003_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1003_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1004_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1004_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1018_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1018_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1008_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1008_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1009_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1009_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1010_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1010_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1011_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1011_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1012_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1012_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1013_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1013_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1014_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1014_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1015_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1015_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1016_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1016_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_1017_1_U0_U(Bert_layer_start_for_PE_8_4_pack_1017_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_01_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_12_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_23_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_34_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_45_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_56_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_67_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_78_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_89_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_910_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_1011_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_1112_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_013_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_114_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_215_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_316_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_417_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_518_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_619_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_720_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_821_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_922_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_1023_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_1124_U(Bert_layer_fifo_w8_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c_U(Bert_layer_fifo_w7_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c1_U(Bert_layer_fifo_w7_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c2_U(Bert_layer_fifo_w7_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c3_U(Bert_layer_fifo_w7_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c4_U(Bert_layer_fifo_w7_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c5_U(Bert_layer_fifo_w7_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c6_U(Bert_layer_fifo_w7_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c7_U(Bert_layer_fifo_w7_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c8_U(Bert_layer_fifo_w7_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c9_U(Bert_layer_fifo_w7_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c10_U(Bert_layer_fifo_w7_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c11_U(Bert_layer_fifo_w7_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_025_U(Bert_layer_fifo_w48_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_126_U(Bert_layer_fifo_w48_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_227_U(Bert_layer_fifo_w48_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_328_U(Bert_layer_fifo_w48_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_429_U(Bert_layer_fifo_w48_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_530_U(Bert_layer_fifo_w48_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_631_U(Bert_layer_fifo_w48_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_732_U(Bert_layer_fifo_w48_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_833_U(Bert_layer_fifo_w48_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_934_U(Bert_layer_fifo_w48_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_1035_U(Bert_layer_fifo_w48_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_1136_U(Bert_layer_fifo_w48_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_768_842_1_U0_U(Bert_layer_start_for_systolic_array_k_768_842_1_U0)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18_buf26_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Linear_layer_ds1_acc_outp4_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_buf27_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_Linear_layer_ds2_Pipeline_l_bias_i21_l_j20_buf12_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc92_Pipeline_init_block_AB_p_ZL5buf11_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc92_Pipeline_init_block_AB_p_ZL5buf11_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc92_Pipeline_init_block_AB_p_ZL5buf11_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc92_Pipeline_init_block_AB_p_ZL5buf11_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc92_Pipeline_init_block_AB_p_ZL5buf11_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc92_Pipeline_init_block_AB_p_ZL5buf11_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc92_Pipeline_init_block_AB_p_ZL5buf11_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc92_Pipeline_init_block_AB_p_ZL5buf11_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc92_Pipeline_init_block_AB_p_ZL5buf11_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc92_Pipeline_init_block_AB_p_ZL5buf11_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc92_Pipeline_init_block_AB_p_ZL5buf11_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_init_block_AB_proc92_Pipeline_init_block_AB_p_ZL5buf11_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_0_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_fifo_w48_d24_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_445_U(Bert_layer_fifo_w48_d23_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_446_U(Bert_layer_fifo_w48_d22_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_447_U(Bert_layer_fifo_w48_d21_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_448_U(Bert_layer_fifo_w48_d20_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_449_U(Bert_layer_fifo_w48_d19_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_450_U(Bert_layer_fifo_w48_d18_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_451_U(Bert_layer_fifo_w48_d17_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_452_U(Bert_layer_fifo_w48_d16_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_453_U(Bert_layer_fifo_w48_d15_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_454_U(Bert_layer_fifo_w48_d14_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_455_U(Bert_layer_fifo_w48_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_456_U(Bert_layer_fifo_w48_d23_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_457_U(Bert_layer_fifo_w48_d22_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_458_U(Bert_layer_fifo_w48_d21_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_459_U(Bert_layer_fifo_w48_d20_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_460_U(Bert_layer_fifo_w48_d19_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_461_U(Bert_layer_fifo_w48_d18_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_462_U(Bert_layer_fifo_w48_d17_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_463_U(Bert_layer_fifo_w48_d16_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_464_U(Bert_layer_fifo_w48_d15_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_465_U(Bert_layer_fifo_w48_d14_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_466_U(Bert_layer_fifo_w48_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_467_U(Bert_layer_fifo_w48_d12_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_468_U(Bert_layer_fifo_w48_d22_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_469_U(Bert_layer_fifo_w48_d21_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_470_U(Bert_layer_fifo_w48_d20_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_471_U(Bert_layer_fifo_w48_d19_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_472_U(Bert_layer_fifo_w48_d18_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_473_U(Bert_layer_fifo_w48_d17_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_474_U(Bert_layer_fifo_w48_d16_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_475_U(Bert_layer_fifo_w48_d15_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_476_U(Bert_layer_fifo_w48_d14_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_477_U(Bert_layer_fifo_w48_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_478_U(Bert_layer_fifo_w48_d12_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_479_U(Bert_layer_fifo_w48_d11_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_480_U(Bert_layer_fifo_w48_d21_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_481_U(Bert_layer_fifo_w48_d20_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_482_U(Bert_layer_fifo_w48_d19_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_483_U(Bert_layer_fifo_w48_d18_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_484_U(Bert_layer_fifo_w48_d17_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_485_U(Bert_layer_fifo_w48_d16_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_486_U(Bert_layer_fifo_w48_d15_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_487_U(Bert_layer_fifo_w48_d14_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_488_U(Bert_layer_fifo_w48_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_489_U(Bert_layer_fifo_w48_d12_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_490_U(Bert_layer_fifo_w48_d11_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_491_U(Bert_layer_fifo_w48_d10_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_492_U(Bert_layer_fifo_w48_d20_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_493_U(Bert_layer_fifo_w48_d19_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_494_U(Bert_layer_fifo_w48_d18_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_495_U(Bert_layer_fifo_w48_d17_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_496_U(Bert_layer_fifo_w48_d16_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_497_U(Bert_layer_fifo_w48_d15_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_498_U(Bert_layer_fifo_w48_d14_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_499_U(Bert_layer_fifo_w48_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_500_U(Bert_layer_fifo_w48_d12_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_501_U(Bert_layer_fifo_w48_d11_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_502_U(Bert_layer_fifo_w48_d10_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_503_U(Bert_layer_fifo_w48_d9_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_504_U(Bert_layer_fifo_w48_d19_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_505_U(Bert_layer_fifo_w48_d18_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_506_U(Bert_layer_fifo_w48_d17_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_507_U(Bert_layer_fifo_w48_d16_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_508_U(Bert_layer_fifo_w48_d15_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_509_U(Bert_layer_fifo_w48_d14_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_510_U(Bert_layer_fifo_w48_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_511_U(Bert_layer_fifo_w48_d12_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_512_U(Bert_layer_fifo_w48_d11_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_513_U(Bert_layer_fifo_w48_d10_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_514_U(Bert_layer_fifo_w48_d9_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_515_U(Bert_layer_fifo_w48_d8_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_516_U(Bert_layer_fifo_w48_d18_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_517_U(Bert_layer_fifo_w48_d17_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_518_U(Bert_layer_fifo_w48_d16_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_519_U(Bert_layer_fifo_w48_d15_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_520_U(Bert_layer_fifo_w48_d14_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_521_U(Bert_layer_fifo_w48_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_522_U(Bert_layer_fifo_w48_d12_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_523_U(Bert_layer_fifo_w48_d11_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_524_U(Bert_layer_fifo_w48_d10_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_525_U(Bert_layer_fifo_w48_d9_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_526_U(Bert_layer_fifo_w48_d8_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_527_U(Bert_layer_fifo_w48_d7_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_528_U(Bert_layer_fifo_w48_d17_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_529_U(Bert_layer_fifo_w48_d16_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_530_U(Bert_layer_fifo_w48_d15_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_531_U(Bert_layer_fifo_w48_d14_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_532_U(Bert_layer_fifo_w48_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_533_U(Bert_layer_fifo_w48_d12_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_534_U(Bert_layer_fifo_w48_d11_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_535_U(Bert_layer_fifo_w48_d10_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_536_U(Bert_layer_fifo_w48_d9_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_537_U(Bert_layer_fifo_w48_d8_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_538_U(Bert_layer_fifo_w48_d7_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_539_U(Bert_layer_fifo_w48_d6_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_540_U(Bert_layer_fifo_w48_d16_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_541_U(Bert_layer_fifo_w48_d15_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_542_U(Bert_layer_fifo_w48_d14_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_543_U(Bert_layer_fifo_w48_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_544_U(Bert_layer_fifo_w48_d12_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_545_U(Bert_layer_fifo_w48_d11_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_546_U(Bert_layer_fifo_w48_d10_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_547_U(Bert_layer_fifo_w48_d9_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_548_U(Bert_layer_fifo_w48_d8_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_549_U(Bert_layer_fifo_w48_d7_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_550_U(Bert_layer_fifo_w48_d6_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_551_U(Bert_layer_fifo_w48_d5_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_552_U(Bert_layer_fifo_w48_d15_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_553_U(Bert_layer_fifo_w48_d14_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_554_U(Bert_layer_fifo_w48_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_555_U(Bert_layer_fifo_w48_d12_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_556_U(Bert_layer_fifo_w48_d11_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_557_U(Bert_layer_fifo_w48_d10_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_558_U(Bert_layer_fifo_w48_d9_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_559_U(Bert_layer_fifo_w48_d8_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_560_U(Bert_layer_fifo_w48_d7_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_561_U(Bert_layer_fifo_w48_d6_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_562_U(Bert_layer_fifo_w48_d5_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_563_U(Bert_layer_fifo_w48_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_564_U(Bert_layer_fifo_w48_d14_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_565_U(Bert_layer_fifo_w48_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_566_U(Bert_layer_fifo_w48_d12_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_567_U(Bert_layer_fifo_w48_d11_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_568_U(Bert_layer_fifo_w48_d10_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_569_U(Bert_layer_fifo_w48_d9_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_570_U(Bert_layer_fifo_w48_d8_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_571_U(Bert_layer_fifo_w48_d7_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_572_U(Bert_layer_fifo_w48_d6_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_573_U(Bert_layer_fifo_w48_d5_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_574_U(Bert_layer_fifo_w48_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_575_U(Bert_layer_fifo_w48_d3_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_1_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_576_U(Bert_layer_fifo_w48_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_2_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_577_U(Bert_layer_fifo_w48_d12_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_3_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_578_U(Bert_layer_fifo_w48_d11_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_4_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_579_U(Bert_layer_fifo_w48_d10_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_5_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_580_U(Bert_layer_fifo_w48_d9_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_6_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_581_U(Bert_layer_fifo_w48_d8_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_7_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_582_U(Bert_layer_fifo_w48_d7_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_8_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_583_U(Bert_layer_fifo_w48_d6_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_9_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_584_U(Bert_layer_fifo_w48_d5_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_10_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_585_U(Bert_layer_fifo_w48_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_11_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_586_U(Bert_layer_fifo_w48_d3_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_12_U(Bert_layer_fifo_w8_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_587_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_445_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_446_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_447_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_448_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_449_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_450_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_451_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_452_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_453_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_454_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_455_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_456_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_457_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_458_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_459_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_460_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_461_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_462_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_463_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_464_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_465_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_466_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_467_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_468_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_469_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_470_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_471_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_472_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_473_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_474_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_475_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_476_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_477_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_478_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_479_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_480_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_481_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_482_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_483_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_484_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_485_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_486_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_487_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_488_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_489_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_490_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_491_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_492_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_493_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_494_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_495_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_496_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_497_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_498_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_499_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_500_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_501_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_502_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_503_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_504_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_505_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_506_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_507_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_508_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_509_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_510_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_511_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_512_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_513_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_514_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_515_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_516_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_517_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_518_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_519_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_520_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_521_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_522_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_523_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_524_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_525_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_526_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_527_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_528_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_529_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_530_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_531_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_532_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_533_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_534_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_535_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_536_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_537_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_538_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_539_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_540_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_541_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_542_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_543_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_544_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_545_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_546_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_547_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_548_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_549_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_550_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_551_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_552_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_553_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_554_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_555_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_556_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_557_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_558_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_559_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_560_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_561_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_562_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_563_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_564_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_565_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_566_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_567_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_568_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_569_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_570_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_571_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_572_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_573_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_574_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_575_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_576_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_577_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_578_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_579_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_580_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_581_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_582_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_583_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_584_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_585_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_586_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_587_load_loc_channel_U(Bert_layer_fifo_w48_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_698_1_U0_U(Bert_layer_start_for_PE_8_4_pack_698_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_699_1_U0_U(Bert_layer_start_for_PE_8_4_pack_699_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_700_1_U0_U(Bert_layer_start_for_PE_8_4_pack_700_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_701_1_U0_U(Bert_layer_start_for_PE_8_4_pack_701_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_702_1_U0_U(Bert_layer_start_for_PE_8_4_pack_702_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_703_1_U0_U(Bert_layer_start_for_PE_8_4_pack_703_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_704_1_U0_U(Bert_layer_start_for_PE_8_4_pack_704_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_705_1_U0_U(Bert_layer_start_for_PE_8_4_pack_705_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_706_1_U0_U(Bert_layer_start_for_PE_8_4_pack_706_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_707_1_U0_U(Bert_layer_start_for_PE_8_4_pack_707_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_708_1_U0_U(Bert_layer_start_for_PE_8_4_pack_708_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_709_1_U0_U(Bert_layer_start_for_PE_8_4_pack_709_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_710_1_U0_U(Bert_layer_start_for_PE_8_4_pack_710_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_722_1_U0_U(Bert_layer_start_for_PE_8_4_pack_722_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_734_1_U0_U(Bert_layer_start_for_PE_8_4_pack_734_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_746_1_U0_U(Bert_layer_start_for_PE_8_4_pack_746_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_758_1_U0_U(Bert_layer_start_for_PE_8_4_pack_758_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_770_1_U0_U(Bert_layer_start_for_PE_8_4_pack_770_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_782_1_U0_U(Bert_layer_start_for_PE_8_4_pack_782_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_794_1_U0_U(Bert_layer_start_for_PE_8_4_pack_794_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_806_1_U0_U(Bert_layer_start_for_PE_8_4_pack_806_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_818_1_U0_U(Bert_layer_start_for_PE_8_4_pack_818_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_830_1_U0_U(Bert_layer_start_for_PE_8_4_pack_830_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_711_1_U0_U(Bert_layer_start_for_PE_8_4_pack_711_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_712_1_U0_U(Bert_layer_start_for_PE_8_4_pack_712_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_713_1_U0_U(Bert_layer_start_for_PE_8_4_pack_713_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_714_1_U0_U(Bert_layer_start_for_PE_8_4_pack_714_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_715_1_U0_U(Bert_layer_start_for_PE_8_4_pack_715_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_716_1_U0_U(Bert_layer_start_for_PE_8_4_pack_716_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_717_1_U0_U(Bert_layer_start_for_PE_8_4_pack_717_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_718_1_U0_U(Bert_layer_start_for_PE_8_4_pack_718_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_719_1_U0_U(Bert_layer_start_for_PE_8_4_pack_719_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_720_1_U0_U(Bert_layer_start_for_PE_8_4_pack_720_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_721_1_U0_U(Bert_layer_start_for_PE_8_4_pack_721_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_3072_1_Loop_data_drain_AB_proc60_U0_U(Bert_layer_start_for_systolic_array_k_3072_1_Loop_data_drain_AB_proc60_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_724_1_U0_U(Bert_layer_start_for_PE_8_4_pack_724_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_725_1_U0_U(Bert_layer_start_for_PE_8_4_pack_725_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_726_1_U0_U(Bert_layer_start_for_PE_8_4_pack_726_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_727_1_U0_U(Bert_layer_start_for_PE_8_4_pack_727_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_728_1_U0_U(Bert_layer_start_for_PE_8_4_pack_728_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_729_1_U0_U(Bert_layer_start_for_PE_8_4_pack_729_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_730_1_U0_U(Bert_layer_start_for_PE_8_4_pack_730_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_731_1_U0_U(Bert_layer_start_for_PE_8_4_pack_731_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_732_1_U0_U(Bert_layer_start_for_PE_8_4_pack_732_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_733_1_U0_U(Bert_layer_start_for_PE_8_4_pack_733_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_723_1_U0_U(Bert_layer_start_for_PE_8_4_pack_723_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_737_1_U0_U(Bert_layer_start_for_PE_8_4_pack_737_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_738_1_U0_U(Bert_layer_start_for_PE_8_4_pack_738_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_739_1_U0_U(Bert_layer_start_for_PE_8_4_pack_739_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_740_1_U0_U(Bert_layer_start_for_PE_8_4_pack_740_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_741_1_U0_U(Bert_layer_start_for_PE_8_4_pack_741_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_742_1_U0_U(Bert_layer_start_for_PE_8_4_pack_742_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_743_1_U0_U(Bert_layer_start_for_PE_8_4_pack_743_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_744_1_U0_U(Bert_layer_start_for_PE_8_4_pack_744_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_745_1_U0_U(Bert_layer_start_for_PE_8_4_pack_745_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_735_1_U0_U(Bert_layer_start_for_PE_8_4_pack_735_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_736_1_U0_U(Bert_layer_start_for_PE_8_4_pack_736_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_750_1_U0_U(Bert_layer_start_for_PE_8_4_pack_750_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_751_1_U0_U(Bert_layer_start_for_PE_8_4_pack_751_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_752_1_U0_U(Bert_layer_start_for_PE_8_4_pack_752_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_753_1_U0_U(Bert_layer_start_for_PE_8_4_pack_753_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_754_1_U0_U(Bert_layer_start_for_PE_8_4_pack_754_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_755_1_U0_U(Bert_layer_start_for_PE_8_4_pack_755_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_756_1_U0_U(Bert_layer_start_for_PE_8_4_pack_756_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_757_1_U0_U(Bert_layer_start_for_PE_8_4_pack_757_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_747_1_U0_U(Bert_layer_start_for_PE_8_4_pack_747_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_748_1_U0_U(Bert_layer_start_for_PE_8_4_pack_748_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_749_1_U0_U(Bert_layer_start_for_PE_8_4_pack_749_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_763_1_U0_U(Bert_layer_start_for_PE_8_4_pack_763_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_764_1_U0_U(Bert_layer_start_for_PE_8_4_pack_764_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_765_1_U0_U(Bert_layer_start_for_PE_8_4_pack_765_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_766_1_U0_U(Bert_layer_start_for_PE_8_4_pack_766_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_767_1_U0_U(Bert_layer_start_for_PE_8_4_pack_767_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_768_1_U0_U(Bert_layer_start_for_PE_8_4_pack_768_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_769_1_U0_U(Bert_layer_start_for_PE_8_4_pack_769_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_759_1_U0_U(Bert_layer_start_for_PE_8_4_pack_759_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_760_1_U0_U(Bert_layer_start_for_PE_8_4_pack_760_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_761_1_U0_U(Bert_layer_start_for_PE_8_4_pack_761_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_762_1_U0_U(Bert_layer_start_for_PE_8_4_pack_762_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_776_1_U0_U(Bert_layer_start_for_PE_8_4_pack_776_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_777_1_U0_U(Bert_layer_start_for_PE_8_4_pack_777_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_778_1_U0_U(Bert_layer_start_for_PE_8_4_pack_778_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_779_1_U0_U(Bert_layer_start_for_PE_8_4_pack_779_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_780_1_U0_U(Bert_layer_start_for_PE_8_4_pack_780_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_781_1_U0_U(Bert_layer_start_for_PE_8_4_pack_781_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_771_1_U0_U(Bert_layer_start_for_PE_8_4_pack_771_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_772_1_U0_U(Bert_layer_start_for_PE_8_4_pack_772_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_773_1_U0_U(Bert_layer_start_for_PE_8_4_pack_773_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_774_1_U0_U(Bert_layer_start_for_PE_8_4_pack_774_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_775_1_U0_U(Bert_layer_start_for_PE_8_4_pack_775_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_789_1_U0_U(Bert_layer_start_for_PE_8_4_pack_789_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_790_1_U0_U(Bert_layer_start_for_PE_8_4_pack_790_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_791_1_U0_U(Bert_layer_start_for_PE_8_4_pack_791_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_792_1_U0_U(Bert_layer_start_for_PE_8_4_pack_792_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_793_1_U0_U(Bert_layer_start_for_PE_8_4_pack_793_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_783_1_U0_U(Bert_layer_start_for_PE_8_4_pack_783_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_784_1_U0_U(Bert_layer_start_for_PE_8_4_pack_784_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_785_1_U0_U(Bert_layer_start_for_PE_8_4_pack_785_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_786_1_U0_U(Bert_layer_start_for_PE_8_4_pack_786_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_787_1_U0_U(Bert_layer_start_for_PE_8_4_pack_787_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_788_1_U0_U(Bert_layer_start_for_PE_8_4_pack_788_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_802_1_U0_U(Bert_layer_start_for_PE_8_4_pack_802_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_803_1_U0_U(Bert_layer_start_for_PE_8_4_pack_803_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_804_1_U0_U(Bert_layer_start_for_PE_8_4_pack_804_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_805_1_U0_U(Bert_layer_start_for_PE_8_4_pack_805_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_795_1_U0_U(Bert_layer_start_for_PE_8_4_pack_795_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_796_1_U0_U(Bert_layer_start_for_PE_8_4_pack_796_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_797_1_U0_U(Bert_layer_start_for_PE_8_4_pack_797_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_798_1_U0_U(Bert_layer_start_for_PE_8_4_pack_798_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_799_1_U0_U(Bert_layer_start_for_PE_8_4_pack_799_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_800_1_U0_U(Bert_layer_start_for_PE_8_4_pack_800_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_801_1_U0_U(Bert_layer_start_for_PE_8_4_pack_801_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_815_1_U0_U(Bert_layer_start_for_PE_8_4_pack_815_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_816_1_U0_U(Bert_layer_start_for_PE_8_4_pack_816_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_817_1_U0_U(Bert_layer_start_for_PE_8_4_pack_817_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_807_1_U0_U(Bert_layer_start_for_PE_8_4_pack_807_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_808_1_U0_U(Bert_layer_start_for_PE_8_4_pack_808_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_809_1_U0_U(Bert_layer_start_for_PE_8_4_pack_809_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_810_1_U0_U(Bert_layer_start_for_PE_8_4_pack_810_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_811_1_U0_U(Bert_layer_start_for_PE_8_4_pack_811_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_812_1_U0_U(Bert_layer_start_for_PE_8_4_pack_812_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_813_1_U0_U(Bert_layer_start_for_PE_8_4_pack_813_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_814_1_U0_U(Bert_layer_start_for_PE_8_4_pack_814_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_828_1_U0_U(Bert_layer_start_for_PE_8_4_pack_828_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_829_1_U0_U(Bert_layer_start_for_PE_8_4_pack_829_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_819_1_U0_U(Bert_layer_start_for_PE_8_4_pack_819_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_820_1_U0_U(Bert_layer_start_for_PE_8_4_pack_820_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_821_1_U0_U(Bert_layer_start_for_PE_8_4_pack_821_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_822_1_U0_U(Bert_layer_start_for_PE_8_4_pack_822_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_823_1_U0_U(Bert_layer_start_for_PE_8_4_pack_823_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_824_1_U0_U(Bert_layer_start_for_PE_8_4_pack_824_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_825_1_U0_U(Bert_layer_start_for_PE_8_4_pack_825_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_826_1_U0_U(Bert_layer_start_for_PE_8_4_pack_826_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_827_1_U0_U(Bert_layer_start_for_PE_8_4_pack_827_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_841_1_U0_U(Bert_layer_start_for_PE_8_4_pack_841_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_831_1_U0_U(Bert_layer_start_for_PE_8_4_pack_831_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_832_1_U0_U(Bert_layer_start_for_PE_8_4_pack_832_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_833_1_U0_U(Bert_layer_start_for_PE_8_4_pack_833_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_834_1_U0_U(Bert_layer_start_for_PE_8_4_pack_834_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_835_1_U0_U(Bert_layer_start_for_PE_8_4_pack_835_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_836_1_U0_U(Bert_layer_start_for_PE_8_4_pack_836_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_837_1_U0_U(Bert_layer_start_for_PE_8_4_pack_837_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_838_1_U0_U(Bert_layer_start_for_PE_8_4_pack_838_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_839_1_U0_U(Bert_layer_start_for_PE_8_4_pack_839_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_4_pack_840_1_U0_U(Bert_layer_start_for_PE_8_4_pack_840_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_01_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_12_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_23_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_34_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_45_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_56_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_67_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_78_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_89_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_910_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_1011_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_1112_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_013_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_114_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_215_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_316_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_417_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_518_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_619_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_720_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_821_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_922_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_1023_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_1124_U(Bert_layer_fifo_w8_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c_U(Bert_layer_fifo_w5_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c1_U(Bert_layer_fifo_w5_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c2_U(Bert_layer_fifo_w5_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c3_U(Bert_layer_fifo_w5_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c4_U(Bert_layer_fifo_w5_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c5_U(Bert_layer_fifo_w5_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c6_U(Bert_layer_fifo_w5_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c7_U(Bert_layer_fifo_w5_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c8_U(Bert_layer_fifo_w5_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c9_U(Bert_layer_fifo_w5_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c10_U(Bert_layer_fifo_w5_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c11_U(Bert_layer_fifo_w5_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_025_U(Bert_layer_fifo_w48_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_126_U(Bert_layer_fifo_w48_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_227_U(Bert_layer_fifo_w48_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_328_U(Bert_layer_fifo_w48_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_429_U(Bert_layer_fifo_w48_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_530_U(Bert_layer_fifo_w48_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_631_U(Bert_layer_fifo_w48_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_732_U(Bert_layer_fifo_w48_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_833_U(Bert_layer_fifo_w48_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_934_U(Bert_layer_fifo_w48_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_1035_U(Bert_layer_fifo_w48_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_1136_U(Bert_layer_fifo_w48_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_3072_1_U0_U(Bert_layer_start_for_systolic_array_k_3072_1_U0)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_Linear_layer_ds2_Pipeline_l_scale_outp_i23_l_j22_buf28_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Linear_layer_ds2_acc_outp5_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_Bert_layer_Pipeline_l_j25_buf15_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_Bert_layer_Pipeline_l_j25_buf16_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf1_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf1_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf1_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf1_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf1_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf1_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf1_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf1_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf1_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf1_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf1_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf1_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_buf2_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_buf18_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf3_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf3_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf3_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf3_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf3_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf3_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf3_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf3_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf3_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf3_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf3_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf3_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_buf4_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_buf19_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf5_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf5_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf5_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf5_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf5_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf5_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf5_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf5_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf5_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf5_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf5_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_p_ZL4buf5_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_buf6_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_buf20_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_mean1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_buf0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v447_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v448_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v452_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v456_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v457_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1235.45 seconds. CPU system time: 33.91 seconds. Elapsed time: 1403.68 seconds; current allocated memory: 14.704 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 134.07 seconds. CPU system time: 1.17 seconds. Elapsed time: 142.72 seconds; current allocated memory: 14.829 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Bert_layer.
INFO: [VLOG 209-307] Generating Verilog RTL for Bert_layer.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 404.86 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4079.35 seconds. CPU system time: 122.09 seconds. Elapsed time: 4579.39 seconds; current allocated memory: 14.446 GB.
INFO: [HLS 200-112] Total CPU user time: 4087.63 seconds. Total CPU system time: 125.77 seconds. Total elapsed time: 4617.72 seconds; peak allocated memory: 14.891 GB.
INFO: [Common 17-206] Exiting vitis_hls at Sat Sep  9 05:13:09 2023...
