#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Mon Nov  4 10:30:55 2024
# Process ID: 1116
# Current directory: C:/Projects/ERN24004/Projects/PMOD_AD1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23852 C:\Projects\ERN24004\Projects\PMOD_AD1\PMOD_AD1.xpr
# Log file: C:/Projects/ERN24004/Projects/PMOD_AD1/vivado.log
# Journal file: C:/Projects/ERN24004/Projects/PMOD_AD1\vivado.jou
# Running On        :DonGun
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700K
# CPU Frequency     :3418 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :34124 MB
# Swap memory       :2147 MB
# Total Virtual     :36272 MB
# Available Virtual :15816 MB
#-----------------------------------------------------------
start_gui
open_project C:/Projects/ERN24004/Projects/PMOD_AD1/PMOD_AD1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ERN24004/digilent/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1817.832 ; gain = 562.008
update_compile_order -fileset sources_1
open_bd_design {C:/Projects/ERN24004/Projects/PMOD_AD1/PMOD_AD1.srcs/sources_1/bd/pmod_ad1/pmod_ad1.bd}
Reading block design file <C:/Projects/ERN24004/Projects/PMOD_AD1/PMOD_AD1.srcs/sources_1/bd/pmod_ad1/pmod_ad1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- digilentinc.com:IP:PmodAD1:1.0 - PmodAD1_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <pmod_ad1> from block design file <C:/Projects/ERN24004/Projects/PMOD_AD1/PMOD_AD1.srcs/sources_1/bd/pmod_ad1/pmod_ad1.bd>
save_project_as PMOD_AD1_DMA_Write C:/Projects/ERN24004/Projects/PMOD_AD1_DMA_Write -force
file mkdir C:/Projects/ERN24004/Projects/PMOD_AD1_DMA_Write/PMOD_AD1_DMA_Write.srcs/sources_1/new
close [ open C:/Projects/ERN24004/Projects/PMOD_AD1_DMA_Write/PMOD_AD1_DMA_Write.srcs/sources_1/new/custom_adc_dma.v w ]
add_files C:/Projects/ERN24004/Projects/PMOD_AD1_DMA_Write/PMOD_AD1_DMA_Write.srcs/sources_1/new/custom_adc_dma.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference custom_adc_dma custom_adc_dma_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
WARNING: [IP_Flow 19-11770] Clock interface 'S_AXI_ACLK' has no FREQ_HZ parameter.
delete_bd_objs [get_bd_cells custom_adc_dma_0]
ipx::edit_ip_in_project -upgrade true -name PmodAD1_v1_0_project -directory C:/Projects/ERN24004/Projects/PMOD_AD1_DMA_Write/PMOD_AD1_DMA_Write.tmp/PmodAD1_v1_0_project c:/Projects/ERN24004/digilent/vivado-library-master/vivado-library-master/ip/Pmods/PmodAD1_v1_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/projects/ern24004/projects/pmod_ad1_dma_write/pmod_ad1_dma_write.tmp/pmodad1_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ERN24004/digilent/vivado-library-master'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [IP_Flow 19-3664] IP 'pmod_bridge_0' generated file not found 'c:/Projects/ERN24004/digilent/vivado-library-master/vivado-library-master/ip/Pmods/PmodAD1_v1_0/src/pmod_bridge_0/pmod_bridge_0.vho'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pmod_bridge_0' generated file not found 'c:/Projects/ERN24004/digilent/vivado-library-master/vivado-library-master/ip/Pmods/PmodAD1_v1_0/src/pmod_bridge_0/pmod_bridge_0.veo'. Please regenerate to continue.
update_compile_order -fileset sources_1
close_project
export_ip_user_files -of_objects  [get_files C:/Projects/ERN24004/Projects/PMOD_AD1_DMA_Write/PMOD_AD1_DMA_Write.srcs/sources_1/new/custom_adc_dma.v] -no_script -reset -force -quiet
remove_files  C:/Projects/ERN24004/Projects/PMOD_AD1_DMA_Write/PMOD_AD1_DMA_Write.srcs/sources_1/new/custom_adc_dma.v
file delete -force C:/Projects/ERN24004/Projects/PMOD_AD1_DMA_Write/PMOD_AD1_DMA_Write.srcs/sources_1/new/custom_adc_dma.v
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:\Projects\ERN24004\Projects\PMOD_AD1_DMA_Write\PMOD_AD1_DMA_Write.srcs\sources_1\bd\pmod_ad1\pmod_ad1.bd> 
Wrote  : <C:/Projects/ERN24004/Projects/PMOD_AD1_DMA_Write/PMOD_AD1_DMA_Write.srcs/sources_1/bd/pmod_ad1/ui/bd_115dc201.ui> 
close_bd_design [get_bd_designs pmod_ad1]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ERN24004/digilent/vivado-library-master'.
open_bd_design {C:/Projects/ERN24004/Projects/PMOD_AD1_DMA_Write/PMOD_AD1_DMA_Write.srcs/sources_1/bd/pmod_ad1/pmod_ad1.bd}
Reading block design file <C:/Projects/ERN24004/Projects/PMOD_AD1_DMA_Write/PMOD_AD1_DMA_Write.srcs/sources_1/bd/pmod_ad1/pmod_ad1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- digilentinc.com:IP:PmodAD1:1.0 - PmodAD1_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <pmod_ad1> from block design file <C:/Projects/ERN24004/Projects/PMOD_AD1_DMA_Write/PMOD_AD1_DMA_Write.srcs/sources_1/bd/pmod_ad1/pmod_ad1.bd>
close [ open C:/Projects/ERN24004/Projects/PMOD_AD1_DMA_Write/PMOD_AD1_DMA_Write.srcs/sources_1/new/custom_adc_axi.v w ]
add_files C:/Projects/ERN24004/Projects/PMOD_AD1_DMA_Write/PMOD_AD1_DMA_Write.srcs/sources_1/new/custom_adc_axi.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference custom_adc_axi custom_adc_axi_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
WARNING: [IP_Flow 19-11770] Clock interface 'S_AXI_ACLK' has no FREQ_HZ parameter.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/custom_adc_axi_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins custom_adc_axi_0/S_AXI]
WARNING: [BD 41-1627] Requested range of <4G> for slave segments </custom_adc_axi_0/S_AXI/reg0> exceeds the range of the largest address space in assignment request </processing_system7_0/Data>. Shrinking the initial requested range to <1G>
Slave segment '/custom_adc_axi_0/S_AXI/reg0' is being assigned into address space '/processing_system7_0/Data' at <0x6000_0000 [ 512M ]>.
save_bd_design
Wrote  : <C:\Projects\ERN24004\Projects\PMOD_AD1_DMA_Write\PMOD_AD1_DMA_Write.srcs\sources_1\bd\pmod_ad1\pmod_ad1.bd> 
Wrote  : <C:/Projects/ERN24004/Projects/PMOD_AD1_DMA_Write/PMOD_AD1_DMA_Write.srcs/sources_1/bd/pmod_ad1/ui/bd_115dc201.ui> 
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Projects/ERN24004/Projects/PMOD_AD1_DMA_Write/PMOD_AD1_DMA_Write.runs/synth_1/pmod_ad1_wrapper.dcp to C:/Projects/ERN24004/Projects/PMOD_AD1_DMA_Write/PMOD_AD1_DMA_Write.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 4
Wrote  : <C:\Projects\ERN24004\Projects\PMOD_AD1_DMA_Write\PMOD_AD1_DMA_Write.srcs\sources_1\bd\pmod_ad1\pmod_ad1.bd> 
Verilog Output written to : c:/Projects/ERN24004/Projects/PMOD_AD1_DMA_Write/PMOD_AD1_DMA_Write.gen/sources_1/bd/pmod_ad1/synth/pmod_ad1.v
Verilog Output written to : c:/Projects/ERN24004/Projects/PMOD_AD1_DMA_Write/PMOD_AD1_DMA_Write.gen/sources_1/bd/pmod_ad1/sim/pmod_ad1.v
Verilog Output written to : c:/Projects/ERN24004/Projects/PMOD_AD1_DMA_Write/PMOD_AD1_DMA_Write.gen/sources_1/bd/pmod_ad1/hdl/pmod_ad1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block custom_adc_axi_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/ERN24004/Projects/PMOD_AD1_DMA_Write/PMOD_AD1_DMA_Write.gen/sources_1/bd/pmod_ad1/ip/pmod_ad1_auto_pc_0/pmod_ad1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Projects/ERN24004/Projects/PMOD_AD1_DMA_Write/PMOD_AD1_DMA_Write.gen/sources_1/bd/pmod_ad1/hw_handoff/pmod_ad1.hwh
Generated Hardware Definition File c:/Projects/ERN24004/Projects/PMOD_AD1_DMA_Write/PMOD_AD1_DMA_Write.gen/sources_1/bd/pmod_ad1/synth/pmod_ad1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP pmod_ad1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP pmod_ad1_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: pmod_ad1_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: pmod_ad1_xbar_0
[Mon Nov  4 10:52:56 2024] Launched pmod_ad1_xbar_0_synth_1, pmod_ad1_auto_pc_0_synth_1, pmod_ad1_custom_adc_axi_0_0_synth_1, synth_1...
Run output will be captured here:
pmod_ad1_xbar_0_synth_1: C:/Projects/ERN24004/Projects/PMOD_AD1_DMA_Write/PMOD_AD1_DMA_Write.runs/pmod_ad1_xbar_0_synth_1/runme.log
pmod_ad1_auto_pc_0_synth_1: C:/Projects/ERN24004/Projects/PMOD_AD1_DMA_Write/PMOD_AD1_DMA_Write.runs/pmod_ad1_auto_pc_0_synth_1/runme.log
pmod_ad1_custom_adc_axi_0_0_synth_1: C:/Projects/ERN24004/Projects/PMOD_AD1_DMA_Write/PMOD_AD1_DMA_Write.runs/pmod_ad1_custom_adc_axi_0_0_synth_1/runme.log
synth_1: C:/Projects/ERN24004/Projects/PMOD_AD1_DMA_Write/PMOD_AD1_DMA_Write.runs/synth_1/runme.log
[Mon Nov  4 10:52:56 2024] Launched impl_1...
Run output will be captured here: C:/Projects/ERN24004/Projects/PMOD_AD1_DMA_Write/PMOD_AD1_DMA_Write.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2311.434 ; gain = 248.613
open_bd_design {C:/Projects/ERN24004/Projects/PMOD_AD1_DMA_Write/PMOD_AD1_DMA_Write.srcs/sources_1/bd/pmod_ad1/pmod_ad1.bd}
set_property location {3 963 122} [get_bd_cells PmodAD1_0]
write_bd_tcl -force C:/Projects/ERN24004/Projects/PMOD_AD1_DMA_Write/pynq/pmod_ad1.tcl
WARNING: [BD 41-2937] The design that will be created by this Tcl script contains the following user IPs:
/PmodAD1_0
Please add the following user repository(s):
c:/Projects/ERN24004/digilent/vivado-library-master
before sourcing this Tcl script or use write_project_tcl.
WARNING: [BD 41-2925] The design that will be created by this Tcl script contains the following module references: custom_adc_axi.
Please add the sources of those modules before sourcing this Tcl script or use write_project_tcl.
INFO: [BD 5-148] Tcl file written out <C:/Projects/ERN24004/Projects/PMOD_AD1_DMA_Write/pynq/pmod_ad1.tcl>.

file copy -force C:/Projects/ERN24004/Projects/PMOD_AD1_DMA_Write/PMOD_AD1_DMA_Write.runs/impl_1/pmod_ad1_wrapper.bit C:/Projects/ERN24004/Projects/PMOD_AD1_DMA_Write/pynq/pmod_ad1.bit
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov  4 11:57:05 2024...
