{"vcs1":{"timestamp_begin":1732444246.953323984, "rt":2.77, "ut":1.32, "st":0.31}}
{"vcselab":{"timestamp_begin":1732444249.804637044, "rt":0.91, "ut":0.28, "st":0.15}}
{"link":{"timestamp_begin":1732444250.792215686, "rt":0.40, "ut":0.11, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732444246.296982264}
{"VCS_COMP_START_TIME": 1732444246.296982264}
{"VCS_COMP_END_TIME": 1732444281.481924111}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 343756}}
{"stitch_vcselab": {"peak_mem": 231560}}
