$date
	Sat Mar 20 18:12:12 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench2 $end
$var wire 8 ! count [7:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module c1 $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 8 $ count [0:7] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
0#
0"
b0 !
$end
#1
1"
#2
0"
#3
1"
#4
b1 !
b1 $
0"
1#
#5
1"
#6
b10 !
b10 $
0"
#7
1"
#8
b11 !
b11 $
0"
#9
1"
#10
b100 !
b100 $
0"
#11
1"
#12
b101 !
b101 $
0"
#13
1"
#14
b110 !
b110 $
0"
#15
1"
#16
b111 !
b111 $
0"
#17
1"
#18
b1000 !
b1000 $
0"
#19
1"
#20
b1001 !
b1001 $
0"
#21
1"
#22
b1010 !
b1010 $
0"
#23
1"
#24
b0 !
b0 $
0"
0#
#25
1"
#26
0"
#27
1"
#28
0"
#29
1"
#30
0"
#31
1"
#32
0"
#33
1"
#34
0"
#35
1"
#36
0"
#37
1"
#38
0"
#39
1"
#40
0"
#41
1"
#42
0"
#43
1"
#44
0"
#45
1"
#46
0"
#47
1"
#48
0"
#49
1"
#50
0"
#51
1"
#52
0"
#53
1"
#54
b1 !
b1 $
0"
1#
#55
1"
#56
b10 !
b10 $
0"
#57
1"
#58
b11 !
b11 $
0"
#59
1"
#60
b100 !
b100 $
0"
#61
1"
#62
b101 !
b101 $
0"
#63
1"
#64
b110 !
b110 $
0"
