#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000278ae80 .scope module, "tb_microprocessor" "tb_microprocessor" 2 23;
 .timescale 0 0;
v00000000027f7160_0 .var "clk", 0 0;
v00000000027f7020_0 .var "dump_all", 0 0;
v00000000027f7660_0 .var "hold", 0 0;
v00000000027f6bc0_0 .var "reset", 0 0;
v00000000027f7840_0 .net "wr_data", 31 0, L_00000000028508d0;  1 drivers
v00000000027f7e80_0 .net "wr_data_address", 31 0, L_0000000002771320;  1 drivers
v00000000027f7ac0_0 .net "wr_instruction", 31 0, v00000000027f70c0_0;  1 drivers
v00000000027f6080_0 .net "wr_mem_end", 0 0, L_00000000027f6ee0;  1 drivers
v00000000027f7a20_0 .net "wr_mem_read", 0 0, v00000000027f29c0_0;  1 drivers
v00000000027f7c00_0 .net "wr_mem_write", 0 0, v00000000027f2060_0;  1 drivers
v00000000027f7700_0 .net "wr_pc", 31 0, v00000000027f4750_0;  1 drivers
v00000000027f6440_0 .net "wr_write_data", 31 0, L_0000000002771d30;  1 drivers
E_0000000002780640 .event edge, v00000000027f64e0_0;
L_00000000027f7340 .part v00000000027f4750_0, 2, 30;
S_000000000278da10 .scope module, "data_mem" "data_memory" 2 62, 3 2 0, S_000000000278ae80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "mem_access_addr"
    .port_info 2 /INPUT 32 "mem_write_data"
    .port_info 3 /INPUT 1 "mem_write_en"
    .port_info 4 /INPUT 1 "mem_read_en"
    .port_info 5 /OUTPUT 32 "mem_read_data"
L_00000000027f84c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000000027712b0 .functor XNOR 1, v00000000027f29c0_0, L_00000000027f84c8, C4<0>, C4<0>;
v0000000002786880_0 .net/2u *"_s0", 0 0, L_00000000027f84c8;  1 drivers
v0000000002785ac0_0 .net *"_s2", 0 0, L_00000000027712b0;  1 drivers
v0000000002786ba0_0 .net *"_s4", 31 0, L_0000000002850150;  1 drivers
L_00000000027f8510 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000027858e0_0 .net/2u *"_s6", 31 0, L_00000000027f8510;  1 drivers
v0000000002786c40_0 .net "clk", 0 0, v00000000027f7160_0;  1 drivers
v0000000002786380_0 .var/i "i", 31 0;
v0000000002785520_0 .net "mem_access_addr", 31 0, L_0000000002771320;  alias, 1 drivers
v0000000002786f60_0 .net "mem_read_data", 31 0, L_00000000028508d0;  alias, 1 drivers
v0000000002787000_0 .net "mem_read_en", 0 0, v00000000027f29c0_0;  alias, 1 drivers
v00000000027870a0_0 .net "mem_write_data", 31 0, L_0000000002771d30;  alias, 1 drivers
v00000000027855c0_0 .net "mem_write_en", 0 0, v00000000027f2060_0;  alias, 1 drivers
v0000000002785660_0 .var/i "memory_file", 31 0;
v0000000002785980 .array "ram", 250 0, 31 0;
E_0000000002780900 .event posedge, v0000000002786c40_0;
L_0000000002850150 .array/port v0000000002785980, L_0000000002771320;
L_00000000028508d0 .functor MUXZ 32, L_00000000027f8510, L_0000000002850150, L_00000000027712b0, C4<>;
S_000000000278e1a0 .scope module, "dut" "mod_mips_processor" 2 43, 4 19 0, S_000000000278ae80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction"
    .port_info 1 /INPUT 32 "data"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "hold"
    .port_info 5 /INPUT 1 "dump_all"
    .port_info 6 /OUTPUT 32 "rg_pc"
    .port_info 7 /OUTPUT 32 "data_address"
    .port_info 8 /OUTPUT 32 "write_data"
    .port_info 9 /OUTPUT 1 "mem_read"
    .port_info 10 /OUTPUT 1 "mem_write"
L_0000000002771320 .functor BUFZ 32, L_0000000002771390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000002771d30 .functor BUFZ 32, v00000000027f4a70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000027f8360 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000027f5290_0 .net/2u *"_s12", 31 0, L_00000000027f8360;  1 drivers
v00000000027f4110_0 .net *"_s19", 3 0, L_0000000002851910;  1 drivers
v00000000027f41b0_0 .net *"_s23", 25 0, L_00000000028512d0;  1 drivers
L_00000000027f83a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000027f5470_0 .net/2s *"_s27", 1 0, L_00000000027f83a8;  1 drivers
v00000000027f5ab0_0 .net *"_s32", 14 0, L_0000000002851f50;  1 drivers
v00000000027f5a10_0 .net *"_s37", 0 0, L_0000000002850510;  1 drivers
L_00000000027f83f0 .functor BUFT 1, C4<11111111111111111>, C4<0>, C4<0>, C4<0>;
v00000000027f5510_0 .net/2u *"_s38", 16 0, L_00000000027f83f0;  1 drivers
L_00000000027f8438 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000027f46b0_0 .net/2u *"_s40", 16 0, L_00000000027f8438;  1 drivers
v00000000027f49d0_0 .net *"_s42", 16 0, L_0000000002851c30;  1 drivers
v00000000027f55b0_0 .net *"_s47", 29 0, L_0000000002850470;  1 drivers
L_00000000027f8480 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000027f4610_0 .net/2s *"_s51", 1 0, L_00000000027f8480;  1 drivers
v00000000027f4250_0 .net "clk", 0 0, v00000000027f7160_0;  alias, 1 drivers
v00000000027f4e30_0 .net "data", 31 0, L_00000000028508d0;  alias, 1 drivers
v00000000027f5c90_0 .net "data_address", 31 0, L_0000000002771320;  alias, 1 drivers
v00000000027f4cf0_0 .net "dump_all", 0 0, v00000000027f7020_0;  1 drivers
v00000000027f5d30_0 .net "hold", 0 0, v00000000027f7660_0;  1 drivers
v00000000027f56f0_0 .net "instruction", 31 0, v00000000027f70c0_0;  alias, 1 drivers
v00000000027f5b50_0 .net "mem_read", 0 0, v00000000027f29c0_0;  alias, 1 drivers
v00000000027f5dd0_0 .net "mem_write", 0 0, v00000000027f2060_0;  alias, 1 drivers
v00000000027f4ed0_0 .net "reset", 0 0, v00000000027f6bc0_0;  1 drivers
v00000000027f4750_0 .var "rg_pc", 31 0;
v00000000027f5650_0 .net "wr_alu_b", 31 0, L_0000000002851af0;  1 drivers
v00000000027f5790_0 .net "wr_alu_data", 31 0, L_0000000002771390;  1 drivers
v00000000027f4f70_0 .net "wr_alu_op", 2 0, v00000000027f3f00_0;  1 drivers
v00000000027f5e70_0 .net "wr_alu_src", 0 0, v00000000027f3a00_0;  1 drivers
v00000000027f42f0_0 .net "wr_alu_zero", 0 0, L_00000000027f66c0;  1 drivers
v00000000027f5f10_0 .net "wr_branch", 0 0, v00000000027f3460_0;  1 drivers
v00000000027f4390_0 .net "wr_branch_address", 31 0, L_00000000028505b0;  1 drivers
v00000000027f47f0_0 .net "wr_carry_flag", 0 0, L_00000000027f6f80;  1 drivers
v00000000027f4430_0 .net "wr_jump", 0 0, v00000000027f2d80_0;  1 drivers
v00000000027f5010_0 .net "wr_jump_address", 31 0, L_0000000002851b90;  1 drivers
v00000000027f50b0_0 .net "wr_mem_to_reg", 0 0, v00000000027f31e0_0;  1 drivers
v00000000027f5150_0 .net "wr_next_pc", 31 0, v00000000027f2f60_0;  1 drivers
v00000000027f51f0_0 .net "wr_pc_plus_4", 31 0, L_00000000028514b0;  1 drivers
v00000000027f61c0_0 .net "wr_read_data_1", 31 0, v00000000027f4570_0;  1 drivers
v00000000027f63a0_0 .net "wr_read_data_2", 31 0, v00000000027f4a70_0;  1 drivers
v00000000027f7f20_0 .net "wr_reg_dst", 0 0, v00000000027f3500_0;  1 drivers
v00000000027f6a80_0 .net "wr_rgf_write", 0 0, v00000000027f3000_0;  1 drivers
v00000000027f78e0_0 .net "wr_se_ins_15_0", 31 0, L_00000000028506f0;  1 drivers
v00000000027f7b60_0 .net "wr_se_sh2_ins_15_0", 31 0, L_0000000002851d70;  1 drivers
v00000000027f7980_0 .net "wr_write_address", 4 0, L_00000000027f6800;  1 drivers
v00000000027f68a0_0 .net "wr_write_data", 31 0, L_00000000028500b0;  1 drivers
v00000000027f7520_0 .net "write_data", 31 0, L_0000000002771d30;  alias, 1 drivers
L_00000000027f7ca0 .part v00000000027f70c0_0, 26, 6;
L_00000000027f6c60 .part v00000000027f70c0_0, 0, 6;
L_00000000027f6120 .part v00000000027f70c0_0, 21, 5;
L_00000000027f6760 .part v00000000027f70c0_0, 16, 5;
L_00000000027f6da0 .part v00000000027f70c0_0, 16, 5;
L_00000000027f6e40 .part v00000000027f70c0_0, 11, 5;
L_00000000028514b0 .arith/sum 32, v00000000027f4750_0, L_00000000027f8360;
L_0000000002851910 .part L_00000000028514b0, 28, 4;
L_00000000028512d0 .part v00000000027f70c0_0, 0, 26;
L_0000000002851b90 .concat8 [ 2 26 4 0], L_00000000027f83a8, L_00000000028512d0, L_0000000002851910;
L_0000000002851f50 .part v00000000027f70c0_0, 0, 15;
L_00000000028506f0 .concat8 [ 15 17 0 0], L_0000000002851f50, L_0000000002851c30;
L_0000000002850510 .part v00000000027f70c0_0, 15, 1;
L_0000000002851c30 .functor MUXZ 17, L_00000000027f8438, L_00000000027f83f0, L_0000000002850510, C4<>;
L_0000000002850470 .part L_00000000028506f0, 0, 30;
L_0000000002851d70 .concat8 [ 2 30 0 0], L_00000000027f8480, L_0000000002850470;
L_00000000028505b0 .arith/sum 32, L_00000000028514b0, L_0000000002851d70;
S_0000000002754c70 .scope module, "alu_b_mux" "mod_alu_b_mux" 4 135, 5 8 0, S_000000000278e1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs2_data"
    .port_info 1 /INPUT 32 "immediate"
    .port_info 2 /INPUT 1 "alu_src"
    .port_info 3 /OUTPUT 32 "alu_b"
v0000000002785b60_0 .net "alu_b", 31 0, L_0000000002851af0;  alias, 1 drivers
v0000000002785de0_0 .net "alu_src", 0 0, v00000000027f3a00_0;  alias, 1 drivers
v0000000002785f20_0 .net "immediate", 31 0, L_00000000028506f0;  alias, 1 drivers
v0000000002786060_0 .net "rs2_data", 31 0, v00000000027f4a70_0;  alias, 1 drivers
L_0000000002851af0 .functor MUXZ 32, v00000000027f4a70_0, L_00000000028506f0, v00000000027f3a00_0, C4<>;
S_0000000002754df0 .scope module, "alu_unit" "alu_unit" 4 92, 6 1 0, S_000000000278e1a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "alu_out"
    .port_info 1 /OUTPUT 1 "carry_out"
    .port_info 2 /OUTPUT 1 "zero_flag"
    .port_info 3 /INPUT 3 "alu_op"
    .port_info 4 /INPUT 32 "A"
    .port_info 5 /INPUT 32 "B"
L_00000000027f81b0 .functor BUFT 1, C4<011111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
L_0000000002771e80 .functor XOR 33, L_00000000027f69e0, L_00000000027f81b0, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>;
L_0000000002771390 .functor BUFZ 32, v00000000027f3dc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000027f2600_0 .net "A", 31 0, v00000000027f4570_0;  alias, 1 drivers
v00000000027f21a0_0 .net "B", 31 0, L_0000000002851af0;  alias, 1 drivers
v00000000027f2a60_0 .net *"_s1", 0 0, L_00000000027f73e0;  1 drivers
v00000000027f2ba0_0 .net *"_s10", 32 0, L_00000000027f6940;  1 drivers
L_00000000027f81f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000027f3960_0 .net *"_s13", 0 0, L_00000000027f81f8;  1 drivers
v00000000027f22e0_0 .net *"_s16", 32 0, L_00000000027f7480;  1 drivers
L_00000000027f8240 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000027f26a0_0 .net *"_s19", 0 0, L_00000000027f8240;  1 drivers
v00000000027f2380_0 .net *"_s2", 32 0, L_00000000027f69e0;  1 drivers
L_00000000027f8288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000027f2420_0 .net/2u *"_s24", 31 0, L_00000000027f8288;  1 drivers
v00000000027f2b00_0 .net *"_s26", 0 0, L_00000000027f7d40;  1 drivers
L_00000000027f82d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000027f2740_0 .net/2u *"_s28", 0 0, L_00000000027f82d0;  1 drivers
L_00000000027f8318 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000027f2560_0 .net/2u *"_s30", 0 0, L_00000000027f8318;  1 drivers
L_00000000027f8168 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000027f3320_0 .net *"_s5", 0 0, L_00000000027f8168;  1 drivers
v00000000027f30a0_0 .net/2u *"_s6", 32 0, L_00000000027f81b0;  1 drivers
v00000000027f38c0_0 .net *"_s8", 32 0, L_0000000002771e80;  1 drivers
v00000000027f3d20_0 .net "alu_op", 2 0, v00000000027f3f00_0;  alias, 1 drivers
v00000000027f24c0_0 .net "alu_out", 31 0, L_0000000002771390;  alias, 1 drivers
v00000000027f3dc0_0 .var "alu_result", 31 0;
v00000000027f27e0_0 .net "carry_out", 0 0, L_00000000027f6f80;  alias, 1 drivers
v00000000027f2100_0 .net "temp", 32 0, L_00000000027f6620;  1 drivers
v00000000027f3140_0 .net "temp_b", 32 0, L_00000000027f6d00;  1 drivers
v00000000027f2880_0 .net "zero_flag", 0 0, L_00000000027f66c0;  alias, 1 drivers
E_0000000002780700 .event edge, v00000000027f3d20_0, v00000000027f2100_0, v00000000027f2600_0, v0000000002785b60_0;
L_00000000027f73e0 .part v00000000027f3f00_0, 2, 1;
L_00000000027f69e0 .concat [ 32 1 0 0], L_0000000002851af0, L_00000000027f8168;
L_00000000027f6940 .concat [ 32 1 0 0], L_0000000002851af0, L_00000000027f81f8;
L_00000000027f6d00 .functor MUXZ 33, L_00000000027f6940, L_0000000002771e80, L_00000000027f73e0, C4<>;
L_00000000027f7480 .concat [ 32 1 0 0], v00000000027f4570_0, L_00000000027f8240;
L_00000000027f6620 .arith/sum 33, L_00000000027f7480, L_00000000027f6d00;
L_00000000027f6f80 .part L_00000000027f6620, 32, 1;
L_00000000027f7d40 .cmp/eq 32, v00000000027f3dc0_0, L_00000000027f8288;
L_00000000027f66c0 .functor MUXZ 1, L_00000000027f8318, L_00000000027f82d0, L_00000000027f7d40, C4<>;
S_0000000002738670 .scope module, "control_unit" "mod_control_unit" 4 75, 7 3 0, S_000000000278e1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /INPUT 1 "carry_flag"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "jump"
    .port_info 5 /OUTPUT 1 "branch"
    .port_info 6 /OUTPUT 1 "mem_read"
    .port_info 7 /OUTPUT 1 "mem_to_reg"
    .port_info 8 /OUTPUT 3 "alu_op"
    .port_info 9 /OUTPUT 1 "mem_write"
    .port_info 10 /OUTPUT 1 "alu_src"
    .port_info 11 /OUTPUT 1 "reg_write"
v00000000027f3f00_0 .var "alu_op", 2 0;
v00000000027f3a00_0 .var "alu_src", 0 0;
v00000000027f3460_0 .var "branch", 0 0;
v00000000027f3e60_0 .net "carry_flag", 0 0, L_00000000027f6f80;  alias, 1 drivers
v00000000027f2920_0 .net "funct", 5 0, L_00000000027f6c60;  1 drivers
v00000000027f2d80_0 .var "jump", 0 0;
v00000000027f29c0_0 .var "mem_read", 0 0;
v00000000027f31e0_0 .var "mem_to_reg", 0 0;
v00000000027f2060_0 .var "mem_write", 0 0;
v00000000027f2c40_0 .net "opcode", 5 0, L_00000000027f7ca0;  1 drivers
v00000000027f3500_0 .var "reg_dst", 0 0;
v00000000027f3000_0 .var "reg_write", 0 0;
E_0000000002780680 .event edge, v00000000027f2c40_0, v00000000027f2920_0, v00000000027f27e0_0;
S_00000000027387f0 .scope module, "pc_mux" "mod_pc_mux" 4 145, 8 9 0, S_000000000278e1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch"
    .port_info 1 /INPUT 1 "jump"
    .port_info 2 /INPUT 1 "alu_zero"
    .port_info 3 /INPUT 32 "pc_plus_4"
    .port_info 4 /INPUT 32 "jump_address"
    .port_info 5 /INPUT 32 "branch_address"
    .port_info 6 /OUTPUT 32 "next_pc"
L_0000000002771470 .functor AND 1, L_00000000027f66c0, v00000000027f3460_0, C4<1>, C4<1>;
v00000000027f2ce0_0 .net "alu_zero", 0 0, L_00000000027f66c0;  alias, 1 drivers
v00000000027f2e20_0 .net "branch", 0 0, v00000000027f3460_0;  alias, 1 drivers
v00000000027f3c80_0 .net "branch_address", 31 0, L_00000000028505b0;  alias, 1 drivers
v00000000027f2ec0_0 .net "jump", 0 0, v00000000027f2d80_0;  alias, 1 drivers
v00000000027f2240_0 .net "jump_address", 31 0, L_0000000002851b90;  alias, 1 drivers
v00000000027f2f60_0 .var "next_pc", 31 0;
v00000000027f3aa0_0 .net "pc_plus_4", 31 0, L_00000000028514b0;  alias, 1 drivers
v00000000027f3280_0 .net "wr_and_brch_aluz", 0 0, L_0000000002771470;  1 drivers
v00000000027f33c0_0 .net "wr_condition", 1 0, L_0000000002850bf0;  1 drivers
E_0000000002780940 .event edge, v00000000027f33c0_0, v00000000027f2240_0, v00000000027f3c80_0, v00000000027f3aa0_0;
L_0000000002850bf0 .concat [ 1 1 0 0], v00000000027f2d80_0, L_0000000002771470;
S_0000000002740390 .scope module, "register_file" "mod_register_file" 4 104, 9 13 0, S_000000000278e1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "write_address"
    .port_info 1 /INPUT 32 "write_data"
    .port_info 2 /INPUT 5 "read_address_1"
    .port_info 3 /INPUT 5 "read_address_2"
    .port_info 4 /INPUT 1 "reset"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "write"
    .port_info 7 /INPUT 1 "hold"
    .port_info 8 /INPUT 32 "pc"
    .port_info 9 /INPUT 1 "dump_all"
    .port_info 10 /OUTPUT 32 "read_data_1"
    .port_info 11 /OUTPUT 32 "read_data_2"
v00000000027f35a0_0 .net "clk", 0 0, v00000000027f7160_0;  alias, 1 drivers
v00000000027f3640_0 .net "dump_all", 0 0, v00000000027f7020_0;  alias, 1 drivers
v00000000027f36e0_0 .var/i "file_handle", 31 0;
v00000000027f3780_0 .net "hold", 0 0, v00000000027f7660_0;  alias, 1 drivers
v00000000027f3820_0 .var/i "i", 31 0;
v00000000027f3b40_0 .net "pc", 31 0, v00000000027f4750_0;  alias, 1 drivers
v00000000027f3be0_0 .net "read_address_1", 4 0, L_00000000027f6120;  1 drivers
v00000000027f44d0_0 .net "read_address_2", 4 0, L_00000000027f6760;  1 drivers
v00000000027f4570_0 .var "read_data_1", 31 0;
v00000000027f4a70_0 .var "read_data_2", 31 0;
v00000000027f53d0_0 .net "reset", 0 0, v00000000027f6bc0_0;  alias, 1 drivers
v00000000027f5330 .array "rgf_mem", 31 1, 31 0;
v00000000027f4bb0_0 .net "write", 0 0, v00000000027f3000_0;  alias, 1 drivers
v00000000027f4d90_0 .net "write_address", 4 0, L_00000000027f6800;  alias, 1 drivers
v00000000027f4070_0 .net "write_data", 31 0, L_00000000028500b0;  alias, 1 drivers
E_0000000002780780 .event posedge, v00000000027f3640_0;
v00000000027f5330_0 .array/port v00000000027f5330, 0;
v00000000027f5330_1 .array/port v00000000027f5330, 1;
v00000000027f5330_2 .array/port v00000000027f5330, 2;
E_0000000002781c40/0 .event edge, v00000000027f3be0_0, v00000000027f5330_0, v00000000027f5330_1, v00000000027f5330_2;
v00000000027f5330_3 .array/port v00000000027f5330, 3;
v00000000027f5330_4 .array/port v00000000027f5330, 4;
v00000000027f5330_5 .array/port v00000000027f5330, 5;
v00000000027f5330_6 .array/port v00000000027f5330, 6;
E_0000000002781c40/1 .event edge, v00000000027f5330_3, v00000000027f5330_4, v00000000027f5330_5, v00000000027f5330_6;
v00000000027f5330_7 .array/port v00000000027f5330, 7;
v00000000027f5330_8 .array/port v00000000027f5330, 8;
v00000000027f5330_9 .array/port v00000000027f5330, 9;
v00000000027f5330_10 .array/port v00000000027f5330, 10;
E_0000000002781c40/2 .event edge, v00000000027f5330_7, v00000000027f5330_8, v00000000027f5330_9, v00000000027f5330_10;
v00000000027f5330_11 .array/port v00000000027f5330, 11;
v00000000027f5330_12 .array/port v00000000027f5330, 12;
v00000000027f5330_13 .array/port v00000000027f5330, 13;
v00000000027f5330_14 .array/port v00000000027f5330, 14;
E_0000000002781c40/3 .event edge, v00000000027f5330_11, v00000000027f5330_12, v00000000027f5330_13, v00000000027f5330_14;
v00000000027f5330_15 .array/port v00000000027f5330, 15;
v00000000027f5330_16 .array/port v00000000027f5330, 16;
v00000000027f5330_17 .array/port v00000000027f5330, 17;
v00000000027f5330_18 .array/port v00000000027f5330, 18;
E_0000000002781c40/4 .event edge, v00000000027f5330_15, v00000000027f5330_16, v00000000027f5330_17, v00000000027f5330_18;
v00000000027f5330_19 .array/port v00000000027f5330, 19;
v00000000027f5330_20 .array/port v00000000027f5330, 20;
v00000000027f5330_21 .array/port v00000000027f5330, 21;
v00000000027f5330_22 .array/port v00000000027f5330, 22;
E_0000000002781c40/5 .event edge, v00000000027f5330_19, v00000000027f5330_20, v00000000027f5330_21, v00000000027f5330_22;
v00000000027f5330_23 .array/port v00000000027f5330, 23;
v00000000027f5330_24 .array/port v00000000027f5330, 24;
v00000000027f5330_25 .array/port v00000000027f5330, 25;
v00000000027f5330_26 .array/port v00000000027f5330, 26;
E_0000000002781c40/6 .event edge, v00000000027f5330_23, v00000000027f5330_24, v00000000027f5330_25, v00000000027f5330_26;
v00000000027f5330_27 .array/port v00000000027f5330, 27;
v00000000027f5330_28 .array/port v00000000027f5330, 28;
v00000000027f5330_29 .array/port v00000000027f5330, 29;
v00000000027f5330_30 .array/port v00000000027f5330, 30;
E_0000000002781c40/7 .event edge, v00000000027f5330_27, v00000000027f5330_28, v00000000027f5330_29, v00000000027f5330_30;
E_0000000002781c40/8 .event edge, v00000000027f44d0_0;
E_0000000002781c40 .event/or E_0000000002781c40/0, E_0000000002781c40/1, E_0000000002781c40/2, E_0000000002781c40/3, E_0000000002781c40/4, E_0000000002781c40/5, E_0000000002781c40/6, E_0000000002781c40/7, E_0000000002781c40/8;
S_000000000272e360 .scope module, "write_data_mux" "mod_write_data_mux" 4 158, 10 9 0, S_000000000278e1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ext_mem_data"
    .port_info 1 /INPUT 32 "alu_data"
    .port_info 2 /INPUT 1 "mem_to_reg"
    .port_info 3 /OUTPUT 32 "write_data"
v00000000027f4b10_0 .net "alu_data", 31 0, L_0000000002771390;  alias, 1 drivers
v00000000027f4890_0 .net "ext_mem_data", 31 0, L_00000000028508d0;  alias, 1 drivers
v00000000027f58d0_0 .net "mem_to_reg", 0 0, v00000000027f31e0_0;  alias, 1 drivers
v00000000027f5830_0 .net "write_data", 31 0, L_00000000028500b0;  alias, 1 drivers
L_00000000028500b0 .functor MUXZ 32, L_0000000002771390, L_00000000028508d0, v00000000027f31e0_0, C4<>;
S_000000000272e4e0 .scope module, "write_reg_mux" "mod_write_reg_mux" 4 125, 11 1 0, S_000000000278e1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ins_20_16"
    .port_info 1 /INPUT 5 "ins_15_11"
    .port_info 2 /INPUT 1 "reg_dst"
    .port_info 3 /OUTPUT 5 "write_reg_add"
v00000000027f4c50_0 .net "ins_15_11", 4 0, L_00000000027f6e40;  1 drivers
v00000000027f5bf0_0 .net "ins_20_16", 4 0, L_00000000027f6da0;  1 drivers
v00000000027f5970_0 .net "reg_dst", 0 0, v00000000027f3500_0;  alias, 1 drivers
v00000000027f4930_0 .net "write_reg_add", 4 0, L_00000000027f6800;  alias, 1 drivers
L_00000000027f6800 .functor MUXZ 5, L_00000000027f6da0, L_00000000027f6e40, v00000000027f3500_0, C4<>;
S_000000000273afc0 .scope module, "instruction_memory" "mod_instruction_mem_rom" 2 34, 12 8 0, S_000000000278ae80;
 .timescale 0 0;
    .port_info 0 /INPUT 30 "address"
    .port_info 1 /OUTPUT 32 "instruction"
    .port_info 2 /OUTPUT 1 "mem_end"
v00000000027f75c0_0 .net *"_s0", 31 0, L_00000000027f72a0;  1 drivers
L_00000000027f8120 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000027f7200_0 .net/2u *"_s10", 0 0, L_00000000027f8120;  1 drivers
L_00000000027f8048 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000027f6580_0 .net *"_s3", 1 0, L_00000000027f8048;  1 drivers
L_00000000027f8090 .functor BUFT 1, C4<00000000000000000000000000100010>, C4<0>, C4<0>, C4<0>;
v00000000027f6260_0 .net/2u *"_s4", 31 0, L_00000000027f8090;  1 drivers
v00000000027f6300_0 .net *"_s6", 0 0, L_00000000027f7de0;  1 drivers
L_00000000027f80d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000027f6b20_0 .net/2u *"_s8", 0 0, L_00000000027f80d8;  1 drivers
v00000000027f77a0_0 .net "address", 29 0, L_00000000027f7340;  1 drivers
v00000000027f70c0_0 .var "instruction", 31 0;
v00000000027f64e0_0 .net "mem_end", 0 0, L_00000000027f6ee0;  alias, 1 drivers
E_0000000002781e00 .event edge, v00000000027f77a0_0;
L_00000000027f72a0 .concat [ 30 2 0 0], L_00000000027f7340, L_00000000027f8048;
L_00000000027f7de0 .cmp/gt 32, L_00000000027f72a0, L_00000000027f8090;
L_00000000027f6ee0 .functor MUXZ 1, L_00000000027f8120, L_00000000027f80d8, L_00000000027f7de0, C4<>;
    .scope S_000000000273afc0;
T_0 ;
    %wait E_0000000002781e00;
    %load/vec4 v00000000027f77a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 30;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 30;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 30;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 30;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 30;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 30;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 30;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 30;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 30;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 30;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 30;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 30;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 30;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 30;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 30;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 30;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 30;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 30;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 30;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 30;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 30;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 30;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 30;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 30;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 30;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 30;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 30;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 30;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 30;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 30;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 30;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 30;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 30;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 30;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 30;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.0 ;
    %pushi/vec4 67108865, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.1 ;
    %pushi/vec4 67174402, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.2 ;
    %pushi/vec4 67239939, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.3 ;
    %pushi/vec4 67305476, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.4 ;
    %pushi/vec4 67371013, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.5 ;
    %pushi/vec4 67436550, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.6 ;
    %pushi/vec4 67502087, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.7 ;
    %pushi/vec4 67567624, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.8 ;
    %pushi/vec4 67633161, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.9 ;
    %pushi/vec4 67698698, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.10 ;
    %pushi/vec4 67764235, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.11 ;
    %pushi/vec4 67829772, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.12 ;
    %pushi/vec4 67895309, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.13 ;
    %pushi/vec4 67960846, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.14 ;
    %pushi/vec4 68026383, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.15 ;
    %pushi/vec4 68091920, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.16 ;
    %pushi/vec4 68157457, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.17 ;
    %pushi/vec4 68222994, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.18 ;
    %pushi/vec4 68288531, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.19 ;
    %pushi/vec4 68354068, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.20 ;
    %pushi/vec4 68419605, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.21 ;
    %pushi/vec4 68485142, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.22 ;
    %pushi/vec4 68550679, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.23 ;
    %pushi/vec4 68616216, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.24 ;
    %pushi/vec4 68681753, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.25 ;
    %pushi/vec4 68747290, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.26 ;
    %pushi/vec4 68812827, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.27 ;
    %pushi/vec4 68878364, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.28 ;
    %pushi/vec4 68943901, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.29 ;
    %pushi/vec4 69009438, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.30 ;
    %pushi/vec4 69074975, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.31 ;
    %pushi/vec4 69140512, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.32 ;
    %pushi/vec4 4196384, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.33 ;
    %pushi/vec4 6176, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.34 ;
    %pushi/vec4 201326590, 0, 32;
    %store/vec4 v00000000027f70c0_0, 0, 32;
    %jmp T_0.36;
T_0.36 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000002738670;
T_1 ;
    %wait E_0000000002780680;
    %load/vec4 v00000000027f2c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f3500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f2d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f3460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f29c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f31e0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000027f3f00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f2060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f3a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f3000_0, 0, 1;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v00000000027f2920_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f3500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f2d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f3460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f29c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f31e0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000027f3f00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f2060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f3a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f3000_0, 0, 1;
    %jmp T_1.13;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027f3500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f2d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f3460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f29c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f31e0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000027f3f00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f2060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f3a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027f3000_0, 0, 1;
    %jmp T_1.13;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027f3500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f2d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f3460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f29c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f31e0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000000027f3f00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f2060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f3a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027f3000_0, 0, 1;
    %jmp T_1.13;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027f3500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f2d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f3460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f29c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f31e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000027f3f00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f2060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f3a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027f3000_0, 0, 1;
    %jmp T_1.13;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027f3500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f2d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f3460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f29c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f31e0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000027f3f00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f2060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f3a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027f3000_0, 0, 1;
    %jmp T_1.13;
T_1.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027f3500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f2d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f3460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f29c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f31e0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000000027f3f00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f2060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f3a00_0, 0, 1;
    %load/vec4 v00000000027f3e60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027f3000_0, 0, 1;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f3000_0, 0, 1;
T_1.15 ;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f3500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f2d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f3460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027f29c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027f31e0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000027f3f00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f2060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027f3a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027f3000_0, 0, 1;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f3500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f2d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f3460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f29c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f31e0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000027f3f00_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027f2060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027f3a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027f3000_0, 0, 1;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f3500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f2d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027f3460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f29c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f31e0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000000027f3f00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f2060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f3a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f3000_0, 0, 1;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f3500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027f2d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f3460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f29c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f31e0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000027f3f00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f2060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f3a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f3000_0, 0, 1;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000002754df0;
T_2 ;
    %wait E_0000000002780700;
    %load/vec4 v00000000027f3d20_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000027f3dc0_0, 0, 32;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v00000000027f2100_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000000027f3dc0_0, 0, 32;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v00000000027f2600_0;
    %load/vec4 v00000000027f21a0_0;
    %and;
    %store/vec4 v00000000027f3dc0_0, 0, 32;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v00000000027f2600_0;
    %load/vec4 v00000000027f21a0_0;
    %or;
    %store/vec4 v00000000027f3dc0_0, 0, 32;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000027f3dc0_0, 0, 32;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000002740390;
T_3 ;
    %wait E_0000000002780900;
    %load/vec4 v00000000027f53d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000027f3820_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000000027f3820_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000027f3820_0;
    %subi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f5330, 0, 4;
    %load/vec4 v00000000027f3820_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000027f3820_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000027f4bb0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000027f3780_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000000027f4070_0;
    %load/vec4 v00000000027f4d90_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027f5330, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000002740390;
T_4 ;
    %wait E_0000000002781c40;
    %load/vec4 v00000000027f3be0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000027f4570_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000027f3be0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v00000000027f5330, 4;
    %store/vec4 v00000000027f4570_0, 0, 32;
T_4.1 ;
    %load/vec4 v00000000027f44d0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000027f4a70_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000000027f44d0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v00000000027f5330, 4;
    %store/vec4 v00000000027f4a70_0, 0, 32;
T_4.3 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000002740390;
T_5 ;
    %vpi_func 9 65 "$fopen" 32, "../common_dump/architectural_state.txt" {0 0 0};
    %store/vec4 v00000000027f36e0_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0000000002740390;
T_6 ;
    %wait E_0000000002780780;
    %vpi_call 9 67 "$fdisplay", v00000000027f36e0_0, "rg_pc : %d", v00000000027f3b40_0 {0 0 0};
    %vpi_call 9 68 "$display", v00000000027f3b40_0 {0 0 0};
    %vpi_call 9 69 "$display", "---dumping all the values stored in registers---" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000027f3820_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000000027f3820_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000000027f3820_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000000027f5330, 4;
    %vpi_call 9 71 "$fdisplay", v00000000027f36e0_0, "register %d - %d", v00000000027f3820_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v00000000027f3820_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000027f3820_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000027387f0;
T_7 ;
    %wait E_0000000002780940;
    %load/vec4 v00000000027f33c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %load/vec4 v00000000027f3aa0_0;
    %store/vec4 v00000000027f2f60_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v00000000027f2240_0;
    %store/vec4 v00000000027f2f60_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v00000000027f2240_0;
    %store/vec4 v00000000027f2f60_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v00000000027f3c80_0;
    %store/vec4 v00000000027f2f60_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000000000278e1a0;
T_8 ;
    %wait E_0000000002780900;
    %load/vec4 v00000000027f4ed0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000027f4750_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000000027f5d30_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000000027f5150_0;
    %assign/vec4 v00000000027f4750_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000000000278da10;
T_9 ;
    %vpi_func 3 18 "$fopen" 32, "../common_dump/init_memory_content.txt" {0 0 0};
    %store/vec4 v0000000002785660_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002786380_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000000002786380_0;
    %cmpi/s 250, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %vpi_func 3 20 "$random" 32 {0 0 0};
    %ix/getv/s 4, v0000000002786380_0;
    %store/vec4a v0000000002785980, 4, 0;
    %load/vec4 v0000000002786380_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002786380_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002786380_0, 0, 32;
T_9.2 ;
    %load/vec4 v0000000002786380_0;
    %cmpi/s 250, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.3, 5;
    %vpi_call 3 23 "$fdisplay", v0000000002785660_0, "memory location %d : %d", v0000000002786380_0, &A<v0000000002785980, v0000000002786380_0 > {0 0 0};
    %load/vec4 v0000000002786380_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002786380_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %end;
    .thread T_9;
    .scope S_000000000278da10;
T_10 ;
    %wait E_0000000002780900;
    %load/vec4 v00000000027855c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000000027870a0_0;
    %ix/getv 3, v0000000002785520_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002785980, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000000000278ae80;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f7160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027f6bc0_0, 0, 1;
    %delay 11, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f6bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f7660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f7020_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000000000278ae80;
T_12 ;
    %delay 5, 0;
    %load/vec4 v00000000027f7160_0;
    %inv;
    %store/vec4 v00000000027f7160_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_000000000278ae80;
T_13 ;
    %wait E_0000000002780640;
    %load/vec4 v00000000027f6080_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027f7660_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027f7020_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 96 "$finish" {0 0 0};
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "tb_microprocessor.v";
    "./mock_data_mem.v";
    "./../core/mips_processor.v";
    "./../core/alu_b_mux.v";
    "./../core/alu_unit.v";
    "./../core/control_unit.v";
    "./../core/pc_mux.v";
    "./../core/register_file.v";
    "./../core/write_data_mux.v";
    "./../core/write_reg_mux.v";
    "./instruction_mem_rom.v";
