<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p275" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_275{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_275{left:827px;bottom:68px;letter-spacing:0.1px;}
#t3_275{left:407px;bottom:1141px;letter-spacing:-0.13px;}
#t4_275{left:70px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.63px;}
#t5_275{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t6_275{left:70px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t7_275{left:70px;bottom:1004px;letter-spacing:-0.1px;}
#t8_275{left:156px;bottom:1004px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#t9_275{left:70px;bottom:980px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#ta_275{left:70px;bottom:963px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tb_275{left:70px;bottom:939px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_275{left:70px;bottom:922px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#td_275{left:70px;bottom:897px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#te_275{left:70px;bottom:881px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_275{left:70px;bottom:856px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#tg_275{left:70px;bottom:839px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#th_275{left:70px;bottom:815px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ti_275{left:70px;bottom:798px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tj_275{left:70px;bottom:748px;letter-spacing:-0.09px;}
#tk_275{left:156px;bottom:748px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tl_275{left:70px;bottom:724px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_275{left:70px;bottom:707px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tn_275{left:70px;bottom:683px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#to_275{left:70px;bottom:666px;letter-spacing:-0.15px;word-spacing:-0.88px;}
#tp_275{left:70px;bottom:649px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tq_275{left:70px;bottom:632px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#tr_275{left:70px;bottom:616px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#ts_275{left:70px;bottom:591px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tt_275{left:70px;bottom:574px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#tu_275{left:70px;bottom:558px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tv_275{left:70px;bottom:541px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tw_275{left:70px;bottom:516px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tx_275{left:70px;bottom:499px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#ty_275{left:70px;bottom:483px;letter-spacing:-0.18px;word-spacing:-1.1px;}
#tz_275{left:70px;bottom:466px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#t10_275{left:70px;bottom:449px;letter-spacing:-0.15px;word-spacing:-0.63px;}
#t11_275{left:70px;bottom:432px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t12_275{left:70px;bottom:382px;letter-spacing:-0.09px;}
#t13_275{left:156px;bottom:382px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t14_275{left:70px;bottom:358px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_275{left:70px;bottom:341px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t16_275{left:70px;bottom:317px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t17_275{left:70px;bottom:300px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t18_275{left:70px;bottom:283px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t19_275{left:70px;bottom:267px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1a_275{left:70px;bottom:250px;letter-spacing:-0.15px;word-spacing:-0.46px;}

.s1_275{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_275{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_275{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_275{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts275" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg275Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg275" style="-webkit-user-select: none;"><object width="935" height="1210" data="275/275.svg" type="image/svg+xml" id="pdf275" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_275" class="t s1_275">Vol. 1 </span><span id="t2_275" class="t s1_275">11-7 </span>
<span id="t3_275" class="t s2_275">PROGRAMMING WITH INTEL® STREAMING SIMD EXTENSIONS 2 (INTEL® SSE2) </span>
<span id="t4_275" class="t s3_275">The MINSD (return minimum of scalar double precision floating-point values) instruction compares the low values </span>
<span id="t5_275" class="t s3_275">from two packed double precision floating-point operands and returns the numerically lesser value from the </span>
<span id="t6_275" class="t s3_275">comparison to the low quadword of the destination operand. </span>
<span id="t7_275" class="t s4_275">11.4.1.3 </span><span id="t8_275" class="t s4_275">Intel® SSE2 Logical Instructions </span>
<span id="t9_275" class="t s3_275">intel SSE2 logical instructions perform AND, AND NOT, OR, and XOR operations on packed double precision </span>
<span id="ta_275" class="t s3_275">floating-point values. </span>
<span id="tb_275" class="t s3_275">The ANDPD (bitwise logical AND of packed double precision floating-point values) instruction returns the logical </span>
<span id="tc_275" class="t s3_275">AND of two packed double precision floating-point operands. </span>
<span id="td_275" class="t s3_275">The ANDNPD (bitwise logical AND NOT of packed double precision floating-point values) instruction returns the </span>
<span id="te_275" class="t s3_275">logical AND NOT of two packed double precision floating-point operands. </span>
<span id="tf_275" class="t s3_275">The ORPD (bitwise logical OR of packed double precision floating-point values) instruction returns the logical OR of </span>
<span id="tg_275" class="t s3_275">two packed double precision floating-point operands. </span>
<span id="th_275" class="t s3_275">The XORPD (bitwise logical XOR of packed double precision floating-point values) instruction returns the logical </span>
<span id="ti_275" class="t s3_275">XOR of two packed double precision floating-point operands. </span>
<span id="tj_275" class="t s4_275">11.4.1.4 </span><span id="tk_275" class="t s4_275">Intel® SSE2 Comparison Instructions </span>
<span id="tl_275" class="t s3_275">Intel SSE2 compare instructions compare packed and scalar double precision floating-point values and return the </span>
<span id="tm_275" class="t s3_275">results of the comparison either to the destination operand or to the EFLAGS register. </span>
<span id="tn_275" class="t s3_275">The CMPPD (compare packed double precision floating-point values) instruction compares the corresponding </span>
<span id="to_275" class="t s3_275">values from two packed double precision floating-point operands, using an immediate operand as a predicate, and </span>
<span id="tp_275" class="t s3_275">returns a 64-bit mask result of all 1s or all 0s for each comparison to the destination operand. The value of the </span>
<span id="tq_275" class="t s3_275">immediate operand allows the selection of any of eight compare conditions: equal, less than, less than equal, unor- </span>
<span id="tr_275" class="t s3_275">dered, not equal, not less than, not less than or equal, or ordered. </span>
<span id="ts_275" class="t s3_275">The CMPSD (compare scalar double precision floating-point values) instruction compares the low values from two </span>
<span id="tt_275" class="t s3_275">packed double precision floating-point operands, using an immediate operand as a predicate, and returns a 64-bit </span>
<span id="tu_275" class="t s3_275">mask result of all 1s or all 0s for the comparison to the low quadword of the destination operand. The immediate </span>
<span id="tv_275" class="t s3_275">operand selects the compare condition as with the CMPPD instruction. </span>
<span id="tw_275" class="t s3_275">The COMISD (compare scalar double precision floating-point values and set EFLAGS) and UCOMISD (unordered </span>
<span id="tx_275" class="t s3_275">compare scalar double precision floating-point values and set EFLAGS) instructions compare the low values of two </span>
<span id="ty_275" class="t s3_275">packed double precision floating-point operands and set the ZF, PF, and CF flags in the EFLAGS register to show the </span>
<span id="tz_275" class="t s3_275">result (greater than, less than, equal, or unordered). These two instructions differ as follows: the COMISD instruc- </span>
<span id="t10_275" class="t s3_275">tion signals a floating-point invalid-operation (#I) exception when a source operand is either a QNaN or an SNaN; </span>
<span id="t11_275" class="t s3_275">the UCOMISD instruction only signals an invalid-operation exception when a source operand is an SNaN. </span>
<span id="t12_275" class="t s4_275">11.4.1.5 </span><span id="t13_275" class="t s4_275">Intel® SSE2 Shuffle and Unpack Instructions </span>
<span id="t14_275" class="t s3_275">Intel SSE2 shuffle instructions shuffle the contents of two packed double precision floating-point values and store </span>
<span id="t15_275" class="t s3_275">the results in the destination operand. </span>
<span id="t16_275" class="t s3_275">The SHUFPD (shuffle packed double precision floating-point values) instruction places either of the two packed </span>
<span id="t17_275" class="t s3_275">double precision floating-point values from the destination operand in the low quadword of the destination </span>
<span id="t18_275" class="t s3_275">operand, and places either of the two packed double precision floating-point values from source operand in the </span>
<span id="t19_275" class="t s3_275">high quadword of the destination operand (see Figure 11-5). By using the same register for the source and desti- </span>
<span id="t1a_275" class="t s3_275">nation operands, the SHUFPD instruction can swap two packed double precision floating-point values. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
