Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Jan 21 10:31:29 2025
| Host         : Mayer-Laptop running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_module_methodology_drc_routed.rpt -pb top_module_methodology_drc_routed.pb -rpx top_module_methodology_drc_routed.rpx
| Design       : top_module
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 153
+-----------+------------------+--------------------------------+--------+
| Rule      | Severity         | Description                    | Checks |
+-----------+------------------+--------------------------------+--------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell    | 87     |
| LUTAR-1   | Warning          | LUT drives async reset alert   | 42     |
| TIMING-18 | Warning          | Missing input or output delay  | 3      |
| TIMING-20 | Warning          | Non-clocked latch              | 20     |
| LATCH-1   | Advisory         | Existing latches in the design | 1      |
+-----------+------------------+--------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin Segment_data_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin Segment_data_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin Segment_data_reg[10]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin Segment_data_reg[10]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin Segment_data_reg[11]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin Segment_data_reg[11]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin Segment_data_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin Segment_data_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin Segment_data_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin Segment_data_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin Segment_data_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin Segment_data_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin Segment_data_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin Segment_data_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin Segment_data_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin Segment_data_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin Segment_data_reg[6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin Segment_data_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin Segment_data_reg[7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin Segment_data_reg[7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin Segment_data_reg[8]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin Segment_data_reg[8]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin Segment_data_reg[9]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin Segment_data_reg[9]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin adc_ready_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin clk_div_u2/clkout_r_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin clk_div_u2/cnter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin clk_div_u2/cnter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin clk_div_u2/cnter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin clk_div_u2/cnter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin clk_div_u2/cnter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin clk_div_u2/cnter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin clk_div_u2/cnter_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin clk_div_u2/cnter_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin drv_mcp3202_u0/Data_Receive_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin drv_mcp3202_u0/Data_Receive_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin drv_mcp3202_u0/Data_Receive_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin drv_mcp3202_u0/Data_Receive_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin drv_mcp3202_u0/Data_Receive_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin drv_mcp3202_u0/Data_Receive_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin drv_mcp3202_u0/Data_Receive_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin drv_mcp3202_u0/Data_Receive_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin drv_mcp3202_u0/Data_Receive_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin drv_mcp3202_u0/Data_Receive_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin drv_mcp3202_u0/Data_Receive_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin drv_mcp3202_u0/Data_Receive_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin drv_mcp3202_u0/FSM_sequential_fsm_statu_reg[0]_inv/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin drv_mcp3202_u0/FSM_sequential_fsm_statu_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin drv_mcp3202_u0/ap_vaild_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin drv_mcp3202_u0/cnter_read_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin drv_mcp3202_u0/cnter_read_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin drv_mcp3202_u0/cnter_read_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin drv_mcp3202_u0/cnter_read_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin drv_mcp3202_u0/cnter_writ_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin drv_mcp3202_u0/cnter_writ_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin drv_mcp3202_u0/port_cs_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin drv_mcp3202_u0/port_cs_reg_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin drv_mcp3202_u0/port_dout_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin drv_uart_u0/FSM_sequential_fsm_statu_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin drv_uart_u0/FSM_sequential_fsm_statu_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin drv_uart_u0/FSM_sequential_fsm_statu_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin drv_uart_u0/ap_vaild_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin drv_uart_u0/cnter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin drv_uart_u0/cnter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin drv_uart_u0/cnter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin drv_uart_u0/tx_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin hl_sel_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin segment_u0/FSM_sequential_an_r_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin segment_u0/FSM_sequential_an_r_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin segment_u0/FSM_sequential_an_r_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin uart_data_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin uart_data_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Critical Warning
Non-clocked sequential cell  
The clock pin uart_data_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Critical Warning
Non-clocked sequential cell  
The clock pin uart_data_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Critical Warning
Non-clocked sequential cell  
The clock pin uart_data_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Critical Warning
Non-clocked sequential cell  
The clock pin uart_data_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Critical Warning
Non-clocked sequential cell  
The clock pin uart_data_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Critical Warning
Non-clocked sequential cell  
The clock pin uart_data_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Critical Warning
Non-clocked sequential cell  
The clock pin uart_data_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Critical Warning
Non-clocked sequential cell  
The clock pin uart_data_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Critical Warning
Non-clocked sequential cell  
The clock pin uart_data_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Critical Warning
Non-clocked sequential cell  
The clock pin uart_data_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Critical Warning
Non-clocked sequential cell  
The clock pin uart_data_reg[6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Critical Warning
Non-clocked sequential cell  
The clock pin uart_data_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Critical Warning
Non-clocked sequential cell  
The clock pin uart_data_reg[7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Critical Warning
Non-clocked sequential cell  
The clock pin uart_data_reg[7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Critical Warning
Non-clocked sequential cell  
The clock pin uart_ready_reg/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell drv_mcp3202_u0/Segment_data_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Segment_data_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell drv_mcp3202_u0/Segment_data_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Segment_data_reg[0]_C/CLR, Segment_data_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell drv_mcp3202_u0/Segment_data_reg[10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Segment_data_reg[10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell drv_mcp3202_u0/Segment_data_reg[10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Segment_data_reg[10]_C/CLR, Segment_data_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell drv_mcp3202_u0/Segment_data_reg[11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Segment_data_reg[11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell drv_mcp3202_u0/Segment_data_reg[11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Segment_data_reg[11]_C/CLR, Segment_data_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell drv_mcp3202_u0/Segment_data_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Segment_data_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell drv_mcp3202_u0/Segment_data_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Segment_data_reg[1]_C/CLR, Segment_data_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell drv_mcp3202_u0/Segment_data_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Segment_data_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell drv_mcp3202_u0/Segment_data_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Segment_data_reg[2]_C/CLR, Segment_data_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell drv_mcp3202_u0/Segment_data_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Segment_data_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell drv_mcp3202_u0/Segment_data_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Segment_data_reg[3]_C/CLR, Segment_data_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell drv_mcp3202_u0/Segment_data_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Segment_data_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell drv_mcp3202_u0/Segment_data_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Segment_data_reg[4]_C/CLR, Segment_data_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell drv_mcp3202_u0/Segment_data_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Segment_data_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell drv_mcp3202_u0/Segment_data_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Segment_data_reg[5]_C/CLR, Segment_data_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell drv_mcp3202_u0/Segment_data_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Segment_data_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell drv_mcp3202_u0/Segment_data_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Segment_data_reg[6]_C/CLR, Segment_data_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell drv_mcp3202_u0/Segment_data_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Segment_data_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell drv_mcp3202_u0/Segment_data_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Segment_data_reg[7]_C/CLR, Segment_data_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell drv_mcp3202_u0/Segment_data_reg[8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Segment_data_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell drv_mcp3202_u0/Segment_data_reg[8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Segment_data_reg[8]_C/CLR, Segment_data_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell drv_mcp3202_u0/Segment_data_reg[9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Segment_data_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell drv_mcp3202_u0/Segment_data_reg[9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Segment_data_reg[9]_C/CLR, Segment_data_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell drv_mcp3202_u0/adc_ready_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) adc_ready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell drv_uart_u0/uart_data_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart_data_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell drv_uart_u0/uart_data_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart_data_reg[0]_C/CLR, uart_data_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell drv_uart_u0/uart_data_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart_data_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell drv_uart_u0/uart_data_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart_data_reg[1]_C/CLR, uart_data_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell drv_uart_u0/uart_data_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart_data_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell drv_uart_u0/uart_data_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart_data_reg[2]_C/CLR, uart_data_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell drv_uart_u0/uart_data_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart_data_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell drv_uart_u0/uart_data_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart_data_reg[3]_C/CLR, uart_data_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell drv_uart_u0/uart_data_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart_data_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell drv_uart_u0/uart_data_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart_data_reg[4]_C/CLR, uart_data_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell drv_uart_u0/uart_data_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart_data_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell drv_uart_u0/uart_data_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart_data_reg[5]_C/CLR, uart_data_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell drv_uart_u0/uart_data_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart_data_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell drv_uart_u0/uart_data_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart_data_reg[6]_C/CLR, uart_data_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell drv_uart_u0/uart_data_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart_data_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell drv_uart_u0/uart_data_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart_data_reg[7]_C/CLR, uart_data_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell drv_uart_u0/uart_ready_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart_ready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btn[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btn[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on adc_clk relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch Segment_data_reg[0]_LDC cannot be properly analyzed as its control pin Segment_data_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch Segment_data_reg[10]_LDC cannot be properly analyzed as its control pin Segment_data_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch Segment_data_reg[11]_LDC cannot be properly analyzed as its control pin Segment_data_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch Segment_data_reg[1]_LDC cannot be properly analyzed as its control pin Segment_data_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch Segment_data_reg[2]_LDC cannot be properly analyzed as its control pin Segment_data_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch Segment_data_reg[3]_LDC cannot be properly analyzed as its control pin Segment_data_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch Segment_data_reg[4]_LDC cannot be properly analyzed as its control pin Segment_data_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch Segment_data_reg[5]_LDC cannot be properly analyzed as its control pin Segment_data_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch Segment_data_reg[6]_LDC cannot be properly analyzed as its control pin Segment_data_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch Segment_data_reg[7]_LDC cannot be properly analyzed as its control pin Segment_data_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch Segment_data_reg[8]_LDC cannot be properly analyzed as its control pin Segment_data_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch Segment_data_reg[9]_LDC cannot be properly analyzed as its control pin Segment_data_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch uart_data_reg[0]_LDC cannot be properly analyzed as its control pin uart_data_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch uart_data_reg[1]_LDC cannot be properly analyzed as its control pin uart_data_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch uart_data_reg[2]_LDC cannot be properly analyzed as its control pin uart_data_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch uart_data_reg[3]_LDC cannot be properly analyzed as its control pin uart_data_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch uart_data_reg[4]_LDC cannot be properly analyzed as its control pin uart_data_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch uart_data_reg[5]_LDC cannot be properly analyzed as its control pin uart_data_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch uart_data_reg[6]_LDC cannot be properly analyzed as its control pin uart_data_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch uart_data_reg[7]_LDC cannot be properly analyzed as its control pin uart_data_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 20 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


