(module "MC74VHC1G01DFT1G" (layer F.Cu) (tedit 620CDE62)
  (descr "MC74VHC1G01DFT1G, 74VHC NAND Gate 1 2 SOT-353 Gates ROHS")
  (tags "74VHC NAND Gate 1 2 SOT-353 Gates ROHS, Logic ICs, Gates")
  (fp_text reference REF** (at 0 -3.143002) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value MC74VHC1G01DFT1G (at 0 3.143002) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_circle (center -1.250013 -1.270003) (end -1.220015 -1.270003) (layer F.SilkS) (width 0.059995))
  (fp_line (start 0.508001 -1.143002) (end 0.508001 -1.031699) (layer F.SilkS) (width 0.254001))
  (fp_line (start 0.508001 -0.268326) (end 0.508001 0.268301) (layer F.SilkS) (width 0.254001))
  (fp_line (start 0.508001 1.031674) (end 0.508001 1.143002) (layer F.SilkS) (width 0.254001))
  (fp_line (start 0.508001 1.143002) (end -0.508001 1.143002) (layer F.SilkS) (width 0.254001))
  (fp_line (start -0.508001 1.143002) (end -0.508001 1.031674) (layer F.SilkS) (width 0.254001))
  (fp_line (start -0.508001 -1.031699) (end -0.508001 -1.143002) (layer F.SilkS) (width 0.254001))
  (fp_line (start -0.508001 -1.143002) (end 0.508001 -1.143002) (layer F.SilkS) (width 0.254001))
  (pad 1 smd rect (at -0.949962 -0.649987 90) (size 0.4 0.6) (layers F.Cu F.Mask F.Paste))
  (pad 2 smd rect (at -0.949962 0 90) (size 0.4 0.6) (layers F.Cu F.Mask F.Paste))
  (pad 3 smd rect (at -0.949962 0.649987 90) (size 0.4 0.6) (layers F.Cu F.Mask F.Paste))
  (pad 4 smd rect (at 0.949962 0.649987 90) (size 0.4 0.6) (layers F.Cu F.Mask F.Paste))
  (pad 5 smd rect (at 0.949962 -0.649987 90) (size 0.4 0.6) (layers F.Cu F.Mask F.Paste))
  (fp_text user REF** (at 0 5.143002) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (model Z:\footprint/lcsc_logic_ics/packages3d/MC74VHC1G01DFT1G.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
)