 arch	                    circuit	          script_params	  vtr_flow_elapsed_time	  error	  odin_synth_time	  max_odin_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	                  vpr_build_info	                  vpr_compiler	                                 vpr_compiled	         hostname	                             rundir	                                               max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_time	  placed_wirelength_est	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  placement_technique	        reward	  uniform_percentage	  median_percentage	  wmedian_percentage	  wcent_percentage	  fr_percentage	  critUni_percentage	  centroid_percentage	 
 k6_N10_mem32K_40nm.xml	  ch_intrinsics.v	  common	         1.78	                   	       0.05	             9052	          3	          0.21	            -1	            -1	            36112	        -1	        -1	           14	       99	      1	             0	         success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  31212	        99	                  74	                   307	                  381	                    1	                   199	                   188	                     8	             8	              64	                 io memory	                  auto	         0.05	       669	                    0.23	        0.00	               1.93677	         -194.451	              -1.93677	              1.93677	                                                        0.000499504	                        0.000420836	            0.0483249	                         0.0405693	             46	              1173	               24	                                      2.23746e+06	             1.30252e+06	            144579.	                            2259.05	                               0.66	                       0.17407	                                    0.149912	                       1103	                         17	                                 792	                          1152	                                155386	                       56087	                      2.25952	              2.25952	                                             -219.017	   -2.25952	   0	         0	         184668.	                       2885.44	                          0.04	                  0.0160883	                             0.0144237	                 simple RL 'Softmax agent'	  -1	      -1	                  -1	                 -1	                  -1	                -1	             -1	                  -1	                  
