# Verilog Project - combinational circuits

# [Tri-state buffer](https://github.com/yvesemmanuel/verilog_project/blob/master/Q1/buffer.v)
![buffer](images/Q1.jpg)

# [Combinational circuit with delay](https://github.com/yvesemmanuel/verilog_project/blob/master/Q2/combinational_delay.v)
![circuit](images/Q2.png)

# [Conditional circuit](https://github.com/yvesemmanuel/verilog_project/blob/master/Q2/combinational_delay.v)
![conditional](images/Q3.png)

# [4 & 8 bit comparator](https://github.com/yvesemmanuel/verilog_project/tree/master/Q5)
![comparators](images/Q5.png)
