#ifndef __BCM56260_B0_ENUM_H__
#define __BCM56260_B0_ENUM_H__
/*******************************************************************************
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * This software is governed by the Broadcom Switch APIs license.
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenMDK/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * Enum definitions for the BCM56260_B0.
 */



typedef enum BCM56260_B0_ENUM_e {
    BCM56260_B0_AGING_CTR_ECC_CONTROL_EXTr_ENUM,
    BCM56260_B0_AGING_CTR_ECC_CONTROL_INTr_ENUM,
    BCM56260_B0_AGING_DFT_CNT_EXTr_ENUM,
    BCM56260_B0_AGING_DFT_CNT_INTr_ENUM,
    BCM56260_B0_AGING_ERROR_EXTr_ENUM,
    BCM56260_B0_AGING_ERROR_INTr_ENUM,
    BCM56260_B0_AGING_ERROR_MASK_EXTr_ENUM,
    BCM56260_B0_AGING_ERROR_MASK_INTr_ENUM,
    BCM56260_B0_AGING_EXP_ECC_CONTROL_EXTr_ENUM,
    BCM56260_B0_AGING_EXP_ECC_CONTROL_INTr_ENUM,
    BCM56260_B0_AGING_LMT_ECC_CONTROL_EXTr_ENUM,
    BCM56260_B0_AGING_LMT_ECC_CONTROL_INTr_ENUM,
    BCM56260_B0_ALTERNATE_EMIRROR_BITMAPm_ENUM,
    BCM56260_B0_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_ENUM,
    BCM56260_B0_ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr_ENUM,
    BCM56260_B0_ANY_RMEP_TLV_INTERFACE_UP_STATUSr_ENUM,
    BCM56260_B0_ANY_RMEP_TLV_PORT_DOWN_STATUSr_ENUM,
    BCM56260_B0_ANY_RMEP_TLV_PORT_UP_STATUSr_ENUM,
    BCM56260_B0_ARB_EOP_DEBUGr_ENUM,
    BCM56260_B0_ARB_MOP_DEBUGr_ENUM,
    BCM56260_B0_ARB_RAM_DBGCTRLr_ENUM,
    BCM56260_B0_ARB_RAM_DBGCTRL_1r_ENUM,
    BCM56260_B0_ARB_SER_CONTROLr_ENUM,
    BCM56260_B0_AUX_ARB_CONTROLr_ENUM,
    BCM56260_B0_AUX_ARB_CONTROL_2r_ENUM,
    BCM56260_B0_AUX_L2_BULK_CONTROLr_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_ADC_SETTLING_TIMEr_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_AVS_INTERRUPT_FLAGSr_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_AVS_INTERRUPT_FLAGS_CLEARr_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_AVS_REGISTERS_LOCKSr_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_AVS_SPAREr_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_AVS_SPARE_0r_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_AVS_SPARE_1r_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSCr_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0r_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_1r_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRr_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSCr_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0r_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSC_1r_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_INTERRUPT_POW_WDOG_ENr_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_INTERRUPT_SW_MEASUREMENT_DONE_ENr_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_LAST_MEASURED_SENSORr_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSCr_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0r_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_1r_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGr_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRr_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSCr_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_0r_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_1r_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_REMOTE_SENSOR_TYPEr_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_ROSC_COUNTING_MODEr_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLr_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_SEQUENCER_INITr_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSCr_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0r_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_1r_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_SEQUENCER_MASK_PVT_MNTRr_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSCr_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_0r_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_1r_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_SW_CONTROLSr_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYr_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_TEMPERATURE_RESET_ENABLEr_ENUM,
    BCM56260_B0_AVS_REG_HW_MNTR_TEMPERATURE_THRESHOLDr_ENUM,
    BCM56260_B0_AVS_REG_MISC_CONTROL_0r_ENUM,
    BCM56260_B0_AVS_REG_MISC_CONTROL_1r_ENUM,
    BCM56260_B0_AVS_REG_MISC_CONTROL_2r_ENUM,
    BCM56260_B0_AVS_REG_MISC_CONTROL_3r_ENUM,
    BCM56260_B0_AVS_REG_MISC_STATUSr_ENUM,
    BCM56260_B0_AVS_REG_MISC_STATUS_0r_ENUM,
    BCM56260_B0_AVS_REG_MISC_STATUS_1r_ENUM,
    BCM56260_B0_AVS_REG_PMB_REGISTERS_CLEAR_PMB_ERROR_STATUSr_ENUM,
    BCM56260_B0_AVS_REG_PMB_REGISTERS_PMB_ERROR_STATUSr_ENUM,
    BCM56260_B0_AVS_REG_PMB_REGISTERS_PMB_TIMEOUTr_ENUM,
    BCM56260_B0_AVS_REG_PMB_SLAVE_AVS_PWD_ACC_CONTROLr_ENUM,
    BCM56260_B0_AVS_REG_PMB_SLAVE_AVS_PWD_CONTROLr_ENUM,
    BCM56260_B0_AVS_REG_PMB_SLAVE_AVS_ROSC_CONTROLr_ENUM,
    BCM56260_B0_AVS_REG_PMB_SLAVE_AVS_ROSC_COUNTr_ENUM,
    BCM56260_B0_AVS_REG_PMB_SLAVE_AVS_ROSC_H_THRESHOLDr_ENUM,
    BCM56260_B0_AVS_REG_PMB_SLAVE_AVS_ROSC_S_THRESHOLDr_ENUM,
    BCM56260_B0_AVS_REG_PMB_SLAVE_BPCM_CAPABILITYr_ENUM,
    BCM56260_B0_AVS_REG_PMB_SLAVE_BPCM_CONTROLr_ENUM,
    BCM56260_B0_AVS_REG_PMB_SLAVE_BPCM_IDr_ENUM,
    BCM56260_B0_AVS_REG_PMB_SLAVE_BPCM_STATUSr_ENUM,
    BCM56260_B0_AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROLr_ENUM,
    BCM56260_B0_AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_0r_ENUM,
    BCM56260_B0_AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_1r_ENUM,
    BCM56260_B0_AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_2r_ENUM,
    BCM56260_B0_AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_3r_ENUM,
    BCM56260_B0_AVS_REG_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATORr_ENUM,
    BCM56260_B0_AVS_REG_PVT_MNTR_CONFIG_DAC_CODEr_ENUM,
    BCM56260_B0_AVS_REG_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLEr_ENUM,
    BCM56260_B0_AVS_REG_PVT_MNTR_CONFIG_MAX_DAC_CODEr_ENUM,
    BCM56260_B0_AVS_REG_PVT_MNTR_CONFIG_MIN_DAC_CODEr_ENUM,
    BCM56260_B0_AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_CTRLr_ENUM,
    BCM56260_B0_AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBr_ENUM,
    BCM56260_B0_AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLEr_ENUM,
    BCM56260_B0_AVS_REG_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_0r_ENUM,
    BCM56260_B0_AVS_REG_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_1r_ENUM,
    BCM56260_B0_AVS_REG_ROSC_THRESHOLD_1_INTERRUPT_STATUS_THRESHOLD1_FAULTY_SENSORr_ENUM,
    BCM56260_B0_AVS_REG_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_0r_ENUM,
    BCM56260_B0_AVS_REG_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_1r_ENUM,
    BCM56260_B0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSCr_ENUM,
    BCM56260_B0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_DIRECTIONr_ENUM,
    BCM56260_B0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Hr_ENUM,
    BCM56260_B0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Sr_ENUM,
    BCM56260_B0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GHr_ENUM,
    BCM56260_B0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GSr_ENUM,
    BCM56260_B0_AVS_REG_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_0r_ENUM,
    BCM56260_B0_AVS_REG_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_1r_ENUM,
    BCM56260_B0_AVS_REG_ROSC_THRESHOLD_2_INTERRUPT_STATUS_THRESHOLD2_FAULTY_SENSORr_ENUM,
    BCM56260_B0_AVS_REG_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_0r_ENUM,
    BCM56260_B0_AVS_REG_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_1r_ENUM,
    BCM56260_B0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSCr_ENUM,
    BCM56260_B0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_DIRECTIONr_ENUM,
    BCM56260_B0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Hr_ENUM,
    BCM56260_B0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Sr_ENUM,
    BCM56260_B0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GHr_ENUM,
    BCM56260_B0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GSr_ENUM,
    BCM56260_B0_AVS_REG_RO_REGISTERS_0_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSr_ENUM,
    BCM56260_B0_AVS_REG_RO_REGISTERS_0_CEN_ROSC_STATUSr_ENUM,
    BCM56260_B0_AVS_REG_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUSr_ENUM,
    BCM56260_B0_AVS_REG_RO_REGISTERS_0_PVT_0P85V_1_MNTR_STATUSr_ENUM,
    BCM56260_B0_AVS_REG_RO_REGISTERS_0_PVT_1V_0_MNTR_STATUSr_ENUM,
    BCM56260_B0_AVS_REG_RO_REGISTERS_0_PVT_1V_1_MNTR_STATUSr_ENUM,
    BCM56260_B0_AVS_REG_RO_REGISTERS_0_PVT_1P8V_MNTR_STATUSr_ENUM,
    BCM56260_B0_AVS_REG_RO_REGISTERS_0_PVT_3P3V_MNTR_STATUSr_ENUM,
    BCM56260_B0_AVS_REG_RO_REGISTERS_0_PVT_TEMPERATURE_MNTR_STATUSr_ENUM,
    BCM56260_B0_AVS_REG_RO_REGISTERS_0_PVT_TESTMODE_MNTR_STATUSr_ENUM,
    BCM56260_B0_AVS_REG_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOGr_ENUM,
    BCM56260_B0_AVS_REG_RO_REGISTERS_1_POW_WDOG_FAILURE_STATUSr_ENUM,
    BCM56260_B0_AVS_REG_RO_REGISTERS_1_RMT_ROSC_STATUSr_ENUM,
    BCM56260_B0_AVS_REG_TEMPERATURE_MONITOR_ENABLE_OVER_TEMPERATURE_RESETr_ENUM,
    BCM56260_B0_AVS_REG_TEMPERATURE_MONITOR_ENABLE_TEMPERATURE_INTERRUPT_SOURCESr_ENUM,
    BCM56260_B0_AVS_REG_TEMPERATURE_MONITOR_SPARE_0r_ENUM,
    BCM56260_B0_AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_INTERRUPT_IDLE_TIMEr_ENUM,
    BCM56260_B0_AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_INTERRUPT_TEMPERATUREr_ENUM,
    BCM56260_B0_AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_INTERRUPT_THRESHOLDSr_ENUM,
    BCM56260_B0_AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_MEASUREMENT_STATUSr_ENUM,
    BCM56260_B0_AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_RESET_THRESHOLDr_ENUM,
    BCM56260_B0_AVS_REG_TEMPERATURE_MONITOR_TP_TMON_TEST_ENABLEr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_AVS_STATUS_INr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_AVS_STATUS_OUTr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_MEMORY_ASSISTr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_MEMORY_ASSIST_STATUSr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFECr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC0r_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC1r_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC2r_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC3r_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_BSPr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_HIFr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_LEAPr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_OTP_STATUSr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_RMON_HZr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_RMON_VTr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_S2_STANDBY_STATUSr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SPARE_HIGHr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SPARE_LOWr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFECr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC0r_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC1r_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC2r_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC3r_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AIOr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_BVNr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_BVNDr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_FSKr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_GFXr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_HVDr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_LEAPr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC1r_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAMACr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAPHYr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0r_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDSr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS0r_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS1r_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS2r_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS3r_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SIDr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_V3Dr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_VECr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFECr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC0r_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC1r_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC2r_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC3r_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AIOr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNDr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_FSKr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_GFXr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_HVDr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_LEAPr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC1r_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAMACr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAPHYr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0r_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDSr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS0r_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS1r_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS2r_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS3r_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SIDr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_V3Dr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_VECr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_START_AVS_CPUr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_VOLTAGE_REGULATOR_STATUSr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_VTRAP_STATUSr_ENUM,
    BCM56260_B0_AVS_REG_TOP_CTRL_VTRAP_STATUS_CLEARr_ENUM,
    BCM56260_B0_BCAST_BLOCK_MASKm_ENUM,
    BCM56260_B0_BCAST_BLOCK_MASK_PARITY_CONTROLr_ENUM,
    BCM56260_B0_BFD_RX_UDP_CONTROLr_ENUM,
    BCM56260_B0_BFD_RX_UDP_CONTROL_1r_ENUM,
    BCM56260_B0_BFD_VERSION_CONTROLr_ENUM,
    BCM56260_B0_BKPMETERINGBUCKETr_ENUM,
    BCM56260_B0_BKPMETERINGCONFIG_64r_ENUM,
    BCM56260_B0_BKPMETERINGDISCSTATUS_64r_ENUM,
    BCM56260_B0_BKPMETERINGWARNSTATUS_64r_ENUM,
    BCM56260_B0_BUFFER_CELL_LIMIT_SPr_ENUM,
    BCM56260_B0_BUFFER_CELL_LIMIT_SP_SHAREDr_ENUM,
    BCM56260_B0_BISTCONFIGr_ENUM,
    BCM56260_B0_BISTCONFIG2r_ENUM,
    BCM56260_B0_BISTCONFIGURATIONSr_ENUM,
    BCM56260_B0_BISTENDADDRESSr_ENUM,
    BCM56260_B0_BISTERROROCCURREDr_ENUM,
    BCM56260_B0_BISTFULLMASKERRORCOUNTERr_ENUM,
    BCM56260_B0_BISTFULLMASKWORDr_ENUM,
    BCM56260_B0_BISTFULLMASKWORD0r_ENUM,
    BCM56260_B0_BISTFULLMASKWORD1r_ENUM,
    BCM56260_B0_BISTFULLMASKWORD2r_ENUM,
    BCM56260_B0_BISTFULLMASKWORD3r_ENUM,
    BCM56260_B0_BISTFULLMASKWORD4r_ENUM,
    BCM56260_B0_BISTFULLMASKWORD5r_ENUM,
    BCM56260_B0_BISTFULLMASKWORD6r_ENUM,
    BCM56260_B0_BISTFULLMASKWORD7r_ENUM,
    BCM56260_B0_BISTGENERALCONFIGURATIONSr_ENUM,
    BCM56260_B0_BISTGLOBALERRORCOUNTERr_ENUM,
    BCM56260_B0_BISTLASTADDRERRr_ENUM,
    BCM56260_B0_BISTLASTDATAERRWORDr_ENUM,
    BCM56260_B0_BISTLASTDATAERRWORD0r_ENUM,
    BCM56260_B0_BISTLASTDATAERRWORD1r_ENUM,
    BCM56260_B0_BISTLASTDATAERRWORD2r_ENUM,
    BCM56260_B0_BISTLASTDATAERRWORD3r_ENUM,
    BCM56260_B0_BISTLASTDATAERRWORD4r_ENUM,
    BCM56260_B0_BISTLASTDATAERRWORD5r_ENUM,
    BCM56260_B0_BISTLASTDATAERRWORD6r_ENUM,
    BCM56260_B0_BISTLASTDATAERRWORD7r_ENUM,
    BCM56260_B0_BISTNUMBEROFACTIONSr_ENUM,
    BCM56260_B0_BISTPATTERNWORDr_ENUM,
    BCM56260_B0_BISTPATTERNWORD0r_ENUM,
    BCM56260_B0_BISTPATTERNWORD1r_ENUM,
    BCM56260_B0_BISTPATTERNWORD2r_ENUM,
    BCM56260_B0_BISTPATTERNWORD3r_ENUM,
    BCM56260_B0_BISTPATTERNWORD4r_ENUM,
    BCM56260_B0_BISTPATTERNWORD5r_ENUM,
    BCM56260_B0_BISTPATTERNWORD6r_ENUM,
    BCM56260_B0_BISTPATTERNWORD7r_ENUM,
    BCM56260_B0_BISTSINGLEBITMASKr_ENUM,
    BCM56260_B0_BISTSINGLEBITMASKERRORCOUNTERr_ENUM,
    BCM56260_B0_BISTSTARTADDRESSr_ENUM,
    BCM56260_B0_BISTSTATUSESr_ENUM,
    BCM56260_B0_CBL_ATTRIBUTEr_ENUM,
    BCM56260_B0_CBPMEMDEBUGr_ENUM,
    BCM56260_B0_CBPMEMDEBUG1r_ENUM,
    BCM56260_B0_CBPMEMDEBUG2r_ENUM,
    BCM56260_B0_CCM_COPYTO_CPU_CONTROLr_ENUM,
    BCM56260_B0_CCM_INTERRUPT_CONTROLr_ENUM,
    BCM56260_B0_CCM_READ_CONTROLr_ENUM,
    BCM56260_B0_CCPE_MEMDEBUGr_ENUM,
    BCM56260_B0_CCPI_MEMDEBUGr_ENUM,
    BCM56260_B0_CCP_COMMON_DEBUG0r_ENUM,
    BCM56260_B0_CCP_ERRORr_ENUM,
    BCM56260_B0_CCP_ERROR_MASKr_ENUM,
    BCM56260_B0_CCP_EXT_DEBUG0r_ENUM,
    BCM56260_B0_CCP_FIFO_MEMDEBUGr_ENUM,
    BCM56260_B0_CCP_INT_DEBUG0r_ENUM,
    BCM56260_B0_CELLLINKEMEMDEBUG0r_ENUM,
    BCM56260_B0_CELLLINKEMEMDEBUG1r_ENUM,
    BCM56260_B0_CELLLINKIMEMDEBUGr_ENUM,
    BCM56260_B0_CELL_RESET_LIMIT_OFFSET_SPr_ENUM,
    BCM56260_B0_CELL_SPAP_RED_OFFSET_SPr_ENUM,
    BCM56260_B0_CELL_SPAP_YELLOW_OFFSET_SPr_ENUM,
    BCM56260_B0_CFAPECONFIGr_ENUM,
    BCM56260_B0_CFAPEFULLRESETPOINTr_ENUM,
    BCM56260_B0_CFAPEFULLSETPOINTr_ENUM,
    BCM56260_B0_CFAPEINITr_ENUM,
    BCM56260_B0_CFAPELOWWATERMARKr_ENUM,
    BCM56260_B0_CFAPEMEMDEBUG_BITMAPr_ENUM,
    BCM56260_B0_CFAPEMEMDEBUG_STACKr_ENUM,
    BCM56260_B0_CFAPEOTPCONFIGr_ENUM,
    BCM56260_B0_CFAPEREADPOINTERr_ENUM,
    BCM56260_B0_CFAPESTACKSTATUSr_ENUM,
    BCM56260_B0_CFAPE_BITMAP_ECC_STATUSr_ENUM,
    BCM56260_B0_CFAPE_ECC_DEBUGr_ENUM,
    BCM56260_B0_CFAPE_ECC_ERRORr_ENUM,
    BCM56260_B0_CFAPE_ERROR_MASKr_ENUM,
    BCM56260_B0_CFAPE_POOL_CONG_DETECT_THRESH_0r_ENUM,
    BCM56260_B0_CFAPE_POOL_CONG_DETECT_THRESH_1r_ENUM,
    BCM56260_B0_CFAPE_POOL_CONG_DETECT_THRESH_2r_ENUM,
    BCM56260_B0_CFAPE_STACK_ECC_STATUSr_ENUM,
    BCM56260_B0_CFAPICONFIGr_ENUM,
    BCM56260_B0_CFAPIFULLRESETPOINTr_ENUM,
    BCM56260_B0_CFAPIFULLSETPOINTr_ENUM,
    BCM56260_B0_CFAPIINITr_ENUM,
    BCM56260_B0_CFAPILOWWATERMARKr_ENUM,
    BCM56260_B0_CFAPIMEMDEBUG_BITMAPr_ENUM,
    BCM56260_B0_CFAPIMEMDEBUG_STACKr_ENUM,
    BCM56260_B0_CFAPIOTPCONFIGr_ENUM,
    BCM56260_B0_CFAPIREADPOINTERr_ENUM,
    BCM56260_B0_CFAPISTACKSTATUSr_ENUM,
    BCM56260_B0_CFAPI_BITMAP_ECC_STATUSr_ENUM,
    BCM56260_B0_CFAPI_ECC_DEBUGr_ENUM,
    BCM56260_B0_CFAPI_ECC_ERRORr_ENUM,
    BCM56260_B0_CFAPI_ERROR_MASKr_ENUM,
    BCM56260_B0_CFAPI_STACK_ECC_STATUSr_ENUM,
    BCM56260_B0_CFAP_ECC_1B_COUNTERr_ENUM,
    BCM56260_B0_CFAP_ECC_2B_COUNTERr_ENUM,
    BCM56260_B0_CFAP_ECC_B_COUNTERr_ENUM,
    BCM56260_B0_CFG_RAM_DBGCTRLr_ENUM,
    BCM56260_B0_CFG_RAM_DBGCTRL_1r_ENUM,
    BCM56260_B0_CHFC2PFC_STATEr_ENUM,
    BCM56260_B0_CHFC_TC2PRI_TBL_ECC_CONFIGr_ENUM,
    BCM56260_B0_CHFC_TC2PRI_TBL_ECC_ERRr_ENUM,
    BCM56260_B0_CHFC_TC2PRI_TBL_ECC_ERR1r_ENUM,
    BCM56260_B0_CHFC_TC2PRI_TBL_ECC_ERR1_CNTr_ENUM,
    BCM56260_B0_CHFC_TC2PRI_TBL_ECC_ERR2r_ENUM,
    BCM56260_B0_CH_BASE_EXPECTEDr_ENUM,
    BCM56260_B0_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr_ENUM,
    BCM56260_B0_CI0_TO_EMC_WTAG_RETURN_COUNT_DEBUGr_ENUM,
    BCM56260_B0_CI1_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr_ENUM,
    BCM56260_B0_CI1_TO_EMC_WTAG_RETURN_COUNT_DEBUGr_ENUM,
    BCM56260_B0_CI_CONFIG0r_ENUM,
    BCM56260_B0_CI_CONFIG1r_ENUM,
    BCM56260_B0_CI_CONFIG2r_ENUM,
    BCM56260_B0_CI_CONFIG3r_ENUM,
    BCM56260_B0_CI_CONFIG4r_ENUM,
    BCM56260_B0_CI_CONFIG6r_ENUM,
    BCM56260_B0_CI_CONFIG7r_ENUM,
    BCM56260_B0_CI_DDR_AUTOINITr_ENUM,
    BCM56260_B0_CI_DDR_MRr_ENUM,
    BCM56260_B0_CI_DDR_MR0r_ENUM,
    BCM56260_B0_CI_DDR_MR1r_ENUM,
    BCM56260_B0_CI_DDR_MR2r_ENUM,
    BCM56260_B0_CI_DDR_MR3r_ENUM,
    BCM56260_B0_CI_DEBUGr_ENUM,
    BCM56260_B0_CI_DEBUG_RD_LINESr_ENUM,
    BCM56260_B0_CI_DEBUG_WR_LINESr_ENUM,
    BCM56260_B0_CI_ECC_DEBUGr_ENUM,
    BCM56260_B0_CI_ECC_STATUSr_ENUM,
    BCM56260_B0_CI_ERRORr_ENUM,
    BCM56260_B0_CI_ERROR_MASKr_ENUM,
    BCM56260_B0_CI_MEM_ACC_CTRLr_ENUM,
    BCM56260_B0_CI_MEM_ACC_DATAr_ENUM,
    BCM56260_B0_CI_MEM_ACC_DATA0r_ENUM,
    BCM56260_B0_CI_MEM_ACC_DATA1r_ENUM,
    BCM56260_B0_CI_MEM_ACC_DATA2r_ENUM,
    BCM56260_B0_CI_MEM_ACC_DATA3r_ENUM,
    BCM56260_B0_CI_MEM_ACC_DATA4r_ENUM,
    BCM56260_B0_CI_MEM_ACC_DATA5r_ENUM,
    BCM56260_B0_CI_MEM_ACC_DATA6r_ENUM,
    BCM56260_B0_CI_MEM_ACC_DATA7r_ENUM,
    BCM56260_B0_CI_MEM_DEBUG0r_ENUM,
    BCM56260_B0_CI_MEM_DEBUG1r_ENUM,
    BCM56260_B0_CI_MRS_CMDr_ENUM,
    BCM56260_B0_CI_PHY_CONTROLr_ENUM,
    BCM56260_B0_CI_PHY_ERRORr_ENUM,
    BCM56260_B0_CI_RESETr_ENUM,
    BCM56260_B0_CI_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr_ENUM,
    BCM56260_B0_CI_TO_EMC_WTAG_RETURN_COUNT_DEBUGr_ENUM,
    BCM56260_B0_CLINK_ERRORr_ENUM,
    BCM56260_B0_CLINK_ERROR_MASKr_ENUM,
    BCM56260_B0_CMICM_BSPI_B0_CNTRLr_ENUM,
    BCM56260_B0_CMICM_BSPI_B0_STATUSr_ENUM,
    BCM56260_B0_CMICM_BSPI_B1_CNTRLr_ENUM,
    BCM56260_B0_CMICM_BSPI_B1_STATUSr_ENUM,
    BCM56260_B0_CMICM_BSPI_BUSY_STATUSr_ENUM,
    BCM56260_B0_CMICM_BSPI_B_CNTRLr_ENUM,
    BCM56260_B0_CMICM_BSPI_B_STATUSr_ENUM,
    BCM56260_B0_CMICM_BSPI_INTR_STATUSr_ENUM,
    BCM56260_B0_CMICM_BSPI_MAST_N_BOOTr_ENUM,
    BCM56260_B0_CMICM_COMMON_CONFIGr_ENUM,
    BCM56260_B0_CMICM_REVIDr_ENUM,
    BCM56260_B0_CMIC_BROADSYNC_REF_CLK_GEN_CTRLr_ENUM,
    BCM56260_B0_CMIC_BS0_CLK_CTRLr_ENUM,
    BCM56260_B0_CMIC_BS0_CONFIGr_ENUM,
    BCM56260_B0_CMIC_BS0_HEARTBEAT_CTRLr_ENUM,
    BCM56260_B0_CMIC_BS0_HEARTBEAT_DOWN_DURATIONr_ENUM,
    BCM56260_B0_CMIC_BS0_HEARTBEAT_UP_DURATIONr_ENUM,
    BCM56260_B0_CMIC_BS0_INITIAL_CRCr_ENUM,
    BCM56260_B0_CMIC_BS0_INPUT_TIME_0r_ENUM,
    BCM56260_B0_CMIC_BS0_INPUT_TIME_1r_ENUM,
    BCM56260_B0_CMIC_BS0_INPUT_TIME_2r_ENUM,
    BCM56260_B0_CMIC_BS0_OUTPUT_TIME_0r_ENUM,
    BCM56260_B0_CMIC_BS0_OUTPUT_TIME_1r_ENUM,
    BCM56260_B0_CMIC_BS0_OUTPUT_TIME_2r_ENUM,
    BCM56260_B0_CMIC_BS1_CLK_CTRLr_ENUM,
    BCM56260_B0_CMIC_BS1_CONFIGr_ENUM,
    BCM56260_B0_CMIC_BS1_HEARTBEAT_CTRLr_ENUM,
    BCM56260_B0_CMIC_BS1_HEARTBEAT_DOWN_DURATIONr_ENUM,
    BCM56260_B0_CMIC_BS1_HEARTBEAT_UP_DURATIONr_ENUM,
    BCM56260_B0_CMIC_BS1_INITIAL_CRCr_ENUM,
    BCM56260_B0_CMIC_BS1_INPUT_TIME_0r_ENUM,
    BCM56260_B0_CMIC_BS1_INPUT_TIME_1r_ENUM,
    BCM56260_B0_CMIC_BS1_INPUT_TIME_2r_ENUM,
    BCM56260_B0_CMIC_BS1_OUTPUT_TIME_0r_ENUM,
    BCM56260_B0_CMIC_BS1_OUTPUT_TIME_1r_ENUM,
    BCM56260_B0_CMIC_BS1_OUTPUT_TIME_2r_ENUM,
    BCM56260_B0_CMIC_CMC0_2BIT_ECC_ERROR_STATUSr_ENUM,
    BCM56260_B0_CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASKr_ENUM,
    BCM56260_B0_CMIC_CMC0_AXIIC_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC0_AXIIC_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC0_AXIIC_TM_CONTROL_2r_ENUM,
    BCM56260_B0_CMIC_CMC0_CCMDMA_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC0_CCMDMA_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC0_CCM_DMA_CFGr_ENUM,
    BCM56260_B0_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_ENUM,
    BCM56260_B0_CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr_ENUM,
    BCM56260_B0_CMIC_CMC0_CCM_DMA_ECCERR_ADDRr_ENUM,
    BCM56260_B0_CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC0_CCM_DMA_ENTRY_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM,
    BCM56260_B0_CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM,
    BCM56260_B0_CMIC_CMC0_CCM_DMA_STATr_ENUM,
    BCM56260_B0_CMIC_CMC0_CCM_DMA_STATUS_CLRr_ENUM,
    BCM56260_B0_CMIC_CMC0_CH0_COS_CTRL_RX_0r_ENUM,
    BCM56260_B0_CMIC_CMC0_CH0_COS_CTRL_RX_1r_ENUM,
    BCM56260_B0_CMIC_CMC0_CH0_DMA_CTRLr_ENUM,
    BCM56260_B0_CMIC_CMC0_CH0_DMA_CURR_DESCr_ENUM,
    BCM56260_B0_CMIC_CMC0_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56260_B0_CMIC_CMC0_CH1_COS_CTRL_RX_0r_ENUM,
    BCM56260_B0_CMIC_CMC0_CH1_COS_CTRL_RX_1r_ENUM,
    BCM56260_B0_CMIC_CMC0_CH1_DMA_CTRLr_ENUM,
    BCM56260_B0_CMIC_CMC0_CH1_DMA_CURR_DESCr_ENUM,
    BCM56260_B0_CMIC_CMC0_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56260_B0_CMIC_CMC0_CH2_COS_CTRL_RX_0r_ENUM,
    BCM56260_B0_CMIC_CMC0_CH2_COS_CTRL_RX_1r_ENUM,
    BCM56260_B0_CMIC_CMC0_CH2_DMA_CTRLr_ENUM,
    BCM56260_B0_CMIC_CMC0_CH2_DMA_CURR_DESCr_ENUM,
    BCM56260_B0_CMIC_CMC0_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56260_B0_CMIC_CMC0_CH3_COS_CTRL_RX_0r_ENUM,
    BCM56260_B0_CMIC_CMC0_CH3_COS_CTRL_RX_1r_ENUM,
    BCM56260_B0_CMIC_CMC0_CH3_DMA_CTRLr_ENUM,
    BCM56260_B0_CMIC_CMC0_CH3_DMA_CURR_DESCr_ENUM,
    BCM56260_B0_CMIC_CMC0_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56260_B0_CMIC_CMC0_CONFIGr_ENUM,
    BCM56260_B0_CMIC_CMC0_DMA_CH0_DESC_HALT_ADDRr_ENUM,
    BCM56260_B0_CMIC_CMC0_DMA_CH0_INTR_COALr_ENUM,
    BCM56260_B0_CMIC_CMC0_DMA_CH1_DESC_HALT_ADDRr_ENUM,
    BCM56260_B0_CMIC_CMC0_DMA_CH1_INTR_COALr_ENUM,
    BCM56260_B0_CMIC_CMC0_DMA_CH2_DESC_HALT_ADDRr_ENUM,
    BCM56260_B0_CMIC_CMC0_DMA_CH2_INTR_COALr_ENUM,
    BCM56260_B0_CMIC_CMC0_DMA_CH3_DESC_HALT_ADDRr_ENUM,
    BCM56260_B0_CMIC_CMC0_DMA_CH3_INTR_COALr_ENUM,
    BCM56260_B0_CMIC_CMC0_DMA_DESC0r_ENUM,
    BCM56260_B0_CMIC_CMC0_DMA_DESC1r_ENUM,
    BCM56260_B0_CMIC_CMC0_DMA_DESC2r_ENUM,
    BCM56260_B0_CMIC_CMC0_DMA_DESC3r_ENUM,
    BCM56260_B0_CMIC_CMC0_DMA_STATr_ENUM,
    BCM56260_B0_CMIC_CMC0_DMA_STAT_CLRr_ENUM,
    BCM56260_B0_CMIC_CMC0_DMA_STAT_HIr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_STATr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_STATr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_STATr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_STATr_ENUM,
    BCM56260_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM,
    BCM56260_B0_CMIC_CMC0_FSCHAN_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_FSCHAN_DATA32r_ENUM,
    BCM56260_B0_CMIC_CMC0_FSCHAN_DATA64_HIr_ENUM,
    BCM56260_B0_CMIC_CMC0_FSCHAN_DATA64_LOr_ENUM,
    BCM56260_B0_CMIC_CMC0_FSCHAN_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC0_FSCHAN_STATUSr_ENUM,
    BCM56260_B0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r_ENUM,
    BCM56260_B0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r_ENUM,
    BCM56260_B0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r_ENUM,
    BCM56260_B0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_3r_ENUM,
    BCM56260_B0_CMIC_CMC0_IRQ_STAT0r_ENUM,
    BCM56260_B0_CMIC_CMC0_IRQ_STAT1r_ENUM,
    BCM56260_B0_CMIC_CMC0_IRQ_STAT2r_ENUM,
    BCM56260_B0_CMIC_CMC0_IRQ_STAT3r_ENUM,
    BCM56260_B0_CMIC_CMC0_IRQ_STAT4r_ENUM,
    BCM56260_B0_CMIC_CMC0_IRQ_STAT5r_ENUM,
    BCM56260_B0_CMIC_CMC0_IRQ_STAT6r_ENUM,
    BCM56260_B0_CMIC_CMC0_MIIM_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_MIIM_CTRLr_ENUM,
    BCM56260_B0_CMIC_CMC0_MIIM_PARAMr_ENUM,
    BCM56260_B0_CMIC_CMC0_MIIM_READ_DATAr_ENUM,
    BCM56260_B0_CMIC_CMC0_MIIM_STATr_ENUM,
    BCM56260_B0_CMIC_CMC0_PCIE_IRQ_MASK0r_ENUM,
    BCM56260_B0_CMIC_CMC0_PCIE_IRQ_MASK1r_ENUM,
    BCM56260_B0_CMIC_CMC0_PCIE_IRQ_MASK2r_ENUM,
    BCM56260_B0_CMIC_CMC0_PCIE_IRQ_MASK3r_ENUM,
    BCM56260_B0_CMIC_CMC0_PCIE_IRQ_MASK4r_ENUM,
    BCM56260_B0_CMIC_CMC0_PCIE_IRQ_MASK5r_ENUM,
    BCM56260_B0_CMIC_CMC0_PCIE_IRQ_MASK6r_ENUM,
    BCM56260_B0_CMIC_CMC0_PCIE_MISCELr_ENUM,
    BCM56260_B0_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC0_PKT_COUNT_CH0_TXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC0_PKT_COUNT_CH1_RXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC0_PKT_COUNT_CH1_TXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC0_PKT_COUNT_CH2_RXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC0_PKT_COUNT_CH2_TXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC0_PKT_COUNT_CH3_RXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC0_PKT_COUNT_CH3_TXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC0_PKT_COUNT_RXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC0_PKT_COUNT_TXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC0_PROGRAMMABLE_COS_MASK0r_ENUM,
    BCM56260_B0_CMIC_CMC0_PROGRAMMABLE_COS_MASK1r_ENUM,
    BCM56260_B0_CMIC_CMC0_RCPU_IRQ_MASK0r_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_REQUESTr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_STATUSr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_TIMERr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_2r_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_REQUESTr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_STATUSr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_TIMERr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_2r_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_REQUESTr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_STATUSr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_TIMERr_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_2r_ENUM,
    BCM56260_B0_CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC0_SCHAN_CTRLr_ENUM,
    BCM56260_B0_CMIC_CMC0_SCHAN_ERRr_ENUM,
    BCM56260_B0_CMIC_CMC0_SCHAN_MESSAGEr_ENUM,
    BCM56260_B0_CMIC_CMC0_STATr_ENUM,
    BCM56260_B0_CMIC_CMC0_SW_INTR_CONFIGr_ENUM,
    BCM56260_B0_CMIC_CMC0_UC0_IRQ_MASK0r_ENUM,
    BCM56260_B0_CMIC_CMC0_UC0_IRQ_MASK1r_ENUM,
    BCM56260_B0_CMIC_CMC0_UC0_IRQ_MASK2r_ENUM,
    BCM56260_B0_CMIC_CMC0_UC0_IRQ_MASK3r_ENUM,
    BCM56260_B0_CMIC_CMC0_UC0_IRQ_MASK4r_ENUM,
    BCM56260_B0_CMIC_CMC0_UC0_IRQ_MASK5r_ENUM,
    BCM56260_B0_CMIC_CMC0_UC0_IRQ_MASK6r_ENUM,
    BCM56260_B0_CMIC_CMC0_UC1_IRQ_MASK0r_ENUM,
    BCM56260_B0_CMIC_CMC0_UC1_IRQ_MASK1r_ENUM,
    BCM56260_B0_CMIC_CMC0_UC1_IRQ_MASK2r_ENUM,
    BCM56260_B0_CMIC_CMC0_UC1_IRQ_MASK3r_ENUM,
    BCM56260_B0_CMIC_CMC0_UC1_IRQ_MASK4r_ENUM,
    BCM56260_B0_CMIC_CMC0_UC1_IRQ_MASK5r_ENUM,
    BCM56260_B0_CMIC_CMC0_UC1_IRQ_MASK6r_ENUM,
    BCM56260_B0_CMIC_CMC1_2BIT_ECC_ERROR_STATUSr_ENUM,
    BCM56260_B0_CMIC_CMC1_2BIT_ECC_ERROR_STATUS_MASKr_ENUM,
    BCM56260_B0_CMIC_CMC1_AXIIC_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC1_AXIIC_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC1_AXIIC_TM_CONTROL_2r_ENUM,
    BCM56260_B0_CMIC_CMC1_CCMDMA_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC1_CCMDMA_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC1_CCM_DMA_CFGr_ENUM,
    BCM56260_B0_CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr_ENUM,
    BCM56260_B0_CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr_ENUM,
    BCM56260_B0_CMIC_CMC1_CCM_DMA_ECCERR_ADDRr_ENUM,
    BCM56260_B0_CMIC_CMC1_CCM_DMA_ECCERR_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC1_CCM_DMA_ENTRY_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM,
    BCM56260_B0_CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM,
    BCM56260_B0_CMIC_CMC1_CCM_DMA_STATr_ENUM,
    BCM56260_B0_CMIC_CMC1_CCM_DMA_STATUS_CLRr_ENUM,
    BCM56260_B0_CMIC_CMC1_CH0_COS_CTRL_RX_0r_ENUM,
    BCM56260_B0_CMIC_CMC1_CH0_COS_CTRL_RX_1r_ENUM,
    BCM56260_B0_CMIC_CMC1_CH0_DMA_CTRLr_ENUM,
    BCM56260_B0_CMIC_CMC1_CH0_DMA_CURR_DESCr_ENUM,
    BCM56260_B0_CMIC_CMC1_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56260_B0_CMIC_CMC1_CH1_COS_CTRL_RX_0r_ENUM,
    BCM56260_B0_CMIC_CMC1_CH1_COS_CTRL_RX_1r_ENUM,
    BCM56260_B0_CMIC_CMC1_CH1_DMA_CTRLr_ENUM,
    BCM56260_B0_CMIC_CMC1_CH1_DMA_CURR_DESCr_ENUM,
    BCM56260_B0_CMIC_CMC1_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56260_B0_CMIC_CMC1_CH2_COS_CTRL_RX_0r_ENUM,
    BCM56260_B0_CMIC_CMC1_CH2_COS_CTRL_RX_1r_ENUM,
    BCM56260_B0_CMIC_CMC1_CH2_DMA_CTRLr_ENUM,
    BCM56260_B0_CMIC_CMC1_CH2_DMA_CURR_DESCr_ENUM,
    BCM56260_B0_CMIC_CMC1_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56260_B0_CMIC_CMC1_CH3_COS_CTRL_RX_0r_ENUM,
    BCM56260_B0_CMIC_CMC1_CH3_COS_CTRL_RX_1r_ENUM,
    BCM56260_B0_CMIC_CMC1_CH3_DMA_CTRLr_ENUM,
    BCM56260_B0_CMIC_CMC1_CH3_DMA_CURR_DESCr_ENUM,
    BCM56260_B0_CMIC_CMC1_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56260_B0_CMIC_CMC1_CONFIGr_ENUM,
    BCM56260_B0_CMIC_CMC1_DMA_CH0_DESC_HALT_ADDRr_ENUM,
    BCM56260_B0_CMIC_CMC1_DMA_CH0_INTR_COALr_ENUM,
    BCM56260_B0_CMIC_CMC1_DMA_CH1_DESC_HALT_ADDRr_ENUM,
    BCM56260_B0_CMIC_CMC1_DMA_CH1_INTR_COALr_ENUM,
    BCM56260_B0_CMIC_CMC1_DMA_CH2_DESC_HALT_ADDRr_ENUM,
    BCM56260_B0_CMIC_CMC1_DMA_CH2_INTR_COALr_ENUM,
    BCM56260_B0_CMIC_CMC1_DMA_CH3_DESC_HALT_ADDRr_ENUM,
    BCM56260_B0_CMIC_CMC1_DMA_CH3_INTR_COALr_ENUM,
    BCM56260_B0_CMIC_CMC1_DMA_DESC0r_ENUM,
    BCM56260_B0_CMIC_CMC1_DMA_DESC1r_ENUM,
    BCM56260_B0_CMIC_CMC1_DMA_DESC2r_ENUM,
    BCM56260_B0_CMIC_CMC1_DMA_DESC3r_ENUM,
    BCM56260_B0_CMIC_CMC1_DMA_STATr_ENUM,
    BCM56260_B0_CMIC_CMC1_DMA_STAT_CLRr_ENUM,
    BCM56260_B0_CMIC_CMC1_DMA_STAT_HIr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_STATr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_STATr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_STATr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_STATr_ENUM,
    BCM56260_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM,
    BCM56260_B0_CMIC_CMC1_FSCHAN_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_FSCHAN_DATA32r_ENUM,
    BCM56260_B0_CMIC_CMC1_FSCHAN_DATA64_HIr_ENUM,
    BCM56260_B0_CMIC_CMC1_FSCHAN_DATA64_LOr_ENUM,
    BCM56260_B0_CMIC_CMC1_FSCHAN_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC1_FSCHAN_STATUSr_ENUM,
    BCM56260_B0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r_ENUM,
    BCM56260_B0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r_ENUM,
    BCM56260_B0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r_ENUM,
    BCM56260_B0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_3r_ENUM,
    BCM56260_B0_CMIC_CMC1_IRQ_STAT0r_ENUM,
    BCM56260_B0_CMIC_CMC1_IRQ_STAT1r_ENUM,
    BCM56260_B0_CMIC_CMC1_IRQ_STAT2r_ENUM,
    BCM56260_B0_CMIC_CMC1_IRQ_STAT3r_ENUM,
    BCM56260_B0_CMIC_CMC1_IRQ_STAT4r_ENUM,
    BCM56260_B0_CMIC_CMC1_IRQ_STAT5r_ENUM,
    BCM56260_B0_CMIC_CMC1_IRQ_STAT6r_ENUM,
    BCM56260_B0_CMIC_CMC1_MIIM_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_MIIM_CTRLr_ENUM,
    BCM56260_B0_CMIC_CMC1_MIIM_PARAMr_ENUM,
    BCM56260_B0_CMIC_CMC1_MIIM_READ_DATAr_ENUM,
    BCM56260_B0_CMIC_CMC1_MIIM_STATr_ENUM,
    BCM56260_B0_CMIC_CMC1_PCIE_IRQ_MASK0r_ENUM,
    BCM56260_B0_CMIC_CMC1_PCIE_IRQ_MASK1r_ENUM,
    BCM56260_B0_CMIC_CMC1_PCIE_IRQ_MASK2r_ENUM,
    BCM56260_B0_CMIC_CMC1_PCIE_IRQ_MASK3r_ENUM,
    BCM56260_B0_CMIC_CMC1_PCIE_IRQ_MASK4r_ENUM,
    BCM56260_B0_CMIC_CMC1_PCIE_IRQ_MASK5r_ENUM,
    BCM56260_B0_CMIC_CMC1_PCIE_IRQ_MASK6r_ENUM,
    BCM56260_B0_CMIC_CMC1_PCIE_MISCELr_ENUM,
    BCM56260_B0_CMIC_CMC1_PKT_COUNT_CH0_RXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC1_PKT_COUNT_CH0_TXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC1_PKT_COUNT_CH1_RXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC1_PKT_COUNT_CH1_TXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC1_PKT_COUNT_CH2_RXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC1_PKT_COUNT_CH2_TXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC1_PKT_COUNT_CH3_RXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC1_PKT_COUNT_CH3_TXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC1_PKT_COUNT_RXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC1_PKT_COUNT_TXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC1_PROGRAMMABLE_COS_MASK0r_ENUM,
    BCM56260_B0_CMIC_CMC1_PROGRAMMABLE_COS_MASK1r_ENUM,
    BCM56260_B0_CMIC_CMC1_RCPU_IRQ_MASK0r_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_REQUESTr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_STATUSr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_TIMERr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_2r_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_REQUESTr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_STATUSr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_TIMERr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_2r_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_REQUESTr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_STATUSr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_TIMERr_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_2r_ENUM,
    BCM56260_B0_CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC1_SCHAN_CTRLr_ENUM,
    BCM56260_B0_CMIC_CMC1_SCHAN_ERRr_ENUM,
    BCM56260_B0_CMIC_CMC1_SCHAN_MESSAGEr_ENUM,
    BCM56260_B0_CMIC_CMC1_STATr_ENUM,
    BCM56260_B0_CMIC_CMC1_SW_INTR_CONFIGr_ENUM,
    BCM56260_B0_CMIC_CMC1_UC0_IRQ_MASK0r_ENUM,
    BCM56260_B0_CMIC_CMC1_UC0_IRQ_MASK1r_ENUM,
    BCM56260_B0_CMIC_CMC1_UC0_IRQ_MASK2r_ENUM,
    BCM56260_B0_CMIC_CMC1_UC0_IRQ_MASK3r_ENUM,
    BCM56260_B0_CMIC_CMC1_UC0_IRQ_MASK4r_ENUM,
    BCM56260_B0_CMIC_CMC1_UC0_IRQ_MASK5r_ENUM,
    BCM56260_B0_CMIC_CMC1_UC0_IRQ_MASK6r_ENUM,
    BCM56260_B0_CMIC_CMC1_UC1_IRQ_MASK0r_ENUM,
    BCM56260_B0_CMIC_CMC1_UC1_IRQ_MASK1r_ENUM,
    BCM56260_B0_CMIC_CMC1_UC1_IRQ_MASK2r_ENUM,
    BCM56260_B0_CMIC_CMC1_UC1_IRQ_MASK3r_ENUM,
    BCM56260_B0_CMIC_CMC1_UC1_IRQ_MASK4r_ENUM,
    BCM56260_B0_CMIC_CMC1_UC1_IRQ_MASK5r_ENUM,
    BCM56260_B0_CMIC_CMC1_UC1_IRQ_MASK6r_ENUM,
    BCM56260_B0_CMIC_CMC2_2BIT_ECC_ERROR_STATUSr_ENUM,
    BCM56260_B0_CMIC_CMC2_2BIT_ECC_ERROR_STATUS_MASKr_ENUM,
    BCM56260_B0_CMIC_CMC2_AXIIC_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC2_AXIIC_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC2_AXIIC_TM_CONTROL_2r_ENUM,
    BCM56260_B0_CMIC_CMC2_CCMDMA_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC2_CCMDMA_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC2_CCM_DMA_CFGr_ENUM,
    BCM56260_B0_CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr_ENUM,
    BCM56260_B0_CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr_ENUM,
    BCM56260_B0_CMIC_CMC2_CCM_DMA_ECCERR_ADDRr_ENUM,
    BCM56260_B0_CMIC_CMC2_CCM_DMA_ECCERR_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC2_CCM_DMA_ENTRY_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM,
    BCM56260_B0_CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM,
    BCM56260_B0_CMIC_CMC2_CCM_DMA_STATr_ENUM,
    BCM56260_B0_CMIC_CMC2_CCM_DMA_STATUS_CLRr_ENUM,
    BCM56260_B0_CMIC_CMC2_CH0_COS_CTRL_RX_0r_ENUM,
    BCM56260_B0_CMIC_CMC2_CH0_COS_CTRL_RX_1r_ENUM,
    BCM56260_B0_CMIC_CMC2_CH0_DMA_CTRLr_ENUM,
    BCM56260_B0_CMIC_CMC2_CH0_DMA_CURR_DESCr_ENUM,
    BCM56260_B0_CMIC_CMC2_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56260_B0_CMIC_CMC2_CH1_COS_CTRL_RX_0r_ENUM,
    BCM56260_B0_CMIC_CMC2_CH1_COS_CTRL_RX_1r_ENUM,
    BCM56260_B0_CMIC_CMC2_CH1_DMA_CTRLr_ENUM,
    BCM56260_B0_CMIC_CMC2_CH1_DMA_CURR_DESCr_ENUM,
    BCM56260_B0_CMIC_CMC2_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56260_B0_CMIC_CMC2_CH2_COS_CTRL_RX_0r_ENUM,
    BCM56260_B0_CMIC_CMC2_CH2_COS_CTRL_RX_1r_ENUM,
    BCM56260_B0_CMIC_CMC2_CH2_DMA_CTRLr_ENUM,
    BCM56260_B0_CMIC_CMC2_CH2_DMA_CURR_DESCr_ENUM,
    BCM56260_B0_CMIC_CMC2_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56260_B0_CMIC_CMC2_CH3_COS_CTRL_RX_0r_ENUM,
    BCM56260_B0_CMIC_CMC2_CH3_COS_CTRL_RX_1r_ENUM,
    BCM56260_B0_CMIC_CMC2_CH3_DMA_CTRLr_ENUM,
    BCM56260_B0_CMIC_CMC2_CH3_DMA_CURR_DESCr_ENUM,
    BCM56260_B0_CMIC_CMC2_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56260_B0_CMIC_CMC2_CONFIGr_ENUM,
    BCM56260_B0_CMIC_CMC2_DMA_CH0_DESC_HALT_ADDRr_ENUM,
    BCM56260_B0_CMIC_CMC2_DMA_CH0_INTR_COALr_ENUM,
    BCM56260_B0_CMIC_CMC2_DMA_CH1_DESC_HALT_ADDRr_ENUM,
    BCM56260_B0_CMIC_CMC2_DMA_CH1_INTR_COALr_ENUM,
    BCM56260_B0_CMIC_CMC2_DMA_CH2_DESC_HALT_ADDRr_ENUM,
    BCM56260_B0_CMIC_CMC2_DMA_CH2_INTR_COALr_ENUM,
    BCM56260_B0_CMIC_CMC2_DMA_CH3_DESC_HALT_ADDRr_ENUM,
    BCM56260_B0_CMIC_CMC2_DMA_CH3_INTR_COALr_ENUM,
    BCM56260_B0_CMIC_CMC2_DMA_DESC0r_ENUM,
    BCM56260_B0_CMIC_CMC2_DMA_DESC1r_ENUM,
    BCM56260_B0_CMIC_CMC2_DMA_DESC2r_ENUM,
    BCM56260_B0_CMIC_CMC2_DMA_DESC3r_ENUM,
    BCM56260_B0_CMIC_CMC2_DMA_STATr_ENUM,
    BCM56260_B0_CMIC_CMC2_DMA_STAT_CLRr_ENUM,
    BCM56260_B0_CMIC_CMC2_DMA_STAT_HIr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_STATr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_STATr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_STATr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_STATr_ENUM,
    BCM56260_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM,
    BCM56260_B0_CMIC_CMC2_FSCHAN_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_FSCHAN_DATA32r_ENUM,
    BCM56260_B0_CMIC_CMC2_FSCHAN_DATA64_HIr_ENUM,
    BCM56260_B0_CMIC_CMC2_FSCHAN_DATA64_LOr_ENUM,
    BCM56260_B0_CMIC_CMC2_FSCHAN_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC2_FSCHAN_STATUSr_ENUM,
    BCM56260_B0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r_ENUM,
    BCM56260_B0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r_ENUM,
    BCM56260_B0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r_ENUM,
    BCM56260_B0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_3r_ENUM,
    BCM56260_B0_CMIC_CMC2_IRQ_STAT0r_ENUM,
    BCM56260_B0_CMIC_CMC2_IRQ_STAT1r_ENUM,
    BCM56260_B0_CMIC_CMC2_IRQ_STAT2r_ENUM,
    BCM56260_B0_CMIC_CMC2_IRQ_STAT3r_ENUM,
    BCM56260_B0_CMIC_CMC2_IRQ_STAT4r_ENUM,
    BCM56260_B0_CMIC_CMC2_IRQ_STAT5r_ENUM,
    BCM56260_B0_CMIC_CMC2_IRQ_STAT6r_ENUM,
    BCM56260_B0_CMIC_CMC2_MIIM_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_MIIM_CTRLr_ENUM,
    BCM56260_B0_CMIC_CMC2_MIIM_PARAMr_ENUM,
    BCM56260_B0_CMIC_CMC2_MIIM_READ_DATAr_ENUM,
    BCM56260_B0_CMIC_CMC2_MIIM_STATr_ENUM,
    BCM56260_B0_CMIC_CMC2_PCIE_IRQ_MASK0r_ENUM,
    BCM56260_B0_CMIC_CMC2_PCIE_IRQ_MASK1r_ENUM,
    BCM56260_B0_CMIC_CMC2_PCIE_IRQ_MASK2r_ENUM,
    BCM56260_B0_CMIC_CMC2_PCIE_IRQ_MASK3r_ENUM,
    BCM56260_B0_CMIC_CMC2_PCIE_IRQ_MASK4r_ENUM,
    BCM56260_B0_CMIC_CMC2_PCIE_IRQ_MASK5r_ENUM,
    BCM56260_B0_CMIC_CMC2_PCIE_IRQ_MASK6r_ENUM,
    BCM56260_B0_CMIC_CMC2_PCIE_MISCELr_ENUM,
    BCM56260_B0_CMIC_CMC2_PKT_COUNT_CH0_RXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC2_PKT_COUNT_CH0_TXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC2_PKT_COUNT_CH1_RXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC2_PKT_COUNT_CH1_TXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC2_PKT_COUNT_CH2_RXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC2_PKT_COUNT_CH2_TXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC2_PKT_COUNT_CH3_RXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC2_PKT_COUNT_CH3_TXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC2_PKT_COUNT_RXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC2_PKT_COUNT_TXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC2_PROGRAMMABLE_COS_MASK0r_ENUM,
    BCM56260_B0_CMIC_CMC2_PROGRAMMABLE_COS_MASK1r_ENUM,
    BCM56260_B0_CMIC_CMC2_RCPU_IRQ_MASK0r_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_ITER_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_REQUESTr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_STATUSr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_TIMERr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_2r_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_ITER_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_REQUESTr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_STATUSr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_TIMERr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_2r_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_ITER_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_REQUESTr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_STATUSr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_TIMERr_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_2r_ENUM,
    BCM56260_B0_CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC2_SCHAN_CTRLr_ENUM,
    BCM56260_B0_CMIC_CMC2_SCHAN_ERRr_ENUM,
    BCM56260_B0_CMIC_CMC2_SCHAN_MESSAGEr_ENUM,
    BCM56260_B0_CMIC_CMC2_STATr_ENUM,
    BCM56260_B0_CMIC_CMC2_SW_INTR_CONFIGr_ENUM,
    BCM56260_B0_CMIC_CMC2_UC0_IRQ_MASK0r_ENUM,
    BCM56260_B0_CMIC_CMC2_UC0_IRQ_MASK1r_ENUM,
    BCM56260_B0_CMIC_CMC2_UC0_IRQ_MASK2r_ENUM,
    BCM56260_B0_CMIC_CMC2_UC0_IRQ_MASK3r_ENUM,
    BCM56260_B0_CMIC_CMC2_UC0_IRQ_MASK4r_ENUM,
    BCM56260_B0_CMIC_CMC2_UC0_IRQ_MASK5r_ENUM,
    BCM56260_B0_CMIC_CMC2_UC0_IRQ_MASK6r_ENUM,
    BCM56260_B0_CMIC_CMC2_UC1_IRQ_MASK0r_ENUM,
    BCM56260_B0_CMIC_CMC2_UC1_IRQ_MASK1r_ENUM,
    BCM56260_B0_CMIC_CMC2_UC1_IRQ_MASK2r_ENUM,
    BCM56260_B0_CMIC_CMC2_UC1_IRQ_MASK3r_ENUM,
    BCM56260_B0_CMIC_CMC2_UC1_IRQ_MASK4r_ENUM,
    BCM56260_B0_CMIC_CMC2_UC1_IRQ_MASK5r_ENUM,
    BCM56260_B0_CMIC_CMC2_UC1_IRQ_MASK6r_ENUM,
    BCM56260_B0_CMIC_CMC_2BIT_ECC_ERROR_STATUSr_ENUM,
    BCM56260_B0_CMIC_CMC_2BIT_ECC_ERROR_STATUS_MASKr_ENUM,
    BCM56260_B0_CMIC_CMC_AXIIC_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC_AXIIC_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC_AXIIC_TM_CONTROL_2r_ENUM,
    BCM56260_B0_CMIC_CMC_CCMDMA_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC_CCMDMA_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC_CCM_DMA_CFGr_ENUM,
    BCM56260_B0_CMIC_CMC_CCM_DMA_CUR_HOST0_ADDRr_ENUM,
    BCM56260_B0_CMIC_CMC_CCM_DMA_CUR_HOST1_ADDRr_ENUM,
    BCM56260_B0_CMIC_CMC_CCM_DMA_ECCERR_ADDRr_ENUM,
    BCM56260_B0_CMIC_CMC_CCM_DMA_ECCERR_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC_CCM_DMA_ENTRY_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM,
    BCM56260_B0_CMIC_CMC_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM,
    BCM56260_B0_CMIC_CMC_CCM_DMA_STATr_ENUM,
    BCM56260_B0_CMIC_CMC_CCM_DMA_STATUS_CLRr_ENUM,
    BCM56260_B0_CMIC_CMC_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56260_B0_CMIC_CMC_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56260_B0_CMIC_CMC_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56260_B0_CMIC_CMC_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56260_B0_CMIC_CMC_CONFIGr_ENUM,
    BCM56260_B0_CMIC_CMC_COS_CTRL_RX_0r_ENUM,
    BCM56260_B0_CMIC_CMC_COS_CTRL_RX_1r_ENUM,
    BCM56260_B0_CMIC_CMC_DMA_CTRLr_ENUM,
    BCM56260_B0_CMIC_CMC_DMA_CURR_DESCr_ENUM,
    BCM56260_B0_CMIC_CMC_DMA_DESCr_ENUM,
    BCM56260_B0_CMIC_CMC_DMA_DESC_HALT_ADDRr_ENUM,
    BCM56260_B0_CMIC_CMC_DMA_INTR_COALr_ENUM,
    BCM56260_B0_CMIC_CMC_DMA_STATr_ENUM,
    BCM56260_B0_CMIC_CMC_DMA_STAT_CLRr_ENUM,
    BCM56260_B0_CMIC_CMC_DMA_STAT_HIr_ENUM,
    BCM56260_B0_CMIC_CMC_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC_FIFO_RD_DMA_CFGr_ENUM,
    BCM56260_B0_CMIC_CMC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56260_B0_CMIC_CMC_FIFO_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC_FIFO_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC_FIFO_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC_FIFO_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56260_B0_CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56260_B0_CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56260_B0_CMIC_CMC_FIFO_RD_DMA_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC_FIFO_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC_FIFO_RD_DMA_STATr_ENUM,
    BCM56260_B0_CMIC_CMC_FIFO_RD_DMA_STAT_CLRr_ENUM,
    BCM56260_B0_CMIC_CMC_FSCHAN_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC_FSCHAN_DATA32r_ENUM,
    BCM56260_B0_CMIC_CMC_FSCHAN_DATA64_HIr_ENUM,
    BCM56260_B0_CMIC_CMC_FSCHAN_DATA64_LOr_ENUM,
    BCM56260_B0_CMIC_CMC_FSCHAN_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC_FSCHAN_STATUSr_ENUM,
    BCM56260_B0_CMIC_CMC_HOSTMEM_ADDR_REMAPr_ENUM,
    BCM56260_B0_CMIC_CMC_IRQ_STAT0r_ENUM,
    BCM56260_B0_CMIC_CMC_IRQ_STAT1r_ENUM,
    BCM56260_B0_CMIC_CMC_IRQ_STAT2r_ENUM,
    BCM56260_B0_CMIC_CMC_IRQ_STAT3r_ENUM,
    BCM56260_B0_CMIC_CMC_IRQ_STAT4r_ENUM,
    BCM56260_B0_CMIC_CMC_IRQ_STAT5r_ENUM,
    BCM56260_B0_CMIC_CMC_IRQ_STAT6r_ENUM,
    BCM56260_B0_CMIC_CMC_MIIM_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC_MIIM_CTRLr_ENUM,
    BCM56260_B0_CMIC_CMC_MIIM_PARAMr_ENUM,
    BCM56260_B0_CMIC_CMC_MIIM_READ_DATAr_ENUM,
    BCM56260_B0_CMIC_CMC_MIIM_STATr_ENUM,
    BCM56260_B0_CMIC_CMC_PCIE_IRQ_MASK0r_ENUM,
    BCM56260_B0_CMIC_CMC_PCIE_IRQ_MASK1r_ENUM,
    BCM56260_B0_CMIC_CMC_PCIE_IRQ_MASK2r_ENUM,
    BCM56260_B0_CMIC_CMC_PCIE_IRQ_MASK3r_ENUM,
    BCM56260_B0_CMIC_CMC_PCIE_IRQ_MASK4r_ENUM,
    BCM56260_B0_CMIC_CMC_PCIE_IRQ_MASK5r_ENUM,
    BCM56260_B0_CMIC_CMC_PCIE_IRQ_MASK6r_ENUM,
    BCM56260_B0_CMIC_CMC_PCIE_MISCELr_ENUM,
    BCM56260_B0_CMIC_CMC_PKT_COUNT_CH0_RXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC_PKT_COUNT_CH0_TXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC_PKT_COUNT_CH1_RXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC_PKT_COUNT_CH1_TXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC_PKT_COUNT_CH2_RXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC_PKT_COUNT_CH2_TXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC_PKT_COUNT_CH3_RXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC_PKT_COUNT_CH3_TXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC_PKT_COUNT_RXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC_PKT_COUNT_TXPKTr_ENUM,
    BCM56260_B0_CMIC_CMC_PROGRAMMABLE_COS_MASK0r_ENUM,
    BCM56260_B0_CMIC_CMC_PROGRAMMABLE_COS_MASK1r_ENUM,
    BCM56260_B0_CMIC_CMC_RCPU_IRQ_MASK0r_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_ITER_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_REQUESTr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_STATUSr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_TIMERr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_TM_CONTROL_2r_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_ITER_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_REQUESTr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_STATUSr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_TIMERr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_TM_CONTROL_2r_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_ITER_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_OPCODEr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_REQUESTr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_STATUSr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_TIMERr_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_TM_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_TM_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_TM_CONTROL_2r_ENUM,
    BCM56260_B0_CMIC_CMC_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM,
    BCM56260_B0_CMIC_CMC_SCHAN_CTRLr_ENUM,
    BCM56260_B0_CMIC_CMC_SCHAN_ERRr_ENUM,
    BCM56260_B0_CMIC_CMC_SCHAN_MESSAGEr_ENUM,
    BCM56260_B0_CMIC_CMC_STATr_ENUM,
    BCM56260_B0_CMIC_CMC_SW_INTR_CONFIGr_ENUM,
    BCM56260_B0_CMIC_CMC_UC0_IRQ_MASK0r_ENUM,
    BCM56260_B0_CMIC_CMC_UC0_IRQ_MASK1r_ENUM,
    BCM56260_B0_CMIC_CMC_UC0_IRQ_MASK2r_ENUM,
    BCM56260_B0_CMIC_CMC_UC0_IRQ_MASK3r_ENUM,
    BCM56260_B0_CMIC_CMC_UC0_IRQ_MASK4r_ENUM,
    BCM56260_B0_CMIC_CMC_UC0_IRQ_MASK5r_ENUM,
    BCM56260_B0_CMIC_CMC_UC0_IRQ_MASK6r_ENUM,
    BCM56260_B0_CMIC_CMC_UC1_IRQ_MASK0r_ENUM,
    BCM56260_B0_CMIC_CMC_UC1_IRQ_MASK1r_ENUM,
    BCM56260_B0_CMIC_CMC_UC1_IRQ_MASK2r_ENUM,
    BCM56260_B0_CMIC_CMC_UC1_IRQ_MASK3r_ENUM,
    BCM56260_B0_CMIC_CMC_UC1_IRQ_MASK4r_ENUM,
    BCM56260_B0_CMIC_CMC_UC1_IRQ_MASK5r_ENUM,
    BCM56260_B0_CMIC_CMC_UC1_IRQ_MASK6r_ENUM,
    BCM56260_B0_CMIC_COMMON_BSPI_BIGENDIANr_ENUM,
    BCM56260_B0_CMIC_COMMON_I2C_PIO_ENDIANESSr_ENUM,
    BCM56260_B0_CMIC_COMMON_MIIM_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_COMMON_MIIM_CTRLr_ENUM,
    BCM56260_B0_CMIC_COMMON_MIIM_PARAMr_ENUM,
    BCM56260_B0_CMIC_COMMON_MIIM_READ_DATAr_ENUM,
    BCM56260_B0_CMIC_COMMON_MIIM_STATr_ENUM,
    BCM56260_B0_CMIC_COMMON_PCIE_PIO_ENDIANESSr_ENUM,
    BCM56260_B0_CMIC_COMMON_RPE_PIO_ENDIANESSr_ENUM,
    BCM56260_B0_CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM,
    BCM56260_B0_CMIC_COMMON_SCHAN_CTRLr_ENUM,
    BCM56260_B0_CMIC_COMMON_SCHAN_ERRr_ENUM,
    BCM56260_B0_CMIC_COMMON_SCHAN_MESSAGEr_ENUM,
    BCM56260_B0_CMIC_COMMON_SPI_PIO_ENDIANESSr_ENUM,
    BCM56260_B0_CMIC_COMMON_STRAP_STATUS_0r_ENUM,
    BCM56260_B0_CMIC_COMMON_STRAP_STATUS_1r_ENUM,
    BCM56260_B0_CMIC_COMMON_UC0_PIO_ENDIANESSr_ENUM,
    BCM56260_B0_CMIC_COMMON_UC1_PIO_ENDIANESSr_ENUM,
    BCM56260_B0_CMIC_CPS_RESETr_ENUM,
    BCM56260_B0_CMIC_DEV_REV_IDr_ENUM,
    BCM56260_B0_CMIC_FINE_GRAIN_COUNTERS_CTRLr_ENUM,
    BCM56260_B0_CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr_ENUM,
    BCM56260_B0_CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr_ENUM,
    BCM56260_B0_CMIC_FSCHAN_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_FSCHAN_DATA32r_ENUM,
    BCM56260_B0_CMIC_FSCHAN_DATA64_HIr_ENUM,
    BCM56260_B0_CMIC_FSCHAN_DATA64_LOr_ENUM,
    BCM56260_B0_CMIC_FSCHAN_OPCODEr_ENUM,
    BCM56260_B0_CMIC_FSCHAN_STATUSr_ENUM,
    BCM56260_B0_CMIC_FSRF_STBY_CONTROLr_ENUM,
    BCM56260_B0_CMIC_GP_AUX_SELr_ENUM,
    BCM56260_B0_CMIC_GP_DATA_INr_ENUM,
    BCM56260_B0_CMIC_GP_DATA_OUTr_ENUM,
    BCM56260_B0_CMIC_GP_INIT_VALr_ENUM,
    BCM56260_B0_CMIC_GP_INT_CLRr_ENUM,
    BCM56260_B0_CMIC_GP_INT_DEr_ENUM,
    BCM56260_B0_CMIC_GP_INT_EDGEr_ENUM,
    BCM56260_B0_CMIC_GP_INT_MSKr_ENUM,
    BCM56260_B0_CMIC_GP_INT_MSTATr_ENUM,
    BCM56260_B0_CMIC_GP_INT_STATr_ENUM,
    BCM56260_B0_CMIC_GP_INT_TYPEr_ENUM,
    BCM56260_B0_CMIC_GP_OUT_ENr_ENUM,
    BCM56260_B0_CMIC_GP_PAD_RESr_ENUM,
    BCM56260_B0_CMIC_GP_PRB_ENABLEr_ENUM,
    BCM56260_B0_CMIC_GP_PRB_OEr_ENUM,
    BCM56260_B0_CMIC_GP_RES_ENr_ENUM,
    BCM56260_B0_CMIC_GP_TEST_ENABLEr_ENUM,
    BCM56260_B0_CMIC_GP_TEST_INPUTr_ENUM,
    BCM56260_B0_CMIC_GP_TEST_OUTPUTr_ENUM,
    BCM56260_B0_CMIC_I2CM_SMBUS_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr_ENUM,
    BCM56260_B0_CMIC_I2CM_SMBUS_CONFIGr_ENUM,
    BCM56260_B0_CMIC_I2CM_SMBUS_EVENT_ENABLEr_ENUM,
    BCM56260_B0_CMIC_I2CM_SMBUS_EVENT_STATUSr_ENUM,
    BCM56260_B0_CMIC_I2CM_SMBUS_MASTER_COMMANDr_ENUM,
    BCM56260_B0_CMIC_I2CM_SMBUS_MASTER_DATA_READr_ENUM,
    BCM56260_B0_CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr_ENUM,
    BCM56260_B0_CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr_ENUM,
    BCM56260_B0_CMIC_I2CM_SMBUS_SLAVE_COMMANDr_ENUM,
    BCM56260_B0_CMIC_I2CM_SMBUS_SLAVE_DATA_READr_ENUM,
    BCM56260_B0_CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr_ENUM,
    BCM56260_B0_CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr_ENUM,
    BCM56260_B0_CMIC_I2CM_SMBUS_TIMING_CONFIGr_ENUM,
    BCM56260_B0_CMIC_INTR_PKT_PACING_DELAYr_ENUM,
    BCM56260_B0_CMIC_LEDUP0_CLK_DIVr_ENUM,
    BCM56260_B0_CMIC_LEDUP0_CLK_PARAMSr_ENUM,
    BCM56260_B0_CMIC_LEDUP0_CTRLr_ENUM,
    BCM56260_B0_CMIC_LEDUP0_DATA_RAMr_ENUM,
    BCM56260_B0_CMIC_LEDUP0_PORT_ORDER_REMAPr_ENUM,
    BCM56260_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r_ENUM,
    BCM56260_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r_ENUM,
    BCM56260_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r_ENUM,
    BCM56260_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r_ENUM,
    BCM56260_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r_ENUM,
    BCM56260_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r_ENUM,
    BCM56260_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r_ENUM,
    BCM56260_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r_ENUM,
    BCM56260_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r_ENUM,
    BCM56260_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r_ENUM,
    BCM56260_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r_ENUM,
    BCM56260_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r_ENUM,
    BCM56260_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r_ENUM,
    BCM56260_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r_ENUM,
    BCM56260_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r_ENUM,
    BCM56260_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r_ENUM,
    BCM56260_B0_CMIC_LEDUP0_PROGRAM_RAMr_ENUM,
    BCM56260_B0_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM,
    BCM56260_B0_CMIC_LEDUP0_SCANOUT_COUNT_UPPERr_ENUM,
    BCM56260_B0_CMIC_LEDUP0_STATUSr_ENUM,
    BCM56260_B0_CMIC_LEDUP0_TM_CONTROLr_ENUM,
    BCM56260_B0_CMIC_LEDUP1_CLK_DIVr_ENUM,
    BCM56260_B0_CMIC_LEDUP1_CLK_PARAMSr_ENUM,
    BCM56260_B0_CMIC_LEDUP1_CTRLr_ENUM,
    BCM56260_B0_CMIC_LEDUP1_DATA_RAMr_ENUM,
    BCM56260_B0_CMIC_LEDUP1_PORT_ORDER_REMAPr_ENUM,
    BCM56260_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r_ENUM,
    BCM56260_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r_ENUM,
    BCM56260_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r_ENUM,
    BCM56260_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r_ENUM,
    BCM56260_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r_ENUM,
    BCM56260_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r_ENUM,
    BCM56260_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r_ENUM,
    BCM56260_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r_ENUM,
    BCM56260_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r_ENUM,
    BCM56260_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r_ENUM,
    BCM56260_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r_ENUM,
    BCM56260_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r_ENUM,
    BCM56260_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r_ENUM,
    BCM56260_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r_ENUM,
    BCM56260_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r_ENUM,
    BCM56260_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r_ENUM,
    BCM56260_B0_CMIC_LEDUP1_PROGRAM_RAMr_ENUM,
    BCM56260_B0_CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM,
    BCM56260_B0_CMIC_LEDUP1_SCANOUT_COUNT_UPPERr_ENUM,
    BCM56260_B0_CMIC_LEDUP1_STATUSr_ENUM,
    BCM56260_B0_CMIC_LEDUP1_TM_CONTROLr_ENUM,
    BCM56260_B0_CMIC_LEDUP2_CLK_DIVr_ENUM,
    BCM56260_B0_CMIC_LEDUP2_CLK_PARAMSr_ENUM,
    BCM56260_B0_CMIC_LEDUP2_CTRLr_ENUM,
    BCM56260_B0_CMIC_LEDUP2_DATA_RAMr_ENUM,
    BCM56260_B0_CMIC_LEDUP2_PORT_ORDER_REMAPr_ENUM,
    BCM56260_B0_CMIC_LEDUP2_PORT_ORDER_REMAP_0_3r_ENUM,
    BCM56260_B0_CMIC_LEDUP2_PORT_ORDER_REMAP_12_15r_ENUM,
    BCM56260_B0_CMIC_LEDUP2_PORT_ORDER_REMAP_16_19r_ENUM,
    BCM56260_B0_CMIC_LEDUP2_PORT_ORDER_REMAP_20_23r_ENUM,
    BCM56260_B0_CMIC_LEDUP2_PORT_ORDER_REMAP_24_27r_ENUM,
    BCM56260_B0_CMIC_LEDUP2_PORT_ORDER_REMAP_28_31r_ENUM,
    BCM56260_B0_CMIC_LEDUP2_PORT_ORDER_REMAP_32_35r_ENUM,
    BCM56260_B0_CMIC_LEDUP2_PORT_ORDER_REMAP_36_39r_ENUM,
    BCM56260_B0_CMIC_LEDUP2_PORT_ORDER_REMAP_40_43r_ENUM,
    BCM56260_B0_CMIC_LEDUP2_PORT_ORDER_REMAP_44_47r_ENUM,
    BCM56260_B0_CMIC_LEDUP2_PORT_ORDER_REMAP_48_51r_ENUM,
    BCM56260_B0_CMIC_LEDUP2_PORT_ORDER_REMAP_4_7r_ENUM,
    BCM56260_B0_CMIC_LEDUP2_PORT_ORDER_REMAP_52_55r_ENUM,
    BCM56260_B0_CMIC_LEDUP2_PORT_ORDER_REMAP_56_59r_ENUM,
    BCM56260_B0_CMIC_LEDUP2_PORT_ORDER_REMAP_60_63r_ENUM,
    BCM56260_B0_CMIC_LEDUP2_PORT_ORDER_REMAP_8_11r_ENUM,
    BCM56260_B0_CMIC_LEDUP2_PROGRAM_RAMr_ENUM,
    BCM56260_B0_CMIC_LEDUP2_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM,
    BCM56260_B0_CMIC_LEDUP2_SCANOUT_COUNT_UPPERr_ENUM,
    BCM56260_B0_CMIC_LEDUP2_STATUSr_ENUM,
    BCM56260_B0_CMIC_LEDUP2_TM_CONTROLr_ENUM,
    BCM56260_B0_CMIC_MIIM_AUTO_SCAN_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_109_100r_ENUM,
    BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_119_110r_ENUM,
    BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_129_120r_ENUM,
    BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_139_130r_ENUM,
    BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_149_140r_ENUM,
    BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_159_150r_ENUM,
    BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_169_160r_ENUM,
    BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_179_170r_ENUM,
    BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_189_180r_ENUM,
    BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_191_190r_ENUM,
    BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_19_10r_ENUM,
    BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_29_20r_ENUM,
    BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_39_30r_ENUM,
    BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_49_40r_ENUM,
    BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_59_50r_ENUM,
    BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_69_60r_ENUM,
    BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_79_70r_ENUM,
    BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_89_80r_ENUM,
    BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_99_90r_ENUM,
    BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_9_0r_ENUM,
    BCM56260_B0_CMIC_MIIM_CLR_SCAN_STATUSr_ENUM,
    BCM56260_B0_CMIC_MIIM_CONFIGr_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_131_128r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_135_132r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_139_136r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_143_140r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_147_144r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_151_148r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_155_152r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_159_156r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_163_160r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_167_164r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_171_168r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_175_172r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_179_176r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_183_180r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_187_184r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_191_188r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r_ENUM,
    BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96r_ENUM,
    BCM56260_B0_CMIC_MIIM_INT_SEL_MAP_0r_ENUM,
    BCM56260_B0_CMIC_MIIM_INT_SEL_MAP_1r_ENUM,
    BCM56260_B0_CMIC_MIIM_INT_SEL_MAP_2r_ENUM,
    BCM56260_B0_CMIC_MIIM_INT_SEL_MAP_3r_ENUM,
    BCM56260_B0_CMIC_MIIM_INT_SEL_MAP_4r_ENUM,
    BCM56260_B0_CMIC_MIIM_INT_SEL_MAP_5r_ENUM,
    BCM56260_B0_CMIC_MIIM_LINK_STATUS_0r_ENUM,
    BCM56260_B0_CMIC_MIIM_LINK_STATUS_1r_ENUM,
    BCM56260_B0_CMIC_MIIM_LINK_STATUS_2r_ENUM,
    BCM56260_B0_CMIC_MIIM_LINK_STATUS_3r_ENUM,
    BCM56260_B0_CMIC_MIIM_LINK_STATUS_4r_ENUM,
    BCM56260_B0_CMIC_MIIM_LINK_STATUS_5r_ENUM,
    BCM56260_B0_CMIC_MIIM_PAUSE_MIIM_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_MIIM_PAUSE_SCAN_PORTS_0r_ENUM,
    BCM56260_B0_CMIC_MIIM_PAUSE_SCAN_PORTS_1r_ENUM,
    BCM56260_B0_CMIC_MIIM_PAUSE_SCAN_PORTS_2r_ENUM,
    BCM56260_B0_CMIC_MIIM_PAUSE_SCAN_PORTS_3r_ENUM,
    BCM56260_B0_CMIC_MIIM_PAUSE_SCAN_PORTS_4r_ENUM,
    BCM56260_B0_CMIC_MIIM_PAUSE_SCAN_PORTS_5r_ENUM,
    BCM56260_B0_CMIC_MIIM_PROTOCOL_MAP_0r_ENUM,
    BCM56260_B0_CMIC_MIIM_PROTOCOL_MAP_1r_ENUM,
    BCM56260_B0_CMIC_MIIM_PROTOCOL_MAP_2r_ENUM,
    BCM56260_B0_CMIC_MIIM_PROTOCOL_MAP_3r_ENUM,
    BCM56260_B0_CMIC_MIIM_PROTOCOL_MAP_4r_ENUM,
    BCM56260_B0_CMIC_MIIM_PROTOCOL_MAP_5r_ENUM,
    BCM56260_B0_CMIC_MIIM_RX_PAUSE_CAPABILITY_0r_ENUM,
    BCM56260_B0_CMIC_MIIM_RX_PAUSE_CAPABILITY_1r_ENUM,
    BCM56260_B0_CMIC_MIIM_RX_PAUSE_CAPABILITY_2r_ENUM,
    BCM56260_B0_CMIC_MIIM_RX_PAUSE_CAPABILITY_3r_ENUM,
    BCM56260_B0_CMIC_MIIM_RX_PAUSE_CAPABILITY_4r_ENUM,
    BCM56260_B0_CMIC_MIIM_RX_PAUSE_CAPABILITY_5r_ENUM,
    BCM56260_B0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r_ENUM,
    BCM56260_B0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3r_ENUM,
    BCM56260_B0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_4r_ENUM,
    BCM56260_B0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_5r_ENUM,
    BCM56260_B0_CMIC_MIIM_RX_PAUSE_STATUS_0r_ENUM,
    BCM56260_B0_CMIC_MIIM_RX_PAUSE_STATUS_1r_ENUM,
    BCM56260_B0_CMIC_MIIM_RX_PAUSE_STATUS_2r_ENUM,
    BCM56260_B0_CMIC_MIIM_RX_PAUSE_STATUS_3r_ENUM,
    BCM56260_B0_CMIC_MIIM_RX_PAUSE_STATUS_4r_ENUM,
    BCM56260_B0_CMIC_MIIM_RX_PAUSE_STATUS_5r_ENUM,
    BCM56260_B0_CMIC_MIIM_SCAN_CTRLr_ENUM,
    BCM56260_B0_CMIC_MIIM_SCAN_PORTS_0r_ENUM,
    BCM56260_B0_CMIC_MIIM_SCAN_PORTS_1r_ENUM,
    BCM56260_B0_CMIC_MIIM_SCAN_PORTS_2r_ENUM,
    BCM56260_B0_CMIC_MIIM_SCAN_PORTS_3r_ENUM,
    BCM56260_B0_CMIC_MIIM_SCAN_PORTS_4r_ENUM,
    BCM56260_B0_CMIC_MIIM_SCAN_PORTS_5r_ENUM,
    BCM56260_B0_CMIC_MIIM_SCAN_STATUSr_ENUM,
    BCM56260_B0_CMIC_MIIM_TX_PAUSE_CAPABILITY_0r_ENUM,
    BCM56260_B0_CMIC_MIIM_TX_PAUSE_CAPABILITY_1r_ENUM,
    BCM56260_B0_CMIC_MIIM_TX_PAUSE_CAPABILITY_2r_ENUM,
    BCM56260_B0_CMIC_MIIM_TX_PAUSE_CAPABILITY_3r_ENUM,
    BCM56260_B0_CMIC_MIIM_TX_PAUSE_CAPABILITY_4r_ENUM,
    BCM56260_B0_CMIC_MIIM_TX_PAUSE_CAPABILITY_5r_ENUM,
    BCM56260_B0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r_ENUM,
    BCM56260_B0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r_ENUM,
    BCM56260_B0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r_ENUM,
    BCM56260_B0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3r_ENUM,
    BCM56260_B0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_4r_ENUM,
    BCM56260_B0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_5r_ENUM,
    BCM56260_B0_CMIC_MIIM_TX_PAUSE_STATUS_0r_ENUM,
    BCM56260_B0_CMIC_MIIM_TX_PAUSE_STATUS_1r_ENUM,
    BCM56260_B0_CMIC_MIIM_TX_PAUSE_STATUS_2r_ENUM,
    BCM56260_B0_CMIC_MIIM_TX_PAUSE_STATUS_3r_ENUM,
    BCM56260_B0_CMIC_MIIM_TX_PAUSE_STATUS_4r_ENUM,
    BCM56260_B0_CMIC_MIIM_TX_PAUSE_STATUS_5r_ENUM,
    BCM56260_B0_CMIC_MISC_CONTROLr_ENUM,
    BCM56260_B0_CMIC_MISC_STATUSr_ENUM,
    BCM56260_B0_CMIC_MMU_COSLC_COUNT_ADDRr_ENUM,
    BCM56260_B0_CMIC_MMU_COSLC_COUNT_DATAr_ENUM,
    BCM56260_B0_CMIC_OVERRIDE_STRAPr_ENUM,
    BCM56260_B0_CMIC_PCIE_CONFIGr_ENUM,
    BCM56260_B0_CMIC_PCIE_ERROR_STATUSr_ENUM,
    BCM56260_B0_CMIC_PCIE_ERROR_STATUS_CLRr_ENUM,
    BCM56260_B0_CMIC_PCIE_USERIF_PURGE_CONTROLr_ENUM,
    BCM56260_B0_CMIC_PCIE_USERIF_PURGE_STATUSr_ENUM,
    BCM56260_B0_CMIC_PCIE_USERIF_STATUSr_ENUM,
    BCM56260_B0_CMIC_PCIE_USERIF_STATUS_CLRr_ENUM,
    BCM56260_B0_CMIC_PCIE_USERIF_STATUS_MASKr_ENUM,
    BCM56260_B0_CMIC_PCIE_USERIF_TIMEOUTr_ENUM,
    BCM56260_B0_CMIC_PIO_IC_AR_ARB_MIr_ENUM,
    BCM56260_B0_CMIC_PIO_IC_AR_ARB_MI0r_ENUM,
    BCM56260_B0_CMIC_PIO_IC_AR_ARB_MI1r_ENUM,
    BCM56260_B0_CMIC_PIO_IC_AR_ARB_MI2r_ENUM,
    BCM56260_B0_CMIC_PIO_IC_AR_ARB_MI3r_ENUM,
    BCM56260_B0_CMIC_PIO_IC_AR_ARB_MI4r_ENUM,
    BCM56260_B0_CMIC_PIO_IC_AR_ARB_MI5r_ENUM,
    BCM56260_B0_CMIC_PIO_IC_AR_ARB_MI6r_ENUM,
    BCM56260_B0_CMIC_PIO_IC_AR_ARB_MI7r_ENUM,
    BCM56260_B0_CMIC_PIO_IC_AW_ARB_MIr_ENUM,
    BCM56260_B0_CMIC_PIO_IC_AW_ARB_MI0r_ENUM,
    BCM56260_B0_CMIC_PIO_IC_AW_ARB_MI1r_ENUM,
    BCM56260_B0_CMIC_PIO_IC_AW_ARB_MI2r_ENUM,
    BCM56260_B0_CMIC_PIO_IC_AW_ARB_MI3r_ENUM,
    BCM56260_B0_CMIC_PIO_IC_AW_ARB_MI4r_ENUM,
    BCM56260_B0_CMIC_PIO_IC_AW_ARB_MI5r_ENUM,
    BCM56260_B0_CMIC_PIO_IC_AW_ARB_MI6r_ENUM,
    BCM56260_B0_CMIC_PIO_IC_AW_ARB_MI7r_ENUM,
    BCM56260_B0_CMIC_PIO_IC_CFG_REG_0r_ENUM,
    BCM56260_B0_CMIC_PIO_IC_CFG_REG_1r_ENUM,
    BCM56260_B0_CMIC_PIO_IC_CFG_REG_2r_ENUM,
    BCM56260_B0_CMIC_PIO_IC_ID_REGr_ENUM,
    BCM56260_B0_CMIC_PIO_IC_ID_REG_0r_ENUM,
    BCM56260_B0_CMIC_PIO_IC_ID_REG_1r_ENUM,
    BCM56260_B0_CMIC_PIO_IC_ID_REG_2r_ENUM,
    BCM56260_B0_CMIC_PIO_IC_ID_REG_3r_ENUM,
    BCM56260_B0_CMIC_PIO_IC_PER_REGr_ENUM,
    BCM56260_B0_CMIC_PIO_IC_PER_REG_0r_ENUM,
    BCM56260_B0_CMIC_PIO_IC_PER_REG_1r_ENUM,
    BCM56260_B0_CMIC_PIO_IC_PER_REG_2r_ENUM,
    BCM56260_B0_CMIC_PIO_IC_PER_REG_3r_ENUM,
    BCM56260_B0_CMIC_PIO_MCS_ACCESS_PAGEr_ENUM,
    BCM56260_B0_CMIC_PKT_COSr_ENUM,
    BCM56260_B0_CMIC_PKT_COS_0r_ENUM,
    BCM56260_B0_CMIC_PKT_COS_1r_ENUM,
    BCM56260_B0_CMIC_PKT_COS_QUEUES_HIr_ENUM,
    BCM56260_B0_CMIC_PKT_COS_QUEUES_LOr_ENUM,
    BCM56260_B0_CMIC_PKT_COUNT_FROMCPUr_ENUM,
    BCM56260_B0_CMIC_PKT_COUNT_FROMCPU_MHr_ENUM,
    BCM56260_B0_CMIC_PKT_COUNT_INTRr_ENUM,
    BCM56260_B0_CMIC_PKT_COUNT_PIOr_ENUM,
    BCM56260_B0_CMIC_PKT_COUNT_PIO_REPLYr_ENUM,
    BCM56260_B0_CMIC_PKT_COUNT_SCHANr_ENUM,
    BCM56260_B0_CMIC_PKT_COUNT_SCHAN_REPr_ENUM,
    BCM56260_B0_CMIC_PKT_COUNT_TOCPUDr_ENUM,
    BCM56260_B0_CMIC_PKT_COUNT_TOCPUDMr_ENUM,
    BCM56260_B0_CMIC_PKT_COUNT_TOCPUEr_ENUM,
    BCM56260_B0_CMIC_PKT_COUNT_TOCPUEMr_ENUM,
    BCM56260_B0_CMIC_PKT_CTRLr_ENUM,
    BCM56260_B0_CMIC_PKT_ETHER_SIGr_ENUM,
    BCM56260_B0_CMIC_PKT_LMAC0_HIr_ENUM,
    BCM56260_B0_CMIC_PKT_LMAC0_LOr_ENUM,
    BCM56260_B0_CMIC_PKT_LMAC1_HIr_ENUM,
    BCM56260_B0_CMIC_PKT_LMAC1_LOr_ENUM,
    BCM56260_B0_CMIC_PKT_LMAC_HIr_ENUM,
    BCM56260_B0_CMIC_PKT_LMAC_LOr_ENUM,
    BCM56260_B0_CMIC_PKT_PORTS_0r_ENUM,
    BCM56260_B0_CMIC_PKT_PORTS_1r_ENUM,
    BCM56260_B0_CMIC_PKT_PORTS_2r_ENUM,
    BCM56260_B0_CMIC_PKT_PORTS_3r_ENUM,
    BCM56260_B0_CMIC_PKT_PORTS_4r_ENUM,
    BCM56260_B0_CMIC_PKT_PORTS_5r_ENUM,
    BCM56260_B0_CMIC_PKT_PORTS_6r_ENUM,
    BCM56260_B0_CMIC_PKT_PORTS_7r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRYr_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r_ENUM,
    BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r_ENUM,
    BCM56260_B0_CMIC_PKT_REASON_0_TYPEr_ENUM,
    BCM56260_B0_CMIC_PKT_REASON_1_TYPEr_ENUM,
    BCM56260_B0_CMIC_PKT_REASON_2_TYPEr_ENUM,
    BCM56260_B0_CMIC_PKT_REASON_DIRECT_0_TYPEr_ENUM,
    BCM56260_B0_CMIC_PKT_REASON_DIRECT_1_TYPEr_ENUM,
    BCM56260_B0_CMIC_PKT_REASON_DIRECT_2_TYPEr_ENUM,
    BCM56260_B0_CMIC_PKT_REASON_MINI_0_TYPEr_ENUM,
    BCM56260_B0_CMIC_PKT_REASON_MINI_1_TYPEr_ENUM,
    BCM56260_B0_CMIC_PKT_REASON_MINI_2_TYPEr_ENUM,
    BCM56260_B0_CMIC_PKT_RMACr_ENUM,
    BCM56260_B0_CMIC_PKT_RMAC_HIr_ENUM,
    BCM56260_B0_CMIC_PKT_RMH0r_ENUM,
    BCM56260_B0_CMIC_PKT_RMH1r_ENUM,
    BCM56260_B0_CMIC_PKT_RMH2r_ENUM,
    BCM56260_B0_CMIC_PKT_RMH3r_ENUM,
    BCM56260_B0_CMIC_PKT_VLANr_ENUM,
    BCM56260_B0_CMIC_RATE_ADJUSTr_ENUM,
    BCM56260_B0_CMIC_RATE_ADJUST_INT_MDIOr_ENUM,
    BCM56260_B0_CMIC_RPE0_MAX_CELL_LIMITr_ENUM,
    BCM56260_B0_CMIC_RPE1_MAX_CELL_LIMITr_ENUM,
    BCM56260_B0_CMIC_RPE_DEBUGr_ENUM,
    BCM56260_B0_CMIC_RPE_IRQ_STAT0r_ENUM,
    BCM56260_B0_CMIC_RPE_IRQ_STAT1r_ENUM,
    BCM56260_B0_CMIC_RPE_IRQ_STAT2r_ENUM,
    BCM56260_B0_CMIC_RPE_IRQ_STAT3r_ENUM,
    BCM56260_B0_CMIC_RPE_IRQ_STAT4r_ENUM,
    BCM56260_B0_CMIC_RPE_IRQ_STAT5r_ENUM,
    BCM56260_B0_CMIC_RPE_IRQ_STAT6r_ENUM,
    BCM56260_B0_CMIC_RPE_MAX_CELL_LIMITr_ENUM,
    BCM56260_B0_CMIC_RPE_MIIM_ADDRESSr_ENUM,
    BCM56260_B0_CMIC_RPE_MIIM_CTRLr_ENUM,
    BCM56260_B0_CMIC_RPE_MIIM_PARAMr_ENUM,
    BCM56260_B0_CMIC_RPE_MIIM_READ_DATAr_ENUM,
    BCM56260_B0_CMIC_RPE_MIIM_STATr_ENUM,
    BCM56260_B0_CMIC_RPE_PCIE_IRQ_MASK0r_ENUM,
    BCM56260_B0_CMIC_RPE_RCPU_IRQ_MASK0r_ENUM,
    BCM56260_B0_CMIC_RPE_RCPU_IRQ_MASK1r_ENUM,
    BCM56260_B0_CMIC_RPE_RCPU_IRQ_MASK2r_ENUM,
    BCM56260_B0_CMIC_RPE_RCPU_IRQ_MASK3r_ENUM,
    BCM56260_B0_CMIC_RPE_RCPU_IRQ_MASK4r_ENUM,
    BCM56260_B0_CMIC_RPE_RCPU_IRQ_MASK5r_ENUM,
    BCM56260_B0_CMIC_RPE_RCPU_IRQ_MASK6r_ENUM,
    BCM56260_B0_CMIC_RPE_STATr_ENUM,
    BCM56260_B0_CMIC_RPE_STAT_CLRr_ENUM,
    BCM56260_B0_CMIC_RPE_SW_INTR_CONFIGr_ENUM,
    BCM56260_B0_CMIC_RPE_UC0_IRQ_MASK0r_ENUM,
    BCM56260_B0_CMIC_RPE_UC1_IRQ_MASK0r_ENUM,
    BCM56260_B0_CMIC_RXBUF_BLOCK_DATABUF_ALLOCr_ENUM,
    BCM56260_B0_CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr_ENUM,
    BCM56260_B0_CMIC_RXBUF_CONFIGr_ENUM,
    BCM56260_B0_CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM,
    BCM56260_B0_CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM,
    BCM56260_B0_CMIC_RXBUF_DATABUF_TMr_ENUM,
    BCM56260_B0_CMIC_RXBUF_DATABUF_TM_0r_ENUM,
    BCM56260_B0_CMIC_RXBUF_DATABUF_TM_1r_ENUM,
    BCM56260_B0_CMIC_RXBUF_DATABUF_TM_2r_ENUM,
    BCM56260_B0_CMIC_RXBUF_ECCERR_CONTROLr_ENUM,
    BCM56260_B0_CMIC_RXBUF_EP_BUF_DEPTHr_ENUM,
    BCM56260_B0_CMIC_RXBUF_EP_MAX_CREDr_ENUM,
    BCM56260_B0_CMIC_RXBUF_EP_RLS_CREDr_ENUM,
    BCM56260_B0_CMIC_RXBUF_STATBUF_TM_0r_ENUM,
    BCM56260_B0_CMIC_RXBUF_STATBUF_TM_1r_ENUM,
    BCM56260_B0_CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr_ENUM,
    BCM56260_B0_CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr_ENUM,
    BCM56260_B0_CMIC_SBUS_RING_MAPr_ENUM,
    BCM56260_B0_CMIC_SBUS_RING_MAP_0_7r_ENUM,
    BCM56260_B0_CMIC_SBUS_RING_MAP_104_111r_ENUM,
    BCM56260_B0_CMIC_SBUS_RING_MAP_112_119r_ENUM,
    BCM56260_B0_CMIC_SBUS_RING_MAP_120_127r_ENUM,
    BCM56260_B0_CMIC_SBUS_RING_MAP_16_23r_ENUM,
    BCM56260_B0_CMIC_SBUS_RING_MAP_24_31r_ENUM,
    BCM56260_B0_CMIC_SBUS_RING_MAP_32_39r_ENUM,
    BCM56260_B0_CMIC_SBUS_RING_MAP_40_47r_ENUM,
    BCM56260_B0_CMIC_SBUS_RING_MAP_48_55r_ENUM,
    BCM56260_B0_CMIC_SBUS_RING_MAP_56_63r_ENUM,
    BCM56260_B0_CMIC_SBUS_RING_MAP_64_71r_ENUM,
    BCM56260_B0_CMIC_SBUS_RING_MAP_72_79r_ENUM,
    BCM56260_B0_CMIC_SBUS_RING_MAP_80_87r_ENUM,
    BCM56260_B0_CMIC_SBUS_RING_MAP_88_95r_ENUM,
    BCM56260_B0_CMIC_SBUS_RING_MAP_8_15r_ENUM,
    BCM56260_B0_CMIC_SBUS_RING_MAP_96_103r_ENUM,
    BCM56260_B0_CMIC_SBUS_TIMEOUTr_ENUM,
    BCM56260_B0_CMIC_SCHAN_RCPU_RPIO_MESSAGEr_ENUM,
    BCM56260_B0_CMIC_SEMAPHOREr_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_1r_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_10r_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_10_SHADOWr_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_11r_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_11_SHADOWr_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_12r_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_12_SHADOWr_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_13r_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_13_SHADOWr_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_14r_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_14_SHADOWr_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_15r_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_15_SHADOWr_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_16r_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_16_SHADOWr_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_17r_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_17_SHADOWr_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_18r_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_18_SHADOWr_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_19r_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_19_SHADOWr_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_1_SHADOWr_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_2r_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_20r_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_20_SHADOWr_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_21r_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_21_SHADOWr_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_22r_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_22_SHADOWr_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_23r_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_23_SHADOWr_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_24r_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_24_SHADOWr_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_25r_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_25_SHADOWr_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_26r_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_26_SHADOWr_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_27r_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_27_SHADOWr_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_28r_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_28_SHADOWr_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_29r_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_29_SHADOWr_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_2_SHADOWr_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_3r_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_30r_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_30_SHADOWr_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_31r_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_31_SHADOWr_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_32r_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_32_SHADOWr_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_3_SHADOWr_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_4r_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_4_SHADOWr_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_5r_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_5_SHADOWr_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_6r_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_6_SHADOWr_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_7r_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_7_SHADOWr_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_8r_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_8_SHADOWr_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_9r_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_9_SHADOWr_ENUM,
    BCM56260_B0_CMIC_SEMAPHORE_SHADOWr_ENUM,
    BCM56260_B0_CMIC_SRAM_TM0_CONTROLr_ENUM,
    BCM56260_B0_CMIC_SRAM_TM1_CONTROLr_ENUM,
    BCM56260_B0_CMIC_SRAM_TM2_CONTROLr_ENUM,
    BCM56260_B0_CMIC_SRAM_TM3_CONTROLr_ENUM,
    BCM56260_B0_CMIC_SW_RSTr_ENUM,
    BCM56260_B0_CMIC_TIM0_TIMER1BGLOADr_ENUM,
    BCM56260_B0_CMIC_TIM0_TIMER1CONTROLr_ENUM,
    BCM56260_B0_CMIC_TIM0_TIMER1INTCLRr_ENUM,
    BCM56260_B0_CMIC_TIM0_TIMER1LOADr_ENUM,
    BCM56260_B0_CMIC_TIM0_TIMER1MISr_ENUM,
    BCM56260_B0_CMIC_TIM0_TIMER1RISr_ENUM,
    BCM56260_B0_CMIC_TIM0_TIMER1VALUEr_ENUM,
    BCM56260_B0_CMIC_TIM0_TIMER2BGLOADr_ENUM,
    BCM56260_B0_CMIC_TIM0_TIMER2CONTROLr_ENUM,
    BCM56260_B0_CMIC_TIM0_TIMER2INTCLRr_ENUM,
    BCM56260_B0_CMIC_TIM0_TIMER2LOADr_ENUM,
    BCM56260_B0_CMIC_TIM0_TIMER2MISr_ENUM,
    BCM56260_B0_CMIC_TIM0_TIMER2RISr_ENUM,
    BCM56260_B0_CMIC_TIM0_TIMER2VALUEr_ENUM,
    BCM56260_B0_CMIC_TIM0_TIMERBGLOADr_ENUM,
    BCM56260_B0_CMIC_TIM0_TIMERCONTROLr_ENUM,
    BCM56260_B0_CMIC_TIM0_TIMERITCRr_ENUM,
    BCM56260_B0_CMIC_TIM0_TIMERITOPr_ENUM,
    BCM56260_B0_CMIC_TIM0_TIMERINTCLRr_ENUM,
    BCM56260_B0_CMIC_TIM0_TIMERLOADr_ENUM,
    BCM56260_B0_CMIC_TIM0_TIMERMISr_ENUM,
    BCM56260_B0_CMIC_TIM0_TIMERPCELLID0r_ENUM,
    BCM56260_B0_CMIC_TIM0_TIMERPCELLID1r_ENUM,
    BCM56260_B0_CMIC_TIM0_TIMERPCELLID2r_ENUM,
    BCM56260_B0_CMIC_TIM0_TIMERPCELLID3r_ENUM,
    BCM56260_B0_CMIC_TIM0_TIMERPERIPHID0r_ENUM,
    BCM56260_B0_CMIC_TIM0_TIMERPERIPHID1r_ENUM,
    BCM56260_B0_CMIC_TIM0_TIMERPERIPHID2r_ENUM,
    BCM56260_B0_CMIC_TIM0_TIMERPERIPHID3r_ENUM,
    BCM56260_B0_CMIC_TIM0_TIMERRISr_ENUM,
    BCM56260_B0_CMIC_TIM0_TIMERVALUEr_ENUM,
    BCM56260_B0_CMIC_TIM1_TIMER1BGLOADr_ENUM,
    BCM56260_B0_CMIC_TIM1_TIMER1CONTROLr_ENUM,
    BCM56260_B0_CMIC_TIM1_TIMER1INTCLRr_ENUM,
    BCM56260_B0_CMIC_TIM1_TIMER1LOADr_ENUM,
    BCM56260_B0_CMIC_TIM1_TIMER1MISr_ENUM,
    BCM56260_B0_CMIC_TIM1_TIMER1RISr_ENUM,
    BCM56260_B0_CMIC_TIM1_TIMER1VALUEr_ENUM,
    BCM56260_B0_CMIC_TIM1_TIMER2BGLOADr_ENUM,
    BCM56260_B0_CMIC_TIM1_TIMER2CONTROLr_ENUM,
    BCM56260_B0_CMIC_TIM1_TIMER2INTCLRr_ENUM,
    BCM56260_B0_CMIC_TIM1_TIMER2LOADr_ENUM,
    BCM56260_B0_CMIC_TIM1_TIMER2MISr_ENUM,
    BCM56260_B0_CMIC_TIM1_TIMER2RISr_ENUM,
    BCM56260_B0_CMIC_TIM1_TIMER2VALUEr_ENUM,
    BCM56260_B0_CMIC_TIM1_TIMERBGLOADr_ENUM,
    BCM56260_B0_CMIC_TIM1_TIMERCONTROLr_ENUM,
    BCM56260_B0_CMIC_TIM1_TIMERITCRr_ENUM,
    BCM56260_B0_CMIC_TIM1_TIMERITOPr_ENUM,
    BCM56260_B0_CMIC_TIM1_TIMERINTCLRr_ENUM,
    BCM56260_B0_CMIC_TIM1_TIMERLOADr_ENUM,
    BCM56260_B0_CMIC_TIM1_TIMERMISr_ENUM,
    BCM56260_B0_CMIC_TIM1_TIMERPCELLID0r_ENUM,
    BCM56260_B0_CMIC_TIM1_TIMERPCELLID1r_ENUM,
    BCM56260_B0_CMIC_TIM1_TIMERPCELLID2r_ENUM,
    BCM56260_B0_CMIC_TIM1_TIMERPCELLID3r_ENUM,
    BCM56260_B0_CMIC_TIM1_TIMERPERIPHID0r_ENUM,
    BCM56260_B0_CMIC_TIM1_TIMERPERIPHID1r_ENUM,
    BCM56260_B0_CMIC_TIM1_TIMERPERIPHID2r_ENUM,
    BCM56260_B0_CMIC_TIM1_TIMERPERIPHID3r_ENUM,
    BCM56260_B0_CMIC_TIM1_TIMERRISr_ENUM,
    BCM56260_B0_CMIC_TIM1_TIMERVALUEr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRLr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRLr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_BROADSYNC_CLK_COUNT_CTRLr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_CAPTURE_STATUS_1r_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1r_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_COUNTER_CONFIG_SELECTr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_FIFO_STATUSr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_0_CTRLr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_0_INPUT_DIVISORr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLEr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRLr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_1_CTRLr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_1_INPUT_DIVISORr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLEr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRLr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_2_CTRLr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_2_INPUT_DIVISORr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLEr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRLr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_3_CTRLr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_3_INPUT_DIVISORr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLEr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRLr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_4_CTRLr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_4_INPUT_DIVISORr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLEr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRLr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_5_CTRLr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_5_INPUT_DIVISORr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLEr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRLr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_CTRLr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_DOWN_EVENT_CTRLr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_INPUT_DIVISORr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_OUTPUT_ENABLEr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_PHASE_ADJUST_LOWERr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_PHASE_ADJUST_UPPERr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_GPIO_UP_EVENT_CTRLr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWERr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPERr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_INTERRUPT_CLRr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_INTERRUPT_ENABLEr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_INTERRUPT_STATUSr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRLr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRLr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRLr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRLr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRLr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_SYNCE_CLK_COUNT_CTRLr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_TIME_CAPTURE_CONTROLr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_TIME_CAPTURE_MODEr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_TMr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_TS0_COUNTER_ENABLEr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_TS0_FREQ_CTRL_FRACr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWERr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPERr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_TS1_COUNTER_ENABLEr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_TS1_FREQ_CTRL_FRACr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWERr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPERr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_TS_COUNTER_ENABLEr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_TS_FREQ_CTRL_FRACr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_TS_FREQ_CTRL_LOWERr_ENUM,
    BCM56260_B0_CMIC_TIMESYNC_TS_FREQ_CTRL_UPPERr_ENUM,
    BCM56260_B0_CMIC_TXBUF_CMC0_PKT_CNTr_ENUM,
    BCM56260_B0_CMIC_TXBUF_CMC1_PKT_CNTr_ENUM,
    BCM56260_B0_CMIC_TXBUF_CMC2_PKT_CNTr_ENUM,
    BCM56260_B0_CMIC_TXBUF_CMC_PKT_CNTr_ENUM,
    BCM56260_B0_CMIC_TXBUF_CONFIGr_ENUM,
    BCM56260_B0_CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM,
    BCM56260_B0_CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM,
    BCM56260_B0_CMIC_TXBUF_DATABUF_TM_0r_ENUM,
    BCM56260_B0_CMIC_TXBUF_DATABUF_TM_1r_ENUM,
    BCM56260_B0_CMIC_TXBUF_DEBUGr_ENUM,
    BCM56260_B0_CMIC_TXBUF_ECCERR_CONTROLr_ENUM,
    BCM56260_B0_CMIC_TXBUF_IP_BUF_DEPTHr_ENUM,
    BCM56260_B0_CMIC_TXBUF_IP_CREDr_ENUM,
    BCM56260_B0_CMIC_TXBUF_MAX_BUF_LIMITSr_ENUM,
    BCM56260_B0_CMIC_TXBUF_MHDRBUF_TM_0r_ENUM,
    BCM56260_B0_CMIC_TXBUF_MIN_BUF_LIMITSr_ENUM,
    BCM56260_B0_CMIC_TXBUF_RPE_PKT_CNTr_ENUM,
    BCM56260_B0_CMIC_TXBUF_STATr_ENUM,
    BCM56260_B0_CMIC_TXBUF_STAT_CLRr_ENUM,
    BCM56260_B0_CMIC_UC0_CONFIGr_ENUM,
    BCM56260_B0_CMIC_UC1_CONFIGr_ENUM,
    BCM56260_B0_CMIC_UC_CONFIGr_ENUM,
    BCM56260_B0_COE_FLOW_CONTROL_CONFIGr_ENUM,
    BCM56260_B0_COE_VLAN_PAUSE_RX_DA_LSr_ENUM,
    BCM56260_B0_COE_VLAN_PAUSE_RX_DA_MSr_ENUM,
    BCM56260_B0_COE_VLAN_PAUSE_RX_ETHER_TYPEr_ENUM,
    BCM56260_B0_COE_VLAN_PAUSE_RX_OPCODEr_ENUM,
    BCM56260_B0_COLOR_AWAREr_ENUM,
    BCM56260_B0_CONGESTION_STATE_BYTESr_ENUM,
    BCM56260_B0_COS_MAP_SELm_ENUM,
    BCM56260_B0_CPB_PARITY_CONTROLr_ENUM,
    BCM56260_B0_CPU_CONTROL_0r_ENUM,
    BCM56260_B0_CPU_CONTROL_1r_ENUM,
    BCM56260_B0_CPU_CONTROL_Mr_ENUM,
    BCM56260_B0_CPU_COS_CAM_BIST_CONFIGr_ENUM,
    BCM56260_B0_CPU_COS_CAM_BIST_DBG_DATAr_ENUM,
    BCM56260_B0_CPU_COS_CAM_BIST_STATUSr_ENUM,
    BCM56260_B0_CPU_COS_CAM_DBGCTRLr_ENUM,
    BCM56260_B0_CPU_COS_MAPm_ENUM,
    BCM56260_B0_CPU_COS_MAP_DATA_ONLYm_ENUM,
    BCM56260_B0_CPU_COS_MAP_ONLYm_ENUM,
    BCM56260_B0_CPU_PBMm_ENUM,
    BCM56260_B0_CPU_PBM_2m_ENUM,
    BCM56260_B0_CPU_TS_MAPm_ENUM,
    BCM56260_B0_CPU_TS_PARITY_CONTROLr_ENUM,
    BCM56260_B0_CTR_DEQ_DEBUGr_ENUM,
    BCM56260_B0_CTR_DEQ_DTYPE_TBL0r_ENUM,
    BCM56260_B0_CTR_DEQ_DTYPE_TBL1r_ENUM,
    BCM56260_B0_CTR_DEQ_S1_STATS_ENr_ENUM,
    BCM56260_B0_CTR_DEQ_STATS_CFGr_ENUM,
    BCM56260_B0_CTR_DEQ_STATUS_MEMm_ENUM,
    BCM56260_B0_CTR_ECC_DEBUGr_ENUM,
    BCM56260_B0_CTR_ENQ_DEBUGr_ENUM,
    BCM56260_B0_CTR_ENQ_STATS_CFGr_ENUM,
    BCM56260_B0_CTR_ERRORr_ENUM,
    BCM56260_B0_CTR_ERROR_MASKr_ENUM,
    BCM56260_B0_CTR_FLEX_CNT_ECC_STATUSr_ENUM,
    BCM56260_B0_CTR_FLEX_COUNT_0m_ENUM,
    BCM56260_B0_CTR_FLEX_COUNT_1m_ENUM,
    BCM56260_B0_CTR_FLEX_COUNT_2m_ENUM,
    BCM56260_B0_CTR_FLEX_COUNT_3m_ENUM,
    BCM56260_B0_CTR_FLEX_COUNT_4m_ENUM,
    BCM56260_B0_CTR_FLEX_COUNT_5m_ENUM,
    BCM56260_B0_CTR_MEM_TMr_ENUM,
    BCM56260_B0_CTR_Q_STATS_MAPr_ENUM,
    BCM56260_B0_CTR_SEGMENT_STARTr_ENUM,
    BCM56260_B0_CTR_SYS_CONTROLr_ENUM,
    BCM56260_B0_DEBUG0_EXTr_ENUM,
    BCM56260_B0_DEBUG0_INTr_ENUM,
    BCM56260_B0_DEBUG1_EXTr_ENUM,
    BCM56260_B0_DEBUG1_INTr_ENUM,
    BCM56260_B0_DEBUG2_EXTr_ENUM,
    BCM56260_B0_DEBUG2_INTr_ENUM,
    BCM56260_B0_DEBUG_TOQ_QUEUE_STATEr_ENUM,
    BCM56260_B0_DEQ_CCBE_CONTROL_DATA_REPLICATION_ERROR_CODE_DEBUGr_ENUM,
    BCM56260_B0_DEQ_CCBE_TRACE_IF_CAPT_0r_ENUM,
    BCM56260_B0_DEQ_CCBE_TRACE_IF_CAPT_1r_ENUM,
    BCM56260_B0_DEQ_CCBE_TRACE_IF_CONTROLr_ENUM,
    BCM56260_B0_DEQ_CCBE_TRACE_IF_COUNTERr_ENUM,
    BCM56260_B0_DEQ_CCBE_TRACE_IF_MASK_FIELD_0r_ENUM,
    BCM56260_B0_DEQ_CCBE_TRACE_IF_MASK_FIELD_1r_ENUM,
    BCM56260_B0_DEQ_CCBE_TRACE_IF_VALUE_FIELD_0r_ENUM,
    BCM56260_B0_DEQ_CCBE_TRACE_IF_VALUE_FIELD_1r_ENUM,
    BCM56260_B0_DEQ_CELL_CLASSIFICATION_EXT_ERROR_CODE_DEBUGr_ENUM,
    BCM56260_B0_DEQ_CELL_CLASSIFICATION_INT_ERROR_CODE_DEBUGr_ENUM,
    BCM56260_B0_DEQ_CELL_RECONSTRUCTION_32B_RESIDUAL_BUFFER_ECC_STATUS_DEBUGr_ENUM,
    BCM56260_B0_DEQ_CELL_RECONSTRUCTION_32B_RESIDUAL_BUFFER_MEMORY_DEBUGr_ENUM,
    BCM56260_B0_DEQ_CELL_REP_BUFFER_WATERMARK_DEBUGr_ENUM,
    BCM56260_B0_DEQ_CFGr_ENUM,
    BCM56260_B0_DEQ_ECC_DEBUGr_ENUM,
    BCM56260_B0_DEQ_ECC_DEBUG_0r_ENUM,
    BCM56260_B0_DEQ_EFIFO_CCBE_CONTROL_DATA_MEMORY_DEBUGr_ENUM,
    BCM56260_B0_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_DEBUGr_ENUM,
    BCM56260_B0_DEQ_EFIFO_CFGr_ENUM,
    BCM56260_B0_DEQ_EFIFO_CFG_COMPLETEr_ENUM,
    BCM56260_B0_DEQ_EFIFO_EMPTY_FULL_STATUS_DEBUGr_ENUM,
    BCM56260_B0_DEQ_EFIFO_STATUS_DEBUGr_ENUM,
    BCM56260_B0_DEQ_EFIFO_WATERMARK_DEBUGr_ENUM,
    BCM56260_B0_DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_ECC_STATUS_DEBUGr_ENUM,
    BCM56260_B0_DEQ_EGRESS_FIFO_OVERFLOW_ERROR_PORT_DEBUGr_ENUM,
    BCM56260_B0_DEQ_EGRESS_FIFO_UNDERRUN_ERROR_PORT_DEBUGr_ENUM,
    BCM56260_B0_DEQ_EP_REDIRECT_BUFFER_0_ECC_STATUS_DEBUGr_ENUM,
    BCM56260_B0_DEQ_EP_REDIRECT_BUFFER_1_ECC_STATUS_DEBUGr_ENUM,
    BCM56260_B0_DEQ_EP_REDIRECT_BUFFER_2_ECC_STATUS_DEBUGr_ENUM,
    BCM56260_B0_DEQ_EP_REDIRECT_BUFFER_ECC_STATUS_DEBUGr_ENUM,
    BCM56260_B0_DEQ_EP_REDIRECT_BUFFER_MEMORY_0_DEBUGr_ENUM,
    BCM56260_B0_DEQ_EP_REDIRECT_BUFFER_MEMORY_1_DEBUGr_ENUM,
    BCM56260_B0_DEQ_EP_REDIRECT_BUFFER_MEMORY_2_DEBUGr_ENUM,
    BCM56260_B0_DEQ_EP_REDIRECT_BUFFER_MEMORY_DEBUGr_ENUM,
    BCM56260_B0_DEQ_ERRORr_ENUM,
    BCM56260_B0_DEQ_ERROR_0r_ENUM,
    BCM56260_B0_DEQ_ERROR_1r_ENUM,
    BCM56260_B0_DEQ_ERROR_2r_ENUM,
    BCM56260_B0_DEQ_ERROR_MASK_0r_ENUM,
    BCM56260_B0_DEQ_ERROR_MASK_1r_ENUM,
    BCM56260_B0_DEQ_ERROR_MASK_2r_ENUM,
    BCM56260_B0_DEQ_GLOBAL_1B_ECC_ERROR_COUNT_DEBUGr_ENUM,
    BCM56260_B0_DEQ_GLOBAL_2B_ECC_ERROR_COUNT_DEBUGr_ENUM,
    BCM56260_B0_DEQ_GLOBAL_B_ECC_ERROR_COUNT_DEBUGr_ENUM,
    BCM56260_B0_DEQ_GLOBAL_CELL_COUNT_DEBUGr_ENUM,
    BCM56260_B0_DEQ_GLOBAL_PKT_AGED_COUNT_DEBUGr_ENUM,
    BCM56260_B0_DEQ_GLOBAL_PKT_AGED_MARKED_COUNT_DEBUGr_ENUM,
    BCM56260_B0_DEQ_GLOBAL_PKT_COUNT_DEBUGr_ENUM,
    BCM56260_B0_DEQ_GLOBAL_PKT_MARKED_COUNT_DEBUGr_ENUM,
    BCM56260_B0_DEQ_GLOBAL_RD_REQ_RSP_COUNT_DEBUGr_ENUM,
    BCM56260_B0_DEQ_MISCELLANEOUS_CFG_DEBUGr_ENUM,
    BCM56260_B0_DEQ_PST_EGRESS_FIFO_ECC_VERIFICATION_EXT_ECC_STATUS_DEBUGr_ENUM,
    BCM56260_B0_DEQ_PST_EGRESS_FIFO_ECC_VERIFICATION_INT_ECC_STATUS_DEBUGr_ENUM,
    BCM56260_B0_DEQ_RDE_TRACE_IF_CAPT_0r_ENUM,
    BCM56260_B0_DEQ_RDE_TRACE_IF_CAPT_1r_ENUM,
    BCM56260_B0_DEQ_RDE_TRACE_IF_CONTROLr_ENUM,
    BCM56260_B0_DEQ_RDE_TRACE_IF_COUNTERr_ENUM,
    BCM56260_B0_DEQ_RDE_TRACE_IF_MASK_FIELD_0r_ENUM,
    BCM56260_B0_DEQ_RDE_TRACE_IF_MASK_FIELD_1r_ENUM,
    BCM56260_B0_DEQ_RDE_TRACE_IF_VALUE_FIELD_0r_ENUM,
    BCM56260_B0_DEQ_RDE_TRACE_IF_VALUE_FIELD_1r_ENUM,
    BCM56260_B0_DEQ_RD_CTRL_CELL_REP_INFO_BUFFER_MEMORY_DEBUGr_ENUM,
    BCM56260_B0_DEQ_RD_CTRL_EXT_CELL_REP_INFO_BUFFER_CFGr_ENUM,
    BCM56260_B0_DEQ_RD_CTRL_RD_REQ_LATENCY_WATERMARK_DEBUGr_ENUM,
    BCM56260_B0_DEQ_TOQ_CELL_REP_INFO_BUFFER_ECC_STATUS_DEBUGr_ENUM,
    BCM56260_B0_DEQ_TOQ_CREDIT_INITIALIZATION_COMPLETEr_ENUM,
    BCM56260_B0_DEST_PORT_CFG_0r_ENUM,
    BCM56260_B0_DEVICE_STREAM_ID_TO_PP_PORT_MAPm_ENUM,
    BCM56260_B0_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_ENUM,
    BCM56260_B0_DLB_HGT_FLOWSET_PORT_PARITY_CONTROLr_ENUM,
    BCM56260_B0_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_INTRr_ENUM,
    BCM56260_B0_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_NACKr_ENUM,
    BCM56260_B0_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_CONTROLr_ENUM,
    BCM56260_B0_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_ENUM,
    BCM56260_B0_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_NACKr_ENUM,
    BCM56260_B0_DLB_HGT_FLOWSET_TIMESTAMP_PARITY_CONTROLr_ENUM,
    BCM56260_B0_DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_INTRr_ENUM,
    BCM56260_B0_DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_NACKr_ENUM,
    BCM56260_B0_DOS_CONTROLr_ENUM,
    BCM56260_B0_DOS_CONTROL_2r_ENUM,
    BCM56260_B0_DOS_CONTROL_3r_ENUM,
    BCM56260_B0_DROP_CONTROL_0r_ENUM,
    BCM56260_B0_DSCP_TABLEm_ENUM,
    BCM56260_B0_DSCP_TABLE_PARITY_CONTROLr_ENUM,
    BCM56260_B0_DYNAMIC_PORT_RECFG_VECTOR_CFG_29_00r_ENUM,
    BCM56260_B0_E2ECC_HOL_ENr_ENUM,
    BCM56260_B0_E2ECC_MAX_TX_TIMERr_ENUM,
    BCM56260_B0_E2ECC_MIN_TX_TIMERr_ENUM,
    BCM56260_B0_E2ECC_TX_ENABLE_BMPr_ENUM,
    BCM56260_B0_E2ECC_TX_MODEr_ENUM,
    BCM56260_B0_E2EFCEMA_CNT_DISC_LIMITr_ENUM,
    BCM56260_B0_E2EFCEMA_CNT_RESET_LIMITr_ENUM,
    BCM56260_B0_E2EFCEMA_CNT_SET_LIMITr_ENUM,
    BCM56260_B0_E2EFCEMA_CNT_VALr_ENUM,
    BCM56260_B0_E2EFCEMA_TX_RMT_DISC0r_ENUM,
    BCM56260_B0_E2EFCEMA_TX_RMT_DISC1r_ENUM,
    BCM56260_B0_E2EFCEMA_TX_RMT_IBP0r_ENUM,
    BCM56260_B0_E2EFCEMA_TX_RMT_IBP1r_ENUM,
    BCM56260_B0_E2EFCEXT_CNT_DISC_LIMITr_ENUM,
    BCM56260_B0_E2EFCEXT_CNT_RESET_LIMITr_ENUM,
    BCM56260_B0_E2EFCEXT_CNT_SET_LIMITr_ENUM,
    BCM56260_B0_E2EFCEXT_CNT_VALr_ENUM,
    BCM56260_B0_E2EFCEXT_TX_RMT_DISC0r_ENUM,
    BCM56260_B0_E2EFCEXT_TX_RMT_DISC1r_ENUM,
    BCM56260_B0_E2EFCEXT_TX_RMT_IBP0r_ENUM,
    BCM56260_B0_E2EFCEXT_TX_RMT_IBP1r_ENUM,
    BCM56260_B0_E2EFCINT_CNT_DISC_LIMITr_ENUM,
    BCM56260_B0_E2EFCINT_CNT_RESET_LIMITr_ENUM,
    BCM56260_B0_E2EFCINT_CNT_SET_LIMITr_ENUM,
    BCM56260_B0_E2EFCINT_CNT_VALr_ENUM,
    BCM56260_B0_E2EFCINT_TX_RMT_DISC0r_ENUM,
    BCM56260_B0_E2EFCINT_TX_RMT_DISC1r_ENUM,
    BCM56260_B0_E2EFCINT_TX_RMT_IBP0r_ENUM,
    BCM56260_B0_E2EFCINT_TX_RMT_IBP1r_ENUM,
    BCM56260_B0_E2EFCQEN_CNT_DISC_LIMITr_ENUM,
    BCM56260_B0_E2EFCQEN_CNT_RESET_LIMITr_ENUM,
    BCM56260_B0_E2EFCQEN_CNT_SET_LIMITr_ENUM,
    BCM56260_B0_E2EFCQEN_CNT_VALr_ENUM,
    BCM56260_B0_E2EFCQEN_TX_RMT_DISC0r_ENUM,
    BCM56260_B0_E2EFCQEN_TX_RMT_DISC1r_ENUM,
    BCM56260_B0_E2EFCQEN_TX_RMT_IBP0r_ENUM,
    BCM56260_B0_E2EFCQEN_TX_RMT_IBP1r_ENUM,
    BCM56260_B0_E2EFCRQE_CNT_DISC_LIMITr_ENUM,
    BCM56260_B0_E2EFCRQE_CNT_RESET_LIMITr_ENUM,
    BCM56260_B0_E2EFCRQE_CNT_SET_LIMITr_ENUM,
    BCM56260_B0_E2EFCRQE_CNT_VALr_ENUM,
    BCM56260_B0_E2EFCRQE_TX_RMT_DISC0r_ENUM,
    BCM56260_B0_E2EFCRQE_TX_RMT_DISC1r_ENUM,
    BCM56260_B0_E2EFCRQE_TX_RMT_IBP0r_ENUM,
    BCM56260_B0_E2EFCRQE_TX_RMT_IBP1r_ENUM,
    BCM56260_B0_E2EFC_CNT_ATTRr_ENUM,
    BCM56260_B0_E2EFC_CONFIGr_ENUM,
    BCM56260_B0_E2EFC_HIGIG_PORTSr_ENUM,
    BCM56260_B0_E2EFC_IBP_ENr_ENUM,
    BCM56260_B0_E2EFC_MAX_TX_TIMERr_ENUM,
    BCM56260_B0_E2EFC_MIN_TX_TIMERr_ENUM,
    BCM56260_B0_E2EFC_PORT_MAPPINGr_ENUM,
    BCM56260_B0_E2EFC_PORT_MAPPING_CONFIGr_ENUM,
    BCM56260_B0_E2EFC_RMOD_CFGr_ENUM,
    BCM56260_B0_E2EFC_RX_RMODIDr_ENUM,
    BCM56260_B0_E2EFC_RX_RMODID_0r_ENUM,
    BCM56260_B0_E2EFC_RX_RMODID_1r_ENUM,
    BCM56260_B0_E2EFC_RX_RMT_IBP0r_ENUM,
    BCM56260_B0_E2EFC_RX_RMT_IBP1r_ENUM,
    BCM56260_B0_E2EFC_RX_RMT_TIMEOUTr_ENUM,
    BCM56260_B0_E2EFC_TX_RMODIDr_ENUM,
    BCM56260_B0_E2EFC_TX_RMODID_0r_ENUM,
    BCM56260_B0_E2EFC_TX_RMODID_1r_ENUM,
    BCM56260_B0_E2E_DROP_COUNTr_ENUM,
    BCM56260_B0_E2E_HOL_RX_DA_LSr_ENUM,
    BCM56260_B0_E2E_HOL_RX_DA_MSr_ENUM,
    BCM56260_B0_E2E_HOL_RX_LENGTH_TYPEr_ENUM,
    BCM56260_B0_E2E_HOL_RX_OPCODEr_ENUM,
    BCM56260_B0_E2E_HOL_STATUSm_ENUM,
    BCM56260_B0_E2E_HOL_STATUS_1m_ENUM,
    BCM56260_B0_E2E_HOL_STATUS_1_PARITY_CONTROLr_ENUM,
    BCM56260_B0_E2E_HOL_STATUS_PARITY_CONTROLr_ENUM,
    BCM56260_B0_E2E_IBP_RX_DA_LSr_ENUM,
    BCM56260_B0_E2E_IBP_RX_DA_MSr_ENUM,
    BCM56260_B0_E2E_IBP_RX_LENGTH_TYPEr_ENUM,
    BCM56260_B0_E2E_IBP_RX_OPCODEr_ENUM,
    BCM56260_B0_ECC_ERROR_SINGLE_BIT_ERROR_CNTr_ENUM,
    BCM56260_B0_ECC_ERR_PTR_CTR_EXTr_ENUM,
    BCM56260_B0_ECC_ERR_PTR_CTR_INTr_ENUM,
    BCM56260_B0_ECC_ERR_PTR_EXP_EXTr_ENUM,
    BCM56260_B0_ECC_ERR_PTR_EXP_INTr_ENUM,
    BCM56260_B0_ECC_ERR_PTR_LMT_EXTr_ENUM,
    BCM56260_B0_ECC_ERR_PTR_LMT_INTr_ENUM,
    BCM56260_B0_EDATABUF_DBG_MMU_INTF_RESETr_ENUM,
    BCM56260_B0_EDATABUF_DBG_PORT_INTF_RESETr_ENUM,
    BCM56260_B0_EDATABUF_MIN_STARTCNTr_ENUM,
    BCM56260_B0_EFPMOD_RAM_CONTROL_0r_ENUM,
    BCM56260_B0_EFP_CAM_BIST_CONFIGr_ENUM,
    BCM56260_B0_EFP_CAM_BIST_CONTROLr_ENUM,
    BCM56260_B0_EFP_CAM_BIST_DBG_DATAr_ENUM,
    BCM56260_B0_EFP_CAM_BIST_STATUSr_ENUM,
    BCM56260_B0_EFP_CLASSID_SELECTORr_ENUM,
    BCM56260_B0_EFP_COUNTER_TABLEm_ENUM,
    BCM56260_B0_EFP_KEY4_DVP_SELECTORr_ENUM,
    BCM56260_B0_EFP_KEY4_MDL_SELECTORr_ENUM,
    BCM56260_B0_EFP_METER_CONTROLr_ENUM,
    BCM56260_B0_EFP_METER_PARITY_CONTROLr_ENUM,
    BCM56260_B0_EFP_METER_TABLEm_ENUM,
    BCM56260_B0_EFP_POLICY_PARITY_CONTROLr_ENUM,
    BCM56260_B0_EFP_POLICY_TABLEm_ENUM,
    BCM56260_B0_EFP_RAM_CONTROL_0r_ENUM,
    BCM56260_B0_EFP_RAM_CONTROL_1r_ENUM,
    BCM56260_B0_EFP_SLICE0_RAM_CONTROLr_ENUM,
    BCM56260_B0_EFP_SLICE1_RAM_CONTROLr_ENUM,
    BCM56260_B0_EFP_SLICE2_RAM_CONTROLr_ENUM,
    BCM56260_B0_EFP_SLICE3_RAM_CONTROLr_ENUM,
    BCM56260_B0_EFP_SLICE_CONTROLr_ENUM,
    BCM56260_B0_EFP_SLICE_MAPr_ENUM,
    BCM56260_B0_EFP_SLICE_RAM_CONTROLr_ENUM,
    BCM56260_B0_EFP_TCAMm_ENUM,
    BCM56260_B0_EFP_TCAM_BLKSELr_ENUM,
    BCM56260_B0_EGRESS_PACKET_BUFFER_CONTROL_INFOr_ENUM,
    BCM56260_B0_EGR_1588OMPLSr_ENUM,
    BCM56260_B0_EGR_1588_EGRESS_CTRLr_ENUM,
    BCM56260_B0_EGR_1588_INGRESS_CTRLr_ENUM,
    BCM56260_B0_EGR_1588_LINK_DELAY_64r_ENUM,
    BCM56260_B0_EGR_1588_LINK_DELAY_64_PARITY_CONTROLr_ENUM,
    BCM56260_B0_EGR_1588_LINK_DELAY_64_PARITY_STATUS_INTRr_ENUM,
    BCM56260_B0_EGR_1588_LINK_DELAY_64_PARITY_STATUS_NACKr_ENUM,
    BCM56260_B0_EGR_1588_PARSING_CONTROLr_ENUM,
    BCM56260_B0_EGR_1588_SAm_ENUM,
    BCM56260_B0_EGR_1588_SA_PARITY_CONTROLr_ENUM,
    BCM56260_B0_EGR_1588_TIMER_DEBUGr_ENUM,
    BCM56260_B0_EGR_1588_TIMER_VALUEr_ENUM,
    BCM56260_B0_EGR_ARB_TIMEOUT_CONTROLr_ENUM,
    BCM56260_B0_EGR_BYPASS_CTRLr_ENUM,
    BCM56260_B0_EGR_CONFIGr_ENUM,
    BCM56260_B0_EGR_CONFIG_1r_ENUM,
    BCM56260_B0_EGR_COS_MAPm_ENUM,
    BCM56260_B0_EGR_COUNTER_CONTROLr_ENUM,
    BCM56260_B0_EGR_CPU_CONTROLr_ENUM,
    BCM56260_B0_EGR_CPU_CONTROL_1_64r_ENUM,
    BCM56260_B0_EGR_CPU_CONTROL_2_64r_ENUM,
    BCM56260_B0_EGR_CPU_COS_MAPm_ENUM,
    BCM56260_B0_EGR_DATABUF_CM_RAM_CTRLr_ENUM,
    BCM56260_B0_EGR_DATABUF_FC0_RAM_CTRLr_ENUM,
    BCM56260_B0_EGR_DATABUF_FC1_RAM_CTRLr_ENUM,
    BCM56260_B0_EGR_DATABUF_FC_RAM_CTRLr_ENUM,
    BCM56260_B0_EGR_DATABUF_LP_RAM_CTRLr_ENUM,
    BCM56260_B0_EGR_DATABUF_RAM_CONTROL_1r_ENUM,
    BCM56260_B0_EGR_DATABUF_RAM_CONTROL_2r_ENUM,
    BCM56260_B0_EGR_DATABUF_RESI_RAM_CTRLr_ENUM,
    BCM56260_B0_EGR_DATABUF_XQ1_RAM_CTRLr_ENUM,
    BCM56260_B0_EGR_DATABUF_XQ2_RAM_CTRLr_ENUM,
    BCM56260_B0_EGR_DATABUF_XQ3_RAM_CTRLr_ENUM,
    BCM56260_B0_EGR_DATABUF_XQ4_RAM_CTRLr_ENUM,
    BCM56260_B0_EGR_DATABUF_XQ5_RAM_CTRLr_ENUM,
    BCM56260_B0_EGR_DATABUF_XQ6_RAM_CTRLr_ENUM,
    BCM56260_B0_EGR_DATABUF_XQ7_RAM_CTRLr_ENUM,
    BCM56260_B0_EGR_DATABUF_XQ8_RAM_CTRLr_ENUM,
    BCM56260_B0_EGR_DATABUF_XQ9_RAM_CTRLr_ENUM,
    BCM56260_B0_EGR_DATABUF_XQ_RAM_CTRLr_ENUM,
    BCM56260_B0_EGR_DBGr_ENUM,
    BCM56260_B0_EGR_DNX_HEADERm_ENUM,
    BCM56260_B0_EGR_DROP_VECTORr_ENUM,
    BCM56260_B0_EGR_DSCP_ECN_MAPm_ENUM,
    BCM56260_B0_EGR_DSCP_TABLEm_ENUM,
    BCM56260_B0_EGR_DVP_ATTRIBUTEm_ENUM,
    BCM56260_B0_EGR_EDATABUF_PARITY_CONTROLr_ENUM,
    BCM56260_B0_EGR_EDBIL_PKT_BYTESr_ENUM,
    BCM56260_B0_EGR_EDBIL_STATUSr_ENUM,
    BCM56260_B0_EGR_EFPMOD_PARITY_CONTROLr_ENUM,
    BCM56260_B0_EGR_EFPPARS_RAM_CONTROLr_ENUM,
    BCM56260_B0_EGR_EHCPM_ECC_PARITY_CONTROLr_ENUM,
    BCM56260_B0_EGR_EHCPM_RAM_CONTROLr_ENUM,
    BCM56260_B0_EGR_EHCPM_RAM_CONTROL_1r_ENUM,
    BCM56260_B0_EGR_EL3_ECC_PARITY_CONTROLr_ENUM,
    BCM56260_B0_EGR_EL3_PM_CONTROLr_ENUM,
    BCM56260_B0_EGR_EL3_RAM_CONTROL_2_64r_ENUM,
    BCM56260_B0_EGR_EL3_RAM_CONTROL_3r_ENUM,
    BCM56260_B0_EGR_EL3_RAM_CONTROL_64r_ENUM,
    BCM56260_B0_EGR_EL3_STBY_CONTROLr_ENUM,
    BCM56260_B0_EGR_EM_MTP_INDEXm_ENUM,
    BCM56260_B0_EGR_ENABLEm_ENUM,
    BCM56260_B0_EGR_EPMOD_PARITY_CONTROLr_ENUM,
    BCM56260_B0_EGR_EPMOD_PLB_PARITY_STATUS_INTRr_ENUM,
    BCM56260_B0_EGR_EPMOD_RAM_CONTROL_0r_ENUM,
    BCM56260_B0_EGR_EPMOD_RAM_CONTROL_1r_ENUM,
    BCM56260_B0_EGR_EP_REDIRECT_EM_MTP_INDEXm_ENUM,
    BCM56260_B0_EGR_ETAG_MULTICAST_RANGEr_ENUM,
    BCM56260_B0_EGR_FLEXIBLE_IPV6_EXT_HDRr_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_0m_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_1m_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_2m_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_3m_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_4m_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_5m_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_6m_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_7m_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_1r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_2r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_3r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_4r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_5r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_6r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_7r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_0m_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_1m_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_2m_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_3m_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_4m_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_5m_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_6m_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_7m_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_3r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_4r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_5r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_6r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_7r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_PKT_PRI_MAPm_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_PKT_RES_MAPm_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_PORT_MAPm_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_PRI_CNG_MAPm_ENUM,
    BCM56260_B0_EGR_FLEX_CTR_TOS_MAPm_ENUM,
    BCM56260_B0_EGR_FRAGMENT_ID_TABLEm_ENUM,
    BCM56260_B0_EGR_GPP_ATTRIBUTESm_ENUM,
    BCM56260_B0_EGR_GPP_ATTRIBUTES_MODBASEm_ENUM,
    BCM56260_B0_EGR_HG_EH_CONTROL_64r_ENUM,
    BCM56260_B0_EGR_HG_HDR_PROT_STATUS_TX_CONTROLr_ENUM,
    BCM56260_B0_EGR_HG_PPD0_RX_VC_LABEL_OVERLAY_CONTROLr_ENUM,
    BCM56260_B0_EGR_HG_PPD0_TX_VC_LABEL_OVERLAY_CONTROLr_ENUM,
    BCM56260_B0_EGR_HW_RESET_CONTROL_0r_ENUM,
    BCM56260_B0_EGR_HW_RESET_CONTROL_1r_ENUM,
    BCM56260_B0_EGR_IM_MTP_INDEXm_ENUM,
    BCM56260_B0_EGR_INGRESS_PORT_TPID_SELECTr_ENUM,
    BCM56260_B0_EGR_INTR1_ENABLEr_ENUM,
    BCM56260_B0_EGR_INTR1_STATUSr_ENUM,
    BCM56260_B0_EGR_IPMCm_ENUM,
    BCM56260_B0_EGR_IPMC_CFG2r_ENUM,
    BCM56260_B0_EGR_IP_TUNNELm_ENUM,
    BCM56260_B0_EGR_IP_TUNNEL_IPV6m_ENUM,
    BCM56260_B0_EGR_IP_TUNNEL_MPLSm_ENUM,
    BCM56260_B0_EGR_L3_INTFm_ENUM,
    BCM56260_B0_EGR_L3_NEXT_HOPm_ENUM,
    BCM56260_B0_EGR_L3_TUNNEL_PFM_VIDr_ENUM,
    BCM56260_B0_EGR_LLTAG_TPIDr_ENUM,
    BCM56260_B0_EGR_LLTAG_TPID_2r_ENUM,
    BCM56260_B0_EGR_LMFC_EOP_BUFFER_0_PARITY_CONTROLr_ENUM,
    BCM56260_B0_EGR_LMFC_EOP_BUFFER_1_PARITY_CONTROLr_ENUM,
    BCM56260_B0_EGR_LMFC_EOP_BUFFER_2_PARITY_CONTROLr_ENUM,
    BCM56260_B0_EGR_LMFC_EOP_BUFFER_PARITY_CONTROLr_ENUM,
    BCM56260_B0_EGR_LM_COUNTER_CONTROLm_ENUM,
    BCM56260_B0_EGR_LM_RAM_CONTROL_0_64r_ENUM,
    BCM56260_B0_EGR_LM_RAM_CONTROL_1r_ENUM,
    BCM56260_B0_EGR_MAC_DA_PROFILEm_ENUM,
    BCM56260_B0_EGR_MAP_MHm_ENUM,
    BCM56260_B0_EGR_MASKm_ENUM,
    BCM56260_B0_EGR_MASK_ECC_CONTROLr_ENUM,
    BCM56260_B0_EGR_MASK_MODBASEm_ENUM,
    BCM56260_B0_EGR_MASK_MODBASE_PARITY_CONTROLr_ENUM,
    BCM56260_B0_EGR_MAX_USED_ENTRIESm_ENUM,
    BCM56260_B0_EGR_MA_INDEXm_ENUM,
    BCM56260_B0_EGR_MA_INDEX_ECC_CONTROLr_ENUM,
    BCM56260_B0_EGR_MC_CONTROL_1r_ENUM,
    BCM56260_B0_EGR_MC_CONTROL_2r_ENUM,
    BCM56260_B0_EGR_MIM_ETHERTYPEr_ENUM,
    BCM56260_B0_EGR_MIRROR_ENCAP_CONTROLm_ENUM,
    BCM56260_B0_EGR_MIRROR_ENCAP_DATA_1m_ENUM,
    BCM56260_B0_EGR_MIRROR_ENCAP_DATA_2m_ENUM,
    BCM56260_B0_EGR_MIRROR_SELECTr_ENUM,
    BCM56260_B0_EGR_MMU_REQUESTSm_ENUM,
    BCM56260_B0_EGR_MODMAP_CTRLr_ENUM,
    BCM56260_B0_EGR_MOD_MAP_TABLEm_ENUM,
    BCM56260_B0_EGR_MPLS_ENTROPY_LABEL_CONTROLr_ENUM,
    BCM56260_B0_EGR_MPLS_EXP_MAPPING_1m_ENUM,
    BCM56260_B0_EGR_MPLS_EXP_MAPPING_2m_ENUM,
    BCM56260_B0_EGR_MPLS_EXP_PRI_MAPPINGm_ENUM,
    BCM56260_B0_EGR_MPLS_PRI_MAPPINGm_ENUM,
    BCM56260_B0_EGR_MPLS_VC_AND_SWAP_LABEL_TABLEm_ENUM,
    BCM56260_B0_EGR_MP_GROUPm_ENUM,
    BCM56260_B0_EGR_MP_GROUP_ECC_CONTROLr_ENUM,
    BCM56260_B0_EGR_MP_GROUP_HASH_CONTROLr_ENUM,
    BCM56260_B0_EGR_MTUr_ENUM,
    BCM56260_B0_EGR_NETWORK_PRUNE_CONTROLm_ENUM,
    BCM56260_B0_EGR_NIV_CONFIGr_ENUM,
    BCM56260_B0_EGR_NIV_ETHERTYPEr_ENUM,
    BCM56260_B0_EGR_NIV_ETHERTYPE_2r_ENUM,
    BCM56260_B0_EGR_OAMP_CONTROLr_ENUM,
    BCM56260_B0_EGR_OAM_CONTROLr_ENUM,
    BCM56260_B0_EGR_OAM_COPYTO_CPU_CONTROLr_ENUM,
    BCM56260_B0_EGR_OAM_C_INTERFACE_DROP_CONTROL_64r_ENUM,
    BCM56260_B0_EGR_OAM_DGLP_PROFILEm_ENUM,
    BCM56260_B0_EGR_OAM_ERROR_CONTROLr_ENUM,
    BCM56260_B0_EGR_OAM_FLEXIBLE_DOMAIN_CONTROLm_ENUM,
    BCM56260_B0_EGR_OAM_FLEXIBLE_DOMAIN_CONTROL_PARITY_CONTROLr_ENUM,
    BCM56260_B0_EGR_OAM_INTF_PROC_SELECT_CONTROL_64r_ENUM,
    BCM56260_B0_EGR_OAM_KEY_SELECT_CONTROL_64r_ENUM,
    BCM56260_B0_EGR_OAM_LM_CNG_CONTROLr_ENUM,
    BCM56260_B0_EGR_OAM_LM_COUNTERS_0m_ENUM,
    BCM56260_B0_EGR_OAM_LM_COUNTERS_0_ECC_CONTROLr_ENUM,
    BCM56260_B0_EGR_OAM_LM_COUNTERS_1m_ENUM,
    BCM56260_B0_EGR_OAM_LM_COUNTERS_1_ECC_CONTROLr_ENUM,
    BCM56260_B0_EGR_OAM_LM_COUNTERS_2m_ENUM,
    BCM56260_B0_EGR_OAM_LM_COUNTERS_2_ECC_CONTROLr_ENUM,
    BCM56260_B0_EGR_OAM_LM_COUNTERS_ECC_CONTROLr_ENUM,
    BCM56260_B0_EGR_OAM_LPR_TM_CONTROL_0_64r_ENUM,
    BCM56260_B0_EGR_OAM_LSP_INTERFACE_DROP_CONTROL_64r_ENUM,
    BCM56260_B0_EGR_OAM_OPCODE_CONTROL_PROFILEm_ENUM,
    BCM56260_B0_EGR_OAM_OPCODE_CONTROL_PROFILE_PARITY_CONTROLr_ENUM,
    BCM56260_B0_EGR_OAM_OPCODE_GROUPm_ENUM,
    BCM56260_B0_EGR_OAM_OPCODE_GROUP_PARITY_CONTROLr_ENUM,
    BCM56260_B0_EGR_OAM_PORT_INTERFACE_DROP_CONTROL_64r_ENUM,
    BCM56260_B0_EGR_OAM_PW_INTERFACE_DROP_CONTROL_64r_ENUM,
    BCM56260_B0_EGR_OAM_RX_MODE_FOR_CPUr_ENUM,
    BCM56260_B0_EGR_OAM_SECTION_INTERFACE_DROP_CONTROL_64r_ENUM,
    BCM56260_B0_EGR_OAM_S_C_INTERFACE_DROP_CONTROL_64r_ENUM,
    BCM56260_B0_EGR_OAM_S_INTERFACE_DROP_CONTROL_64r_ENUM,
    BCM56260_B0_EGR_OAM_S_INTERFACE_PASSIVE_PROCESSING_CONTROLr_ENUM,
    BCM56260_B0_EGR_OAM_VP_INTERFACE_DROP_CONTROL_64r_ENUM,
    BCM56260_B0_EGR_OLP_CONFIGm_ENUM,
    BCM56260_B0_EGR_OLP_DGPP_CONFIGm_ENUM,
    BCM56260_B0_EGR_OLP_HEADER_TYPE_MAPPINGm_ENUM,
    BCM56260_B0_EGR_OLP_VLANr_ENUM,
    BCM56260_B0_EGR_OUTER_TPIDr_ENUM,
    BCM56260_B0_EGR_OUTER_TPID_0r_ENUM,
    BCM56260_B0_EGR_OUTER_TPID_1r_ENUM,
    BCM56260_B0_EGR_OUTER_TPID_2r_ENUM,
    BCM56260_B0_EGR_OUTER_TPID_3r_ENUM,
    BCM56260_B0_EGR_PCP_DE_MAPPINGm_ENUM,
    BCM56260_B0_EGR_PE_ETHERTYPEr_ENUM,
    BCM56260_B0_EGR_PE_ETHERTYPE_2r_ENUM,
    BCM56260_B0_EGR_PHYSICAL_PORTm_ENUM,
    BCM56260_B0_EGR_PKT_MODS_CONTROLr_ENUM,
    BCM56260_B0_EGR_PORTm_ENUM,
    BCM56260_B0_EGR_PORT_1r_ENUM,
    BCM56260_B0_EGR_PORT_REQUESTSm_ENUM,
    BCM56260_B0_EGR_PP_PORT_GPP_TRANSLATION_1m_ENUM,
    BCM56260_B0_EGR_PP_PORT_GPP_TRANSLATION_2m_ENUM,
    BCM56260_B0_EGR_PRI_CNG_MAPm_ENUM,
    BCM56260_B0_EGR_PVLAN_EPORT_CONTROLr_ENUM,
    BCM56260_B0_EGR_PW_INIT_COUNTERSm_ENUM,
    BCM56260_B0_EGR_PW_INIT_COUNTERS_PARITY_CONTROLr_ENUM,
    BCM56260_B0_EGR_QUEUE_TO_PP_PORT_MAPm_ENUM,
    BCM56260_B0_EGR_Q_BEGINr_ENUM,
    BCM56260_B0_EGR_Q_ENDr_ENUM,
    BCM56260_B0_EGR_SAT_CONFIG_MAC_SAm_ENUM,
    BCM56260_B0_EGR_SAT_SAMP_DATAm_ENUM,
    BCM56260_B0_EGR_SAT_SAMP_DATA_1m_ENUM,
    BCM56260_B0_EGR_SAT_SAMP_DATA_PARITY_CONTROLr_ENUM,
    BCM56260_B0_EGR_SAT_SAMP_TCAMm_ENUM,
    BCM56260_B0_EGR_SAT_SAMP_TCAM_BIST_CONFIGr_ENUM,
    BCM56260_B0_EGR_SAT_SAMP_TCAM_BIST_DBG_DATAr_ENUM,
    BCM56260_B0_EGR_SAT_SAMP_TCAM_BIST_STATUSr_ENUM,
    BCM56260_B0_EGR_SAT_SAMP_TCAM_DBGCTRLr_ENUM,
    BCM56260_B0_EGR_SAT_SAMP_TM_CONTROLr_ENUM,
    BCM56260_B0_EGR_SERVICE_PRI_MAP_0m_ENUM,
    BCM56260_B0_EGR_SERVICE_PRI_MAP_0_PARITY_CONTROLr_ENUM,
    BCM56260_B0_EGR_SERVICE_PRI_MAP_1m_ENUM,
    BCM56260_B0_EGR_SERVICE_PRI_MAP_1_PARITY_CONTROLr_ENUM,
    BCM56260_B0_EGR_SERVICE_PRI_MAP_2m_ENUM,
    BCM56260_B0_EGR_SERVICE_PRI_MAP_2_PARITY_CONTROLr_ENUM,
    BCM56260_B0_EGR_SER_FIFOm_ENUM,
    BCM56260_B0_EGR_SER_FIFO_CTRLr_ENUM,
    BCM56260_B0_EGR_SER_FIFO_STATUSr_ENUM,
    BCM56260_B0_EGR_SF_SRC_MODID_CHECKr_ENUM,
    BCM56260_B0_EGR_SHAPING_CONTROLr_ENUM,
    BCM56260_B0_EGR_SUBPORT_TAG_DOT1P_MAPm_ENUM,
    BCM56260_B0_EGR_SYS_RSVD_VIDr_ENUM,
    BCM56260_B0_EGR_TUNNEL_ID_MASKr_ENUM,
    BCM56260_B0_EGR_TUNNEL_PIMDR1_CFG0r_ENUM,
    BCM56260_B0_EGR_TUNNEL_PIMDR1_CFG1r_ENUM,
    BCM56260_B0_EGR_TUNNEL_PIMDR2_CFG0r_ENUM,
    BCM56260_B0_EGR_TUNNEL_PIMDR2_CFG1r_ENUM,
    BCM56260_B0_EGR_VFIm_ENUM,
    BCM56260_B0_EGR_VLANm_ENUM,
    BCM56260_B0_EGR_VLAN_CONTROL_1r_ENUM,
    BCM56260_B0_EGR_VLAN_CONTROL_2r_ENUM,
    BCM56260_B0_EGR_VLAN_CONTROL_3r_ENUM,
    BCM56260_B0_EGR_VLAN_ECC_PARITY_CONTROLr_ENUM,
    BCM56260_B0_EGR_VLAN_RAM_CONTROL_1_64r_ENUM,
    BCM56260_B0_EGR_VLAN_RAM_CONTROL_2_64r_ENUM,
    BCM56260_B0_EGR_VLAN_RAM_CONTROL_3_64r_ENUM,
    BCM56260_B0_EGR_VLAN_RAM_CONTROL_4_64r_ENUM,
    BCM56260_B0_EGR_VLAN_RAM_CONTROL_DCMr_ENUM,
    BCM56260_B0_EGR_VLAN_RAM_CONTROL_PDAHr_ENUM,
    BCM56260_B0_EGR_VLAN_RAM_CONTROL_PMr_ENUM,
    BCM56260_B0_EGR_VLAN_RAM_CONTROL_STBYr_ENUM,
    BCM56260_B0_EGR_VLAN_STGm_ENUM,
    BCM56260_B0_EGR_VLAN_TAG_ACTION_PROFILEm_ENUM,
    BCM56260_B0_EGR_VLAN_XLATEm_ENUM,
    BCM56260_B0_EGR_VLAN_XLATE_HASH_CONTROLr_ENUM,
    BCM56260_B0_EGR_VLAN_XLATE_OVERFLOWm_ENUM,
    BCM56260_B0_EGR_WESP_PROTO_CONTROLr_ENUM,
    BCM56260_B0_EGR_XQ1_PFC_CONTROLr_ENUM,
    BCM56260_B0_EGR_XQ2_PFC_CONTROLr_ENUM,
    BCM56260_B0_EGR_XQ3_PFC_CONTROLr_ENUM,
    BCM56260_B0_EGR_XQ4_PFC_CONTROLr_ENUM,
    BCM56260_B0_EGR_XQ5_PFC_CONTROLr_ENUM,
    BCM56260_B0_EGR_XQ6_PFC_CONTROLr_ENUM,
    BCM56260_B0_EGR_XQ7_PFC_CONTROLr_ENUM,
    BCM56260_B0_EGR_XQ8_PFC_CONTROLr_ENUM,
    BCM56260_B0_EGR_XQ9_PFC_CONTROLr_ENUM,
    BCM56260_B0_EGR_XQ_PFC_CONTROLr_ENUM,
    BCM56260_B0_EMC_BUFFER_EMPTY_FULL_STATUS_DEBUGr_ENUM,
    BCM56260_B0_EMC_CFGr_ENUM,
    BCM56260_B0_EMC_CI_FULL_STATUS_DEBUGr_ENUM,
    BCM56260_B0_EMC_CSDB_0_BUFFER_PAR_STATUS_DEBUGr_ENUM,
    BCM56260_B0_EMC_CSDB_1_BUFFER_PAR_STATUS_DEBUGr_ENUM,
    BCM56260_B0_EMC_CSDB_BUFFER_PAR_STATUS_DEBUGr_ENUM,
    BCM56260_B0_EMC_CSDB_MEM_DEBUGr_ENUM,
    BCM56260_B0_EMC_ECC_DEBUG_0r_ENUM,
    BCM56260_B0_EMC_ECC_DEBUG_1r_ENUM,
    BCM56260_B0_EMC_ERRORr_ENUM,
    BCM56260_B0_EMC_ERROR_0r_ENUM,
    BCM56260_B0_EMC_ERROR_1r_ENUM,
    BCM56260_B0_EMC_ERROR_2r_ENUM,
    BCM56260_B0_EMC_ERROR_3r_ENUM,
    BCM56260_B0_EMC_ERROR_MASK_0r_ENUM,
    BCM56260_B0_EMC_ERROR_MASK_1r_ENUM,
    BCM56260_B0_EMC_ERROR_MASK_2r_ENUM,
    BCM56260_B0_EMC_ERROR_MASK_3r_ENUM,
    BCM56260_B0_EMC_FIXED_PATTERN_DEBUGr_ENUM,
    BCM56260_B0_EMC_FREE_POOL_SIZESr_ENUM,
    BCM56260_B0_EMC_GLOBAL_1B_ECC_ERROR_COUNT_DEBUGr_ENUM,
    BCM56260_B0_EMC_GLOBAL_2B_ECC_ERROR_COUNT_DEBUGr_ENUM,
    BCM56260_B0_EMC_GLOBAL_B_ECC_ERROR_COUNT_DEBUGr_ENUM,
    BCM56260_B0_EMC_IRRB_BUFFER_ECC_STATUS_DEBUGr_ENUM,
    BCM56260_B0_EMC_IRRB_BUFFER_FILL_LEVEL_DEBUGr_ENUM,
    BCM56260_B0_EMC_IRRB_BUFFER_WATERMARK_DEBUGr_ENUM,
    BCM56260_B0_EMC_IRRB_MEM_DEBUGr_ENUM,
    BCM56260_B0_EMC_IRRB_THRESHOLDSr_ENUM,
    BCM56260_B0_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUGr_ENUM,
    BCM56260_B0_EMC_RFCQ_BUFFER_FILL_LEVEL_DEBUGr_ENUM,
    BCM56260_B0_EMC_RFCQ_BUFFER_WATERMARK_DEBUGr_ENUM,
    BCM56260_B0_EMC_RFCQ_MEM_DEBUGr_ENUM,
    BCM56260_B0_EMC_RSFP_BUFFER_ECC_STATUS_DEBUGr_ENUM,
    BCM56260_B0_EMC_RSFP_BUFFER_FILL_LEVEL_DEBUGr_ENUM,
    BCM56260_B0_EMC_RSFP_MEM_DEBUGr_ENUM,
    BCM56260_B0_EMC_SWAT_BUFFER_ECC_STATUS_DEBUGr_ENUM,
    BCM56260_B0_EMC_SWAT_MEM_DEBUGr_ENUM,
    BCM56260_B0_EMC_TO_CI0_RD_REQ_COUNT_DEBUGr_ENUM,
    BCM56260_B0_EMC_TO_CI0_WR_REQ_COUNT_DEBUGr_ENUM,
    BCM56260_B0_EMC_TO_CI1_RD_REQ_COUNT_DEBUGr_ENUM,
    BCM56260_B0_EMC_TO_CI1_WR_REQ_COUNT_DEBUGr_ENUM,
    BCM56260_B0_EMC_TO_CI_RD_REQ_COUNT_DEBUGr_ENUM,
    BCM56260_B0_EMC_TO_CI_WR_REQ_COUNT_DEBUGr_ENUM,
    BCM56260_B0_EMC_TO_ITE_WR_REQ_PKT_COMPLETE_COUNT_DEBUGr_ENUM,
    BCM56260_B0_EMC_WLCT_BUFFER_ECC_STATUS_DEBUGr_ENUM,
    BCM56260_B0_EMC_WLCT_MEM_DEBUGr_ENUM,
    BCM56260_B0_EMC_WLCT_MERGED_RETURN_WTAG_FIFO_ECC_STATUS_DEBUGr_ENUM,
    BCM56260_B0_EMC_WLCT_MERGED_RETURN_WTAG_FIFO_FILL_LEVEL_DEBUGr_ENUM,
    BCM56260_B0_EMC_WLCT_MERGED_RETURN_WTAG_FIFO_MEM_DEBUGr_ENUM,
    BCM56260_B0_EMC_WLCT_MERGED_RETURN_WTAG_FIFO_NFULL_THRESHOLDr_ENUM,
    BCM56260_B0_EMC_WLCT_MERGED_RETURN_WTAG_FIFO_WATERMARK_DEBUGr_ENUM,
    BCM56260_B0_EMC_WTFP_BUFFER_ECC_STATUS_DEBUGr_ENUM,
    BCM56260_B0_EMC_WTFP_BUFFER_FILL_LEVEL_DEBUGr_ENUM,
    BCM56260_B0_EMC_WTFP_MEM_DEBUGr_ENUM,
    BCM56260_B0_EMC_WTOQ_BUFFER_ECC_STATUS_DEBUGr_ENUM,
    BCM56260_B0_EMC_WTOQ_BUFFER_FILL_LEVEL_DEBUGr_ENUM,
    BCM56260_B0_EMC_WTOQ_MEM_DEBUGr_ENUM,
    BCM56260_B0_EMIRROR_CONTROLm_ENUM,
    BCM56260_B0_EMIRROR_CONTROL1m_ENUM,
    BCM56260_B0_EMIRROR_CONTROL1_PARITY_CONTROLr_ENUM,
    BCM56260_B0_EMIRROR_CONTROL2m_ENUM,
    BCM56260_B0_EMIRROR_CONTROL2_PARITY_CONTROLr_ENUM,
    BCM56260_B0_EMIRROR_CONTROL3m_ENUM,
    BCM56260_B0_EMIRROR_CONTROL3_PARITY_CONTROLr_ENUM,
    BCM56260_B0_EMIRROR_CONTROL_PARITY_CONTROLr_ENUM,
    BCM56260_B0_EM_MTP_INDEXm_ENUM,
    BCM56260_B0_EPC_LINK_BMAPm_ENUM,
    BCM56260_B0_EP_EDB_MISC_CONTROLr_ENUM,
    BCM56260_B0_EP_NUM_NORM_CELLS_RECVDr_ENUM,
    BCM56260_B0_EP_NUM_NORM_PKTS_DROPPEDr_ENUM,
    BCM56260_B0_EP_NUM_NORM_PKTS_RECVDr_ENUM,
    BCM56260_B0_EP_NUM_UNMOD_CELLS_RECVDr_ENUM,
    BCM56260_B0_EP_NUM_UNMOD_PKTS_DROPPEDr_ENUM,
    BCM56260_B0_EP_NUM_UNMOD_PKTS_RECVDr_ENUM,
    BCM56260_B0_EP_REDIRECT_EM_MTP_INDEXm_ENUM,
    BCM56260_B0_ERROR_CCM_DEFECT_STATUSr_ENUM,
    BCM56260_B0_ETAG_MULTICAST_RANGEr_ENUM,
    BCM56260_B0_EXT_BUFFER_POOL_CONG_STATEr_ENUM,
    BCM56260_B0_FLEXIBLE_IPV6_EXT_HDRr_ENUM,
    BCM56260_B0_FLOOD_LEARN_CONTROLr_ENUM,
    BCM56260_B0_FLOOD_LEARN_KEY_TYPE_PORT_Ar_ENUM,
    BCM56260_B0_FLOOD_LEARN_KEY_TYPE_PORT_Br_ENUM,
    BCM56260_B0_FLOOD_LEARN_MATCH_PORT_Ar_ENUM,
    BCM56260_B0_FLOOD_LEARN_MATCH_PORT_Br_ENUM,
    BCM56260_B0_FLOOD_LEARN_MATCH_VLANS_PORT_Am_ENUM,
    BCM56260_B0_FLOOD_LEARN_MATCH_VLANS_PORT_Bm_ENUM,
    BCM56260_B0_FLOW_CONTROL_XOFF_STATEr_ENUM,
    BCM56260_B0_FP_CAM_BIST_ENABLE_LOWERr_ENUM,
    BCM56260_B0_FP_CAM_BIST_ENABLE_UPPERr_ENUM,
    BCM56260_B0_FP_CAM_BIST_STATUSr_ENUM,
    BCM56260_B0_FP_CAM_CONTROL_TM_13_THRU_0r_ENUM,
    BCM56260_B0_FP_CAM_DEBUG_CONTROLr_ENUM,
    BCM56260_B0_FP_CAM_DEBUG_DATAr_ENUM,
    BCM56260_B0_FP_CAM_DEBUG_SENDr_ENUM,
    BCM56260_B0_FP_COUNTER_TABLEm_ENUM,
    BCM56260_B0_FP_DOUBLE_WIDE_SELECTr_ENUM,
    BCM56260_B0_FP_ECMP_HASH_CONTROLr_ENUM,
    BCM56260_B0_FP_FIELD_SEL_PARITY_CONTROLr_ENUM,
    BCM56260_B0_FP_FLEX_KEY_SELECTORm_ENUM,
    BCM56260_B0_FP_FORCE_FORWARDING_FIELDr_ENUM,
    BCM56260_B0_FP_GLOBAL_MASK_TCAMm_ENUM,
    BCM56260_B0_FP_HG_CLASSID_SELECTm_ENUM,
    BCM56260_B0_FP_I2E_CLASSID_SELECTm_ENUM,
    BCM56260_B0_FP_METER_CONTROLr_ENUM,
    BCM56260_B0_FP_METER_TABLEm_ENUM,
    BCM56260_B0_FP_POLICY_LP_CONTROL_UPPERr_ENUM,
    BCM56260_B0_FP_POLICY_TABLEm_ENUM,
    BCM56260_B0_FP_PORT_FIELD_SELm_ENUM,
    BCM56260_B0_FP_PORT_METER_MAPm_ENUM,
    BCM56260_B0_FP_PORT_METER_MAP_PARITY_CONTROLr_ENUM,
    BCM56260_B0_FP_PORT_METER_MAP_TMr_ENUM,
    BCM56260_B0_FP_RANGE_CHECKm_ENUM,
    BCM56260_B0_FP_SLICE_ENABLEr_ENUM,
    BCM56260_B0_FP_SLICE_INDEX_CONTROLr_ENUM,
    BCM56260_B0_FP_SLICE_KEY_CONTROLm_ENUM,
    BCM56260_B0_FP_SLICE_MAPm_ENUM,
    BCM56260_B0_FP_SLICE_METER_MAP_ENABLEr_ENUM,
    BCM56260_B0_FP_STORM_CONTROL_METERSm_ENUM,
    BCM56260_B0_FP_TCAMm_ENUM,
    BCM56260_B0_FP_UDF_OFFSETm_ENUM,
    BCM56260_B0_FP_UDF_TCAMm_ENUM,
    BCM56260_B0_GLOBAL_EMIRROR_DROP_COUNT_64r_ENUM,
    BCM56260_B0_GLOBAL_HDRM_COUNTr_ENUM,
    BCM56260_B0_GLOBAL_HDRM_LIMITr_ENUM,
    BCM56260_B0_GLOBAL_MPLS_RANGE_1_LOWERr_ENUM,
    BCM56260_B0_GLOBAL_MPLS_RANGE_1_UPPERr_ENUM,
    BCM56260_B0_GLOBAL_MPLS_RANGE_2_LOWERr_ENUM,
    BCM56260_B0_GLOBAL_MPLS_RANGE_2_UPPERr_ENUM,
    BCM56260_B0_GLOBAL_MPLS_RANGE_LOWERr_ENUM,
    BCM56260_B0_GLOBAL_MPLS_RANGE_UPPERr_ENUM,
    BCM56260_B0_GLOBAL_WRED_AVG_QSIZE_BUFFERE_POOLr_ENUM,
    BCM56260_B0_GLOBAL_WRED_AVG_QSIZE_BUFFERE_POOL0r_ENUM,
    BCM56260_B0_GLOBAL_WRED_AVG_QSIZE_BUFFERE_POOL1r_ENUM,
    BCM56260_B0_GLOBAL_WRED_AVG_QSIZE_BUFFERIr_ENUM,
    BCM56260_B0_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE_POOLr_ENUM,
    BCM56260_B0_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE_POOL0r_ENUM,
    BCM56260_B0_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE_POOL1r_ENUM,
    BCM56260_B0_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERIr_ENUM,
    BCM56260_B0_GLOBAL_WRED_AVG_QSIZE_FRACTION_QENTRYr_ENUM,
    BCM56260_B0_GLOBAL_WRED_AVG_QSIZE_QENTRYr_ENUM,
    BCM56260_B0_GLOBAL_WRED_CONFIG_BUFFERE_POOLr_ENUM,
    BCM56260_B0_GLOBAL_WRED_CONFIG_BUFFERE_POOL0r_ENUM,
    BCM56260_B0_GLOBAL_WRED_CONFIG_BUFFERE_POOL1r_ENUM,
    BCM56260_B0_GLOBAL_WRED_CONFIG_BUFFERIr_ENUM,
    BCM56260_B0_GLOBAL_WRED_CONFIG_QENTRYr_ENUM,
    BCM56260_B0_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOLr_ENUM,
    BCM56260_B0_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOL0r_ENUM,
    BCM56260_B0_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOL1r_ENUM,
    BCM56260_B0_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERIr_ENUM,
    BCM56260_B0_GLOBAL_WRED_DROP_THD_NONTCP_QENTRYr_ENUM,
    BCM56260_B0_GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOLr_ENUM,
    BCM56260_B0_GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOL0r_ENUM,
    BCM56260_B0_GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOL1r_ENUM,
    BCM56260_B0_GLOBAL_WRED_DROP_THD_TCP_BUFFERIr_ENUM,
    BCM56260_B0_GLOBAL_WRED_DROP_THD_TCP_QENTRYr_ENUM,
    BCM56260_B0_GTP_PORT_TABLEm_ENUM,
    BCM56260_B0_HASH_CONTROLr_ENUM,
    BCM56260_B0_HCFC_ERRr_ENUM,
    BCM56260_B0_HG_COUNTERS_PARITY_CONTROLr_ENUM,
    BCM56260_B0_HG_EH_CONTROLr_ENUM,
    BCM56260_B0_HG_LOOKUP_DESTINATIONr_ENUM,
    BCM56260_B0_HG_TRUNK_BITMAPm_ENUM,
    BCM56260_B0_HG_TRUNK_FAILOVER_ENABLEm_ENUM,
    BCM56260_B0_HG_TRUNK_FAILOVER_SETm_ENUM,
    BCM56260_B0_HG_TRUNK_GROUPm_ENUM,
    BCM56260_B0_HG_TRUNK_MEMBERm_ENUM,
    BCM56260_B0_HIGH_SPEED_PORT_BMP_0r_ENUM,
    BCM56260_B0_HIGIG_TRUNK_CONTROLm_ENUM,
    BCM56260_B0_IARB_CELL_DEBUGr_ENUM,
    BCM56260_B0_IARB_CELL_PKT_BYTESr_ENUM,
    BCM56260_B0_IARB_DEBUGr_ENUM,
    BCM56260_B0_IARB_ING_PHYSICAL_PORTm_ENUM,
    BCM56260_B0_IARB_LEARN_CONTROLr_ENUM,
    BCM56260_B0_IARB_LEARN_FIFO_ECC_CONTROLr_ENUM,
    BCM56260_B0_IARB_OLP_CONFIGr_ENUM,
    BCM56260_B0_IARB_OLP_CONFIG_1r_ENUM,
    BCM56260_B0_IARB_SBUS_TIMERr_ENUM,
    BCM56260_B0_IARB_TDM_CONTROLr_ENUM,
    BCM56260_B0_IARB_TDM_TABLEm_ENUM,
    BCM56260_B0_IARB_TDM_TABLE_1m_ENUM,
    BCM56260_B0_IBCASTr_ENUM,
    BCM56260_B0_ICONTROL_OPCODE_BITMAPm_ENUM,
    BCM56260_B0_ICONTROL_OPCODE_BITMAP_PARITY_CONTROLr_ENUM,
    BCM56260_B0_ICTRLr_ENUM,
    BCM56260_B0_IE2E_CONTROLr_ENUM,
    BCM56260_B0_IECELL_CLEAR_DOUBLE_BIT_ERRORr_ENUM,
    BCM56260_B0_IECELL_CLEAR_MEM_OVERFLOW_STATUSr_ENUM,
    BCM56260_B0_IECELL_CLEAR_SINGLE_BIT_ERRORr_ENUM,
    BCM56260_B0_IECELL_CONFIGr_ENUM,
    BCM56260_B0_IECELL_ECC_CONTROLr_ENUM,
    BCM56260_B0_IECELL_FORCE_DOUBLE_BIT_ERRORr_ENUM,
    BCM56260_B0_IECELL_FORCE_SINGLE_BIT_ERRORr_ENUM,
    BCM56260_B0_IECELL_MEMORY_CONTROLr_ENUM,
    BCM56260_B0_IECELL_MEM_OVERFLOW_STATUSr_ENUM,
    BCM56260_B0_IECELL_RXFIFO_MEM_ECC_STATUSr_ENUM,
    BCM56260_B0_IECELL_TXFIFO_CELL_CNTr_ENUM,
    BCM56260_B0_IECELL_TXFIFO_CELL_REQ_CNTr_ENUM,
    BCM56260_B0_IECELL_TXFIFO_MEM_ECC_STATUSr_ENUM,
    BCM56260_B0_IECELL_TXFIFO_PKT_DROP_CTLr_ENUM,
    BCM56260_B0_IEEE1588_TIME_CONTROLr_ENUM,
    BCM56260_B0_IEEE1588_TIME_FRAC_SEC_LOWERr_ENUM,
    BCM56260_B0_IEEE1588_TIME_FRAC_SEC_UPPERr_ENUM,
    BCM56260_B0_IEEE1588_TIME_FREQ_CONTROLr_ENUM,
    BCM56260_B0_IEEE1588_TIME_LEAP_SEC_CONTROLr_ENUM,
    BCM56260_B0_IEEE1588_TIME_SECr_ENUM,
    BCM56260_B0_IFP_COS_MAPm_ENUM,
    BCM56260_B0_IFP_COUNTER_PARITY_CONTROLr_ENUM,
    BCM56260_B0_IFP_COUNTER_TM_SLICEr_ENUM,
    BCM56260_B0_IFP_COUNTER_TM_SLICE_0_2r_ENUM,
    BCM56260_B0_IFP_COUNTER_TM_SLICE_3_5r_ENUM,
    BCM56260_B0_IFP_COUNTER_TM_SLICE_6_8r_ENUM,
    BCM56260_B0_IFP_COUNTER_TM_SLICE_9_11r_ENUM,
    BCM56260_B0_IFP_HIGHWAY_PASSTHRU_TM_144r_ENUM,
    BCM56260_B0_IFP_HIGHWAY_PASSTHRU_TM_74r_ENUM,
    BCM56260_B0_IFP_METER_PARITY_CONTROLr_ENUM,
    BCM56260_B0_IFP_METER_TABLE_TM_SLICEr_ENUM,
    BCM56260_B0_IFP_METER_TABLE_TM_SLICE_0_2r_ENUM,
    BCM56260_B0_IFP_METER_TABLE_TM_SLICE_3_5r_ENUM,
    BCM56260_B0_IFP_METER_TABLE_TM_SLICE_6_8r_ENUM,
    BCM56260_B0_IFP_METER_TABLE_TM_SLICE_9_11r_ENUM,
    BCM56260_B0_IFP_PKT_ECC_CONTROLr_ENUM,
    BCM56260_B0_IFP_POLICY_PARITY_CONTROLr_ENUM,
    BCM56260_B0_IFP_POLICY_TABLE_TM_SLICEr_ENUM,
    BCM56260_B0_IFP_POLICY_TABLE_TM_SLICE_0_2r_ENUM,
    BCM56260_B0_IFP_POLICY_TABLE_TM_SLICE_3_5r_ENUM,
    BCM56260_B0_IFP_POLICY_TABLE_TM_SLICE_6_8r_ENUM,
    BCM56260_B0_IFP_POLICY_TABLE_TM_SLICE_9_11r_ENUM,
    BCM56260_B0_IFP_PWR_WATCH_DOG_CONTROLr_ENUM,
    BCM56260_B0_IFP_PWR_WATCH_DOG_STATUSr_ENUM,
    BCM56260_B0_IFP_REDIRECTION_PROFILEm_ENUM,
    BCM56260_B0_IFP_REDIRECTION_PROFILE_PARITY_CONTROLr_ENUM,
    BCM56260_B0_IFP_STORM_CONTROL_METER_TMr_ENUM,
    BCM56260_B0_IFP_STORM_CONTROL_PARITY_CONTROLr_ENUM,
    BCM56260_B0_IGMP_MLD_PKT_CONTROLr_ENUM,
    BCM56260_B0_IHG_LOOKUPr_ENUM,
    BCM56260_B0_IIPMCr_ENUM,
    BCM56260_B0_ILTOMCr_ENUM,
    BCM56260_B0_IMIRROR_BITMAPm_ENUM,
    BCM56260_B0_IMIRROR_BITMAP_PARITY_CONTROLr_ENUM,
    BCM56260_B0_IMRP4r_ENUM,
    BCM56260_B0_IMRP6r_ENUM,
    BCM56260_B0_IM_MTP_INDEXm_ENUM,
    BCM56260_B0_ING_1588_PARSING_CONTROLr_ENUM,
    BCM56260_B0_ING_1588_PROFILE_TABLE_PARITY_CONTROLr_ENUM,
    BCM56260_B0_ING_1588_TS_DISPOSITION_PROFILE_TABLEm_ENUM,
    BCM56260_B0_ING_1588OMPLSr_ENUM,
    BCM56260_B0_ING_BYPASS_CTRLr_ENUM,
    BCM56260_B0_ING_CONFIG_64r_ENUM,
    BCM56260_B0_ING_COS_MODEr_ENUM,
    BCM56260_B0_ING_DVP_TABLEm_ENUM,
    BCM56260_B0_ING_DVP_TABLE_ECCP_CONTROLr_ENUM,
    BCM56260_B0_ING_EGRMSKBMAPm_ENUM,
    BCM56260_B0_ING_EGRMSKBMAP_PARITY_CONTROLr_ENUM,
    BCM56260_B0_ING_EN_EFILTER_BITMAPm_ENUM,
    BCM56260_B0_ING_EVENT_DEBUGr_ENUM,
    BCM56260_B0_ING_EVENT_DEBUG_2r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_0m_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_1m_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_2m_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_3m_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_4m_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_5m_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_6m_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_7m_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_1r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_2r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_3r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_4r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_5r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_6r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_7r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_0m_ENUM,
    BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_1m_ENUM,
    BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_2m_ENUM,
    BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_3m_ENUM,
    BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_4m_ENUM,
    BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_5m_ENUM,
    BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_6m_ENUM,
    BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_7m_ENUM,
    BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_3r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_4r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_5r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_6r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_7r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r_ENUM,
    BCM56260_B0_ING_FLEX_CTR_PKT_PRI_MAPm_ENUM,
    BCM56260_B0_ING_FLEX_CTR_PKT_PRI_MAP_PARITY_CONTROLr_ENUM,
    BCM56260_B0_ING_FLEX_CTR_PKT_RES_MAPm_ENUM,
    BCM56260_B0_ING_FLEX_CTR_PKT_RES_MAP_PARITY_CONTROLr_ENUM,
    BCM56260_B0_ING_FLEX_CTR_PORT_MAPm_ENUM,
    BCM56260_B0_ING_FLEX_CTR_PRI_CNG_MAPm_ENUM,
    BCM56260_B0_ING_FLEX_CTR_PRI_CNG_MAP_PARITY_CONTROLr_ENUM,
    BCM56260_B0_ING_FLEX_CTR_TOS_MAPm_ENUM,
    BCM56260_B0_ING_FLEX_CTR_TOS_MAP_PARITY_CONTROLr_ENUM,
    BCM56260_B0_ING_GTP_CONTROLr_ENUM,
    BCM56260_B0_ING_HASH_CONFIG_0r_ENUM,
    BCM56260_B0_ING_HIGIG_TRUNK_OVERRIDE_PROFILEm_ENUM,
    BCM56260_B0_ING_HW_RESET_CONTROL_1r_ENUM,
    BCM56260_B0_ING_HW_RESET_CONTROL_2r_ENUM,
    BCM56260_B0_ING_L2_TUNNEL_PARSE_CONTROLr_ENUM,
    BCM56260_B0_ING_L3_NEXT_HOPm_ENUM,
    BCM56260_B0_ING_L3_NEXT_HOP_ECCP_CONTROLr_ENUM,
    BCM56260_B0_ING_LLTAG_TPIDr_ENUM,
    BCM56260_B0_ING_LMFC_EOP_BUFFER_0_PARITY_CONTROLr_ENUM,
    BCM56260_B0_ING_LMFC_EOP_BUFFER_1_PARITY_CONTROLr_ENUM,
    BCM56260_B0_ING_LMFC_EOP_BUFFER_2_PARITY_CONTROLr_ENUM,
    BCM56260_B0_ING_LM_COUNTER_CONTROLm_ENUM,
    BCM56260_B0_ING_LM_RAM_CONTROL_0_64r_ENUM,
    BCM56260_B0_ING_LM_RAM_CONTROL_1r_ENUM,
    BCM56260_B0_ING_MIRROR_COS_CONTROLr_ENUM,
    BCM56260_B0_ING_MISC_CONFIGr_ENUM,
    BCM56260_B0_ING_MISC_CONFIG2r_ENUM,
    BCM56260_B0_ING_MISC_PORT_CONFIGr_ENUM,
    BCM56260_B0_ING_MODMAP_CTRLr_ENUM,
    BCM56260_B0_ING_MOD_MAP_TABLEm_ENUM,
    BCM56260_B0_ING_MPLS_EXP_MAPPINGm_ENUM,
    BCM56260_B0_ING_MPLS_INNER_TPIDr_ENUM,
    BCM56260_B0_ING_MPLS_TPIDr_ENUM,
    BCM56260_B0_ING_MPLS_TPID_0r_ENUM,
    BCM56260_B0_ING_MPLS_TPID_1r_ENUM,
    BCM56260_B0_ING_MPLS_TPID_2r_ENUM,
    BCM56260_B0_ING_MPLS_TPID_3r_ENUM,
    BCM56260_B0_ING_NETWORK_PRUNE_CONTROLm_ENUM,
    BCM56260_B0_ING_NIV_CONFIGr_ENUM,
    BCM56260_B0_ING_NIV_RX_FRAMES_ERROR_DROPr_ENUM,
    BCM56260_B0_ING_NIV_RX_FRAMES_FORWARDING_DROPr_ENUM,
    BCM56260_B0_ING_NIV_RX_FRAMES_VLAN_TAGGEDr_ENUM,
    BCM56260_B0_ING_OAM_LM_CNG_CONTROLr_ENUM,
    BCM56260_B0_ING_OAM_LM_COUNTERS_0m_ENUM,
    BCM56260_B0_ING_OAM_LM_COUNTERS_0_ECC_CONTROLr_ENUM,
    BCM56260_B0_ING_OAM_LM_COUNTERS_1m_ENUM,
    BCM56260_B0_ING_OAM_LM_COUNTERS_1_ECC_CONTROLr_ENUM,
    BCM56260_B0_ING_OAM_LM_COUNTERS_2m_ENUM,
    BCM56260_B0_ING_OAM_LM_COUNTERS_2_ECC_CONTROLr_ENUM,
    BCM56260_B0_ING_OLP_CONFIG_0_64r_ENUM,
    BCM56260_B0_ING_OLP_CONFIG_1_64r_ENUM,
    BCM56260_B0_ING_OUTER_TPIDr_ENUM,
    BCM56260_B0_ING_OUTER_TPID_0r_ENUM,
    BCM56260_B0_ING_OUTER_TPID_1r_ENUM,
    BCM56260_B0_ING_OUTER_TPID_2r_ENUM,
    BCM56260_B0_ING_OUTER_TPID_3r_ENUM,
    BCM56260_B0_ING_PHYSICAL_PORT_TABLEm_ENUM,
    BCM56260_B0_ING_PHYSICAL_PORT_TABLE_PARITY_CONTROLr_ENUM,
    BCM56260_B0_ING_PRI_CNG_MAPm_ENUM,
    BCM56260_B0_ING_PRI_CNG_MAP_PARITY_CONTROLr_ENUM,
    BCM56260_B0_ING_PW_TERM_SEQ_NUMm_ENUM,
    BCM56260_B0_ING_PW_TERM_SEQ_NUM_PARITY_CONTROLr_ENUM,
    BCM56260_B0_ING_QUEUE_MAPm_ENUM,
    BCM56260_B0_ING_QUEUE_MAP_PARITY_CONTROLr_ENUM,
    BCM56260_B0_ING_QUEUE_OFFSET_MAPPING_TABLEm_ENUM,
    BCM56260_B0_ING_Q_BEGINr_ENUM,
    BCM56260_B0_ING_SAT_SAMP_DATAm_ENUM,
    BCM56260_B0_ING_SAT_SAMP_DATA_PARITY_CONTROLr_ENUM,
    BCM56260_B0_ING_SAT_SAMP_TCAMm_ENUM,
    BCM56260_B0_ING_SAT_SAMP_TCAM_BIST_CONFIGr_ENUM,
    BCM56260_B0_ING_SAT_SAMP_TCAM_BIST_DBG_DATAr_ENUM,
    BCM56260_B0_ING_SAT_SAMP_TCAM_BIST_STATUSr_ENUM,
    BCM56260_B0_ING_SAT_SAMP_TCAM_DBGCTRLr_ENUM,
    BCM56260_B0_ING_SAT_SAMP_TM_CONTROLr_ENUM,
    BCM56260_B0_ING_SCTP_CONTROLr_ENUM,
    BCM56260_B0_ING_SERVICE_PRI_MAP_0m_ENUM,
    BCM56260_B0_ING_SERVICE_PRI_MAP_0_PARITY_CONTROLr_ENUM,
    BCM56260_B0_ING_SERVICE_PRI_MAP_1m_ENUM,
    BCM56260_B0_ING_SERVICE_PRI_MAP_1_PARITY_CONTROLr_ENUM,
    BCM56260_B0_ING_SERVICE_PRI_MAP_2m_ENUM,
    BCM56260_B0_ING_SERVICE_PRI_MAP_2_PARITY_CONTROLr_ENUM,
    BCM56260_B0_ING_SERVICE_PRI_MAP_PARITY_CONTROLr_ENUM,
    BCM56260_B0_ING_SER_FIFOm_ENUM,
    BCM56260_B0_ING_SER_FIFO_CTRLr_ENUM,
    BCM56260_B0_ING_SER_FIFO_STATUSr_ENUM,
    BCM56260_B0_ING_SVM_CONTROLr_ENUM,
    BCM56260_B0_ING_SVM_MACROFLOW_INDEX_TABLE_CONTROLr_ENUM,
    BCM56260_B0_ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM56260_B0_ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_NACKr_ENUM,
    BCM56260_B0_ING_SVM_METER_TABLE_CONTROLr_ENUM,
    BCM56260_B0_ING_SVM_METER_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM56260_B0_ING_SVM_METER_TABLE_PARITY_STATUS_NACKr_ENUM,
    BCM56260_B0_ING_SVM_OFFSET_TABLE_CONTROLr_ENUM,
    BCM56260_B0_ING_SVM_OFFSET_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM56260_B0_ING_SVM_OFFSET_TABLE_PARITY_STATUS_NACKr_ENUM,
    BCM56260_B0_ING_SVM_PKT_ATTR_SELECTOR_KEYr_ENUM,
    BCM56260_B0_ING_SVM_PKT_ATTR_SELECTOR_KEY_0r_ENUM,
    BCM56260_B0_ING_SVM_PKT_ATTR_SELECTOR_KEY_1r_ENUM,
    BCM56260_B0_ING_SVM_PKT_ATTR_SELECTOR_KEY_2r_ENUM,
    BCM56260_B0_ING_SVM_PKT_ATTR_SELECTOR_KEY_3r_ENUM,
    BCM56260_B0_ING_SVM_PKT_PRI_MAPm_ENUM,
    BCM56260_B0_ING_SVM_PKT_PRI_MAP_PARITY_CONTROLr_ENUM,
    BCM56260_B0_ING_SVM_PKT_RES_MAPm_ENUM,
    BCM56260_B0_ING_SVM_PKT_RES_MAP_PARITY_CONTROLr_ENUM,
    BCM56260_B0_ING_SVM_POLICY_TABLE_CONTROLr_ENUM,
    BCM56260_B0_ING_SVM_POLICY_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM56260_B0_ING_SVM_POLICY_TABLE_PARITY_STATUS_NACKr_ENUM,
    BCM56260_B0_ING_SVM_PORT_MAPm_ENUM,
    BCM56260_B0_ING_SVM_PRI_CNG_MAPm_ENUM,
    BCM56260_B0_ING_SVM_TOS_MAPm_ENUM,
    BCM56260_B0_ING_SVM_TOS_MAP_PARITY_CONTROLr_ENUM,
    BCM56260_B0_ING_SYS_RSVD_VIDr_ENUM,
    BCM56260_B0_ING_UNTAGGED_PHBm_ENUM,
    BCM56260_B0_ING_VLAN_RANGEm_ENUM,
    BCM56260_B0_ING_VLAN_TAG_ACTION_PROFILEm_ENUM,
    BCM56260_B0_ING_VOQFC_IDr_ENUM,
    BCM56260_B0_ING_VOQFC_MACDA_LSr_ENUM,
    BCM56260_B0_ING_VOQFC_MACDA_MSr_ENUM,
    BCM56260_B0_ING_WESP_PROTO_CONTROLr_ENUM,
    BCM56260_B0_INITIAL_ING_L3_NEXT_HOPm_ENUM,
    BCM56260_B0_INITIAL_ING_L3_NEXT_HOP_ECCP_CONTROLr_ENUM,
    BCM56260_B0_INITIAL_L3_ECMPm_ENUM,
    BCM56260_B0_INITIAL_L3_ECMP_ECCP_CONTROLr_ENUM,
    BCM56260_B0_INITIAL_L3_ECMP_GROUPm_ENUM,
    BCM56260_B0_INITIAL_L3_ECMP_GROUP_ECCP_CONTROLr_ENUM,
    BCM56260_B0_INITIAL_PROT_GROUP_TABLEm_ENUM,
    BCM56260_B0_INITIAL_PROT_NHI_TABLEm_ENUM,
    BCM56260_B0_INITIAL_PROT_NHI_TABLE_1m_ENUM,
    BCM56260_B0_INITIAL_PROT_NHI_TABLE_1_DMAm_ENUM,
    BCM56260_B0_INITIAL_PROT_NHI_TABLE_1_DMA_PARITY_CONTROLr_ENUM,
    BCM56260_B0_INITIAL_PROT_NHI_TABLE_ECCP_CONTROLr_ENUM,
    BCM56260_B0_INNER_TPIDr_ENUM,
    BCM56260_B0_INPUT_PORT_RX_ENABLE_64r_ENUM,
    BCM56260_B0_INTFI_CFGr_ENUM,
    BCM56260_B0_INTFI_DEBUGr_ENUM,
    BCM56260_B0_INTFI_DEBUG_FIFO_WR_POINTERr_ENUM,
    BCM56260_B0_INTFI_ECC_CONTROLr_ENUM,
    BCM56260_B0_INTFI_ECC_INTR_MASKr_ENUM,
    BCM56260_B0_INTFI_MAP_L0_TBL_ADDRr_ENUM,
    BCM56260_B0_INTFI_MAP_L1_TBL_ADDRr_ENUM,
    BCM56260_B0_INTFI_MAP_L2_TBL_ADDRr_ENUM,
    BCM56260_B0_INTFI_MEMORY_TMr_ENUM,
    BCM56260_B0_INTFI_OOBFC_MSG_RX_FAILED_CNTr_ENUM,
    BCM56260_B0_INTFO_FCN_ENr_ENUM,
    BCM56260_B0_INTFO_HW_UPDATE_DISr_ENUM,
    BCM56260_B0_INTFO_MEMDEBUG_CHFC_TC2PRI_TBLr_ENUM,
    BCM56260_B0_INTFO_OOBFC_MSG_RX_FAILED_CNTr_ENUM,
    BCM56260_B0_IP0_INTR_ENABLEr_ENUM,
    BCM56260_B0_IP0_INTR_STATUSr_ENUM,
    BCM56260_B0_IP1_INTR_ENABLE_1r_ENUM,
    BCM56260_B0_IP1_INTR_STATUS_1r_ENUM,
    BCM56260_B0_IP3_INTR_ENABLEr_ENUM,
    BCM56260_B0_IP3_INTR_ENABLE_2r_ENUM,
    BCM56260_B0_IP3_INTR_STATUSr_ENUM,
    BCM56260_B0_IP3_INTR_STATUS_2r_ENUM,
    BCM56260_B0_IPARS_PACKET_BUFFER_CONTROL_INFOr_ENUM,
    BCM56260_B0_IPEP_TEMPLATE_ECC_CONTROLr_ENUM,
    BCM56260_B0_IPEP_TEMPLATE_PARITY_CONTROLr_ENUM,
    BCM56260_B0_IPROC_WRAP_IPROC_DDR_PLL_CTRL_0r_ENUM,
    BCM56260_B0_IPROC_WRAP_IPROC_DDR_PLL_CTRL_1r_ENUM,
    BCM56260_B0_IPROC_WRAP_IPROC_DDR_PLL_CTRL_2r_ENUM,
    BCM56260_B0_IPROC_WRAP_IPROC_DDR_PLL_CTRL_3r_ENUM,
    BCM56260_B0_IPROC_WRAP_IPROC_DDR_PLL_CTRL_4r_ENUM,
    BCM56260_B0_IPROC_WRAP_IPROC_DDR_PLL_CTRL_5r_ENUM,
    BCM56260_B0_IPROC_WRAP_IPROC_DDR_PLL_CTRL_6r_ENUM,
    BCM56260_B0_IPROC_WRAP_IPROC_DDR_PLL_CTRL_7r_ENUM,
    BCM56260_B0_IPROC_WRAP_IPROC_DDR_PLL_CTRL_8r_ENUM,
    BCM56260_B0_IPROC_WRAP_IPROC_DDR_PLL_STATUSr_ENUM,
    BCM56260_B0_IPROC_WRAP_IPROC_PLL_CTRL_0r_ENUM,
    BCM56260_B0_IPROC_WRAP_IPROC_PLL_CTRL_1r_ENUM,
    BCM56260_B0_IPROC_WRAP_IPROC_PLL_CTRL_2r_ENUM,
    BCM56260_B0_IPROC_WRAP_IPROC_PLL_CTRL_3r_ENUM,
    BCM56260_B0_IPROC_WRAP_IPROC_PLL_CTRL_4r_ENUM,
    BCM56260_B0_IPROC_WRAP_IPROC_PLL_CTRL_5r_ENUM,
    BCM56260_B0_IPROC_WRAP_IPROC_PLL_CTRL_6r_ENUM,
    BCM56260_B0_IPROC_WRAP_IPROC_PLL_STATUSr_ENUM,
    BCM56260_B0_IPROC_WRAP_IPROC_STRAP_CTRLr_ENUM,
    BCM56260_B0_IPROC_WRAP_MISC_CONTROLr_ENUM,
    BCM56260_B0_IPROC_WRAP_MISC_STATUSr_ENUM,
    BCM56260_B0_IPROC_WRAP_PCIE_SERDES_CONTROLr_ENUM,
    BCM56260_B0_IPROC_WRAP_PCIE_SERDES_STATUSr_ENUM,
    BCM56260_B0_IPROC_WRAP_USBPHY_CTRL_0r_ENUM,
    BCM56260_B0_IPROC_WRAP_USBPHY_CTRL_1r_ENUM,
    BCM56260_B0_IPROC_WRAP_USBPHY_CTRL_2r_ENUM,
    BCM56260_B0_IPROC_WRAP_USBPHY_CTRL_3r_ENUM,
    BCM56260_B0_IPROC_WRAP_USBPHY_CTRL_4r_ENUM,
    BCM56260_B0_IPROC_WRAP_USBPHY_CTRL_5r_ENUM,
    BCM56260_B0_IPV4_IN_IPV6_PREFIX_MATCH_TABLEm_ENUM,
    BCM56260_B0_IPV6_MIN_FRAG_SIZEr_ENUM,
    BCM56260_B0_IP_COUNTERS_PARITY_CONTROLr_ENUM,
    BCM56260_B0_ITE_CONFIGr_ENUM,
    BCM56260_B0_ITE_SCHED_WRR_WEIGHT_COSr_ENUM,
    BCM56260_B0_ITE_SCHED_WRR_WEIGHT_COS0r_ENUM,
    BCM56260_B0_ITE_SCHED_WRR_WEIGHT_COS1r_ENUM,
    BCM56260_B0_ITE_SCHED_WRR_WEIGHT_COS2r_ENUM,
    BCM56260_B0_ITE_SCHED_WRR_WEIGHT_COS3r_ENUM,
    BCM56260_B0_ITE_SCHED_WRR_WEIGHT_COS4r_ENUM,
    BCM56260_B0_ITE_SCHED_WRR_WEIGHT_COS5r_ENUM,
    BCM56260_B0_ITE_SCHED_WRR_WEIGHT_COS6r_ENUM,
    BCM56260_B0_ITE_SCHED_WRR_WEIGHT_COS7r_ENUM,
    BCM56260_B0_ITE_SEGMENTS_GAPr_ENUM,
    BCM56260_B0_ITE_TO_EMC_WR_REQ_EOP_COUNT_DEBUGr_ENUM,
    BCM56260_B0_ITE_TO_EMC_WR_REQ_SOP_COUNT_DEBUGr_ENUM,
    BCM56260_B0_IUNHGIr_ENUM,
    BCM56260_B0_IUNKOPCr_ENUM,
    BCM56260_B0_KNOWN_MCAST_BLOCK_MASKm_ENUM,
    BCM56260_B0_KNOWN_MCAST_BLOCK_MASK_PARITY_CONTROLr_ENUM,
    BCM56260_B0_L2MCm_ENUM,
    BCM56260_B0_L2MC_ECCP_CONTROLr_ENUM,
    BCM56260_B0_L2Xm_ENUM,
    BCM56260_B0_L2_AGE_DEBUGr_ENUM,
    BCM56260_B0_L2_AGE_DEBUG_2r_ENUM,
    BCM56260_B0_L2_AGE_TIMERr_ENUM,
    BCM56260_B0_L2_AUX_HASH_CONTROLr_ENUM,
    BCM56260_B0_L2_BULK_CONTROLr_ENUM,
    BCM56260_B0_L2_BULK_KEY_TYPE_PORT_Ar_ENUM,
    BCM56260_B0_L2_BULK_KEY_TYPE_PORT_Br_ENUM,
    BCM56260_B0_L2_BULK_MATCH_DATAm_ENUM,
    BCM56260_B0_L2_BULK_MATCH_MASKm_ENUM,
    BCM56260_B0_L2_BULK_MATCH_PORT_Ar_ENUM,
    BCM56260_B0_L2_BULK_MATCH_PORT_Br_ENUM,
    BCM56260_B0_L2_BULK_MATCH_VLANS_CONTROLr_ENUM,
    BCM56260_B0_L2_BULK_MATCH_VLANS_PORT_Am_ENUM,
    BCM56260_B0_L2_BULK_MATCH_VLANS_PORT_Bm_ENUM,
    BCM56260_B0_L2_BULK_REPLACE_DATAm_ENUM,
    BCM56260_B0_L2_BULK_REPLACE_MASKm_ENUM,
    BCM56260_B0_L2_ENTRY_DBGCTRL_0r_ENUM,
    BCM56260_B0_L2_ENTRY_DBGCTRL_1r_ENUM,
    BCM56260_B0_L2_ENTRY_DBGCTRL_2r_ENUM,
    BCM56260_B0_L2_ENTRY_ECC_CONTROLr_ENUM,
    BCM56260_B0_L2_ENTRY_LP_CONTROLr_ENUM,
    BCM56260_B0_L2_ENTRY_ONLYm_ENUM,
    BCM56260_B0_L2_ENTRY_OVERFLOWm_ENUM,
    BCM56260_B0_L2_HITDA_ONLYm_ENUM,
    BCM56260_B0_L2_HITSA_ONLYm_ENUM,
    BCM56260_B0_L2_HIT_DBGCTRL_0r_ENUM,
    BCM56260_B0_L2_HIT_DBGCTRL_1r_ENUM,
    BCM56260_B0_L2_LEARN_CONTROLr_ENUM,
    BCM56260_B0_L2_MOD_FIFOm_ENUM,
    BCM56260_B0_L2_MOD_FIFO_CNTr_ENUM,
    BCM56260_B0_L2_MOD_FIFO_DBGCTRLr_ENUM,
    BCM56260_B0_L2_MOD_FIFO_PARITY_CONTROLr_ENUM,
    BCM56260_B0_L2_MOD_FIFO_RD_PTRr_ENUM,
    BCM56260_B0_L2_MOD_FIFO_WR_PTRr_ENUM,
    BCM56260_B0_L2_USER_ENTRYm_ENUM,
    BCM56260_B0_L2_USER_ENTRY_CAM_BIST_CONFIGr_ENUM,
    BCM56260_B0_L2_USER_ENTRY_CAM_BIST_DBGCTRLr_ENUM,
    BCM56260_B0_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_ENUM,
    BCM56260_B0_L2_USER_ENTRY_CAM_BIST_STATUSr_ENUM,
    BCM56260_B0_L2_USER_ENTRY_CAM_DBGCTRLr_ENUM,
    BCM56260_B0_L2_USER_ENTRY_DATA_DBGCTRLr_ENUM,
    BCM56260_B0_L2_USER_ENTRY_DATA_ONLYm_ENUM,
    BCM56260_B0_L2_USER_ENTRY_ONLYm_ENUM,
    BCM56260_B0_L3_AUX_HASH_CONTROLr_ENUM,
    BCM56260_B0_L3_DEFIPm_ENUM,
    BCM56260_B0_L3_DEFIP_CAM_BIST_CONFIGr_ENUM,
    BCM56260_B0_L3_DEFIP_CAM_BIST_DBGCTRLr_ENUM,
    BCM56260_B0_L3_DEFIP_CAM_BIST_DBG_DATAr_ENUM,
    BCM56260_B0_L3_DEFIP_CAM_BIST_STATUSr_ENUM,
    BCM56260_B0_L3_DEFIP_CAM_CONTROLr_ENUM,
    BCM56260_B0_L3_DEFIP_CAM_CONTROL1r_ENUM,
    BCM56260_B0_L3_DEFIP_CAM_CONTROL2r_ENUM,
    BCM56260_B0_L3_DEFIP_CAM_DBGCTRL0_64r_ENUM,
    BCM56260_B0_L3_DEFIP_CAM_DBGCTRL3r_ENUM,
    BCM56260_B0_L3_DEFIP_CAM_DBGCTRL4r_ENUM,
    BCM56260_B0_L3_DEFIP_CAM_DBGCTRL5r_ENUM,
    BCM56260_B0_L3_DEFIP_CAM_DBGCTRL6r_ENUM,
    BCM56260_B0_L3_DEFIP_CAM_DBGCTRL7r_ENUM,
    BCM56260_B0_L3_DEFIP_CAM_ENABLEr_ENUM,
    BCM56260_B0_L3_DEFIP_DATA_DBGCTRL_0r_ENUM,
    BCM56260_B0_L3_DEFIP_DATA_ECC_CONTROLr_ENUM,
    BCM56260_B0_L3_DEFIP_DATA_ECC_STATUS_INTRr_ENUM,
    BCM56260_B0_L3_DEFIP_DATA_ECC_STATUS_NACKr_ENUM,
    BCM56260_B0_L3_DEFIP_DATA_ONLYm_ENUM,
    BCM56260_B0_L3_DEFIP_HIT_ONLYm_ENUM,
    BCM56260_B0_L3_DEFIP_KEY_SELr_ENUM,
    BCM56260_B0_L3_DEFIP_ONLYm_ENUM,
    BCM56260_B0_L3_DEFIP_PAIR_128m_ENUM,
    BCM56260_B0_L3_DEFIP_PAIR_128_DATA_ONLYm_ENUM,
    BCM56260_B0_L3_DEFIP_PAIR_128_HIT_ONLYm_ENUM,
    BCM56260_B0_L3_DEFIP_PAIR_128_ONLYm_ENUM,
    BCM56260_B0_L3_DEFIP_RPF_CONTROLr_ENUM,
    BCM56260_B0_L3_ECMPm_ENUM,
    BCM56260_B0_L3_ECMP_COUNTm_ENUM,
    BCM56260_B0_L3_ECMP_GROUP_ECCP_CONTROLr_ENUM,
    BCM56260_B0_L3_ECMP_PARITY_CONTROLr_ENUM,
    BCM56260_B0_L3_ENTRY_DBGCTRL0r_ENUM,
    BCM56260_B0_L3_ENTRY_DBGCTRL1r_ENUM,
    BCM56260_B0_L3_ENTRY_DBGCTRL2r_ENUM,
    BCM56260_B0_L3_ENTRY_DBGCTRL3r_ENUM,
    BCM56260_B0_L3_ENTRY_DBGCTRL4r_ENUM,
    BCM56260_B0_L3_ENTRY_DBGCTRL5r_ENUM,
    BCM56260_B0_L3_ENTRY_DBGCTRL6r_ENUM,
    BCM56260_B0_L3_ENTRY_ECC_CONTROLr_ENUM,
    BCM56260_B0_L3_ENTRY_ECC_STATUS_INTRr_ENUM,
    BCM56260_B0_L3_ENTRY_ECC_STATUS_INTR_0r_ENUM,
    BCM56260_B0_L3_ENTRY_ECC_STATUS_INTR_1r_ENUM,
    BCM56260_B0_L3_ENTRY_ECC_STATUS_NACKr_ENUM,
    BCM56260_B0_L3_ENTRY_ECC_STATUS_NACK_0r_ENUM,
    BCM56260_B0_L3_ENTRY_ECC_STATUS_NACK_1r_ENUM,
    BCM56260_B0_L3_ENTRY_HIT_ONLYm_ENUM,
    BCM56260_B0_L3_ENTRY_IPV4_MULTICASTm_ENUM,
    BCM56260_B0_L3_ENTRY_IPV4_UNICASTm_ENUM,
    BCM56260_B0_L3_ENTRY_IPV6_MULTICASTm_ENUM,
    BCM56260_B0_L3_ENTRY_IPV6_UNICASTm_ENUM,
    BCM56260_B0_L3_ENTRY_LP_CONTROLr_ENUM,
    BCM56260_B0_L3_ENTRY_ONLYm_ENUM,
    BCM56260_B0_L3_IIFm_ENUM,
    BCM56260_B0_L3_IIF_ECC_CONTROLr_ENUM,
    BCM56260_B0_L3_IPMCm_ENUM,
    BCM56260_B0_L3_IPMC_1m_ENUM,
    BCM56260_B0_L3_IPMC_1_ECCP_CONTROLr_ENUM,
    BCM56260_B0_L3_IPMC_ECCP_CONTROLr_ENUM,
    BCM56260_B0_L3_IPMC_REMAPm_ENUM,
    BCM56260_B0_L3_IPMC_REMAP_PARITY_CONTROLr_ENUM,
    BCM56260_B0_L3_MTU_VALUESm_ENUM,
    BCM56260_B0_L3_MTU_VALUES_ECC_CONTROLr_ENUM,
    BCM56260_B0_L3_TUNNELm_ENUM,
    BCM56260_B0_L3_TUNNEL_CAM_BIST_CONFIGr_ENUM,
    BCM56260_B0_L3_TUNNEL_CAM_BIST_DBG_DATAr_ENUM,
    BCM56260_B0_L3_TUNNEL_CAM_BIST_STATUSr_ENUM,
    BCM56260_B0_L3_TUNNEL_CAM_DBGCTRLr_ENUM,
    BCM56260_B0_L3_TUNNEL_DATA_ONLYm_ENUM,
    BCM56260_B0_L3_TUNNEL_ONLYm_ENUM,
    BCM56260_B0_L3_TUNNEL_PARITY_CONTROLr_ENUM,
    BCM56260_B0_LAG_FAILOVER_CONFIGr_ENUM,
    BCM56260_B0_LINK_STATUSm_ENUM,
    BCM56260_B0_LLS_ACTIVATION_EVENT_SEENr_ENUM,
    BCM56260_B0_LLS_CAPT_ENQUEUE_VIOL_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_LIST_HEAD_MISMATCH_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_MAX_SHAPER_BUCKET_L0_OVERFLOW_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_MAX_SHAPER_BUCKET_L0_UNDERFLOW_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_MAX_SHAPER_BUCKET_L1_OVERFLOW_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_MAX_SHAPER_BUCKET_L1_UNDERFLOW_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_MAX_SHAPER_BUCKET_L2_OVERFLOW_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_MAX_SHAPER_BUCKET_L2_UNDERFLOW_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_MAX_SHAPER_BUCKET_PORT_OVERFLOW_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_MAX_SHAPER_BUCKET_PORT_UNDERFLOW_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_MAX_SHAPER_BUCKET_S0_OVERFLOW_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_MAX_SHAPER_BUCKET_S0_UNDERFLOW_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_MAX_SHAPER_BUCKET_S1_OVERFLOW_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_MAX_SHAPER_BUCKET_S1_UNDERFLOW_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_MAX_SHAPER_BUCKET_S_OVERFLOW_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_MAX_SHAPER_BUCKET_S_UNDERFLOW_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_MIN_SHAPER_BUCKET_L0_OVERFLOW_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_MIN_SHAPER_BUCKET_L0_UNDERFLOW_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_MIN_SHAPER_BUCKET_L1_OVERFLOW_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_MIN_SHAPER_BUCKET_L1_UNDERFLOW_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_MIN_SHAPER_BUCKET_L2_OVERFLOW_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_MIN_SHAPER_BUCKET_L2_UNDERFLOW_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_PORT_1_IN_4_VIOL_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_PORT_L2_COUNT_OVERFLOW_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_PORT_L2_COUNT_UNDERRUN_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_UPD2_L0_ERROR_MIN_OVERFLOW_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_UPD2_L0_ERROR_MIN_UNDERRUN_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_UPD2_L0_ERROR_OVERFLOW_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_UPD2_L0_ERROR_UNDERRUN_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_UPD2_L1_ERROR_MIN_OVERFLOW_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_UPD2_L1_ERROR_MIN_UNDERRUN_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_UPD2_L1_ERROR_OVERFLOW_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_UPD2_L1_ERROR_UNDERRUN_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_UPD2_L2_ERROR_MIN_OVERFLOW_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_UPD2_L2_ERROR_MIN_UNDERRUN_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_UPD2_L2_ERROR_OVERFLOW_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_UPD2_L2_ERROR_UNDERRUN_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_UPD2_PORT_ERROR_OVERFLOW_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_UPD2_PORT_ERROR_UNDERRUN_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_UPD2_S0_ERROR_OVERFLOW_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_UPD2_S0_ERROR_UNDERRUN_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_UPD2_S1_ERROR_OVERFLOW_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_UPD2_S1_ERROR_UNDERRUN_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_UPD2_S_ERROR_OVERFLOW_IDr_ENUM,
    BCM56260_B0_LLS_CAPT_UPD2_S_ERROR_UNDERRUN_IDr_ENUM,
    BCM56260_B0_LLS_CLEAR_S1_CREDITSr_ENUM,
    BCM56260_B0_LLS_COE_CPU_READ_S1_CREDITr_ENUM,
    BCM56260_B0_LLS_COE_CREDIT_READ_IDr_ENUM,
    BCM56260_B0_LLS_CONFIG0r_ENUM,
    BCM56260_B0_LLS_CONFIG_SP_MIN_PRIORITYr_ENUM,
    BCM56260_B0_LLS_DEBUG_DEQ_BLOCKr_ENUM,
    BCM56260_B0_LLS_DEBUG_ENQ_BLOCK_ON_Lr_ENUM,
    BCM56260_B0_LLS_DEBUG_ENQ_BLOCK_ON_L0r_ENUM,
    BCM56260_B0_LLS_DEBUG_ENQ_BLOCK_ON_L1r_ENUM,
    BCM56260_B0_LLS_DEBUG_ENQ_BLOCK_ON_L2r_ENUM,
    BCM56260_B0_LLS_DEBUG_ENQ_BLOCK_ON_PORTr_ENUM,
    BCM56260_B0_LLS_DEBUG_INJECT_ACTIVATIONr_ENUM,
    BCM56260_B0_LLS_DEBUG_INJECT_FLOWCONTROL1r_ENUM,
    BCM56260_B0_LLS_DEBUG_INJECT_FLOWCONTROL2r_ENUM,
    BCM56260_B0_LLS_DEBUG_INJECT_FLOWCONTROL3r_ENUM,
    BCM56260_B0_LLS_DEBUG_INJECT_S0_MAX_ACTIVATIONr_ENUM,
    BCM56260_B0_LLS_DEBUG_INJECT_S1_MAX_ACTIVATIONr_ENUM,
    BCM56260_B0_LLS_DEBUG_INJECT_S_MAX_ACTIVATIONr_ENUM,
    BCM56260_B0_LLS_DEBUG_WRR_CTRLr_ENUM,
    BCM56260_B0_LLS_DEQUEUE_EVENT_SEENr_ENUM,
    BCM56260_B0_LLS_DYNAMIC_UPDATE_INTr_ENUM,
    BCM56260_B0_LLS_DYNAMIC_UPDATE_INT_MASKr_ENUM,
    BCM56260_B0_LLS_ERRORr_ENUM,
    BCM56260_B0_LLS_ERROR2r_ENUM,
    BCM56260_B0_LLS_ERROR2_MASKr_ENUM,
    BCM56260_B0_LLS_ERROR_ECC_DEBUGr_ENUM,
    BCM56260_B0_LLS_ERROR_MASKr_ENUM,
    BCM56260_B0_LLS_ERROR_UPD2r_ENUM,
    BCM56260_B0_LLS_ERROR_UPD2_MASKr_ENUM,
    BCM56260_B0_LLS_FC_CONFIGr_ENUM,
    BCM56260_B0_LLS_INITr_ENUM,
    BCM56260_B0_LLS_L0_CHILD_STATE1m_ENUM,
    BCM56260_B0_LLS_L0_CHILD_STATE1_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L0_CHILD_WEIGHT_CFG_CNTm_ENUM,
    BCM56260_B0_LLS_L0_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L0_CONFIGm_ENUM,
    BCM56260_B0_LLS_L0_CONFIG_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L0_ECC_1B_COUNTERr_ENUM,
    BCM56260_B0_LLS_L0_ECC_2B_COUNTERr_ENUM,
    BCM56260_B0_LLS_L0_ECC_DEBUGr_ENUM,
    BCM56260_B0_LLS_L0_ECC_DEBUG1r_ENUM,
    BCM56260_B0_LLS_L0_ECC_ERROR1r_ENUM,
    BCM56260_B0_LLS_L0_ECC_ERROR1_MASKr_ENUM,
    BCM56260_B0_LLS_L0_EF_NEXTm_ENUM,
    BCM56260_B0_LLS_L0_EF_NEXT_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L0_EMPTY_SEEN_STATUSr_ENUM,
    BCM56260_B0_LLS_L0_ERRORm_ENUM,
    BCM56260_B0_LLS_L0_ERROR_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L0_HEADS_TAILSm_ENUM,
    BCM56260_B0_LLS_L0_HEADS_TAILS_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L0_MIN_BUCKET_Cm_ENUM,
    BCM56260_B0_LLS_L0_MIN_BUCKET_C_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L0_MIN_CONFIG_Cm_ENUM,
    BCM56260_B0_LLS_L0_MIN_CONFIG_C_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L0_MIN_NEXTm_ENUM,
    BCM56260_B0_LLS_L0_MIN_NEXT_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L0_PARENTm_ENUM,
    BCM56260_B0_LLS_L0_PARENT_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L0_PARENT_STATEm_ENUM,
    BCM56260_B0_LLS_L0_PARENT_STATE_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L0_SHAPER_BUCKET_Cm_ENUM,
    BCM56260_B0_LLS_L0_SHAPER_BUCKET_C_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L0_SHAPER_CONFIG_Cm_ENUM,
    BCM56260_B0_LLS_L0_SHAPER_CONFIG_C_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L0_WERR_MAX_SCm_ENUM,
    BCM56260_B0_LLS_L0_WERR_MAX_SC_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L0_WERR_NEXTm_ENUM,
    BCM56260_B0_LLS_L0_WERR_NEXT_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L0_XOFFm_ENUM,
    BCM56260_B0_LLS_L1_CHILD_STATE1m_ENUM,
    BCM56260_B0_LLS_L1_CHILD_STATE1_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L1_CHILD_WEIGHT_CFG_CNTm_ENUM,
    BCM56260_B0_LLS_L1_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L1_CONFIGm_ENUM,
    BCM56260_B0_LLS_L1_CONFIG_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L1_ECC_1B_COUNTERr_ENUM,
    BCM56260_B0_LLS_L1_ECC_2B_COUNTERr_ENUM,
    BCM56260_B0_LLS_L1_ECC_DEBUG1r_ENUM,
    BCM56260_B0_LLS_L1_ECC_DEBUG1Ar_ENUM,
    BCM56260_B0_LLS_L1_ECC_ERROR1r_ENUM,
    BCM56260_B0_LLS_L1_ECC_ERROR1_MASKr_ENUM,
    BCM56260_B0_LLS_L1_EF_NEXTm_ENUM,
    BCM56260_B0_LLS_L1_EF_NEXT_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L1_EMPTY_SEEN_STATUSr_ENUM,
    BCM56260_B0_LLS_L1_ERRORm_ENUM,
    BCM56260_B0_LLS_L1_ERROR_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L1_HEADS_TAILSm_ENUM,
    BCM56260_B0_LLS_L1_HEADS_TAILS_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L1_MIN_BUCKET_Cm_ENUM,
    BCM56260_B0_LLS_L1_MIN_BUCKET_C_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L1_MIN_CONFIG_Cm_ENUM,
    BCM56260_B0_LLS_L1_MIN_CONFIG_C_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L1_MIN_NEXTm_ENUM,
    BCM56260_B0_LLS_L1_MIN_NEXT_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L1_PARENTm_ENUM,
    BCM56260_B0_LLS_L1_PARENT_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L1_PARENT_STATEm_ENUM,
    BCM56260_B0_LLS_L1_PARENT_STATE_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L1_SHAPER_BUCKET_Cm_ENUM,
    BCM56260_B0_LLS_L1_SHAPER_BUCKET_C_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L1_SHAPER_CONFIG_Cm_ENUM,
    BCM56260_B0_LLS_L1_SHAPER_CONFIG_C_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L1_WERR_MAX_SCm_ENUM,
    BCM56260_B0_LLS_L1_WERR_MAX_SC_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L1_WERR_NEXTm_ENUM,
    BCM56260_B0_LLS_L1_WERR_NEXT_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L1_XOFFm_ENUM,
    BCM56260_B0_LLS_L2_CHILD_STATE1m_ENUM,
    BCM56260_B0_LLS_L2_CHILD_STATE1_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L2_CHILD_WEIGHT_CFG_CNTm_ENUM,
    BCM56260_B0_LLS_L2_CHILD_WEIGHT_CFG_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L2_ECC_1B_COUNTERr_ENUM,
    BCM56260_B0_LLS_L2_ECC_2B_COUNTERr_ENUM,
    BCM56260_B0_LLS_L2_ECC_DEBUG1r_ENUM,
    BCM56260_B0_LLS_L2_ECC_DEBUG2r_ENUM,
    BCM56260_B0_LLS_L2_ECC_ERROR1r_ENUM,
    BCM56260_B0_LLS_L2_ECC_ERROR1_MASKr_ENUM,
    BCM56260_B0_LLS_L2_EMPTY_SEEN_STATUSr_ENUM,
    BCM56260_B0_LLS_L2_EMPTY_STATEm_ENUM,
    BCM56260_B0_LLS_L2_ERRORm_ENUM,
    BCM56260_B0_LLS_L2_ERROR_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L2_MIN_BUCKET_Cm_ENUM,
    BCM56260_B0_LLS_L2_MIN_BUCKET_C_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L2_MIN_CONFIG_Cm_ENUM,
    BCM56260_B0_LLS_L2_MIN_CONFIG_C_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L2_MIN_NEXTm_ENUM,
    BCM56260_B0_LLS_L2_MIN_NEXT_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L2_PARENTm_ENUM,
    BCM56260_B0_LLS_L2_PARENT_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L2_SHAPER_BUCKETm_ENUM,
    BCM56260_B0_LLS_L2_SHAPER_BUCKET_C_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L2_SHAPER_CONFIG_Cm_ENUM,
    BCM56260_B0_LLS_L2_SHAPER_CONFIG_C_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L2_WERR_NEXTm_ENUM,
    BCM56260_B0_LLS_L2_WERR_NEXT_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_L2_XOFFm_ENUM,
    BCM56260_B0_LLS_LB_L0_COSr_ENUM,
    BCM56260_B0_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPINGr_ENUM,
    BCM56260_B0_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_003_000r_ENUM,
    BCM56260_B0_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_007_004r_ENUM,
    BCM56260_B0_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_011_008r_ENUM,
    BCM56260_B0_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_015_012r_ENUM,
    BCM56260_B0_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_019_016r_ENUM,
    BCM56260_B0_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_023_020r_ENUM,
    BCM56260_B0_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_027_024r_ENUM,
    BCM56260_B0_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_031_028r_ENUM,
    BCM56260_B0_LLS_LINKPHY_CONFIG_SEL_SPRI_S1_IN_S0r_ENUM,
    BCM56260_B0_LLS_LINK_PHY_ENABLED_CONFIGr_ENUM,
    BCM56260_B0_LLS_LINK_PHY_SHAPE_S1_CONFIGr_ENUM,
    BCM56260_B0_LLS_MAX_REFRESH_ENABLEr_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_L0_0r_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_L0_1r_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_L0_1Ar_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_L0_1Br_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_L0_2r_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_L0_3r_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_L0_4Ar_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_L0_4Br_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_L0_5r_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_L0_6r_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_L0_7r_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_L0_8r_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_L0_ERRORr_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_L1_1Ar_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_L1_1Br_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_L1_1Cr_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_L1_1Dr_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_L1_2r_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_L1_3r_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_L1_4Ar_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_L1_4Br_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_L1_5r_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_L1_6r_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_L1_7r_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_L1_8r_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_L1_ERRORr_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_L2_1Ar_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_L2_1Br_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_L2_1Cr_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_L2_2r_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_L2_3r_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_L2_4r_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_L2_5r_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_L2_6r_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_L2_ERRORr_ENUM,
    BCM56260_B0_LLS_MEM_DEBUG_PORT_TDMr_ENUM,
    BCM56260_B0_LLS_MIN_CAP_CONFIGr_ENUM,
    BCM56260_B0_LLS_MIN_CONFIGr_ENUM,
    BCM56260_B0_LLS_MIN_REFRESH_ENABLEr_ENUM,
    BCM56260_B0_LLS_MISC_ECC_ERROR1r_ENUM,
    BCM56260_B0_LLS_MISC_ECC_ERROR1_MASKr_ENUM,
    BCM56260_B0_LLS_PKT_ACC_CONFIG1r_ENUM,
    BCM56260_B0_LLS_PKT_ACC_CONFIG2r_ENUM,
    BCM56260_B0_LLS_PORT_01_COE_CONFIGr_ENUM,
    BCM56260_B0_LLS_PORT_02_COE_CONFIGr_ENUM,
    BCM56260_B0_LLS_PORT_03_COE_CONFIGr_ENUM,
    BCM56260_B0_LLS_PORT_04_COE_CONFIGr_ENUM,
    BCM56260_B0_LLS_PORT_05_COE_CONFIGr_ENUM,
    BCM56260_B0_LLS_PORT_06_COE_CONFIGr_ENUM,
    BCM56260_B0_LLS_PORT_07_COE_CONFIGr_ENUM,
    BCM56260_B0_LLS_PORT_08_COE_CONFIGr_ENUM,
    BCM56260_B0_LLS_PORT_09_COE_CONFIGr_ENUM,
    BCM56260_B0_LLS_PORT_10_COE_CONFIGr_ENUM,
    BCM56260_B0_LLS_PORT_11_COE_CONFIGr_ENUM,
    BCM56260_B0_LLS_PORT_12_COE_CONFIGr_ENUM,
    BCM56260_B0_LLS_PORT_13_COE_CONFIGr_ENUM,
    BCM56260_B0_LLS_PORT_14_COE_CONFIGr_ENUM,
    BCM56260_B0_LLS_PORT_15_COE_CONFIGr_ENUM,
    BCM56260_B0_LLS_PORT_16_COE_CONFIGr_ENUM,
    BCM56260_B0_LLS_PORT_17_COE_CONFIGr_ENUM,
    BCM56260_B0_LLS_PORT_18_COE_CONFIGr_ENUM,
    BCM56260_B0_LLS_PORT_19_COE_CONFIGr_ENUM,
    BCM56260_B0_LLS_PORT_20_COE_CONFIGr_ENUM,
    BCM56260_B0_LLS_PORT_21_COE_CONFIGr_ENUM,
    BCM56260_B0_LLS_PORT_22_COE_CONFIGr_ENUM,
    BCM56260_B0_LLS_PORT_23_COE_CONFIGr_ENUM,
    BCM56260_B0_LLS_PORT_24_COE_CONFIGr_ENUM,
    BCM56260_B0_LLS_PORT_25_COE_CONFIGr_ENUM,
    BCM56260_B0_LLS_PORT_26_COE_CONFIGr_ENUM,
    BCM56260_B0_LLS_PORT_27_COE_CONFIGr_ENUM,
    BCM56260_B0_LLS_PORT_28_COE_CONFIGr_ENUM,
    BCM56260_B0_LLS_PORT_COE_CONFIGr_ENUM,
    BCM56260_B0_LLS_PORT_COE_ENABLEr_ENUM,
    BCM56260_B0_LLS_PORT_CONFIGm_ENUM,
    BCM56260_B0_LLS_PORT_ECC_1B_COUNTERr_ENUM,
    BCM56260_B0_LLS_PORT_ECC_2B_COUNTERr_ENUM,
    BCM56260_B0_LLS_PORT_ECC_B_COUNTERr_ENUM,
    BCM56260_B0_LLS_PORT_ECC_DEBUGr_ENUM,
    BCM56260_B0_LLS_PORT_ECC_ERRORr_ENUM,
    BCM56260_B0_LLS_PORT_ECC_ERROR_MASKr_ENUM,
    BCM56260_B0_LLS_PORT_EMPTY_SEEN_STATUSr_ENUM,
    BCM56260_B0_LLS_PORT_ERRORm_ENUM,
    BCM56260_B0_LLS_PORT_HEADSm_ENUM,
    BCM56260_B0_LLS_PORT_L2_COUNT_CPU_ADDRr_ENUM,
    BCM56260_B0_LLS_PORT_L2_COUNT_CPU_DATAr_ENUM,
    BCM56260_B0_LLS_PORT_PARENT_STATEm_ENUM,
    BCM56260_B0_LLS_PORT_SHAPER_BUCKET_Cm_ENUM,
    BCM56260_B0_LLS_PORT_SHAPER_CONFIG_Cm_ENUM,
    BCM56260_B0_LLS_PORT_TAILSm_ENUM,
    BCM56260_B0_LLS_PORT_TDMm_ENUM,
    BCM56260_B0_LLS_PORT_TDM_ECC_STATUSr_ENUM,
    BCM56260_B0_LLS_PORT_WERR_MAX_SCm_ENUM,
    BCM56260_B0_LLS_PORT_XOFFm_ENUM,
    BCM56260_B0_LLS_S0S1_ECC_1B_COUNTERr_ENUM,
    BCM56260_B0_LLS_S0S1_ECC_2B_COUNTERr_ENUM,
    BCM56260_B0_LLS_S0_ERRORm_ENUM,
    BCM56260_B0_LLS_S0_SHAPER_BUCKET_Cm_ENUM,
    BCM56260_B0_LLS_S0_SHAPER_CONFIG_Cm_ENUM,
    BCM56260_B0_LLS_S1_CONFIGm_ENUM,
    BCM56260_B0_LLS_S1_ERRORm_ENUM,
    BCM56260_B0_LLS_S1_HEADSm_ENUM,
    BCM56260_B0_LLS_S1_PARENT_STATEm_ENUM,
    BCM56260_B0_LLS_S1_SHAPER_BUCKET_Cm_ENUM,
    BCM56260_B0_LLS_S1_SHAPER_CONFIG_Cm_ENUM,
    BCM56260_B0_LLS_S1_TAILSm_ENUM,
    BCM56260_B0_LLS_S1_WERR_MAX_SCm_ENUM,
    BCM56260_B0_LLS_SHAPER_CONFIG_CALC_REORDERr_ENUM,
    BCM56260_B0_LLS_SHAPER_LAST_ADDR_CONFIG0r_ENUM,
    BCM56260_B0_LLS_SHAPER_LAST_ADDR_CONFIG1r_ENUM,
    BCM56260_B0_LLS_SHAPER_LAST_ADDR_CONFIG2r_ENUM,
    BCM56260_B0_LLS_SHAPER_LAST_ADDR_CONFIG3r_ENUM,
    BCM56260_B0_LLS_SHAPER_REFRESH_CONFIGr_ENUM,
    BCM56260_B0_LLS_SHAPER_REFRESH_CONFIG1r_ENUM,
    BCM56260_B0_LLS_SHAPER_UNDERRUN_MONITOR_0_CFGr_ENUM,
    BCM56260_B0_LLS_SHAPER_UNDERRUN_MONITOR_1_CFGr_ENUM,
    BCM56260_B0_LLS_SHAPER_UNDERRUN_MONITOR_2_CFGr_ENUM,
    BCM56260_B0_LLS_SHAPER_UNDERRUN_MONITOR_3_CFGr_ENUM,
    BCM56260_B0_LLS_SHAPER_UNDERRUN_MONITOR_CFGr_ENUM,
    BCM56260_B0_LLS_SHAPER_UNDERRUN_MONITOR_SEENr_ENUM,
    BCM56260_B0_LLS_SOFT_RESETr_ENUM,
    BCM56260_B0_LLS_SPARE_REGSr_ENUM,
    BCM56260_B0_LLS_SPARE_REGS1r_ENUM,
    BCM56260_B0_LLS_SPARE_REGS2r_ENUM,
    BCM56260_B0_LLS_SP_WERR_DYN_CHANGE_0Ar_ENUM,
    BCM56260_B0_LLS_SP_WERR_DYN_CHANGE_0Br_ENUM,
    BCM56260_B0_LLS_SP_WERR_DYN_CHANGE_0Cr_ENUM,
    BCM56260_B0_LLS_SP_WERR_DYN_CHANGE_1Ar_ENUM,
    BCM56260_B0_LLS_SP_WERR_DYN_CHANGE_1Br_ENUM,
    BCM56260_B0_LLS_SP_WERR_DYN_CHANGE_1Cr_ENUM,
    BCM56260_B0_LLS_SP_WERR_DYN_CHANGE_2Ar_ENUM,
    BCM56260_B0_LLS_SP_WERR_DYN_CHANGE_2Br_ENUM,
    BCM56260_B0_LLS_SP_WERR_DYN_CHANGE_2Cr_ENUM,
    BCM56260_B0_LLS_SP_WERR_DYN_CHANGE_3Ar_ENUM,
    BCM56260_B0_LLS_SP_WERR_DYN_CHANGE_3Br_ENUM,
    BCM56260_B0_LLS_SP_WERR_DYN_CHANGE_3Cr_ENUM,
    BCM56260_B0_LLS_SP_WERR_DYN_CHANGE_Ar_ENUM,
    BCM56260_B0_LLS_SP_WERR_DYN_CHANGE_Br_ENUM,
    BCM56260_B0_LLS_SP_WERR_DYN_CHANGE_Cr_ENUM,
    BCM56260_B0_LLS_TDM_CAL_CFGr_ENUM,
    BCM56260_B0_LLS_TDM_CAL_CFG_SWITCHr_ENUM,
    BCM56260_B0_LLS_TREX2_DEBUG_ENABLEr_ENUM,
    BCM56260_B0_LLS_TWO_S1S_IN_S0_CONFIGr_ENUM,
    BCM56260_B0_LMEPm_ENUM,
    BCM56260_B0_LMEP_1m_ENUM,
    BCM56260_B0_LOCAL_SW_DISABLE_CTRLr_ENUM,
    BCM56260_B0_LOCAL_SW_DISABLE_DEFAULT_PBMm_ENUM,
    BCM56260_B0_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRRm_ENUM,
    BCM56260_B0_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_CONTROLr_ENUM,
    BCM56260_B0_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_CONTROLr_ENUM,
    BCM56260_B0_LPORT_ECC_CONTROLr_ENUM,
    BCM56260_B0_LPORT_TABm_ENUM,
    BCM56260_B0_MAC_BLOCKm_ENUM,
    BCM56260_B0_MAC_BLOCK_TABLE_PARITY_CONTROLr_ENUM,
    BCM56260_B0_MAC_LIMIT_RAM_CONTROL_2r_ENUM,
    BCM56260_B0_MAC_LIMIT_RAM_CONTROL_3r_ENUM,
    BCM56260_B0_MAC_LIMIT_RAM_DBGCTRL_0r_ENUM,
    BCM56260_B0_MAC_LIMIT_RAM_DBGCTRL_1r_ENUM,
    BCM56260_B0_MAC_RSV_MASKr_ENUM,
    BCM56260_B0_MAID_REDUCTIONm_ENUM,
    BCM56260_B0_MAID_REDUCTION_PARITY_CONTROLr_ENUM,
    BCM56260_B0_MA_INDEXm_ENUM,
    BCM56260_B0_MA_INDEX_ECC_CONTROLr_ENUM,
    BCM56260_B0_MA_STATEm_ENUM,
    BCM56260_B0_MA_STATE_ECCP_CONTROLr_ENUM,
    BCM56260_B0_MC_CONTROL_1r_ENUM,
    BCM56260_B0_MC_CONTROL_2r_ENUM,
    BCM56260_B0_MC_CONTROL_3r_ENUM,
    BCM56260_B0_MC_CONTROL_4r_ENUM,
    BCM56260_B0_MEMORY_TM_0r_ENUM,
    BCM56260_B0_MEMORY_TM_1r_ENUM,
    BCM56260_B0_MH_PRIORITY_SOURCEr_ENUM,
    BCM56260_B0_MIM_DEFAULT_NETWORK_SVPr_ENUM,
    BCM56260_B0_MIM_ETHERTYPEr_ENUM,
    BCM56260_B0_MIRROR_CONTROLm_ENUM,
    BCM56260_B0_MIRROR_SELECTr_ENUM,
    BCM56260_B0_MISCCONFIGr_ENUM,
    BCM56260_B0_MMU_ADM_ECC_COUNTERSr_ENUM,
    BCM56260_B0_MMU_ADM_ECC_DEBUG_0r_ENUM,
    BCM56260_B0_MMU_ADM_ECC_ERROR_0r_ENUM,
    BCM56260_B0_MMU_ADM_ECC_ERROR_0_MASKr_ENUM,
    BCM56260_B0_MMU_ADM_ECC_STATUS_0r_ENUM,
    BCM56260_B0_MMU_ADM_MEMDEBUGr_ENUM,
    BCM56260_B0_MMU_ADM_QUEUE_DBm_ENUM,
    BCM56260_B0_MMU_ADM_SRC_CTXT_DBm_ENUM,
    BCM56260_B0_MMU_AGING_CTR_EXTm_ENUM,
    BCM56260_B0_MMU_AGING_CTR_INTm_ENUM,
    BCM56260_B0_MMU_AGING_EXP_EXTm_ENUM,
    BCM56260_B0_MMU_AGING_EXP_INTm_ENUM,
    BCM56260_B0_MMU_AGING_LMT_EXTm_ENUM,
    BCM56260_B0_MMU_AGING_LMT_INTm_ENUM,
    BCM56260_B0_MMU_CBPI_0m_ENUM,
    BCM56260_B0_MMU_CBPI_1m_ENUM,
    BCM56260_B0_MMU_CBPI_10m_ENUM,
    BCM56260_B0_MMU_CBPI_11m_ENUM,
    BCM56260_B0_MMU_CBPI_2m_ENUM,
    BCM56260_B0_MMU_CBPI_3m_ENUM,
    BCM56260_B0_MMU_CBPI_4m_ENUM,
    BCM56260_B0_MMU_CBPI_5m_ENUM,
    BCM56260_B0_MMU_CBPI_6m_ENUM,
    BCM56260_B0_MMU_CBPI_7m_ENUM,
    BCM56260_B0_MMU_CBPI_8m_ENUM,
    BCM56260_B0_MMU_CBPI_9m_ENUM,
    BCM56260_B0_MMU_CCPE_FIFO_MEM_ECC_STATUSr_ENUM,
    BCM56260_B0_MMU_CCPE_MEMm_ENUM,
    BCM56260_B0_MMU_CCPE_MEM_ECC_STATUSr_ENUM,
    BCM56260_B0_MMU_CCPI_FIFO_MEM_ECC_STATUSr_ENUM,
    BCM56260_B0_MMU_CCPI_MEMm_ENUM,
    BCM56260_B0_MMU_CCPI_MEM_ECC_STATUSr_ENUM,
    BCM56260_B0_MMU_CCP_ECC_1B_COUNTERr_ENUM,
    BCM56260_B0_MMU_CCP_ECC_2B_COUNTERr_ENUM,
    BCM56260_B0_MMU_CCP_ECC_B_COUNTERr_ENUM,
    BCM56260_B0_MMU_CELLLINKEm_ENUM,
    BCM56260_B0_MMU_CELLLINKIm_ENUM,
    BCM56260_B0_MMU_CFAPE_BITMAPm_ENUM,
    BCM56260_B0_MMU_CFAPE_STACKm_ENUM,
    BCM56260_B0_MMU_CFAPI_BITMAPm_ENUM,
    BCM56260_B0_MMU_CFAPI_STACKm_ENUM,
    BCM56260_B0_MMU_CFG_THDI_EXT_PACK_SEGMENT_COUNT_SETUPr_ENUM,
    BCM56260_B0_MMU_CFG_THDI_EXT_PACK_SEGMENT_COUNT_STATEr_ENUM,
    BCM56260_B0_MMU_CHFC_SYSPORT_MAPPINGm_ENUM,
    BCM56260_B0_MMU_CTR_ECC_1B_COUNTERr_ENUM,
    BCM56260_B0_MMU_CTR_ECC_2B_COUNTERr_ENUM,
    BCM56260_B0_MMU_CTR_ECC_B_COUNTERr_ENUM,
    BCM56260_B0_MMU_DEQ_AGING_MASK_LOOKUP_TABLE_MEMm_ENUM,
    BCM56260_B0_MMU_E2EFC_CNT_DEBUG_STATUS_0r_ENUM,
    BCM56260_B0_MMU_E2EFC_CNT_DEBUG_STATUS_1r_ENUM,
    BCM56260_B0_MMU_E2EFC_DEBUG_RX_RMT_IBP0r_ENUM,
    BCM56260_B0_MMU_E2EFC_DEBUG_RX_RMT_IBP1r_ENUM,
    BCM56260_B0_MMU_E2EFC_DEBUG_TX_RMT_IBP0r_ENUM,
    BCM56260_B0_MMU_E2EFC_DEBUG_TX_RMT_IBP1r_ENUM,
    BCM56260_B0_MMU_E2EFC_ERROR_0r_ENUM,
    BCM56260_B0_MMU_E2EFC_ERROR_0_MASKr_ENUM,
    BCM56260_B0_MMU_ENQ_CBP_32B_WR_STORE_0m_ENUM,
    BCM56260_B0_MMU_ENQ_CBP_32B_WR_STORE_1m_ENUM,
    BCM56260_B0_MMU_ENQ_CBP_32B_WR_STORE_2m_ENUM,
    BCM56260_B0_MMU_ENQ_CBP_STORE_DEBUG_0r_ENUM,
    BCM56260_B0_MMU_ENQ_CFAPI_INTERNAL_RECYCLEm_ENUM,
    BCM56260_B0_MMU_ENQ_CFAPI_INTERNAL_RECYCLE_DEBUG_0r_ENUM,
    BCM56260_B0_MMU_ENQ_CFAPI_RECYCLE_FIFO_LEVELr_ENUM,
    BCM56260_B0_MMU_ENQ_CFG_ECC_DEBUG_0r_ENUM,
    BCM56260_B0_MMU_ENQ_CFG_ECC_ERROR_0r_ENUM,
    BCM56260_B0_MMU_ENQ_CFG_ECC_ERROR_0_MASKr_ENUM,
    BCM56260_B0_MMU_ENQ_CFG_ECC_STATUS_0r_ENUM,
    BCM56260_B0_MMU_ENQ_CFG_ECC_STATUS_1r_ENUM,
    BCM56260_B0_MMU_ENQ_CFG_ECC_STATUS_2r_ENUM,
    BCM56260_B0_MMU_ENQ_CFG_ECC_STATUS_3r_ENUM,
    BCM56260_B0_MMU_ENQ_CFG_ECC_STATUS_4r_ENUM,
    BCM56260_B0_MMU_ENQ_CONFIG_0r_ENUM,
    BCM56260_B0_MMU_ENQ_DEST_PPP_CFGr_ENUM,
    BCM56260_B0_MMU_ENQ_DEST_PPP_CFG_0r_ENUM,
    BCM56260_B0_MMU_ENQ_DEST_PPP_CFG_1r_ENUM,
    BCM56260_B0_MMU_ENQ_DEST_PPP_CFG_2r_ENUM,
    BCM56260_B0_MMU_ENQ_ECC_COUNTERSr_ENUM,
    BCM56260_B0_MMU_ENQ_EMA_COS_TO_FIFO_LOOKUPr_ENUM,
    BCM56260_B0_MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_0r_ENUM,
    BCM56260_B0_MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_1r_ENUM,
    BCM56260_B0_MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_2r_ENUM,
    BCM56260_B0_MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_3r_ENUM,
    BCM56260_B0_MMU_ENQ_EMA_COS_TO_FIFO_PROFILE_0r_ENUM,
    BCM56260_B0_MMU_ENQ_EMA_COS_TO_FIFO_PROFILE_1r_ENUM,
    BCM56260_B0_MMU_ENQ_EMA_PACKET_NUM_IN_USE_HI_WATERMARKr_ENUM,
    BCM56260_B0_MMU_ENQ_EMA_QUEUE_SELECTr_ENUM,
    BCM56260_B0_MMU_ENQ_EMA_QUEUE_SELECT_0r_ENUM,
    BCM56260_B0_MMU_ENQ_EMA_QUEUE_SELECT_1r_ENUM,
    BCM56260_B0_MMU_ENQ_ERROR_0r_ENUM,
    BCM56260_B0_MMU_ENQ_ERROR_0_MASKr_ENUM,
    BCM56260_B0_MMU_ENQ_FAPCONFIG_0r_ENUM,
    BCM56260_B0_MMU_ENQ_FAPFULLRESETPOINT_0r_ENUM,
    BCM56260_B0_MMU_ENQ_FAPFULLSETPOINT_0r_ENUM,
    BCM56260_B0_MMU_ENQ_FAPINIT_0r_ENUM,
    BCM56260_B0_MMU_ENQ_FAPREADPOINTER_0r_ENUM,
    BCM56260_B0_MMU_ENQ_FAPSTACKSTATUS_0r_ENUM,
    BCM56260_B0_MMU_ENQ_FAP_BITMAPm_ENUM,
    BCM56260_B0_MMU_ENQ_FAP_ECC_DEBUG_0r_ENUM,
    BCM56260_B0_MMU_ENQ_FAP_ECC_ERROR_0r_ENUM,
    BCM56260_B0_MMU_ENQ_FAP_ECC_ERROR_0_MASKr_ENUM,
    BCM56260_B0_MMU_ENQ_FAP_ECC_STATUS_0r_ENUM,
    BCM56260_B0_MMU_ENQ_FAP_MEMDEBUG_0r_ENUM,
    BCM56260_B0_MMU_ENQ_FAP_STACKm_ENUM,
    BCM56260_B0_MMU_ENQ_FAP_WATERMARKr_ENUM,
    BCM56260_B0_MMU_ENQ_ILLEGAL_CELL_TYPE_0r_ENUM,
    BCM56260_B0_MMU_ENQ_IP_PRI_TO_PG_PROFILE_0r_ENUM,
    BCM56260_B0_MMU_ENQ_ITE_REORDER_DEBUG_0r_ENUM,
    BCM56260_B0_MMU_ENQ_MC_EXT_DROP_COUNTER_0r_ENUM,
    BCM56260_B0_MMU_ENQ_MC_INT_DROP_COUNTER_0r_ENUM,
    BCM56260_B0_MMU_ENQ_MISSING_START_ERR_STAT_0r_ENUM,
    BCM56260_B0_MMU_ENQ_PACKING_CTXT_FIFOS_FP_LLm_ENUM,
    BCM56260_B0_MMU_ENQ_PACKING_REAS_FIFO_PROFILE_THRESHr_ENUM,
    BCM56260_B0_MMU_ENQ_PACKING_REAS_FIFO_THRESH_PROFILE_0r_ENUM,
    BCM56260_B0_MMU_ENQ_PACKING_REAS_FIFO_THRESH_PROFILE_1r_ENUM,
    BCM56260_B0_MMU_ENQ_PACK_PKT_LEN_FIFO_DEBUG_0r_ENUM,
    BCM56260_B0_MMU_ENQ_PACK_SRC_CTXT_FIFO_DEBUG_0r_ENUM,
    BCM56260_B0_MMU_ENQ_PACK_SRC_CTXT_FPLL_DEBUG_0r_ENUM,
    BCM56260_B0_MMU_ENQ_POST_PAC_SAE_FIFO_DEBUG_0r_ENUM,
    BCM56260_B0_MMU_ENQ_POST_PAC_SAE_FIFO_HI_WATERMARKr_ENUM,
    BCM56260_B0_MMU_ENQ_PROFILE_0_PRI_GRPr_ENUM,
    BCM56260_B0_MMU_ENQ_PROFILE_0_PRI_GRP0r_ENUM,
    BCM56260_B0_MMU_ENQ_PROFILE_0_PRI_GRP1r_ENUM,
    BCM56260_B0_MMU_ENQ_PROFILE_1_PRI_GRPr_ENUM,
    BCM56260_B0_MMU_ENQ_PROFILE_1_PRI_GRP0r_ENUM,
    BCM56260_B0_MMU_ENQ_PROFILE_1_PRI_GRP1r_ENUM,
    BCM56260_B0_MMU_ENQ_PROFILE_2_PRI_GRPr_ENUM,
    BCM56260_B0_MMU_ENQ_PROFILE_2_PRI_GRP0r_ENUM,
    BCM56260_B0_MMU_ENQ_PROFILE_2_PRI_GRP1r_ENUM,
    BCM56260_B0_MMU_ENQ_PROFILE_3_PRI_GRPr_ENUM,
    BCM56260_B0_MMU_ENQ_PROFILE_3_PRI_GRP0r_ENUM,
    BCM56260_B0_MMU_ENQ_PROFILE_3_PRI_GRP1r_ENUM,
    BCM56260_B0_MMU_ENQ_REORDER_FIFO_IN_USE_HI_WATERMARKr_ENUM,
    BCM56260_B0_MMU_ENQ_RQE_QUEUE_SELECTr_ENUM,
    BCM56260_B0_MMU_ENQ_RQE_QUEUE_SELECT_0r_ENUM,
    BCM56260_B0_MMU_ENQ_RQE_QUEUE_SELECT_1r_ENUM,
    BCM56260_B0_MMU_ENQ_RQE_WR_COMPLETE_0m_ENUM,
    BCM56260_B0_MMU_ENQ_RQE_WR_COMPLETE_1m_ENUM,
    BCM56260_B0_MMU_ENQ_RQE_WR_COMPLETE_2m_ENUM,
    BCM56260_B0_MMU_ENQ_RQE_WR_COMPLETE_3m_ENUM,
    BCM56260_B0_MMU_ENQ_RQE_WR_COMPLETE_4m_ENUM,
    BCM56260_B0_MMU_ENQ_RQE_WR_COMPLETE_DEBUG_0r_ENUM,
    BCM56260_B0_MMU_ENQ_SOP_STORE_DEBUG_0r_ENUM,
    BCM56260_B0_MMU_ENQ_SRC_PORT_STATE_0m_ENUM,
    BCM56260_B0_MMU_ENQ_SRC_PORT_STATE_1m_ENUM,
    BCM56260_B0_MMU_ENQ_SRC_PORT_STATE_2m_ENUM,
    BCM56260_B0_MMU_ENQ_SRC_PORT_STATE_DEBUG_0r_ENUM,
    BCM56260_B0_MMU_ENQ_SRC_PPP_TO_S1_LOOKUPm_ENUM,
    BCM56260_B0_MMU_ENQ_START_BY_START_ERR_STAT_0r_ENUM,
    BCM56260_B0_MMU_ENQ_TRACE_IF_CAPT_0r_ENUM,
    BCM56260_B0_MMU_ENQ_TRACE_IF_CAPT_1r_ENUM,
    BCM56260_B0_MMU_ENQ_TRACE_IF_CAPT_10r_ENUM,
    BCM56260_B0_MMU_ENQ_TRACE_IF_CAPT_11r_ENUM,
    BCM56260_B0_MMU_ENQ_TRACE_IF_CAPT_12r_ENUM,
    BCM56260_B0_MMU_ENQ_TRACE_IF_CAPT_13r_ENUM,
    BCM56260_B0_MMU_ENQ_TRACE_IF_CAPT_2r_ENUM,
    BCM56260_B0_MMU_ENQ_TRACE_IF_CAPT_3r_ENUM,
    BCM56260_B0_MMU_ENQ_TRACE_IF_CAPT_4r_ENUM,
    BCM56260_B0_MMU_ENQ_TRACE_IF_CAPT_5r_ENUM,
    BCM56260_B0_MMU_ENQ_TRACE_IF_CAPT_6r_ENUM,
    BCM56260_B0_MMU_ENQ_TRACE_IF_CAPT_7r_ENUM,
    BCM56260_B0_MMU_ENQ_TRACE_IF_CAPT_8r_ENUM,
    BCM56260_B0_MMU_ENQ_TRACE_IF_CAPT_9r_ENUM,
    BCM56260_B0_MMU_ENQ_TRACE_IF_CONTROLr_ENUM,
    BCM56260_B0_MMU_ENQ_TRACE_IF_COUNTERr_ENUM,
    BCM56260_B0_MMU_ENQ_TRACE_IF_MASK_FIELD_0r_ENUM,
    BCM56260_B0_MMU_ENQ_TRACE_IF_MASK_FIELD_1r_ENUM,
    BCM56260_B0_MMU_ENQ_TRACE_IF_MASK_FIELD_2r_ENUM,
    BCM56260_B0_MMU_ENQ_TRACE_IF_MASK_FIELD_3r_ENUM,
    BCM56260_B0_MMU_ENQ_TRACE_IF_MASK_FIELD_4r_ENUM,
    BCM56260_B0_MMU_ENQ_TRACE_IF_MASK_FIELD_5r_ENUM,
    BCM56260_B0_MMU_ENQ_TRACE_IF_MASK_FIELD_6r_ENUM,
    BCM56260_B0_MMU_ENQ_TRACE_IF_MASK_FIELD_7r_ENUM,
    BCM56260_B0_MMU_ENQ_TRACE_IF_VALUE_FIELD_0r_ENUM,
    BCM56260_B0_MMU_ENQ_TRACE_IF_VALUE_FIELD_1r_ENUM,
    BCM56260_B0_MMU_ENQ_TRACE_IF_VALUE_FIELD_2r_ENUM,
    BCM56260_B0_MMU_ENQ_TRACE_IF_VALUE_FIELD_3r_ENUM,
    BCM56260_B0_MMU_ENQ_TRACE_IF_VALUE_FIELD_4r_ENUM,
    BCM56260_B0_MMU_ENQ_TRACE_IF_VALUE_FIELD_5r_ENUM,
    BCM56260_B0_MMU_ENQ_TRACE_IF_VALUE_FIELD_6r_ENUM,
    BCM56260_B0_MMU_ENQ_TRACE_IF_VALUE_FIELD_7r_ENUM,
    BCM56260_B0_MMU_EXT_MC_GROUP_MAPm_ENUM,
    BCM56260_B0_MMU_EXT_MC_QUEUE_LIST0m_ENUM,
    BCM56260_B0_MMU_EXT_MC_QUEUE_LIST4m_ENUM,
    BCM56260_B0_MMU_INITIAL_NHOP_TBLm_ENUM,
    BCM56260_B0_MMU_INTFI_BASE_INDEX_TBLm_ENUM,
    BCM56260_B0_MMU_INTFI_DEBUG_MEMm_ENUM,
    BCM56260_B0_MMU_INTFI_FC_MAP_TBL0m_ENUM,
    BCM56260_B0_MMU_INTFI_FC_MAP_TBL1m_ENUM,
    BCM56260_B0_MMU_INTFI_FC_MAP_TBL2m_ENUM,
    BCM56260_B0_MMU_INTFI_FC_ST_TBL0m_ENUM,
    BCM56260_B0_MMU_INTFI_FC_ST_TBL1m_ENUM,
    BCM56260_B0_MMU_INTFI_FC_ST_TBL2m_ENUM,
    BCM56260_B0_MMU_INTFI_MERGE_ST_TBLm_ENUM,
    BCM56260_B0_MMU_INTFI_OFFSET_MAP_TBLm_ENUM,
    BCM56260_B0_MMU_INTFI_PFC_ST_TBLm_ENUM,
    BCM56260_B0_MMU_INTFI_ST_TRANS_TBLm_ENUM,
    BCM56260_B0_MMU_INTFO_CONGST_STr_ENUM,
    BCM56260_B0_MMU_INTFO_TC2PRI_MAPPINGm_ENUM,
    BCM56260_B0_MMU_INTRr_ENUM,
    BCM56260_B0_MMU_INTR_MASKr_ENUM,
    BCM56260_B0_MMU_IPCTR_CONFIG_0r_ENUM,
    BCM56260_B0_MMU_IPCTR_COUNTER1_SNAPr_ENUM,
    BCM56260_B0_MMU_IPCTR_CTXT_COUNTER_0m_ENUM,
    BCM56260_B0_MMU_IPCTR_DROP_TYPEr_ENUM,
    BCM56260_B0_MMU_IPCTR_ECC_COUNTERSr_ENUM,
    BCM56260_B0_MMU_IPCTR_ECC_DEBUG_0r_ENUM,
    BCM56260_B0_MMU_IPCTR_ECC_ERROR_0r_ENUM,
    BCM56260_B0_MMU_IPCTR_ECC_ERROR_0_MASKr_ENUM,
    BCM56260_B0_MMU_IPCTR_ECC_STATUS_0r_ENUM,
    BCM56260_B0_MMU_IPCTR_EMA_DROP_COUNTERr_ENUM,
    BCM56260_B0_MMU_IPCTR_MIRROR_ACCEPT_UC_DROP_COUNTERr_ENUM,
    BCM56260_B0_MMU_IPCTR_PG_COUNTER0_DEBUG_0r_ENUM,
    BCM56260_B0_MMU_IPCTR_PG_COUNTER1_DEBUG_0r_ENUM,
    BCM56260_B0_MMU_IPCTR_PG_COUNTER_0m_ENUM,
    BCM56260_B0_MMU_IPCTR_PG_COUNTER_1m_ENUM,
    BCM56260_B0_MMU_IPCTR_SRC_CONTEXT_COUNTER_DEBUGr_ENUM,
    BCM56260_B0_MMU_IPMC_GROUP_TBLm_ENUM,
    BCM56260_B0_MMU_ITE_CFG_ECC_DEBUG_0r_ENUM,
    BCM56260_B0_MMU_ITE_CFG_ECC_ERROR_0r_ENUM,
    BCM56260_B0_MMU_ITE_CFG_ECC_ERROR_0_MASKr_ENUM,
    BCM56260_B0_MMU_ITE_CFG_ECC_STATUS_0r_ENUM,
    BCM56260_B0_MMU_ITE_CFG_ECC_STATUS_1r_ENUM,
    BCM56260_B0_MMU_ITE_CTRL_DEBUG_0r_ENUM,
    BCM56260_B0_MMU_ITE_DEBUG_STATUS_0r_ENUM,
    BCM56260_B0_MMU_ITE_ECC_COUNTERSr_ENUM,
    BCM56260_B0_MMU_ITE_EMA_ACCEPT_COUNTr_ENUM,
    BCM56260_B0_MMU_ITE_EMA_DROP_COUNTr_ENUM,
    BCM56260_B0_MMU_ITE_EMA_POOL_CONG_DETECT_THRESHr_ENUM,
    BCM56260_B0_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_0r_ENUM,
    BCM56260_B0_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_1r_ENUM,
    BCM56260_B0_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_2r_ENUM,
    BCM56260_B0_MMU_ITE_EMA_POOL_STATUSr_ENUM,
    BCM56260_B0_MMU_ITE_EMA_STATUSr_ENUM,
    BCM56260_B0_MMU_ITE_EMC_BACKPRESSURE_DEBUG_CONFIGr_ENUM,
    BCM56260_B0_MMU_ITE_EMC_BACKPRESSURE_DEBUG_STATUSr_ENUM,
    BCM56260_B0_MMU_ITE_ERROR_0r_ENUM,
    BCM56260_B0_MMU_ITE_ERROR_0_MASKr_ENUM,
    BCM56260_B0_MMU_ITE_PACKET_PTR_STOREm_ENUM,
    BCM56260_B0_MMU_ITE_PACKET_PTR_STORE_DEBUG_0r_ENUM,
    BCM56260_B0_MMU_ITE_QMGR_FLLm_ENUM,
    BCM56260_B0_MMU_ITE_QMGR_FLL_DEBUG_0r_ENUM,
    BCM56260_B0_MMU_ITE_QMGR_QLLm_ENUM,
    BCM56260_B0_MMU_ITE_QMGR_QLL_DEBUG_0r_ENUM,
    BCM56260_B0_MMU_ITE_Q_FLUSH_STATUS_0r_ENUM,
    BCM56260_B0_MMU_ITE_WORK_QUEUE_DEBUG_0r_ENUM,
    BCM56260_B0_MMU_LLFC_TX_CONFIG_1r_ENUM,
    BCM56260_B0_MMU_LLFC_TX_CONFIG_2r_ENUM,
    BCM56260_B0_MMU_MEM1_CLINKE_ECC_STATUSr_ENUM,
    BCM56260_B0_MMU_MEM1_CLINKI_ECC_STATUSr_ENUM,
    BCM56260_B0_MMU_MEM1_CLINK_ECC_COUNTERSr_ENUM,
    BCM56260_B0_MMU_PROT_GROUP_TABLEm_ENUM,
    BCM56260_B0_MMU_QSTRUCT_ECC_1B_COUNTERr_ENUM,
    BCM56260_B0_MMU_QSTRUCT_ECC_2B_COUNTERr_ENUM,
    BCM56260_B0_MMU_QSTRUCT_ECC_B_COUNTERr_ENUM,
    BCM56260_B0_MMU_QSTRUCT_QBLOCK_BM_0m_ENUM,
    BCM56260_B0_MMU_QSTRUCT_QBLOCK_BM_1m_ENUM,
    BCM56260_B0_MMU_QSTRUCT_QBLOCK_BM_FIFO_0m_ENUM,
    BCM56260_B0_MMU_QSTRUCT_QBLOCK_BM_FIFO_1m_ENUM,
    BCM56260_B0_MMU_QSTRUCT_QBLOCK_NEXTm_ENUM,
    BCM56260_B0_MMU_QSTRUCT_QENTRYm_ENUM,
    BCM56260_B0_MMU_RDE_ADM_DPC_STORE_MEMm_ENUM,
    BCM56260_B0_MMU_RDE_ITE_REL_FIFO_MEMm_ENUM,
    BCM56260_B0_MMU_RDE_PQE_FIFO_MEMm_ENUM,
    BCM56260_B0_MMU_RDE_REAL_CELL_FIFO_MEMm_ENUM,
    BCM56260_B0_MMU_RDE_TXQ_FLLm_ENUM,
    BCM56260_B0_MMU_RDE_TXQ_QLLm_ENUM,
    BCM56260_B0_MMU_RDE_TXQ_STATEm_ENUM,
    BCM56260_B0_MMU_REPL_GRP_TBL0m_ENUM,
    BCM56260_B0_MMU_REPL_GRP_TBL1m_ENUM,
    BCM56260_B0_MMU_REPL_GRP_TBL_ECC_STATUSr_ENUM,
    BCM56260_B0_MMU_REPL_HEAD_TBLm_ENUM,
    BCM56260_B0_MMU_REPL_HEAD_TBL_ECC_STATUSr_ENUM,
    BCM56260_B0_MMU_REPL_LIST_TBLm_ENUM,
    BCM56260_B0_MMU_REPL_LIST_TBL_ECC_STATUSr_ENUM,
    BCM56260_B0_MMU_REPL_MAP_TBLm_ENUM,
    BCM56260_B0_MMU_REPL_MAP_TBL_ECC_STATUSr_ENUM,
    BCM56260_B0_MMU_REPL_STATE_TBLm_ENUM,
    BCM56260_B0_MMU_REPL_STATE_TBL_ECC_STATUSr_ENUM,
    BCM56260_B0_MMU_RPFAP_BITMAPm_ENUM,
    BCM56260_B0_MMU_RPFAP_STACKm_ENUM,
    BCM56260_B0_MMU_RQE_FIFO_ECC_STATUSr_ENUM,
    BCM56260_B0_MMU_RQE_QMGR_FLLm_ENUM,
    BCM56260_B0_MMU_RQE_QMGR_QLLm_ENUM,
    BCM56260_B0_MMU_RQE_QUEUE_OP_NODE_MAPm_ENUM,
    BCM56260_B0_MMU_RQE_WORK_QUEUEm_ENUM,
    BCM56260_B0_MMU_THDI_INTRr_ENUM,
    BCM56260_B0_MMU_THDI_INTR_MASKr_ENUM,
    BCM56260_B0_MMU_THDO_CTRO_UC_DTYPEm_ENUM,
    BCM56260_B0_MMU_THDO_CTRO_UC_PKT_STOREm_ENUM,
    BCM56260_B0_MMU_THDO_OPNCONFIG_CELLm_ENUM,
    BCM56260_B0_MMU_THDO_OPNCONFIG_QENTRYm_ENUM,
    BCM56260_B0_MMU_THDO_OPNCOUNT_CELLm_ENUM,
    BCM56260_B0_MMU_THDO_OPNOFFSET_CELLm_ENUM,
    BCM56260_B0_MMU_THDO_OPNOFFSET_QENTRYm_ENUM,
    BCM56260_B0_MMU_THDO_OPNSTATUS_CELLm_ENUM,
    BCM56260_B0_MMU_THDO_OPNSTATUS_QENTRYm_ENUM,
    BCM56260_B0_MMU_THDO_QCONFIG_CELLm_ENUM,
    BCM56260_B0_MMU_THDO_QCONFIG_QENTRYm_ENUM,
    BCM56260_B0_MMU_THDO_QCOUNT_CELLm_ENUM,
    BCM56260_B0_MMU_THDO_QOFFSET_CELLm_ENUM,
    BCM56260_B0_MMU_THDO_QOFFSET_QENTRYm_ENUM,
    BCM56260_B0_MMU_THDO_QRESET_VALUE_CELLm_ENUM,
    BCM56260_B0_MMU_THDO_QRESET_VALUE_QENTRYm_ENUM,
    BCM56260_B0_MMU_THDO_QSTATUS_CELLm_ENUM,
    BCM56260_B0_MMU_THDO_QSTATUS_QENTRYm_ENUM,
    BCM56260_B0_MMU_TOQ_BP_DEBUG0r_ENUM,
    BCM56260_B0_MMU_TOQ_BP_DEBUG1r_ENUM,
    BCM56260_B0_MMU_TOQ_ECC_1B_COUNTERr_ENUM,
    BCM56260_B0_MMU_TOQ_ECC_2B_COUNTERr_ENUM,
    BCM56260_B0_MMU_TOQ_ECC_B_COUNTERr_ENUM,
    BCM56260_B0_MMU_TOQ_EOPE_ECC_STATUSr_ENUM,
    BCM56260_B0_MMU_TOQ_PORT_STATE_ECC_STATUSr_ENUM,
    BCM56260_B0_MMU_TOQ_PORT_STATE_MEMm_ENUM,
    BCM56260_B0_MMU_TOQ_STATE_ECC_STATUSr_ENUM,
    BCM56260_B0_MMU_TOQ_STATE_MEM0m_ENUM,
    BCM56260_B0_MMU_TOQ_STATE_MEM1m_ENUM,
    BCM56260_B0_MMU_TOQ_TCACHE_DEBUG0r_ENUM,
    BCM56260_B0_MMU_TOQ_TCACHE_DEBUG1r_ENUM,
    BCM56260_B0_MMU_TOQ_TCACHE_DEBUG2r_ENUM,
    BCM56260_B0_MMU_TOQ_TCACHE_DEBUG3r_ENUM,
    BCM56260_B0_MMU_TOQ_TCACHE_DEBUG4r_ENUM,
    BCM56260_B0_MMU_TOQ_TCACHE_DEBUG5r_ENUM,
    BCM56260_B0_MMU_TOQ_TCACHE_DEBUG6r_ENUM,
    BCM56260_B0_MMU_TOQ_TCACHE_DEBUG7r_ENUM,
    BCM56260_B0_MMU_TOQ_TRACE_DEQ_CAPT_0r_ENUM,
    BCM56260_B0_MMU_TOQ_TRACE_DEQ_CAPT_1r_ENUM,
    BCM56260_B0_MMU_TOQ_TRACE_DEQ_CAPT_2r_ENUM,
    BCM56260_B0_MMU_TOQ_TRACE_DEQ_CONTROLr_ENUM,
    BCM56260_B0_MMU_TOQ_TRACE_DEQ_COUNTERr_ENUM,
    BCM56260_B0_MMU_TOQ_TRACE_DEQ_MASK_FIELDr_ENUM,
    BCM56260_B0_MMU_TOQ_TRACE_DEQ_VALUE_FIELDr_ENUM,
    BCM56260_B0_MMU_TOQ_TRACE_ENQ_CAPT_0r_ENUM,
    BCM56260_B0_MMU_TOQ_TRACE_ENQ_CAPT_1r_ENUM,
    BCM56260_B0_MMU_TOQ_TRACE_ENQ_CONTROLr_ENUM,
    BCM56260_B0_MMU_TOQ_TRACE_ENQ_COUNTERr_ENUM,
    BCM56260_B0_MMU_TOQ_TRACE_ENQ_MASK_FIELDr_ENUM,
    BCM56260_B0_MMU_TOQ_TRACE_ENQ_VALUE_FIELDr_ENUM,
    BCM56260_B0_MMU_TO_XPORT_BKPr_ENUM,
    BCM56260_B0_MMU_WRED_DROP_CURVE_PROFILE_0m_ENUM,
    BCM56260_B0_MMU_WRED_DROP_CURVE_PROFILE_1m_ENUM,
    BCM56260_B0_MMU_WRED_DROP_CURVE_PROFILE_2m_ENUM,
    BCM56260_B0_MMU_WRED_DROP_CURVE_PROFILE_3m_ENUM,
    BCM56260_B0_MMU_WRED_DROP_CURVE_PROFILE_4m_ENUM,
    BCM56260_B0_MMU_WRED_DROP_CURVE_PROFILE_5m_ENUM,
    BCM56260_B0_MMU_WRED_OPN_AVG_QSIZE_BUFFERm_ENUM,
    BCM56260_B0_MMU_WRED_OPN_AVG_QSIZE_QENTRYm_ENUM,
    BCM56260_B0_MMU_WRED_OPN_CONFIG_BUFFERm_ENUM,
    BCM56260_B0_MMU_WRED_OPN_CONFIG_QENTRYm_ENUM,
    BCM56260_B0_MMU_WRED_OPN_DROP_THD_DEQm_ENUM,
    BCM56260_B0_MMU_WRED_OPN_DROP_THD_ENQm_ENUM,
    BCM56260_B0_MMU_WRED_QUEUE_AVG_QSIZE_BUFFERm_ENUM,
    BCM56260_B0_MMU_WRED_QUEUE_AVG_QSIZE_QENTRYm_ENUM,
    BCM56260_B0_MMU_WRED_QUEUE_CONFIG_BUFFERm_ENUM,
    BCM56260_B0_MMU_WRED_QUEUE_CONFIG_QENTRYm_ENUM,
    BCM56260_B0_MMU_WRED_QUEUE_DROP_THD_DEQm_ENUM,
    BCM56260_B0_MMU_WRED_QUEUE_DROP_THD_ENQm_ENUM,
    BCM56260_B0_MMU_WRED_QUEUE_OP_NODE_MAPm_ENUM,
    BCM56260_B0_MODPORT_MAP_M0m_ENUM,
    BCM56260_B0_MODPORT_MAP_M1m_ENUM,
    BCM56260_B0_MODPORT_MAP_M2m_ENUM,
    BCM56260_B0_MODPORT_MAP_M3m_ENUM,
    BCM56260_B0_MODPORT_MAP_MIRRORm_ENUM,
    BCM56260_B0_MODPORT_MAP_MIRROR_ECC_CONTROLr_ENUM,
    BCM56260_B0_MODPORT_MAP_SELr_ENUM,
    BCM56260_B0_MODPORT_MAP_SWm_ENUM,
    BCM56260_B0_MODPORT_MAP_SW_ECC_CONTROLr_ENUM,
    BCM56260_B0_MOD_FIFO_CNTr_ENUM,
    BCM56260_B0_MOD_MAP_PARITY_CONTROLr_ENUM,
    BCM56260_B0_MPLS_ENTRYm_ENUM,
    BCM56260_B0_MPLS_ENTRY_DBGCTRL_0r_ENUM,
    BCM56260_B0_MPLS_ENTRY_DBGCTRL_1r_ENUM,
    BCM56260_B0_MPLS_ENTRY_DBGCTRL_2r_ENUM,
    BCM56260_B0_MPLS_ENTRY_DBGCTRL_3r_ENUM,
    BCM56260_B0_MPLS_ENTRY_DBGCTRL_4r_ENUM,
    BCM56260_B0_MPLS_ENTRY_DBGCTRL_5r_ENUM,
    BCM56260_B0_MPLS_ENTRY_DBGCTRL_6r_ENUM,
    BCM56260_B0_MPLS_ENTRY_DBGCTRL_7r_ENUM,
    BCM56260_B0_MPLS_ENTRY_ECC_CONTROLr_ENUM,
    BCM56260_B0_MPLS_ENTRY_HASH_CONTROLr_ENUM,
    BCM56260_B0_MPLS_OAM_ACH_TYPE_CONFIGm_ENUM,
    BCM56260_B0_MPLS_RAM_DBGCTRL_0r_ENUM,
    BCM56260_B0_MPLS_RAM_DBGCTRL_1r_ENUM,
    BCM56260_B0_MPLS_RAM_DBGCTRL_2r_ENUM,
    BCM56260_B0_MPLS_UNKNOWN_CONTROL_PACKET_COUNTER_CONTROLr_ENUM,
    BCM56260_B0_MP_GROUPm_ENUM,
    BCM56260_B0_MP_GROUP_ECC_CONTROLr_ENUM,
    BCM56260_B0_MP_GROUP_HASH_CONTROLr_ENUM,
    BCM56260_B0_MSPI_CDRAMr_ENUM,
    BCM56260_B0_MSPI_CDRAM_00r_ENUM,
    BCM56260_B0_MSPI_CDRAM_01r_ENUM,
    BCM56260_B0_MSPI_CDRAM_02r_ENUM,
    BCM56260_B0_MSPI_CDRAM_03r_ENUM,
    BCM56260_B0_MSPI_CDRAM_04r_ENUM,
    BCM56260_B0_MSPI_CDRAM_05r_ENUM,
    BCM56260_B0_MSPI_CDRAM_06r_ENUM,
    BCM56260_B0_MSPI_CDRAM_07r_ENUM,
    BCM56260_B0_MSPI_CDRAM_08r_ENUM,
    BCM56260_B0_MSPI_CDRAM_09r_ENUM,
    BCM56260_B0_MSPI_CDRAM_10r_ENUM,
    BCM56260_B0_MSPI_CDRAM_11r_ENUM,
    BCM56260_B0_MSPI_CDRAM_12r_ENUM,
    BCM56260_B0_MSPI_CDRAM_13r_ENUM,
    BCM56260_B0_MSPI_CDRAM_14r_ENUM,
    BCM56260_B0_MSPI_CDRAM_15r_ENUM,
    BCM56260_B0_MSPI_CPTQPr_ENUM,
    BCM56260_B0_MSPI_ENDQPr_ENUM,
    BCM56260_B0_MSPI_NEWQPr_ENUM,
    BCM56260_B0_MSPI_RXRAMr_ENUM,
    BCM56260_B0_MSPI_RXRAM_00r_ENUM,
    BCM56260_B0_MSPI_RXRAM_01r_ENUM,
    BCM56260_B0_MSPI_RXRAM_02r_ENUM,
    BCM56260_B0_MSPI_RXRAM_03r_ENUM,
    BCM56260_B0_MSPI_RXRAM_04r_ENUM,
    BCM56260_B0_MSPI_RXRAM_05r_ENUM,
    BCM56260_B0_MSPI_RXRAM_06r_ENUM,
    BCM56260_B0_MSPI_RXRAM_07r_ENUM,
    BCM56260_B0_MSPI_RXRAM_08r_ENUM,
    BCM56260_B0_MSPI_RXRAM_09r_ENUM,
    BCM56260_B0_MSPI_RXRAM_10r_ENUM,
    BCM56260_B0_MSPI_RXRAM_11r_ENUM,
    BCM56260_B0_MSPI_RXRAM_12r_ENUM,
    BCM56260_B0_MSPI_RXRAM_13r_ENUM,
    BCM56260_B0_MSPI_RXRAM_14r_ENUM,
    BCM56260_B0_MSPI_RXRAM_15r_ENUM,
    BCM56260_B0_MSPI_RXRAM_16r_ENUM,
    BCM56260_B0_MSPI_RXRAM_17r_ENUM,
    BCM56260_B0_MSPI_RXRAM_18r_ENUM,
    BCM56260_B0_MSPI_RXRAM_19r_ENUM,
    BCM56260_B0_MSPI_RXRAM_20r_ENUM,
    BCM56260_B0_MSPI_RXRAM_21r_ENUM,
    BCM56260_B0_MSPI_RXRAM_22r_ENUM,
    BCM56260_B0_MSPI_RXRAM_23r_ENUM,
    BCM56260_B0_MSPI_RXRAM_24r_ENUM,
    BCM56260_B0_MSPI_RXRAM_25r_ENUM,
    BCM56260_B0_MSPI_RXRAM_26r_ENUM,
    BCM56260_B0_MSPI_RXRAM_27r_ENUM,
    BCM56260_B0_MSPI_RXRAM_28r_ENUM,
    BCM56260_B0_MSPI_RXRAM_29r_ENUM,
    BCM56260_B0_MSPI_RXRAM_30r_ENUM,
    BCM56260_B0_MSPI_RXRAM_31r_ENUM,
    BCM56260_B0_MSPI_SPCR0_LSBr_ENUM,
    BCM56260_B0_MSPI_SPCR0_MSBr_ENUM,
    BCM56260_B0_MSPI_SPCR1_LSBr_ENUM,
    BCM56260_B0_MSPI_SPCR1_MSBr_ENUM,
    BCM56260_B0_MSPI_SPCR2r_ENUM,
    BCM56260_B0_MSPI_STATUSr_ENUM,
    BCM56260_B0_MSPI_TXRAMr_ENUM,
    BCM56260_B0_MSPI_TXRAM_00r_ENUM,
    BCM56260_B0_MSPI_TXRAM_01r_ENUM,
    BCM56260_B0_MSPI_TXRAM_02r_ENUM,
    BCM56260_B0_MSPI_TXRAM_03r_ENUM,
    BCM56260_B0_MSPI_TXRAM_04r_ENUM,
    BCM56260_B0_MSPI_TXRAM_05r_ENUM,
    BCM56260_B0_MSPI_TXRAM_06r_ENUM,
    BCM56260_B0_MSPI_TXRAM_07r_ENUM,
    BCM56260_B0_MSPI_TXRAM_08r_ENUM,
    BCM56260_B0_MSPI_TXRAM_09r_ENUM,
    BCM56260_B0_MSPI_TXRAM_10r_ENUM,
    BCM56260_B0_MSPI_TXRAM_11r_ENUM,
    BCM56260_B0_MSPI_TXRAM_12r_ENUM,
    BCM56260_B0_MSPI_TXRAM_13r_ENUM,
    BCM56260_B0_MSPI_TXRAM_14r_ENUM,
    BCM56260_B0_MSPI_TXRAM_15r_ENUM,
    BCM56260_B0_MSPI_TXRAM_16r_ENUM,
    BCM56260_B0_MSPI_TXRAM_17r_ENUM,
    BCM56260_B0_MSPI_TXRAM_18r_ENUM,
    BCM56260_B0_MSPI_TXRAM_19r_ENUM,
    BCM56260_B0_MSPI_TXRAM_20r_ENUM,
    BCM56260_B0_MSPI_TXRAM_21r_ENUM,
    BCM56260_B0_MSPI_TXRAM_22r_ENUM,
    BCM56260_B0_MSPI_TXRAM_23r_ENUM,
    BCM56260_B0_MSPI_TXRAM_24r_ENUM,
    BCM56260_B0_MSPI_TXRAM_25r_ENUM,
    BCM56260_B0_MSPI_TXRAM_26r_ENUM,
    BCM56260_B0_MSPI_TXRAM_27r_ENUM,
    BCM56260_B0_MSPI_TXRAM_28r_ENUM,
    BCM56260_B0_MSPI_TXRAM_29r_ENUM,
    BCM56260_B0_MSPI_TXRAM_30r_ENUM,
    BCM56260_B0_MSPI_TXRAM_31r_ENUM,
    BCM56260_B0_MTRI_IFGr_ENUM,
    BCM56260_B0_MULTIPASS_LOOPBACK_BITMAPm_ENUM,
    BCM56260_B0_MXQ_R1023r_ENUM,
    BCM56260_B0_MXQ_R127r_ENUM,
    BCM56260_B0_MXQ_R1518r_ENUM,
    BCM56260_B0_MXQ_R16383r_ENUM,
    BCM56260_B0_MXQ_R2047r_ENUM,
    BCM56260_B0_MXQ_R255r_ENUM,
    BCM56260_B0_MXQ_R4095r_ENUM,
    BCM56260_B0_MXQ_R511r_ENUM,
    BCM56260_B0_MXQ_R64r_ENUM,
    BCM56260_B0_MXQ_R9216r_ENUM,
    BCM56260_B0_MXQ_RALNr_ENUM,
    BCM56260_B0_MXQ_RBCAr_ENUM,
    BCM56260_B0_MXQ_RBYTr_ENUM,
    BCM56260_B0_MXQ_RDVLNr_ENUM,
    BCM56260_B0_MXQ_RERPKTr_ENUM,
    BCM56260_B0_MXQ_RFCRr_ENUM,
    BCM56260_B0_MXQ_RFCSr_ENUM,
    BCM56260_B0_MXQ_RFLRr_ENUM,
    BCM56260_B0_MXQ_RFRGr_ENUM,
    BCM56260_B0_MXQ_RJBRr_ENUM,
    BCM56260_B0_MXQ_RMCAr_ENUM,
    BCM56260_B0_MXQ_RMCRCr_ENUM,
    BCM56260_B0_MXQ_RMGVr_ENUM,
    BCM56260_B0_MXQ_RMTUEr_ENUM,
    BCM56260_B0_MXQ_ROVRr_ENUM,
    BCM56260_B0_MXQ_RPFCr_ENUM,
    BCM56260_B0_MXQ_RPFC0r_ENUM,
    BCM56260_B0_MXQ_RPFC1r_ENUM,
    BCM56260_B0_MXQ_RPFC2r_ENUM,
    BCM56260_B0_MXQ_RPFC3r_ENUM,
    BCM56260_B0_MXQ_RPFC4r_ENUM,
    BCM56260_B0_MXQ_RPFC5r_ENUM,
    BCM56260_B0_MXQ_RPFC6r_ENUM,
    BCM56260_B0_MXQ_RPFC7r_ENUM,
    BCM56260_B0_MXQ_RPFCOFFr_ENUM,
    BCM56260_B0_MXQ_RPFCOFF0r_ENUM,
    BCM56260_B0_MXQ_RPFCOFF1r_ENUM,
    BCM56260_B0_MXQ_RPFCOFF2r_ENUM,
    BCM56260_B0_MXQ_RPFCOFF3r_ENUM,
    BCM56260_B0_MXQ_RPFCOFF4r_ENUM,
    BCM56260_B0_MXQ_RPFCOFF5r_ENUM,
    BCM56260_B0_MXQ_RPFCOFF6r_ENUM,
    BCM56260_B0_MXQ_RPFCOFF7r_ENUM,
    BCM56260_B0_MXQ_RPKTr_ENUM,
    BCM56260_B0_MXQ_RPOKr_ENUM,
    BCM56260_B0_MXQ_RPRMr_ENUM,
    BCM56260_B0_MXQ_RRBYTr_ENUM,
    BCM56260_B0_MXQ_RRPKTr_ENUM,
    BCM56260_B0_MXQ_RTRFUr_ENUM,
    BCM56260_B0_MXQ_RUCAr_ENUM,
    BCM56260_B0_MXQ_RUNDr_ENUM,
    BCM56260_B0_MXQ_RVLNr_ENUM,
    BCM56260_B0_MXQ_RXCFr_ENUM,
    BCM56260_B0_MXQ_RXPFr_ENUM,
    BCM56260_B0_MXQ_RXPPr_ENUM,
    BCM56260_B0_MXQ_RXUDAr_ENUM,
    BCM56260_B0_MXQ_RXUOr_ENUM,
    BCM56260_B0_MXQ_RXWSAr_ENUM,
    BCM56260_B0_MXQ_RX_EEE_LPI_DURATION_COUNTERr_ENUM,
    BCM56260_B0_MXQ_RX_EEE_LPI_EVENT_COUNTERr_ENUM,
    BCM56260_B0_MXQ_RX_LLFC_CRC_COUNTERr_ENUM,
    BCM56260_B0_MXQ_RX_LLFC_LOG_COUNTERr_ENUM,
    BCM56260_B0_MXQ_RX_LLFC_PHY_COUNTERr_ENUM,
    BCM56260_B0_MXQ_T1023r_ENUM,
    BCM56260_B0_MXQ_T127r_ENUM,
    BCM56260_B0_MXQ_T1518r_ENUM,
    BCM56260_B0_MXQ_T16383r_ENUM,
    BCM56260_B0_MXQ_T2047r_ENUM,
    BCM56260_B0_MXQ_T255r_ENUM,
    BCM56260_B0_MXQ_T4095r_ENUM,
    BCM56260_B0_MXQ_T511r_ENUM,
    BCM56260_B0_MXQ_T64r_ENUM,
    BCM56260_B0_MXQ_T9216r_ENUM,
    BCM56260_B0_MXQ_TBCAr_ENUM,
    BCM56260_B0_MXQ_TBYTr_ENUM,
    BCM56260_B0_MXQ_TDFRr_ENUM,
    BCM56260_B0_MXQ_TDVLNr_ENUM,
    BCM56260_B0_MXQ_TEDFr_ENUM,
    BCM56260_B0_MXQ_TERRr_ENUM,
    BCM56260_B0_MXQ_TFCSr_ENUM,
    BCM56260_B0_MXQ_TFRGr_ENUM,
    BCM56260_B0_MXQ_TJBRr_ENUM,
    BCM56260_B0_MXQ_TLCLr_ENUM,
    BCM56260_B0_MXQ_TMCAr_ENUM,
    BCM56260_B0_MXQ_TMCLr_ENUM,
    BCM56260_B0_MXQ_TMGVr_ENUM,
    BCM56260_B0_MXQ_TNCLr_ENUM,
    BCM56260_B0_MXQ_TOVRr_ENUM,
    BCM56260_B0_MXQ_TPFCr_ENUM,
    BCM56260_B0_MXQ_TPFC0r_ENUM,
    BCM56260_B0_MXQ_TPFC1r_ENUM,
    BCM56260_B0_MXQ_TPFC2r_ENUM,
    BCM56260_B0_MXQ_TPFC3r_ENUM,
    BCM56260_B0_MXQ_TPFC4r_ENUM,
    BCM56260_B0_MXQ_TPFC5r_ENUM,
    BCM56260_B0_MXQ_TPFC6r_ENUM,
    BCM56260_B0_MXQ_TPFC7r_ENUM,
    BCM56260_B0_MXQ_TPKTr_ENUM,
    BCM56260_B0_MXQ_TPOKr_ENUM,
    BCM56260_B0_MXQ_TRPKTr_ENUM,
    BCM56260_B0_MXQ_TSCLr_ENUM,
    BCM56260_B0_MXQ_TUCAr_ENUM,
    BCM56260_B0_MXQ_TUFLr_ENUM,
    BCM56260_B0_MXQ_TVLNr_ENUM,
    BCM56260_B0_MXQ_TXCFr_ENUM,
    BCM56260_B0_MXQ_TXCLr_ENUM,
    BCM56260_B0_MXQ_TXPFr_ENUM,
    BCM56260_B0_MXQ_TXPPr_ENUM,
    BCM56260_B0_MXQ_TX_EEE_LPI_DURATION_COUNTERr_ENUM,
    BCM56260_B0_MXQ_TX_EEE_LPI_EVENT_COUNTERr_ENUM,
    BCM56260_B0_MXQ_TX_LLFC_LOG_COUNTERr_ENUM,
    BCM56260_B0_MY_STATION_CAM_BIST_CONFIGr_ENUM,
    BCM56260_B0_MY_STATION_CAM_BIST_CONTROLr_ENUM,
    BCM56260_B0_MY_STATION_CAM_BIST_DBG_DATAr_ENUM,
    BCM56260_B0_MY_STATION_CAM_BIST_STATUSr_ENUM,
    BCM56260_B0_MY_STATION_DATA_PARITY_CONTROLr_ENUM,
    BCM56260_B0_MY_STATION_TCAMm_ENUM,
    BCM56260_B0_MY_STATION_TCAM_DATA_ONLYm_ENUM,
    BCM56260_B0_MY_STATION_TCAM_ENTRY_ONLYm_ENUM,
    BCM56260_B0_NHI_GROUP_TC_PROFILEm_ENUM,
    BCM56260_B0_NHI_GROUP_TC_PROFILE_PARITY_CONTROLr_ENUM,
    BCM56260_B0_NIV_ERROR_DROP_PARITY_CONTROLr_ENUM,
    BCM56260_B0_NIV_ETHERTYPEr_ENUM,
    BCM56260_B0_NIV_FORWARDING_DROP_PARITY_CONTROLr_ENUM,
    BCM56260_B0_NIV_VLAN_TAGGED_PARITY_CONTROLr_ENUM,
    BCM56260_B0_NONUCAST_TRUNK_BLOCK_MASKm_ENUM,
    BCM56260_B0_NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROLr_ENUM,
    BCM56260_B0_NTP_TIME_CONTROLr_ENUM,
    BCM56260_B0_NTP_TIME_FRAC_SEC_LOWERr_ENUM,
    BCM56260_B0_NTP_TIME_FRAC_SEC_UPPERr_ENUM,
    BCM56260_B0_NTP_TIME_FREQ_CONTROLr_ENUM,
    BCM56260_B0_NTP_TIME_LEAP_SEC_CONTROLr_ENUM,
    BCM56260_B0_NTP_TIME_SECr_ENUM,
    BCM56260_B0_NTSW_AVS_PVTMON_TMON_RESULTr_ENUM,
    BCM56260_B0_NTSW_AVS_STATUSr_ENUM,
    BCM56260_B0_OAMP_ARBITER_CONTROLr_ENUM,
    BCM56260_B0_OAMP_ARBITER_WEIGHTr_ENUM,
    BCM56260_B0_OAMP_ECC_1B_ERR_CNTr_ENUM,
    BCM56260_B0_OAMP_ECC_2B_ERR_CNTr_ENUM,
    BCM56260_B0_OAMP_ECC_B_ERR_CNTr_ENUM,
    BCM56260_B0_OAMP_ECC_ERR_1B_INITIATEr_ENUM,
    BCM56260_B0_OAMP_ECC_ERR_1B_MONITOR_MEM_MASKr_ENUM,
    BCM56260_B0_OAMP_ECC_ERR_2B_INITIATEr_ENUM,
    BCM56260_B0_OAMP_ECC_ERR_2B_MONITOR_MEM_MASKr_ENUM,
    BCM56260_B0_OAMP_ECC_ERR_B_INITIATEr_ENUM,
    BCM56260_B0_OAMP_ECC_ERR_B_MONITOR_MEM_MASKr_ENUM,
    BCM56260_B0_OAMP_ECC_INTERRUPT_REGISTERr_ENUM,
    BCM56260_B0_OAMP_ECC_INTERRUPT_REGISTER_MASKr_ENUM,
    BCM56260_B0_OAMP_ECC_INTERRUPT_REGISTER_TESTr_ENUM,
    BCM56260_B0_OAMP_ENABLEr_ENUM,
    BCM56260_B0_OAMP_ENABLE_DYNAMIC_MEMORY_ACCESSr_ENUM,
    BCM56260_B0_OAMP_ERROR_INITIATION_DATAr_ENUM,
    BCM56260_B0_OAMP_FLOW_STAT_10_SEC_ENTRY_1m_ENUM,
    BCM56260_B0_OAMP_FLOW_STAT_10_SEC_ENTRY_2m_ENUM,
    BCM56260_B0_OAMP_FLOW_STAT_10_SEC_ENTRY_3m_ENUM,
    BCM56260_B0_OAMP_FLOW_STAT_1_SEC_ENTRY_1m_ENUM,
    BCM56260_B0_OAMP_FLOW_STAT_1_SEC_ENTRY_2m_ENUM,
    BCM56260_B0_OAMP_FLOW_STAT_1_SEC_ENTRY_3m_ENUM,
    BCM56260_B0_OAMP_FLOW_STAT_ACCUM_ENTRY_1m_ENUM,
    BCM56260_B0_OAMP_FLOW_STAT_ACCUM_ENTRY_2m_ENUM,
    BCM56260_B0_OAMP_FLOW_STAT_ACCUM_ENTRY_3m_ENUM,
    BCM56260_B0_OAMP_FLOW_STAT_ACCUM_ENTRY_4m_ENUM,
    BCM56260_B0_OAMP_GLOBAL_MEM_OPTIONSr_ENUM,
    BCM56260_B0_OAMP_GLOBAL_SYS_HEADER_CFGr_ENUM,
    BCM56260_B0_OAMP_GTIMER_CONFIGURATIONr_ENUM,
    BCM56260_B0_OAMP_GTIMER_TRIGGERr_ENUM,
    BCM56260_B0_OAMP_INDIRECT_COMMANDr_ENUM,
    BCM56260_B0_OAMP_INDIRECT_COMMAND_ADDRESSr_ENUM,
    BCM56260_B0_OAMP_INDIRECT_COMMAND_DATA_INCREMENTr_ENUM,
    BCM56260_B0_OAMP_INDIRECT_COMMAND_RD_DATAr_ENUM,
    BCM56260_B0_OAMP_INDIRECT_COMMAND_WIDE_MEMr_ENUM,
    BCM56260_B0_OAMP_INDIRECT_COMMAND_WR_DATAr_ENUM,
    BCM56260_B0_OAMP_INDIRECT_FORCE_BUBBLEr_ENUM,
    BCM56260_B0_OAMP_INDIRECT_WR_MASKr_ENUM,
    BCM56260_B0_OAMP_INTERRUPT_MASK_REGISTERr_ENUM,
    BCM56260_B0_OAMP_INTERRUPT_REGISTERr_ENUM,
    BCM56260_B0_OAMP_INTERRUPT_REGISTER_TESTr_ENUM,
    BCM56260_B0_OAMP_MODE_REGISTERr_ENUM,
    BCM56260_B0_OAMP_OAMP_RAM_CTRL_0r_ENUM,
    BCM56260_B0_OAMP_OAMP_RAM_CTRL_1r_ENUM,
    BCM56260_B0_OAMP_OAMP_RAM_CTRL_2r_ENUM,
    BCM56260_B0_OAMP_PE_0_PROG_TCAMm_ENUM,
    BCM56260_B0_OAMP_PE_1_PROG_TCAMm_ENUM,
    BCM56260_B0_OAMP_PE_CONSTr_ENUM,
    BCM56260_B0_OAMP_PE_FEM_CFG_1r_ENUM,
    BCM56260_B0_OAMP_PE_FEM_CFG_2r_ENUM,
    BCM56260_B0_OAMP_PE_GEN_MEMm_ENUM,
    BCM56260_B0_OAMP_PE_INSTr_ENUM,
    BCM56260_B0_OAMP_PE_PROGRAMm_ENUM,
    BCM56260_B0_OAMP_PE_PTRr_ENUM,
    BCM56260_B0_OAMP_PE_STATUSr_ENUM,
    BCM56260_B0_OAMP_REG_0085r_ENUM,
    BCM56260_B0_OAMP_REG_0086r_ENUM,
    BCM56260_B0_OAMP_REG_0087r_ENUM,
    BCM56260_B0_OAMP_REG_0090r_ENUM,
    BCM56260_B0_OAMP_REG_0091r_ENUM,
    BCM56260_B0_OAMP_REG_0092r_ENUM,
    BCM56260_B0_OAMP_REG_0093r_ENUM,
    BCM56260_B0_OAMP_REG_00ADr_ENUM,
    BCM56260_B0_OAMP_REG_00AEr_ENUM,
    BCM56260_B0_OAMP_REG_011Br_ENUM,
    BCM56260_B0_OAMP_REG_011Cr_ENUM,
    BCM56260_B0_OAMP_RX_OAM_ID_TCAMm_ENUM,
    BCM56260_B0_OAMP_RX_STATS_DATAr_ENUM,
    BCM56260_B0_OAMP_RX_STATS_DATA_0r_ENUM,
    BCM56260_B0_OAMP_RX_STATS_DATA_1r_ENUM,
    BCM56260_B0_OAMP_RX_STATS_DATA_2r_ENUM,
    BCM56260_B0_OAMP_RX_STATS_DATA_3r_ENUM,
    BCM56260_B0_OAMP_RX_STATS_DATA_4r_ENUM,
    BCM56260_B0_OAMP_SAT_EVC_RATE_CONTROLr_ENUM,
    BCM56260_B0_OAMP_SAT_GEN_CONFIGr_ENUM,
    BCM56260_B0_OAMP_SAT_GEN_RATE_CONTROLr_ENUM,
    BCM56260_B0_OAMP_SAT_RX_CONFIGr_ENUM,
    BCM56260_B0_OAMP_SAT_RX_FLOW_IDm_ENUM,
    BCM56260_B0_OAMP_SAT_RX_FLOW_PARAMSm_ENUM,
    BCM56260_B0_OAMP_SAT_RX_FLOW_STATSm_ENUM,
    BCM56260_B0_OAMP_SAT_RX_STATr_ENUM,
    BCM56260_B0_OAMP_SAT_TXm_ENUM,
    BCM56260_B0_OAMP_SAT_TX_EVC_PARAMS_ENTRY_1m_ENUM,
    BCM56260_B0_OAMP_SAT_TX_EVC_PARAMS_ENTRY_2m_ENUM,
    BCM56260_B0_OAMP_SAT_TX_GEN_PARAMSm_ENUM,
    BCM56260_B0_OAMP_STATUS_2_REGr_ENUM,
    BCM56260_B0_OAMP_STAT_INTERRUPT_MESSAGEr_ENUM,
    BCM56260_B0_OAMP_TIMER_CONFIGr_ENUM,
    BCM56260_B0_OAM_CCM_COUNT_64r_ENUM,
    BCM56260_B0_OAM_CONTROLr_ENUM,
    BCM56260_B0_OAM_COPYTO_CPU_CONTROLr_ENUM,
    BCM56260_B0_OAM_COPYTO_CPU_CONTROL_FP_MEPSr_ENUM,
    BCM56260_B0_OAM_CURRENT_TIMEr_ENUM,
    BCM56260_B0_OAM_C_INTERFACE_DROP_CONTROL_64r_ENUM,
    BCM56260_B0_OAM_DGLP_PROFILEm_ENUM,
    BCM56260_B0_OAM_DROP_CONTROLr_ENUM,
    BCM56260_B0_OAM_ERROR_CONTROLr_ENUM,
    BCM56260_B0_OAM_ERROR_CONTROL_FP_MEPSr_ENUM,
    BCM56260_B0_OAM_FLEXIBLE_DOMAIN_CONTROLm_ENUM,
    BCM56260_B0_OAM_FLEXIBLE_DOMAIN_CONTROL_PARITY_CONTROLr_ENUM,
    BCM56260_B0_OAM_INTF_PROC_SELECT_CONTROL_64r_ENUM,
    BCM56260_B0_OAM_KEY_SELECT_CONTROL_64r_ENUM,
    BCM56260_B0_OAM_LM_CPU_DATA_CONTROLr_ENUM,
    BCM56260_B0_OAM_LPR_TM_CONTROL_0r_ENUM,
    BCM56260_B0_OAM_LSP_INTERFACE_DROP_CONTROL_64r_ENUM,
    BCM56260_B0_OAM_OPCODE_CONTROL_PROFILEm_ENUM,
    BCM56260_B0_OAM_OPCODE_CONTROL_PROFILE_PARITY_CONTROLr_ENUM,
    BCM56260_B0_OAM_OPCODE_GROUPm_ENUM,
    BCM56260_B0_OAM_OPCODE_GROUP_PARITY_CONTROLr_ENUM,
    BCM56260_B0_OAM_PORT_INTERFACE_DROP_CONTROL_64r_ENUM,
    BCM56260_B0_OAM_PW_INTERFACE_DROP_CONTROL_64r_ENUM,
    BCM56260_B0_OAM_SECTION_INTERFACE_DROP_CONTROL_64r_ENUM,
    BCM56260_B0_OAM_S_C_INTERFACE_DROP_CONTROL_64r_ENUM,
    BCM56260_B0_OAM_S_INTERFACE_DROP_CONTROL_64r_ENUM,
    BCM56260_B0_OAM_S_INTERFACE_PASSIVE_PROCESSING_CONTROLr_ENUM,
    BCM56260_B0_OAM_TIMER_CONTROLr_ENUM,
    BCM56260_B0_OAM_TX_CONTROLr_ENUM,
    BCM56260_B0_OAM_VP_INTERFACE_DROP_CONTROL_64r_ENUM,
    BCM56260_B0_OOBFC_CHANNEL_BASE_64r_ENUM,
    BCM56260_B0_OOBFC_CHIF_CFGr_ENUM,
    BCM56260_B0_OOBFC_ENG_PORT_EN_29r_ENUM,
    BCM56260_B0_OOBFC_GCSr_ENUM,
    BCM56260_B0_OOBFC_ING_PORT_EN_29r_ENUM,
    BCM56260_B0_OOBFC_MSG_CRC_CNTr_ENUM,
    BCM56260_B0_OOBFC_MSG_REGr_ENUM,
    BCM56260_B0_OOBFC_MSG_REG0r_ENUM,
    BCM56260_B0_OOBFC_MSG_REG1r_ENUM,
    BCM56260_B0_OOBFC_MSG_RX_TOT_CNTr_ENUM,
    BCM56260_B0_OOBFC_MSG_TX_CNTr_ENUM,
    BCM56260_B0_OOBFC_STSr_ENUM,
    BCM56260_B0_OOBFC_TX_IDLEr_ENUM,
    BCM56260_B0_OOBIF_DEBUGr_ENUM,
    BCM56260_B0_OP_BUFFER_LIMIT_RED_CELLE_POOLr_ENUM,
    BCM56260_B0_OP_BUFFER_LIMIT_RED_CELLE_POOL0r_ENUM,
    BCM56260_B0_OP_BUFFER_LIMIT_RED_CELLE_POOL1r_ENUM,
    BCM56260_B0_OP_BUFFER_LIMIT_RED_CELLIr_ENUM,
    BCM56260_B0_OP_BUFFER_LIMIT_RED_QENTRYr_ENUM,
    BCM56260_B0_OP_BUFFER_LIMIT_RED_THDOEMAr_ENUM,
    BCM56260_B0_OP_BUFFER_LIMIT_RED_THDORDEQr_ENUM,
    BCM56260_B0_OP_BUFFER_LIMIT_RED_THDORQEQr_ENUM,
    BCM56260_B0_OP_BUFFER_LIMIT_RESUME_RED_CELLE_POOLr_ENUM,
    BCM56260_B0_OP_BUFFER_LIMIT_RESUME_RED_CELLE_POOL0r_ENUM,
    BCM56260_B0_OP_BUFFER_LIMIT_RESUME_RED_CELLE_POOL1r_ENUM,
    BCM56260_B0_OP_BUFFER_LIMIT_RESUME_RED_CELLIr_ENUM,
    BCM56260_B0_OP_BUFFER_LIMIT_RESUME_RED_QENTRYr_ENUM,
    BCM56260_B0_OP_BUFFER_LIMIT_RESUME_RED_THDOEMAr_ENUM,
    BCM56260_B0_OP_BUFFER_LIMIT_RESUME_RED_THDORDEQr_ENUM,
    BCM56260_B0_OP_BUFFER_LIMIT_RESUME_RED_THDORQEQr_ENUM,
    BCM56260_B0_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLE_POOLr_ENUM,
    BCM56260_B0_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLE_POOL0r_ENUM,
    BCM56260_B0_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLE_POOL1r_ENUM,
    BCM56260_B0_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLIr_ENUM,
    BCM56260_B0_OP_BUFFER_LIMIT_RESUME_YELLOW_QENTRYr_ENUM,
    BCM56260_B0_OP_BUFFER_LIMIT_RESUME_YELLOW_THDOEMAr_ENUM,
    BCM56260_B0_OP_BUFFER_LIMIT_RESUME_YELLOW_THDORDEQr_ENUM,
    BCM56260_B0_OP_BUFFER_LIMIT_RESUME_YELLOW_THDORQEQr_ENUM,
    BCM56260_B0_OP_BUFFER_LIMIT_YELLOW_CELLE_POOLr_ENUM,
    BCM56260_B0_OP_BUFFER_LIMIT_YELLOW_CELLE_POOL0r_ENUM,
    BCM56260_B0_OP_BUFFER_LIMIT_YELLOW_CELLE_POOL1r_ENUM,
    BCM56260_B0_OP_BUFFER_LIMIT_YELLOW_CELLIr_ENUM,
    BCM56260_B0_OP_BUFFER_LIMIT_YELLOW_QENTRYr_ENUM,
    BCM56260_B0_OP_BUFFER_LIMIT_YELLOW_THDOEMAr_ENUM,
    BCM56260_B0_OP_BUFFER_LIMIT_YELLOW_THDORDEQr_ENUM,
    BCM56260_B0_OP_BUFFER_LIMIT_YELLOW_THDORQEQr_ENUM,
    BCM56260_B0_OP_BUFFER_SHARED_COUNT_CELLE_POOLr_ENUM,
    BCM56260_B0_OP_BUFFER_SHARED_COUNT_CELLE_POOL0r_ENUM,
    BCM56260_B0_OP_BUFFER_SHARED_COUNT_CELLE_POOL1r_ENUM,
    BCM56260_B0_OP_BUFFER_SHARED_COUNT_CELLIr_ENUM,
    BCM56260_B0_OP_BUFFER_SHARED_COUNT_QENTRYr_ENUM,
    BCM56260_B0_OP_BUFFER_SHARED_COUNT_THDOEMAr_ENUM,
    BCM56260_B0_OP_BUFFER_SHARED_COUNT_THDORDEQr_ENUM,
    BCM56260_B0_OP_BUFFER_SHARED_COUNT_THDORQEQr_ENUM,
    BCM56260_B0_OP_BUFFER_SHARED_LIMIT_CELLE_POOLr_ENUM,
    BCM56260_B0_OP_BUFFER_SHARED_LIMIT_CELLE_POOL0r_ENUM,
    BCM56260_B0_OP_BUFFER_SHARED_LIMIT_CELLE_POOL1r_ENUM,
    BCM56260_B0_OP_BUFFER_SHARED_LIMIT_CELLIr_ENUM,
    BCM56260_B0_OP_BUFFER_SHARED_LIMIT_QENTRYr_ENUM,
    BCM56260_B0_OP_BUFFER_SHARED_LIMIT_RESUME_CELLE_POOLr_ENUM,
    BCM56260_B0_OP_BUFFER_SHARED_LIMIT_RESUME_CELLE_POOL0r_ENUM,
    BCM56260_B0_OP_BUFFER_SHARED_LIMIT_RESUME_CELLE_POOL1r_ENUM,
    BCM56260_B0_OP_BUFFER_SHARED_LIMIT_RESUME_CELLIr_ENUM,
    BCM56260_B0_OP_BUFFER_SHARED_LIMIT_RESUME_QENTRYr_ENUM,
    BCM56260_B0_OP_BUFFER_SHARED_LIMIT_RESUME_THDOEMAr_ENUM,
    BCM56260_B0_OP_BUFFER_SHARED_LIMIT_RESUME_THDORDEQr_ENUM,
    BCM56260_B0_OP_BUFFER_SHARED_LIMIT_RESUME_THDORQEQr_ENUM,
    BCM56260_B0_OP_BUFFER_SHARED_LIMIT_THDOEMAr_ENUM,
    BCM56260_B0_OP_BUFFER_SHARED_LIMIT_THDORDEQr_ENUM,
    BCM56260_B0_OP_BUFFER_SHARED_LIMIT_THDORQEQr_ENUM,
    BCM56260_B0_OP_E2ECC_PORT_CONFIGr_ENUM,
    BCM56260_B0_OP_QUEUE_CONFIG1_THDOEMAr_ENUM,
    BCM56260_B0_OP_QUEUE_CONFIG1_THDORDEEr_ENUM,
    BCM56260_B0_OP_QUEUE_CONFIG1_THDORDEIr_ENUM,
    BCM56260_B0_OP_QUEUE_CONFIG1_THDORDEQr_ENUM,
    BCM56260_B0_OP_QUEUE_CONFIG1_THDORQEEr_ENUM,
    BCM56260_B0_OP_QUEUE_CONFIG1_THDORQEIr_ENUM,
    BCM56260_B0_OP_QUEUE_CONFIG1_THDORQEQr_ENUM,
    BCM56260_B0_OP_QUEUE_CONFIG_THDOEMAr_ENUM,
    BCM56260_B0_OP_QUEUE_CONFIG_THDORDEEr_ENUM,
    BCM56260_B0_OP_QUEUE_CONFIG_THDORDEIr_ENUM,
    BCM56260_B0_OP_QUEUE_CONFIG_THDORDEQr_ENUM,
    BCM56260_B0_OP_QUEUE_CONFIG_THDORQEEr_ENUM,
    BCM56260_B0_OP_QUEUE_CONFIG_THDORQEIr_ENUM,
    BCM56260_B0_OP_QUEUE_CONFIG_THDORQEQr_ENUM,
    BCM56260_B0_OP_QUEUE_LIMIT_RED_THDOEMAr_ENUM,
    BCM56260_B0_OP_QUEUE_LIMIT_RED_THDORDEEr_ENUM,
    BCM56260_B0_OP_QUEUE_LIMIT_RED_THDORDEIr_ENUM,
    BCM56260_B0_OP_QUEUE_LIMIT_RED_THDORDEQr_ENUM,
    BCM56260_B0_OP_QUEUE_LIMIT_RED_THDORQEEr_ENUM,
    BCM56260_B0_OP_QUEUE_LIMIT_RED_THDORQEIr_ENUM,
    BCM56260_B0_OP_QUEUE_LIMIT_RED_THDORQEQr_ENUM,
    BCM56260_B0_OP_QUEUE_LIMIT_YELLOW_THDOEMAr_ENUM,
    BCM56260_B0_OP_QUEUE_LIMIT_YELLOW_THDORDEEr_ENUM,
    BCM56260_B0_OP_QUEUE_LIMIT_YELLOW_THDORDEIr_ENUM,
    BCM56260_B0_OP_QUEUE_LIMIT_YELLOW_THDORDEQr_ENUM,
    BCM56260_B0_OP_QUEUE_LIMIT_YELLOW_THDORQEEr_ENUM,
    BCM56260_B0_OP_QUEUE_LIMIT_YELLOW_THDORQEIr_ENUM,
    BCM56260_B0_OP_QUEUE_LIMIT_YELLOW_THDORQEQr_ENUM,
    BCM56260_B0_OP_QUEUE_MIN_COUNT_THDOEMAr_ENUM,
    BCM56260_B0_OP_QUEUE_MIN_COUNT_THDORDEEr_ENUM,
    BCM56260_B0_OP_QUEUE_MIN_COUNT_THDORDEIr_ENUM,
    BCM56260_B0_OP_QUEUE_MIN_COUNT_THDORDEQr_ENUM,
    BCM56260_B0_OP_QUEUE_MIN_COUNT_THDORQEEr_ENUM,
    BCM56260_B0_OP_QUEUE_MIN_COUNT_THDORQEIr_ENUM,
    BCM56260_B0_OP_QUEUE_MIN_COUNT_THDORQEQr_ENUM,
    BCM56260_B0_OP_QUEUE_RESET_OFFSET_RED_THDOEMAr_ENUM,
    BCM56260_B0_OP_QUEUE_RESET_OFFSET_RED_THDORDEEr_ENUM,
    BCM56260_B0_OP_QUEUE_RESET_OFFSET_RED_THDORDEIr_ENUM,
    BCM56260_B0_OP_QUEUE_RESET_OFFSET_RED_THDORDEQr_ENUM,
    BCM56260_B0_OP_QUEUE_RESET_OFFSET_RED_THDORQEEr_ENUM,
    BCM56260_B0_OP_QUEUE_RESET_OFFSET_RED_THDORQEIr_ENUM,
    BCM56260_B0_OP_QUEUE_RESET_OFFSET_RED_THDORQEQr_ENUM,
    BCM56260_B0_OP_QUEUE_RESET_OFFSET_THDOEMAr_ENUM,
    BCM56260_B0_OP_QUEUE_RESET_OFFSET_THDORDEEr_ENUM,
    BCM56260_B0_OP_QUEUE_RESET_OFFSET_THDORDEIr_ENUM,
    BCM56260_B0_OP_QUEUE_RESET_OFFSET_THDORDEQr_ENUM,
    BCM56260_B0_OP_QUEUE_RESET_OFFSET_THDORQEEr_ENUM,
    BCM56260_B0_OP_QUEUE_RESET_OFFSET_THDORQEIr_ENUM,
    BCM56260_B0_OP_QUEUE_RESET_OFFSET_THDORQEQr_ENUM,
    BCM56260_B0_OP_QUEUE_RESET_OFFSET_YELLOW_THDOEMAr_ENUM,
    BCM56260_B0_OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEEr_ENUM,
    BCM56260_B0_OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEIr_ENUM,
    BCM56260_B0_OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEQr_ENUM,
    BCM56260_B0_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEEr_ENUM,
    BCM56260_B0_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEIr_ENUM,
    BCM56260_B0_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEQr_ENUM,
    BCM56260_B0_OP_QUEUE_RESET_VALUE_THDOEMAr_ENUM,
    BCM56260_B0_OP_QUEUE_RESET_VALUE_THDORDEEr_ENUM,
    BCM56260_B0_OP_QUEUE_RESET_VALUE_THDORDEIr_ENUM,
    BCM56260_B0_OP_QUEUE_RESET_VALUE_THDORDEQr_ENUM,
    BCM56260_B0_OP_QUEUE_RESET_VALUE_THDORQEEr_ENUM,
    BCM56260_B0_OP_QUEUE_RESET_VALUE_THDORQEIr_ENUM,
    BCM56260_B0_OP_QUEUE_RESET_VALUE_THDORQEQr_ENUM,
    BCM56260_B0_OP_QUEUE_SHARED_COUNT_THDOEMAr_ENUM,
    BCM56260_B0_OP_QUEUE_SHARED_COUNT_THDORDEEr_ENUM,
    BCM56260_B0_OP_QUEUE_SHARED_COUNT_THDORDEIr_ENUM,
    BCM56260_B0_OP_QUEUE_SHARED_COUNT_THDORDEQr_ENUM,
    BCM56260_B0_OP_QUEUE_SHARED_COUNT_THDORQEEr_ENUM,
    BCM56260_B0_OP_QUEUE_SHARED_COUNT_THDORQEIr_ENUM,
    BCM56260_B0_OP_QUEUE_SHARED_COUNT_THDORQEQr_ENUM,
    BCM56260_B0_OP_QUEUE_TOTAL_COUNT_THDOEMAr_ENUM,
    BCM56260_B0_OP_QUEUE_TOTAL_COUNT_THDORDEEr_ENUM,
    BCM56260_B0_OP_QUEUE_TOTAL_COUNT_THDORDEIr_ENUM,
    BCM56260_B0_OP_QUEUE_TOTAL_COUNT_THDORDEQr_ENUM,
    BCM56260_B0_OP_QUEUE_TOTAL_COUNT_THDORQEEr_ENUM,
    BCM56260_B0_OP_QUEUE_TOTAL_COUNT_THDORQEIr_ENUM,
    BCM56260_B0_OP_QUEUE_TOTAL_COUNT_THDORQEQr_ENUM,
    BCM56260_B0_OP_THR_CONFIGr_ENUM,
    BCM56260_B0_OUTER_TPIDr_ENUM,
    BCM56260_B0_OUTER_TPID_0r_ENUM,
    BCM56260_B0_OUTER_TPID_1r_ENUM,
    BCM56260_B0_OUTER_TPID_2r_ENUM,
    BCM56260_B0_OUTER_TPID_3r_ENUM,
    BCM56260_B0_PARITY_ERROR_INTR_MASKr_ENUM,
    BCM56260_B0_PARITY_ERROR_STATUS_0r_ENUM,
    BCM56260_B0_PARS_RAM_DBGCTRLr_ENUM,
    BCM56260_B0_PARS_RAM_DBGCTRL_1r_ENUM,
    BCM56260_B0_PARS_RAM_DBGCTRL_2r_ENUM,
    BCM56260_B0_PCIE_RST_CONTROLr_ENUM,
    BCM56260_B0_PE_ETHERTYPEr_ENUM,
    BCM56260_B0_PHB2_COS_MAPm_ENUM,
    BCM56260_B0_PHB2_COS_MAP_PARITY_CONTROLr_ENUM,
    BCM56260_B0_PHYSICAL_PORT_BASE_QUEUEm_ENUM,
    BCM56260_B0_PKTEXTAGINGLIMIT0r_ENUM,
    BCM56260_B0_PKTEXTAGINGLIMIT1r_ENUM,
    BCM56260_B0_PKTEXTAGINGTIMERr_ENUM,
    BCM56260_B0_PKTINTAGINGLIMIT0r_ENUM,
    BCM56260_B0_PKTINTAGINGLIMIT1r_ENUM,
    BCM56260_B0_PKTINTAGINGTIMERr_ENUM,
    BCM56260_B0_POOL_DROP_STATEr_ENUM,
    BCM56260_B0_PORT_BRIDGE_BMAPm_ENUM,
    BCM56260_B0_PORT_BRIDGE_MIRROR_BMAPm_ENUM,
    BCM56260_B0_PORT_CBL_TABLEm_ENUM,
    BCM56260_B0_PORT_CBL_TABLE_MODBASEm_ENUM,
    BCM56260_B0_PORT_CBL_TABLE_MODBASE_PARITY_CONTROLr_ENUM,
    BCM56260_B0_PORT_CBL_TABLE_PARITY_CONTROLr_ENUM,
    BCM56260_B0_PORT_COS_MAPm_ENUM,
    BCM56260_B0_PORT_COUNT_CELLr_ENUM,
    BCM56260_B0_PORT_FC_STATUSr_ENUM,
    BCM56260_B0_PORT_LIMIT_STATESr_ENUM,
    BCM56260_B0_PORT_MAX_PKT_SIZEr_ENUM,
    BCM56260_B0_PORT_OR_TRUNK_MAC_COUNTm_ENUM,
    BCM56260_B0_PORT_OR_TRUNK_MAC_LIMITm_ENUM,
    BCM56260_B0_PORT_OVQ_PAUSE_ENABLE_64r_ENUM,
    BCM56260_B0_PORT_PAUSE_ENABLE_64r_ENUM,
    BCM56260_B0_PORT_PFC_CFG0r_ENUM,
    BCM56260_B0_PORT_PG_SPIDr_ENUM,
    BCM56260_B0_PORT_PRI_XON_ENABLEr_ENUM,
    BCM56260_B0_PORT_PROFILE_MAPr_ENUM,
    BCM56260_B0_PORT_SHARED_COUNT_CELLr_ENUM,
    BCM56260_B0_PORT_TABm_ENUM,
    BCM56260_B0_PORT_TABLE_ECC_CONTROLr_ENUM,
    BCM56260_B0_PP_PORT_GPP_TRANSLATION_1m_ENUM,
    BCM56260_B0_PP_PORT_GPP_TRANSLATION_2m_ENUM,
    BCM56260_B0_PP_PORT_GPP_TRANSLATION_3m_ENUM,
    BCM56260_B0_PP_PORT_GPP_TRANSLATION_4m_ENUM,
    BCM56260_B0_PP_PORT_TO_PHYSICAL_PORT_MAPm_ENUM,
    BCM56260_B0_PRIO2COS_PROFILEr_ENUM,
    BCM56260_B0_PRIO2COS_PROFILE0r_ENUM,
    BCM56260_B0_PRIO2COS_PROFILE1r_ENUM,
    BCM56260_B0_PRIO2COS_PROFILE2r_ENUM,
    BCM56260_B0_PRIO2COS_PROFILE3r_ENUM,
    BCM56260_B0_PRIORITY_CONTROLr_ENUM,
    BCM56260_B0_PROFILE0_PRI_GRPr_ENUM,
    BCM56260_B0_PROFILE0_PRI_GRP0r_ENUM,
    BCM56260_B0_PROFILE0_PRI_GRP1r_ENUM,
    BCM56260_B0_PROFILE1_PRI_GRPr_ENUM,
    BCM56260_B0_PROFILE1_PRI_GRP0r_ENUM,
    BCM56260_B0_PROFILE1_PRI_GRP1r_ENUM,
    BCM56260_B0_PROFILE2_PRI_GRPr_ENUM,
    BCM56260_B0_PROFILE2_PRI_GRP0r_ENUM,
    BCM56260_B0_PROFILE2_PRI_GRP1r_ENUM,
    BCM56260_B0_PROFILE3_PRI_GRPr_ENUM,
    BCM56260_B0_PROFILE3_PRI_GRP0r_ENUM,
    BCM56260_B0_PROFILE3_PRI_GRP1r_ENUM,
    BCM56260_B0_PROTOCOL_PKT_CONTROLr_ENUM,
    BCM56260_B0_PTP_LABEL_RANGE_PROFILE_TABLEm_ENUM,
    BCM56260_B0_PTP_LABEL_RANGE_PROFILE_TABLE_PARITY_CONTROLr_ENUM,
    BCM56260_B0_QBLOCK_NEXT_MEMDEBUGr_ENUM,
    BCM56260_B0_QBLOCK_NEXT_MEM_ECC_STATUS_0r_ENUM,
    BCM56260_B0_QENTRY_L_MEMDEBUGr_ENUM,
    BCM56260_B0_QENTRY_MEM_ECC_STATUS_0r_ENUM,
    BCM56260_B0_QENTRY_U_MEMDEBUGr_ENUM,
    BCM56260_B0_QSTRUCT_FAPCONFIGr_ENUM,
    BCM56260_B0_QSTRUCT_FAPFULLRESETPOINTr_ENUM,
    BCM56260_B0_QSTRUCT_FAPFULLSETPOINTr_ENUM,
    BCM56260_B0_QSTRUCT_FAPINITr_ENUM,
    BCM56260_B0_QSTRUCT_FAPOTPCONFIGr_ENUM,
    BCM56260_B0_QSTRUCT_FAPREADPOINTERr_ENUM,
    BCM56260_B0_QSTRUCT_FAPSTACKSTATUSr_ENUM,
    BCM56260_B0_QSTRUCT_FAP_BITMAP_ECC_DEBUGr_ENUM,
    BCM56260_B0_QSTRUCT_FAP_MEMDEBUG_BITMAPr_ENUM,
    BCM56260_B0_QSTRUCT_FAP_MEMDEBUG_STACKr_ENUM,
    BCM56260_B0_QSTRUCT_FAP_MEM_ECC_STATUSr_ENUM,
    BCM56260_B0_QSTRUCT_FAP_MEM_ERRORr_ENUM,
    BCM56260_B0_QSTRUCT_FAP_MEM_ERROR_MASKr_ENUM,
    BCM56260_B0_QSTRUCT_FAP_STACK_ECC_DEBUGr_ENUM,
    BCM56260_B0_QSTRUCT_FAP_WATERMARKr_ENUM,
    BCM56260_B0_QSTRUCT_INTERRUPTr_ENUM,
    BCM56260_B0_QSTRUCT_INTERRUPT_MASKr_ENUM,
    BCM56260_B0_QSTRUCT_QBLOCK_NEXT_ECC_DEBUGr_ENUM,
    BCM56260_B0_QSTRUCT_QBLOCK_NEXT_ERROR_0r_ENUM,
    BCM56260_B0_QSTRUCT_QBLOCK_NEXT_ERROR_MASK_0r_ENUM,
    BCM56260_B0_QSTRUCT_QENTRY_ECC_DEBUGr_ENUM,
    BCM56260_B0_QSTRUCT_QENTRY_ERROR_0r_ENUM,
    BCM56260_B0_QSTRUCT_QENTRY_ERROR_MASK_0r_ENUM,
    BCM56260_B0_R1023r_ENUM,
    BCM56260_B0_R127r_ENUM,
    BCM56260_B0_R1518r_ENUM,
    BCM56260_B0_R16383r_ENUM,
    BCM56260_B0_R2047r_ENUM,
    BCM56260_B0_R255r_ENUM,
    BCM56260_B0_R4095r_ENUM,
    BCM56260_B0_R511r_ENUM,
    BCM56260_B0_R64r_ENUM,
    BCM56260_B0_R9216r_ENUM,
    BCM56260_B0_RALNr_ENUM,
    BCM56260_B0_RBCAr_ENUM,
    BCM56260_B0_RBYTr_ENUM,
    BCM56260_B0_RDBGC0r_ENUM,
    BCM56260_B0_RDBGC0_SELECTr_ENUM,
    BCM56260_B0_RDBGC1r_ENUM,
    BCM56260_B0_RDBGC1_SELECTr_ENUM,
    BCM56260_B0_RDBGC2r_ENUM,
    BCM56260_B0_RDBGC2_SELECTr_ENUM,
    BCM56260_B0_RDBGC3r_ENUM,
    BCM56260_B0_RDBGC3_SELECTr_ENUM,
    BCM56260_B0_RDBGC4r_ENUM,
    BCM56260_B0_RDBGC4_SELECTr_ENUM,
    BCM56260_B0_RDBGC5r_ENUM,
    BCM56260_B0_RDBGC5_SELECTr_ENUM,
    BCM56260_B0_RDBGC6r_ENUM,
    BCM56260_B0_RDBGC6_SELECTr_ENUM,
    BCM56260_B0_RDBGC7r_ENUM,
    BCM56260_B0_RDBGC7_SELECTr_ENUM,
    BCM56260_B0_RDBGC8r_ENUM,
    BCM56260_B0_RDBGC8_SELECTr_ENUM,
    BCM56260_B0_RDBGC_MEM_INST0_PARITY_CONTROLr_ENUM,
    BCM56260_B0_RDBGC_MEM_INST1_PARITY_CONTROLr_ENUM,
    BCM56260_B0_RDBGC_MEM_INST2_PARITY_CONTROLr_ENUM,
    BCM56260_B0_RDBGC_SELECT_2r_ENUM,
    BCM56260_B0_RDE_ADM_DPC_STORE_ECC_STATUSr_ENUM,
    BCM56260_B0_RDE_DEBUG_CTC_CTRr_ENUM,
    BCM56260_B0_RDE_DEBUG_DROP_CTRr_ENUM,
    BCM56260_B0_RDE_DEBUG_REDIR_CTRr_ENUM,
    BCM56260_B0_RDE_DEBUG_TMr_ENUM,
    BCM56260_B0_RDE_DEBUG_TM1r_ENUM,
    BCM56260_B0_RDE_DEBUG_TM2r_ENUM,
    BCM56260_B0_RDE_DEBUG_TM3r_ENUM,
    BCM56260_B0_RDE_DEBUG_TM4r_ENUM,
    BCM56260_B0_RDE_DEBUG_TM5r_ENUM,
    BCM56260_B0_RDE_DEBUG_TM6r_ENUM,
    BCM56260_B0_RDE_DEBUG_TM7r_ENUM,
    BCM56260_B0_RDE_DEQ_CELL_FIFO_ECC_STATUSr_ENUM,
    BCM56260_B0_RDE_ECC_DEBUGr_ENUM,
    BCM56260_B0_RDE_GLOBAL_CONFIGr_ENUM,
    BCM56260_B0_RDE_ITE_REL_FIFO_ECC_STATUSr_ENUM,
    BCM56260_B0_RDE_POOL_SELECTr_ENUM,
    BCM56260_B0_RDE_PQE_CELL_FIFO_ECC_STATUSr_ENUM,
    BCM56260_B0_RDE_RPFAP_CONFIGr_ENUM,
    BCM56260_B0_RDE_RPFAP_FULLRESETPOINTr_ENUM,
    BCM56260_B0_RDE_RPFAP_FULLSETPOINTr_ENUM,
    BCM56260_B0_RDE_RPFAP_INITr_ENUM,
    BCM56260_B0_RDE_RPFAP_LOWWATERMARKr_ENUM,
    BCM56260_B0_RDE_RPFAP_READPOINTERr_ENUM,
    BCM56260_B0_RDE_RPFAP_STACKSTATUSr_ENUM,
    BCM56260_B0_RDE_SER_COUNTr_ENUM,
    BCM56260_B0_RDE_SER_COUNT_2BITr_ENUM,
    BCM56260_B0_RDE_SER_MASKr_ENUM,
    BCM56260_B0_RDE_SER_STATUSr_ENUM,
    BCM56260_B0_RDE_TXQ_PTRLL_ECC_STATUSr_ENUM,
    BCM56260_B0_RDE_TXQ_STATE_TBL_ECC_STATUSr_ENUM,
    BCM56260_B0_RDE_TXQ_TOQ_FIFO_TBL_ECC_STATUSr_ENUM,
    BCM56260_B0_RDISCr_ENUM,
    BCM56260_B0_RDVLNr_ENUM,
    BCM56260_B0_REMOTE_CPU_DA_LSr_ENUM,
    BCM56260_B0_REMOTE_CPU_DA_MSr_ENUM,
    BCM56260_B0_REMOTE_CPU_LENGTH_TYPEr_ENUM,
    BCM56260_B0_RERPKTr_ENUM,
    BCM56260_B0_RFCRr_ENUM,
    BCM56260_B0_RFCSr_ENUM,
    BCM56260_B0_RFLRr_ENUM,
    BCM56260_B0_RFRGr_ENUM,
    BCM56260_B0_RIPC4r_ENUM,
    BCM56260_B0_RIPC6r_ENUM,
    BCM56260_B0_RIPD4r_ENUM,
    BCM56260_B0_RIPD6r_ENUM,
    BCM56260_B0_RIPHE4r_ENUM,
    BCM56260_B0_RIPHE6r_ENUM,
    BCM56260_B0_RJBRr_ENUM,
    BCM56260_B0_RMCAr_ENUM,
    BCM56260_B0_RMCRCr_ENUM,
    BCM56260_B0_RMEPm_ENUM,
    BCM56260_B0_RMEP_ECCP_CONTROLr_ENUM,
    BCM56260_B0_RMGVr_ENUM,
    BCM56260_B0_RMTUEr_ENUM,
    BCM56260_B0_ROVRr_ENUM,
    BCM56260_B0_RPFCr_ENUM,
    BCM56260_B0_RPFC0r_ENUM,
    BCM56260_B0_RPFC1r_ENUM,
    BCM56260_B0_RPFC2r_ENUM,
    BCM56260_B0_RPFC3r_ENUM,
    BCM56260_B0_RPFC4r_ENUM,
    BCM56260_B0_RPFC5r_ENUM,
    BCM56260_B0_RPFC6r_ENUM,
    BCM56260_B0_RPFC7r_ENUM,
    BCM56260_B0_RPFCOFFr_ENUM,
    BCM56260_B0_RPFCOFF0r_ENUM,
    BCM56260_B0_RPFCOFF1r_ENUM,
    BCM56260_B0_RPFCOFF2r_ENUM,
    BCM56260_B0_RPFCOFF3r_ENUM,
    BCM56260_B0_RPFCOFF4r_ENUM,
    BCM56260_B0_RPFCOFF5r_ENUM,
    BCM56260_B0_RPFCOFF6r_ENUM,
    BCM56260_B0_RPFCOFF7r_ENUM,
    BCM56260_B0_RPKTr_ENUM,
    BCM56260_B0_RPOKr_ENUM,
    BCM56260_B0_RPORTDr_ENUM,
    BCM56260_B0_RPRMr_ENUM,
    BCM56260_B0_RQE_DEBUGr_ENUM,
    BCM56260_B0_RQE_DEBUG_TMr_ENUM,
    BCM56260_B0_RQE_DEBUG_TM1r_ENUM,
    BCM56260_B0_RQE_DEBUG_TM2r_ENUM,
    BCM56260_B0_RQE_DEBUG_TM3r_ENUM,
    BCM56260_B0_RQE_DEBUG_TM4r_ENUM,
    BCM56260_B0_RQE_DEBUG_TM5r_ENUM,
    BCM56260_B0_RQE_DEBUG_TM6r_ENUM,
    BCM56260_B0_RQE_DEBUG_TM7r_ENUM,
    BCM56260_B0_RQE_DEBUG_TM8r_ENUM,
    BCM56260_B0_RQE_DEBUG_TM9r_ENUM,
    BCM56260_B0_RQE_EXTQ_REPLICATION_COUNTr_ENUM,
    BCM56260_B0_RQE_EXTQ_REPLICATION_LIMITr_ENUM,
    BCM56260_B0_RQE_GLOBAL_CONFIGr_ENUM,
    BCM56260_B0_RQE_GLOBAL_DEBUG_STATUSr_ENUM,
    BCM56260_B0_RQE_MAXBUCKETCONFIG_L0_Qr_ENUM,
    BCM56260_B0_RQE_MAXBUCKETCONFIG_L1_Qr_ENUM,
    BCM56260_B0_RQE_MAXBUCKET_L0_Qr_ENUM,
    BCM56260_B0_RQE_MAXBUCKET_L1_Qr_ENUM,
    BCM56260_B0_RQE_PARITYERRORPOINTER1r_ENUM,
    BCM56260_B0_RQE_PARITYERRORPOINTER2r_ENUM,
    BCM56260_B0_RQE_PARITYERRORPOINTER3r_ENUM,
    BCM56260_B0_RQE_PARITYERRORPOINTER4r_ENUM,
    BCM56260_B0_RQE_PARITYERRORPOINTER5r_ENUM,
    BCM56260_B0_RQE_PP_PORT_CONFIGr_ENUM,
    BCM56260_B0_RQE_QMGR_DEBUG0r_ENUM,
    BCM56260_B0_RQE_QMGR_DEBUG1r_ENUM,
    BCM56260_B0_RQE_QMGR_DEBUG2r_ENUM,
    BCM56260_B0_RQE_QMGR_DEBUG3r_ENUM,
    BCM56260_B0_RQE_QMGR_DEBUG4r_ENUM,
    BCM56260_B0_RQE_QUEUE_OFFSETr_ENUM,
    BCM56260_B0_RQE_SCHEDULER_CONFIGr_ENUM,
    BCM56260_B0_RQE_SCHEDULER_WEIGHT_L0_QUEUEr_ENUM,
    BCM56260_B0_RQE_SCHEDULER_WEIGHT_L1_QUEUEr_ENUM,
    BCM56260_B0_RQE_SER_COUNTr_ENUM,
    BCM56260_B0_RQE_SER_COUNT_2BITr_ENUM,
    BCM56260_B0_RQE_SER_MASKr_ENUM,
    BCM56260_B0_RQE_SER_STATUSr_ENUM,
    BCM56260_B0_RQE_WORK_QUEUE_DEBUG_STATUSr_ENUM,
    BCM56260_B0_RRBYTr_ENUM,
    BCM56260_B0_RRPKTr_ENUM,
    BCM56260_B0_RSCHCRCr_ENUM,
    BCM56260_B0_RSEL1_RAM_DBGCTRLr_ENUM,
    BCM56260_B0_RSEL1_RAM_DBGCTRL_2r_ENUM,
    BCM56260_B0_RSEL1_RAM_DBGCTRL_3r_ENUM,
    BCM56260_B0_RSEL1_RAM_DBGCTRL_4r_ENUM,
    BCM56260_B0_RSEL1_RAM_DBGCTRL_5r_ENUM,
    BCM56260_B0_RSEL1_RAM_DBGCTRL_6r_ENUM,
    BCM56260_B0_RSEL1_RAM_DBGCTRL_7r_ENUM,
    BCM56260_B0_RSEL2_RAM_CONTROL_2r_ENUM,
    BCM56260_B0_RSEL2_RAM_CONTROL_3r_ENUM,
    BCM56260_B0_RSEL2_RAM_DBGCTRLr_ENUM,
    BCM56260_B0_RSEL2_RAM_LP_CONTROLr_ENUM,
    BCM56260_B0_RTAG7_BASED_HASH_CONTROLr_ENUM,
    BCM56260_B0_RTAG7_FLOW_BASED_HASHm_ENUM,
    BCM56260_B0_RTAG7_FLOW_BASED_HASH_PARITY_CONTROLr_ENUM,
    BCM56260_B0_RTAG7_FLOW_BASED_HASH_PARITY_STATUS_INTRr_ENUM,
    BCM56260_B0_RTAG7_FLOW_BASED_HASH_PARITY_STATUS_NACKr_ENUM,
    BCM56260_B0_RTAG7_HASH_CONTROL_2_64r_ENUM,
    BCM56260_B0_RTAG7_HASH_CONTROL_3r_ENUM,
    BCM56260_B0_RTAG7_HASH_CONTROL_64r_ENUM,
    BCM56260_B0_RTAG7_HASH_FIELD_BMAP_1r_ENUM,
    BCM56260_B0_RTAG7_HASH_FIELD_BMAP_2r_ENUM,
    BCM56260_B0_RTAG7_HASH_FIELD_BMAP_3r_ENUM,
    BCM56260_B0_RTAG7_HASH_FIELD_BMAP_5r_ENUM,
    BCM56260_B0_RTAG7_HASH_SEED_Ar_ENUM,
    BCM56260_B0_RTAG7_HASH_SEED_Br_ENUM,
    BCM56260_B0_RTAG7_HASH_SELr_ENUM,
    BCM56260_B0_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r_ENUM,
    BCM56260_B0_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r_ENUM,
    BCM56260_B0_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r_ENUM,
    BCM56260_B0_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r_ENUM,
    BCM56260_B0_RTAG7_MIM_OUTER_HASH_FIELD_BMAPr_ENUM,
    BCM56260_B0_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAPr_ENUM,
    BCM56260_B0_RTAG7_MIM_PAYLOAD_L3_HASH_FIELD_BMAPr_ENUM,
    BCM56260_B0_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAPr_ENUM,
    BCM56260_B0_RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAPr_ENUM,
    BCM56260_B0_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr_ENUM,
    BCM56260_B0_RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr_ENUM,
    BCM56260_B0_RTAG7_PORT_BASED_HASHm_ENUM,
    BCM56260_B0_RTAG7_PORT_BASED_HASH_PARITY_CONTROLr_ENUM,
    BCM56260_B0_RTAG7_PORT_BASED_HASH_PARITY_STATUS_INTRr_ENUM,
    BCM56260_B0_RTAG7_PORT_BASED_HASH_PARITY_STATUS_NACKr_ENUM,
    BCM56260_B0_RTRFUr_ENUM,
    BCM56260_B0_RUCr_ENUM,
    BCM56260_B0_RUCAr_ENUM,
    BCM56260_B0_RUNDr_ENUM,
    BCM56260_B0_RVLNr_ENUM,
    BCM56260_B0_RXCFr_ENUM,
    BCM56260_B0_RXLP_CHANNEL_CONTROL_BUFFERm_ENUM,
    BCM56260_B0_RXLP_COUNTER_MEM_PARITY_STATUSr_ENUM,
    BCM56260_B0_RXLP_COUNTER_MEM_PARITY_STATUS_NACKr_ENUM,
    BCM56260_B0_RXLP_CTRLBUF_ECC_STATUSr_ENUM,
    BCM56260_B0_RXLP_DATABUF_ECC_STATUSr_ENUM,
    BCM56260_B0_RXLP_DEBUG_COUNTER0m_ENUM,
    BCM56260_B0_RXLP_DEBUG_COUNTER0_TRIGGER_SELECTr_ENUM,
    BCM56260_B0_RXLP_DEBUG_COUNTER1m_ENUM,
    BCM56260_B0_RXLP_DEBUG_COUNTER10m_ENUM,
    BCM56260_B0_RXLP_DEBUG_COUNTER11m_ENUM,
    BCM56260_B0_RXLP_DEBUG_COUNTER1_TRIGGER_SELECTr_ENUM,
    BCM56260_B0_RXLP_DEBUG_COUNTER2m_ENUM,
    BCM56260_B0_RXLP_DEBUG_COUNTER2_TRIGGER_SELECTr_ENUM,
    BCM56260_B0_RXLP_DEBUG_COUNTER3m_ENUM,
    BCM56260_B0_RXLP_DEBUG_COUNTER3_TRIGGER_SELECTr_ENUM,
    BCM56260_B0_RXLP_DEBUG_COUNTER4m_ENUM,
    BCM56260_B0_RXLP_DEBUG_COUNTER4_TRIGGER_SELECTr_ENUM,
    BCM56260_B0_RXLP_DEBUG_COUNTER5m_ENUM,
    BCM56260_B0_RXLP_DEBUG_COUNTER5_TRIGGER_SELECTr_ENUM,
    BCM56260_B0_RXLP_DEBUG_COUNTER6m_ENUM,
    BCM56260_B0_RXLP_DEBUG_COUNTER6_TRIGGER_SELECTr_ENUM,
    BCM56260_B0_RXLP_DEBUG_COUNTER7m_ENUM,
    BCM56260_B0_RXLP_DEBUG_COUNTER7_TRIGGER_SELECTr_ENUM,
    BCM56260_B0_RXLP_DEBUG_COUNTER8m_ENUM,
    BCM56260_B0_RXLP_DEBUG_COUNTER9m_ENUM,
    BCM56260_B0_RXLP_DEBUG_COUNTER_TRIGGER_SELECTr_ENUM,
    BCM56260_B0_RXLP_DFC_CPU_UPDATE_REFRESHr_ENUM,
    BCM56260_B0_RXLP_DFC_FRAMESr_ENUM,
    BCM56260_B0_RXLP_DFC_FRAME_UNEXPECTED_MACDAr_ENUM,
    BCM56260_B0_RXLP_DFC_FRAME_UNEXPECTED_MACSAr_ENUM,
    BCM56260_B0_RXLP_DFC_HEADER_OPCODE_ERRORr_ENUM,
    BCM56260_B0_RXLP_DFC_HEADER_TIME_ERRORr_ENUM,
    BCM56260_B0_RXLP_DFC_LENGTH_CHECK_CONTROLr_ENUM,
    BCM56260_B0_RXLP_DFC_LENGTH_ERRORr_ENUM,
    BCM56260_B0_RXLP_DFC_MSG_BIT_REMAP_PORT_0m_ENUM,
    BCM56260_B0_RXLP_DFC_MSG_BIT_REMAP_PORT_1m_ENUM,
    BCM56260_B0_RXLP_DFC_MSG_BIT_REMAP_PORT_2m_ENUM,
    BCM56260_B0_RXLP_DFC_MSG_BIT_REMAP_PORT_3m_ENUM,
    BCM56260_B0_RXLP_DFC_MSG_START_BYTE_OFFSETr_ENUM,
    BCM56260_B0_RXLP_DFC_STATUS_CPU_UPDATE_ENABLE_HIr_ENUM,
    BCM56260_B0_RXLP_DFC_STATUS_CPU_UPDATE_ENABLE_LOr_ENUM,
    BCM56260_B0_RXLP_DFC_STATUS_HIr_ENUM,
    BCM56260_B0_RXLP_DFC_STATUS_LOr_ENUM,
    BCM56260_B0_RXLP_ECC_INTERRUPT_ENABLEr_ENUM,
    BCM56260_B0_RXLP_ECC_INTERRUPT_STATUSr_ENUM,
    BCM56260_B0_RXLP_ECC_PARITY_CONTROLr_ENUM,
    BCM56260_B0_RXLP_ERROR_ACTION_MAP_DATAm_ENUM,
    BCM56260_B0_RXLP_ERROR_ACTION_MAP_TCAMm_ENUM,
    BCM56260_B0_RXLP_HW_RESET_CONTROLr_ENUM,
    BCM56260_B0_RXLP_IARBBUF_ECC_STATUSr_ENUM,
    BCM56260_B0_RXLP_INTERNAL_STREAM_MAP_PORT_0m_ENUM,
    BCM56260_B0_RXLP_INTERNAL_STREAM_MAP_PORT_1m_ENUM,
    BCM56260_B0_RXLP_INTERNAL_STREAM_MAP_PORT_2m_ENUM,
    BCM56260_B0_RXLP_INTERNAL_STREAM_MAP_PORT_3m_ENUM,
    BCM56260_B0_RXLP_INTERRUPT_DATA_LOG_ENABLEr_ENUM,
    BCM56260_B0_RXLP_INTERRUPT_DATA_LOG_VALIDr_ENUM,
    BCM56260_B0_RXLP_INTERRUPT_DATA_SOURCEr_ENUM,
    BCM56260_B0_RXLP_INTERRUPT_ENABLEr_ENUM,
    BCM56260_B0_RXLP_INTERRUPT_STATUSr_ENUM,
    BCM56260_B0_RXLP_INTR_DATA_MEMm_ENUM,
    BCM56260_B0_RXLP_INT_STREAM_ID_BASEr_ENUM,
    BCM56260_B0_RXLP_LENGTH_FIELD_SELECTORr_ENUM,
    BCM56260_B0_RXLP_MAX_FRAME_SIZEm_ENUM,
    BCM56260_B0_RXLP_PORT_ACTIVE_STREAM_BITMAP_HIr_ENUM,
    BCM56260_B0_RXLP_PORT_ACTIVE_STREAM_BITMAP_LOr_ENUM,
    BCM56260_B0_RXLP_PORT_DFC_DESTINATION_MAC_ADDRr_ENUM,
    BCM56260_B0_RXLP_PORT_DFC_MAC_TYPEr_ENUM,
    BCM56260_B0_RXLP_PORT_DFC_OPCODEr_ENUM,
    BCM56260_B0_RXLP_PORT_DFC_TIMEr_ENUM,
    BCM56260_B0_RXLP_PORT_ENABLEr_ENUM,
    BCM56260_B0_RXLP_PORT_FAR_END_MAC_ADDRr_ENUM,
    BCM56260_B0_RXLP_PORT_LP_MODE_CONTROLr_ENUM,
    BCM56260_B0_RXLP_PORT_NEAR_END_MAC_ADDRr_ENUM,
    BCM56260_B0_RXLP_PORT_PURGE_CONTROLr_ENUM,
    BCM56260_B0_RXLP_PORT_STREAM_ID_BASEr_ENUM,
    BCM56260_B0_RXLP_PORT_VLAN_TPIDr_ENUM,
    BCM56260_B0_RXLP_PURGE_MASTER_OVERRIDEr_ENUM,
    BCM56260_B0_RXLP_RAM_CONTROL_0r_ENUM,
    BCM56260_B0_RXLP_RAM_CONTROL_1r_ENUM,
    BCM56260_B0_RXLP_RAM_CONTROL_2r_ENUM,
    BCM56260_B0_RXLP_RESIDUAL_CRC_ECC_STATUSr_ENUM,
    BCM56260_B0_RXLP_SW_FLUSH_CONTROLr_ENUM,
    BCM56260_B0_RXLP_TCI_FIELD_SELECTORr_ENUM,
    BCM56260_B0_RXLP_TRIGGER_MEM_PARITY_STATUSr_ENUM,
    BCM56260_B0_RXLP_TRIGGER_MEM_PARITY_STATUS_NACKr_ENUM,
    BCM56260_B0_RXLP_UNEXPECTED_ETHERTYPEr_ENUM,
    BCM56260_B0_RXLP_UNKNOWN_STREAM_IDr_ENUM,
    BCM56260_B0_RXPFr_ENUM,
    BCM56260_B0_RXPPr_ENUM,
    BCM56260_B0_RXUDAr_ENUM,
    BCM56260_B0_RXUOr_ENUM,
    BCM56260_B0_RXWSAr_ENUM,
    BCM56260_B0_RX_DCB_ENUM,
    BCM56260_B0_RX_EEE_LPI_DURATION_COUNTERr_ENUM,
    BCM56260_B0_RX_EEE_LPI_EVENT_COUNTERr_ENUM,
    BCM56260_B0_RX_HCFC_COUNTERr_ENUM,
    BCM56260_B0_RX_HCFC_CRC_COUNTERr_ENUM,
    BCM56260_B0_RX_LLFC_CRC_COUNTERr_ENUM,
    BCM56260_B0_RX_LLFC_LOG_COUNTERr_ENUM,
    BCM56260_B0_RX_LLFC_PHY_COUNTERr_ENUM,
    BCM56260_B0_RX_PROT_GROUP_TABLEm_ENUM,
    BCM56260_B0_RX_PROT_GROUP_TABLE_1m_ENUM,
    BCM56260_B0_RX_PROT_GROUP_TABLE_1_DMAm_ENUM,
    BCM56260_B0_RX_PROT_GROUP_TABLE_1_DMA_PARITY_CONTROLr_ENUM,
    BCM56260_B0_RX_PROT_GROUP_TABLE_DMAm_ENUM,
    BCM56260_B0_RX_PROT_GROUP_TABLE_DMA_PARITY_CONTROLr_ENUM,
    BCM56260_B0_SERVICE_COS_MAPm_ENUM,
    BCM56260_B0_SERVICE_COS_MAP_ECC_CONTROLr_ENUM,
    BCM56260_B0_SER_ACC_TYPE_MAPm_ENUM,
    BCM56260_B0_SER_CONFIG_REGr_ENUM,
    BCM56260_B0_SER_ERROR_0r_ENUM,
    BCM56260_B0_SER_ERROR_1r_ENUM,
    BCM56260_B0_SER_MEMORYm_ENUM,
    BCM56260_B0_SER_MISSED_EVENTr_ENUM,
    BCM56260_B0_SER_RANGE_0_ADDR_BITSr_ENUM,
    BCM56260_B0_SER_RANGE_0_CONFIGr_ENUM,
    BCM56260_B0_SER_RANGE_0_DISABLEr_ENUM,
    BCM56260_B0_SER_RANGE_0_ENDr_ENUM,
    BCM56260_B0_SER_RANGE_0_PROT_WORDr_ENUM,
    BCM56260_B0_SER_RANGE_0_PROT_WORD_0r_ENUM,
    BCM56260_B0_SER_RANGE_0_PROT_WORD_1r_ENUM,
    BCM56260_B0_SER_RANGE_0_PROT_WORD_2r_ENUM,
    BCM56260_B0_SER_RANGE_0_PROT_WORD_3r_ENUM,
    BCM56260_B0_SER_RANGE_0_RESULTr_ENUM,
    BCM56260_B0_SER_RANGE_0_STARTr_ENUM,
    BCM56260_B0_SER_RANGE_10_ADDR_BITSr_ENUM,
    BCM56260_B0_SER_RANGE_10_CONFIGr_ENUM,
    BCM56260_B0_SER_RANGE_10_DISABLEr_ENUM,
    BCM56260_B0_SER_RANGE_10_ENDr_ENUM,
    BCM56260_B0_SER_RANGE_10_PROT_WORDr_ENUM,
    BCM56260_B0_SER_RANGE_10_PROT_WORD_0r_ENUM,
    BCM56260_B0_SER_RANGE_10_PROT_WORD_1r_ENUM,
    BCM56260_B0_SER_RANGE_10_PROT_WORD_2r_ENUM,
    BCM56260_B0_SER_RANGE_10_PROT_WORD_3r_ENUM,
    BCM56260_B0_SER_RANGE_10_RESULTr_ENUM,
    BCM56260_B0_SER_RANGE_10_STARTr_ENUM,
    BCM56260_B0_SER_RANGE_11_ADDR_BITSr_ENUM,
    BCM56260_B0_SER_RANGE_11_CONFIGr_ENUM,
    BCM56260_B0_SER_RANGE_11_DISABLEr_ENUM,
    BCM56260_B0_SER_RANGE_11_ENDr_ENUM,
    BCM56260_B0_SER_RANGE_11_PROT_WORDr_ENUM,
    BCM56260_B0_SER_RANGE_11_PROT_WORD_0r_ENUM,
    BCM56260_B0_SER_RANGE_11_PROT_WORD_1r_ENUM,
    BCM56260_B0_SER_RANGE_11_PROT_WORD_2r_ENUM,
    BCM56260_B0_SER_RANGE_11_PROT_WORD_3r_ENUM,
    BCM56260_B0_SER_RANGE_11_RESULTr_ENUM,
    BCM56260_B0_SER_RANGE_11_STARTr_ENUM,
    BCM56260_B0_SER_RANGE_12_ADDR_BITSr_ENUM,
    BCM56260_B0_SER_RANGE_12_CONFIGr_ENUM,
    BCM56260_B0_SER_RANGE_12_DISABLEr_ENUM,
    BCM56260_B0_SER_RANGE_12_ENDr_ENUM,
    BCM56260_B0_SER_RANGE_12_PROT_WORDr_ENUM,
    BCM56260_B0_SER_RANGE_12_PROT_WORD_0r_ENUM,
    BCM56260_B0_SER_RANGE_12_PROT_WORD_1r_ENUM,
    BCM56260_B0_SER_RANGE_12_PROT_WORD_2r_ENUM,
    BCM56260_B0_SER_RANGE_12_PROT_WORD_3r_ENUM,
    BCM56260_B0_SER_RANGE_12_RESULTr_ENUM,
    BCM56260_B0_SER_RANGE_12_STARTr_ENUM,
    BCM56260_B0_SER_RANGE_13_ADDR_BITSr_ENUM,
    BCM56260_B0_SER_RANGE_13_CONFIGr_ENUM,
    BCM56260_B0_SER_RANGE_13_DISABLEr_ENUM,
    BCM56260_B0_SER_RANGE_13_ENDr_ENUM,
    BCM56260_B0_SER_RANGE_13_PROT_WORDr_ENUM,
    BCM56260_B0_SER_RANGE_13_PROT_WORD_0r_ENUM,
    BCM56260_B0_SER_RANGE_13_PROT_WORD_1r_ENUM,
    BCM56260_B0_SER_RANGE_13_PROT_WORD_2r_ENUM,
    BCM56260_B0_SER_RANGE_13_PROT_WORD_3r_ENUM,
    BCM56260_B0_SER_RANGE_13_RESULTr_ENUM,
    BCM56260_B0_SER_RANGE_13_STARTr_ENUM,
    BCM56260_B0_SER_RANGE_14_ADDR_BITSr_ENUM,
    BCM56260_B0_SER_RANGE_14_CONFIGr_ENUM,
    BCM56260_B0_SER_RANGE_14_DISABLEr_ENUM,
    BCM56260_B0_SER_RANGE_14_ENDr_ENUM,
    BCM56260_B0_SER_RANGE_14_PROT_WORDr_ENUM,
    BCM56260_B0_SER_RANGE_14_PROT_WORD_0r_ENUM,
    BCM56260_B0_SER_RANGE_14_PROT_WORD_1r_ENUM,
    BCM56260_B0_SER_RANGE_14_PROT_WORD_2r_ENUM,
    BCM56260_B0_SER_RANGE_14_PROT_WORD_3r_ENUM,
    BCM56260_B0_SER_RANGE_14_RESULTr_ENUM,
    BCM56260_B0_SER_RANGE_14_STARTr_ENUM,
    BCM56260_B0_SER_RANGE_15_ADDR_BITSr_ENUM,
    BCM56260_B0_SER_RANGE_15_CONFIGr_ENUM,
    BCM56260_B0_SER_RANGE_15_DISABLEr_ENUM,
    BCM56260_B0_SER_RANGE_15_ENDr_ENUM,
    BCM56260_B0_SER_RANGE_15_PROT_WORDr_ENUM,
    BCM56260_B0_SER_RANGE_15_PROT_WORD_0r_ENUM,
    BCM56260_B0_SER_RANGE_15_PROT_WORD_1r_ENUM,
    BCM56260_B0_SER_RANGE_15_PROT_WORD_2r_ENUM,
    BCM56260_B0_SER_RANGE_15_PROT_WORD_3r_ENUM,
    BCM56260_B0_SER_RANGE_15_RESULTr_ENUM,
    BCM56260_B0_SER_RANGE_15_STARTr_ENUM,
    BCM56260_B0_SER_RANGE_16_ADDR_BITSr_ENUM,
    BCM56260_B0_SER_RANGE_16_CONFIGr_ENUM,
    BCM56260_B0_SER_RANGE_16_DISABLEr_ENUM,
    BCM56260_B0_SER_RANGE_16_ENDr_ENUM,
    BCM56260_B0_SER_RANGE_16_PROT_WORDr_ENUM,
    BCM56260_B0_SER_RANGE_16_PROT_WORD_0r_ENUM,
    BCM56260_B0_SER_RANGE_16_PROT_WORD_1r_ENUM,
    BCM56260_B0_SER_RANGE_16_PROT_WORD_2r_ENUM,
    BCM56260_B0_SER_RANGE_16_PROT_WORD_3r_ENUM,
    BCM56260_B0_SER_RANGE_16_RESULTr_ENUM,
    BCM56260_B0_SER_RANGE_16_STARTr_ENUM,
    BCM56260_B0_SER_RANGE_17_ADDR_BITSr_ENUM,
    BCM56260_B0_SER_RANGE_17_CONFIGr_ENUM,
    BCM56260_B0_SER_RANGE_17_DISABLEr_ENUM,
    BCM56260_B0_SER_RANGE_17_ENDr_ENUM,
    BCM56260_B0_SER_RANGE_17_PROT_WORDr_ENUM,
    BCM56260_B0_SER_RANGE_17_PROT_WORD_0r_ENUM,
    BCM56260_B0_SER_RANGE_17_PROT_WORD_1r_ENUM,
    BCM56260_B0_SER_RANGE_17_PROT_WORD_2r_ENUM,
    BCM56260_B0_SER_RANGE_17_PROT_WORD_3r_ENUM,
    BCM56260_B0_SER_RANGE_17_RESULTr_ENUM,
    BCM56260_B0_SER_RANGE_17_STARTr_ENUM,
    BCM56260_B0_SER_RANGE_18_ADDR_BITSr_ENUM,
    BCM56260_B0_SER_RANGE_18_CONFIGr_ENUM,
    BCM56260_B0_SER_RANGE_18_DISABLEr_ENUM,
    BCM56260_B0_SER_RANGE_18_ENDr_ENUM,
    BCM56260_B0_SER_RANGE_18_PROT_WORDr_ENUM,
    BCM56260_B0_SER_RANGE_18_PROT_WORD_0r_ENUM,
    BCM56260_B0_SER_RANGE_18_PROT_WORD_1r_ENUM,
    BCM56260_B0_SER_RANGE_18_PROT_WORD_2r_ENUM,
    BCM56260_B0_SER_RANGE_18_PROT_WORD_3r_ENUM,
    BCM56260_B0_SER_RANGE_18_RESULTr_ENUM,
    BCM56260_B0_SER_RANGE_18_STARTr_ENUM,
    BCM56260_B0_SER_RANGE_19_ADDR_BITSr_ENUM,
    BCM56260_B0_SER_RANGE_19_CONFIGr_ENUM,
    BCM56260_B0_SER_RANGE_19_DISABLEr_ENUM,
    BCM56260_B0_SER_RANGE_19_ENDr_ENUM,
    BCM56260_B0_SER_RANGE_19_PROT_WORDr_ENUM,
    BCM56260_B0_SER_RANGE_19_PROT_WORD_0r_ENUM,
    BCM56260_B0_SER_RANGE_19_PROT_WORD_1r_ENUM,
    BCM56260_B0_SER_RANGE_19_PROT_WORD_2r_ENUM,
    BCM56260_B0_SER_RANGE_19_PROT_WORD_3r_ENUM,
    BCM56260_B0_SER_RANGE_19_RESULTr_ENUM,
    BCM56260_B0_SER_RANGE_19_STARTr_ENUM,
    BCM56260_B0_SER_RANGE_1_ADDR_BITSr_ENUM,
    BCM56260_B0_SER_RANGE_1_CONFIGr_ENUM,
    BCM56260_B0_SER_RANGE_1_DISABLEr_ENUM,
    BCM56260_B0_SER_RANGE_1_ENDr_ENUM,
    BCM56260_B0_SER_RANGE_1_PROT_WORDr_ENUM,
    BCM56260_B0_SER_RANGE_1_PROT_WORD_0r_ENUM,
    BCM56260_B0_SER_RANGE_1_PROT_WORD_1r_ENUM,
    BCM56260_B0_SER_RANGE_1_PROT_WORD_2r_ENUM,
    BCM56260_B0_SER_RANGE_1_PROT_WORD_3r_ENUM,
    BCM56260_B0_SER_RANGE_1_RESULTr_ENUM,
    BCM56260_B0_SER_RANGE_1_STARTr_ENUM,
    BCM56260_B0_SER_RANGE_20_ADDR_BITSr_ENUM,
    BCM56260_B0_SER_RANGE_20_CONFIGr_ENUM,
    BCM56260_B0_SER_RANGE_20_DISABLEr_ENUM,
    BCM56260_B0_SER_RANGE_20_ENDr_ENUM,
    BCM56260_B0_SER_RANGE_20_PROT_WORDr_ENUM,
    BCM56260_B0_SER_RANGE_20_PROT_WORD_0r_ENUM,
    BCM56260_B0_SER_RANGE_20_PROT_WORD_1r_ENUM,
    BCM56260_B0_SER_RANGE_20_PROT_WORD_2r_ENUM,
    BCM56260_B0_SER_RANGE_20_PROT_WORD_3r_ENUM,
    BCM56260_B0_SER_RANGE_20_RESULTr_ENUM,
    BCM56260_B0_SER_RANGE_20_STARTr_ENUM,
    BCM56260_B0_SER_RANGE_21_ADDR_BITSr_ENUM,
    BCM56260_B0_SER_RANGE_21_CONFIGr_ENUM,
    BCM56260_B0_SER_RANGE_21_DISABLEr_ENUM,
    BCM56260_B0_SER_RANGE_21_ENDr_ENUM,
    BCM56260_B0_SER_RANGE_21_PROT_WORDr_ENUM,
    BCM56260_B0_SER_RANGE_21_PROT_WORD_0r_ENUM,
    BCM56260_B0_SER_RANGE_21_PROT_WORD_1r_ENUM,
    BCM56260_B0_SER_RANGE_21_PROT_WORD_2r_ENUM,
    BCM56260_B0_SER_RANGE_21_PROT_WORD_3r_ENUM,
    BCM56260_B0_SER_RANGE_21_RESULTr_ENUM,
    BCM56260_B0_SER_RANGE_21_STARTr_ENUM,
    BCM56260_B0_SER_RANGE_22_ADDR_BITSr_ENUM,
    BCM56260_B0_SER_RANGE_22_CONFIGr_ENUM,
    BCM56260_B0_SER_RANGE_22_DISABLEr_ENUM,
    BCM56260_B0_SER_RANGE_22_ENDr_ENUM,
    BCM56260_B0_SER_RANGE_22_PROT_WORDr_ENUM,
    BCM56260_B0_SER_RANGE_22_PROT_WORD_0r_ENUM,
    BCM56260_B0_SER_RANGE_22_PROT_WORD_1r_ENUM,
    BCM56260_B0_SER_RANGE_22_PROT_WORD_2r_ENUM,
    BCM56260_B0_SER_RANGE_22_PROT_WORD_3r_ENUM,
    BCM56260_B0_SER_RANGE_22_RESULTr_ENUM,
    BCM56260_B0_SER_RANGE_22_STARTr_ENUM,
    BCM56260_B0_SER_RANGE_23_ADDR_BITSr_ENUM,
    BCM56260_B0_SER_RANGE_23_CONFIGr_ENUM,
    BCM56260_B0_SER_RANGE_23_DISABLEr_ENUM,
    BCM56260_B0_SER_RANGE_23_ENDr_ENUM,
    BCM56260_B0_SER_RANGE_23_PROT_WORDr_ENUM,
    BCM56260_B0_SER_RANGE_23_PROT_WORD_0r_ENUM,
    BCM56260_B0_SER_RANGE_23_PROT_WORD_1r_ENUM,
    BCM56260_B0_SER_RANGE_23_PROT_WORD_2r_ENUM,
    BCM56260_B0_SER_RANGE_23_PROT_WORD_3r_ENUM,
    BCM56260_B0_SER_RANGE_23_RESULTr_ENUM,
    BCM56260_B0_SER_RANGE_23_STARTr_ENUM,
    BCM56260_B0_SER_RANGE_24_ADDR_BITSr_ENUM,
    BCM56260_B0_SER_RANGE_24_CONFIGr_ENUM,
    BCM56260_B0_SER_RANGE_24_DISABLEr_ENUM,
    BCM56260_B0_SER_RANGE_24_ENDr_ENUM,
    BCM56260_B0_SER_RANGE_24_PROT_WORDr_ENUM,
    BCM56260_B0_SER_RANGE_24_PROT_WORD_0r_ENUM,
    BCM56260_B0_SER_RANGE_24_PROT_WORD_1r_ENUM,
    BCM56260_B0_SER_RANGE_24_PROT_WORD_2r_ENUM,
    BCM56260_B0_SER_RANGE_24_PROT_WORD_3r_ENUM,
    BCM56260_B0_SER_RANGE_24_RESULTr_ENUM,
    BCM56260_B0_SER_RANGE_24_STARTr_ENUM,
    BCM56260_B0_SER_RANGE_25_ADDR_BITSr_ENUM,
    BCM56260_B0_SER_RANGE_25_CONFIGr_ENUM,
    BCM56260_B0_SER_RANGE_25_DISABLEr_ENUM,
    BCM56260_B0_SER_RANGE_25_ENDr_ENUM,
    BCM56260_B0_SER_RANGE_25_PROT_WORDr_ENUM,
    BCM56260_B0_SER_RANGE_25_PROT_WORD_0r_ENUM,
    BCM56260_B0_SER_RANGE_25_PROT_WORD_1r_ENUM,
    BCM56260_B0_SER_RANGE_25_PROT_WORD_2r_ENUM,
    BCM56260_B0_SER_RANGE_25_PROT_WORD_3r_ENUM,
    BCM56260_B0_SER_RANGE_25_RESULTr_ENUM,
    BCM56260_B0_SER_RANGE_25_STARTr_ENUM,
    BCM56260_B0_SER_RANGE_26_ADDR_BITSr_ENUM,
    BCM56260_B0_SER_RANGE_26_CONFIGr_ENUM,
    BCM56260_B0_SER_RANGE_26_DISABLEr_ENUM,
    BCM56260_B0_SER_RANGE_26_ENDr_ENUM,
    BCM56260_B0_SER_RANGE_26_PROT_WORDr_ENUM,
    BCM56260_B0_SER_RANGE_26_PROT_WORD_0r_ENUM,
    BCM56260_B0_SER_RANGE_26_PROT_WORD_1r_ENUM,
    BCM56260_B0_SER_RANGE_26_PROT_WORD_2r_ENUM,
    BCM56260_B0_SER_RANGE_26_PROT_WORD_3r_ENUM,
    BCM56260_B0_SER_RANGE_26_RESULTr_ENUM,
    BCM56260_B0_SER_RANGE_26_STARTr_ENUM,
    BCM56260_B0_SER_RANGE_27_ADDR_BITSr_ENUM,
    BCM56260_B0_SER_RANGE_27_CONFIGr_ENUM,
    BCM56260_B0_SER_RANGE_27_DISABLEr_ENUM,
    BCM56260_B0_SER_RANGE_27_ENDr_ENUM,
    BCM56260_B0_SER_RANGE_27_PROT_WORDr_ENUM,
    BCM56260_B0_SER_RANGE_27_PROT_WORD_0r_ENUM,
    BCM56260_B0_SER_RANGE_27_PROT_WORD_1r_ENUM,
    BCM56260_B0_SER_RANGE_27_PROT_WORD_2r_ENUM,
    BCM56260_B0_SER_RANGE_27_PROT_WORD_3r_ENUM,
    BCM56260_B0_SER_RANGE_27_RESULTr_ENUM,
    BCM56260_B0_SER_RANGE_27_STARTr_ENUM,
    BCM56260_B0_SER_RANGE_28_ADDR_BITSr_ENUM,
    BCM56260_B0_SER_RANGE_28_CONFIGr_ENUM,
    BCM56260_B0_SER_RANGE_28_DISABLEr_ENUM,
    BCM56260_B0_SER_RANGE_28_ENDr_ENUM,
    BCM56260_B0_SER_RANGE_28_PROT_WORDr_ENUM,
    BCM56260_B0_SER_RANGE_28_PROT_WORD_0r_ENUM,
    BCM56260_B0_SER_RANGE_28_PROT_WORD_1r_ENUM,
    BCM56260_B0_SER_RANGE_28_PROT_WORD_2r_ENUM,
    BCM56260_B0_SER_RANGE_28_PROT_WORD_3r_ENUM,
    BCM56260_B0_SER_RANGE_28_RESULTr_ENUM,
    BCM56260_B0_SER_RANGE_28_STARTr_ENUM,
    BCM56260_B0_SER_RANGE_29_ADDR_BITSr_ENUM,
    BCM56260_B0_SER_RANGE_29_CONFIGr_ENUM,
    BCM56260_B0_SER_RANGE_29_DISABLEr_ENUM,
    BCM56260_B0_SER_RANGE_29_ENDr_ENUM,
    BCM56260_B0_SER_RANGE_29_PROT_WORDr_ENUM,
    BCM56260_B0_SER_RANGE_29_PROT_WORD_0r_ENUM,
    BCM56260_B0_SER_RANGE_29_PROT_WORD_1r_ENUM,
    BCM56260_B0_SER_RANGE_29_PROT_WORD_2r_ENUM,
    BCM56260_B0_SER_RANGE_29_PROT_WORD_3r_ENUM,
    BCM56260_B0_SER_RANGE_29_RESULTr_ENUM,
    BCM56260_B0_SER_RANGE_29_STARTr_ENUM,
    BCM56260_B0_SER_RANGE_2_ADDR_BITSr_ENUM,
    BCM56260_B0_SER_RANGE_2_CONFIGr_ENUM,
    BCM56260_B0_SER_RANGE_2_DISABLEr_ENUM,
    BCM56260_B0_SER_RANGE_2_ENDr_ENUM,
    BCM56260_B0_SER_RANGE_2_PROT_WORDr_ENUM,
    BCM56260_B0_SER_RANGE_2_PROT_WORD_0r_ENUM,
    BCM56260_B0_SER_RANGE_2_PROT_WORD_1r_ENUM,
    BCM56260_B0_SER_RANGE_2_PROT_WORD_2r_ENUM,
    BCM56260_B0_SER_RANGE_2_PROT_WORD_3r_ENUM,
    BCM56260_B0_SER_RANGE_2_RESULTr_ENUM,
    BCM56260_B0_SER_RANGE_2_STARTr_ENUM,
    BCM56260_B0_SER_RANGE_30_ADDR_BITSr_ENUM,
    BCM56260_B0_SER_RANGE_30_CONFIGr_ENUM,
    BCM56260_B0_SER_RANGE_30_DISABLEr_ENUM,
    BCM56260_B0_SER_RANGE_30_ENDr_ENUM,
    BCM56260_B0_SER_RANGE_30_PROT_WORDr_ENUM,
    BCM56260_B0_SER_RANGE_30_PROT_WORD_0r_ENUM,
    BCM56260_B0_SER_RANGE_30_PROT_WORD_1r_ENUM,
    BCM56260_B0_SER_RANGE_30_PROT_WORD_2r_ENUM,
    BCM56260_B0_SER_RANGE_30_PROT_WORD_3r_ENUM,
    BCM56260_B0_SER_RANGE_30_RESULTr_ENUM,
    BCM56260_B0_SER_RANGE_30_STARTr_ENUM,
    BCM56260_B0_SER_RANGE_31_ADDR_BITSr_ENUM,
    BCM56260_B0_SER_RANGE_31_CONFIGr_ENUM,
    BCM56260_B0_SER_RANGE_31_DISABLEr_ENUM,
    BCM56260_B0_SER_RANGE_31_ENDr_ENUM,
    BCM56260_B0_SER_RANGE_31_PROT_WORDr_ENUM,
    BCM56260_B0_SER_RANGE_31_PROT_WORD_0r_ENUM,
    BCM56260_B0_SER_RANGE_31_PROT_WORD_1r_ENUM,
    BCM56260_B0_SER_RANGE_31_PROT_WORD_2r_ENUM,
    BCM56260_B0_SER_RANGE_31_PROT_WORD_3r_ENUM,
    BCM56260_B0_SER_RANGE_31_RESULTr_ENUM,
    BCM56260_B0_SER_RANGE_31_STARTr_ENUM,
    BCM56260_B0_SER_RANGE_3_ADDR_BITSr_ENUM,
    BCM56260_B0_SER_RANGE_3_CONFIGr_ENUM,
    BCM56260_B0_SER_RANGE_3_DISABLEr_ENUM,
    BCM56260_B0_SER_RANGE_3_ENDr_ENUM,
    BCM56260_B0_SER_RANGE_3_PROT_WORDr_ENUM,
    BCM56260_B0_SER_RANGE_3_PROT_WORD_0r_ENUM,
    BCM56260_B0_SER_RANGE_3_PROT_WORD_1r_ENUM,
    BCM56260_B0_SER_RANGE_3_PROT_WORD_2r_ENUM,
    BCM56260_B0_SER_RANGE_3_PROT_WORD_3r_ENUM,
    BCM56260_B0_SER_RANGE_3_RESULTr_ENUM,
    BCM56260_B0_SER_RANGE_3_STARTr_ENUM,
    BCM56260_B0_SER_RANGE_4_ADDR_BITSr_ENUM,
    BCM56260_B0_SER_RANGE_4_CONFIGr_ENUM,
    BCM56260_B0_SER_RANGE_4_DISABLEr_ENUM,
    BCM56260_B0_SER_RANGE_4_ENDr_ENUM,
    BCM56260_B0_SER_RANGE_4_PROT_WORDr_ENUM,
    BCM56260_B0_SER_RANGE_4_PROT_WORD_0r_ENUM,
    BCM56260_B0_SER_RANGE_4_PROT_WORD_1r_ENUM,
    BCM56260_B0_SER_RANGE_4_PROT_WORD_2r_ENUM,
    BCM56260_B0_SER_RANGE_4_PROT_WORD_3r_ENUM,
    BCM56260_B0_SER_RANGE_4_RESULTr_ENUM,
    BCM56260_B0_SER_RANGE_4_STARTr_ENUM,
    BCM56260_B0_SER_RANGE_5_ADDR_BITSr_ENUM,
    BCM56260_B0_SER_RANGE_5_CONFIGr_ENUM,
    BCM56260_B0_SER_RANGE_5_DISABLEr_ENUM,
    BCM56260_B0_SER_RANGE_5_ENDr_ENUM,
    BCM56260_B0_SER_RANGE_5_PROT_WORDr_ENUM,
    BCM56260_B0_SER_RANGE_5_PROT_WORD_0r_ENUM,
    BCM56260_B0_SER_RANGE_5_PROT_WORD_1r_ENUM,
    BCM56260_B0_SER_RANGE_5_PROT_WORD_2r_ENUM,
    BCM56260_B0_SER_RANGE_5_PROT_WORD_3r_ENUM,
    BCM56260_B0_SER_RANGE_5_RESULTr_ENUM,
    BCM56260_B0_SER_RANGE_5_STARTr_ENUM,
    BCM56260_B0_SER_RANGE_6_ADDR_BITSr_ENUM,
    BCM56260_B0_SER_RANGE_6_CONFIGr_ENUM,
    BCM56260_B0_SER_RANGE_6_DISABLEr_ENUM,
    BCM56260_B0_SER_RANGE_6_ENDr_ENUM,
    BCM56260_B0_SER_RANGE_6_PROT_WORDr_ENUM,
    BCM56260_B0_SER_RANGE_6_PROT_WORD_0r_ENUM,
    BCM56260_B0_SER_RANGE_6_PROT_WORD_1r_ENUM,
    BCM56260_B0_SER_RANGE_6_PROT_WORD_2r_ENUM,
    BCM56260_B0_SER_RANGE_6_PROT_WORD_3r_ENUM,
    BCM56260_B0_SER_RANGE_6_RESULTr_ENUM,
    BCM56260_B0_SER_RANGE_6_STARTr_ENUM,
    BCM56260_B0_SER_RANGE_7_ADDR_BITSr_ENUM,
    BCM56260_B0_SER_RANGE_7_CONFIGr_ENUM,
    BCM56260_B0_SER_RANGE_7_DISABLEr_ENUM,
    BCM56260_B0_SER_RANGE_7_ENDr_ENUM,
    BCM56260_B0_SER_RANGE_7_PROT_WORDr_ENUM,
    BCM56260_B0_SER_RANGE_7_PROT_WORD_0r_ENUM,
    BCM56260_B0_SER_RANGE_7_PROT_WORD_1r_ENUM,
    BCM56260_B0_SER_RANGE_7_PROT_WORD_2r_ENUM,
    BCM56260_B0_SER_RANGE_7_PROT_WORD_3r_ENUM,
    BCM56260_B0_SER_RANGE_7_RESULTr_ENUM,
    BCM56260_B0_SER_RANGE_7_STARTr_ENUM,
    BCM56260_B0_SER_RANGE_8_ADDR_BITSr_ENUM,
    BCM56260_B0_SER_RANGE_8_CONFIGr_ENUM,
    BCM56260_B0_SER_RANGE_8_DISABLEr_ENUM,
    BCM56260_B0_SER_RANGE_8_ENDr_ENUM,
    BCM56260_B0_SER_RANGE_8_PROT_WORDr_ENUM,
    BCM56260_B0_SER_RANGE_8_PROT_WORD_0r_ENUM,
    BCM56260_B0_SER_RANGE_8_PROT_WORD_1r_ENUM,
    BCM56260_B0_SER_RANGE_8_PROT_WORD_2r_ENUM,
    BCM56260_B0_SER_RANGE_8_PROT_WORD_3r_ENUM,
    BCM56260_B0_SER_RANGE_8_RESULTr_ENUM,
    BCM56260_B0_SER_RANGE_8_STARTr_ENUM,
    BCM56260_B0_SER_RANGE_9_ADDR_BITSr_ENUM,
    BCM56260_B0_SER_RANGE_9_CONFIGr_ENUM,
    BCM56260_B0_SER_RANGE_9_DISABLEr_ENUM,
    BCM56260_B0_SER_RANGE_9_ENDr_ENUM,
    BCM56260_B0_SER_RANGE_9_PROT_WORDr_ENUM,
    BCM56260_B0_SER_RANGE_9_PROT_WORD_0r_ENUM,
    BCM56260_B0_SER_RANGE_9_PROT_WORD_1r_ENUM,
    BCM56260_B0_SER_RANGE_9_PROT_WORD_2r_ENUM,
    BCM56260_B0_SER_RANGE_9_PROT_WORD_3r_ENUM,
    BCM56260_B0_SER_RANGE_9_RESULTr_ENUM,
    BCM56260_B0_SER_RANGE_9_STARTr_ENUM,
    BCM56260_B0_SER_RANGE_ADDR_BITSr_ENUM,
    BCM56260_B0_SER_RANGE_CONFIGr_ENUM,
    BCM56260_B0_SER_RANGE_DISABLEr_ENUM,
    BCM56260_B0_SER_RANGE_ENABLEr_ENUM,
    BCM56260_B0_SER_RANGE_ENDr_ENUM,
    BCM56260_B0_SER_RANGE_RESULTr_ENUM,
    BCM56260_B0_SER_RANGE_STARTr_ENUM,
    BCM56260_B0_SER_RESULT_0m_ENUM,
    BCM56260_B0_SER_RESULT_1m_ENUM,
    BCM56260_B0_SER_RESULT_DATA_0m_ENUM,
    BCM56260_B0_SER_RESULT_DATA_1m_ENUM,
    BCM56260_B0_SER_RESULT_EXPECTED_0m_ENUM,
    BCM56260_B0_SER_RESULT_EXPECTED_1m_ENUM,
    BCM56260_B0_SER_RESULT_MEM_LVMr_ENUM,
    BCM56260_B0_SER_RESULT_MEM_TMr_ENUM,
    BCM56260_B0_SER_RING_ERR_CTRLr_ENUM,
    BCM56260_B0_SFLOW_EGR_RAND_SEEDr_ENUM,
    BCM56260_B0_SFLOW_EGR_THRESHOLDr_ENUM,
    BCM56260_B0_SFLOW_ING_RAND_SEEDr_ENUM,
    BCM56260_B0_SFLOW_ING_THRESHOLDr_ENUM,
    BCM56260_B0_SFLOW_ING_THRESHOLD_PARITY_CONTROLr_ENUM,
    BCM56260_B0_SMBUS_TIMING_CONFIG_2r_ENUM,
    BCM56260_B0_SOFTWARE_BLOCKMAP_ENUM,
    BCM56260_B0_SOME_RDI_DEFECT_STATUSr_ENUM,
    BCM56260_B0_SOME_RMEP_CCM_DEFECT_STATUSr_ENUM,
    BCM56260_B0_SOURCE_MOD_PROXY_TABLEm_ENUM,
    BCM56260_B0_SOURCE_TRUNK_MAP_MODBASEm_ENUM,
    BCM56260_B0_SOURCE_TRUNK_MAP_MODVIEW_PARITY_CONTROLr_ENUM,
    BCM56260_B0_SOURCE_TRUNK_MAP_TABLEm_ENUM,
    BCM56260_B0_SOURCE_VPm_ENUM,
    BCM56260_B0_SOURCE_VP_ECC_CONTROLr_ENUM,
    BCM56260_B0_SRC_INTFr_ENUM,
    BCM56260_B0_SRC_MODID_EGRESSm_ENUM,
    BCM56260_B0_SRC_MODID_EGRESS_ECC_CONTROLr_ENUM,
    BCM56260_B0_SRC_MODID_EGRESS_SELr_ENUM,
    BCM56260_B0_SRC_MODID_INGRESS_BLOCKm_ENUM,
    BCM56260_B0_SRC_MODID_INGRESS_BLOCK_PARITY_CONTROLr_ENUM,
    BCM56260_B0_SRC_TRUNK_ECC_CONTROLr_ENUM,
    BCM56260_B0_START_BY_START_ERROR0_64r_ENUM,
    BCM56260_B0_STG_TABm_ENUM,
    BCM56260_B0_STORM_CONTROL_METER_CONFIGr_ENUM,
    BCM56260_B0_STORM_CONTROL_METER_CONFIG_PARITY_CONTROLr_ENUM,
    BCM56260_B0_STORM_CONTROL_METER_MAPPINGr_ENUM,
    BCM56260_B0_ST_TRANS_TBL_ECC_ERRr_ENUM,
    BCM56260_B0_ST_TRANS_TBL_ECC_ERR1r_ENUM,
    BCM56260_B0_ST_TRANS_TBL_ECC_ERR2r_ENUM,
    BCM56260_B0_SUBPORT_TAG_TO_PP_PORT_MAPm_ENUM,
    BCM56260_B0_SUBPORT_TAG_TO_PP_PORT_MAP_CAM_DBGCTRLr_ENUM,
    BCM56260_B0_SUBPORT_TAG_TO_PP_PORT_MAP_DATA_ONLYm_ENUM,
    BCM56260_B0_SUBPORT_TAG_TO_PP_PORT_MAP_DATA_ONLY_PARITY_CONTROLr_ENUM,
    BCM56260_B0_SUBPORT_TAG_TO_PP_PORT_MAP_ONLYm_ENUM,
    BCM56260_B0_SUBPORT_TAG_TO_PP_PORT_MAP_ONLY_BIST_CONFIGr_ENUM,
    BCM56260_B0_SUBPORT_TAG_TO_PP_PORT_MAP_ONLY_BIST_DBG_DATAr_ENUM,
    BCM56260_B0_SUBPORT_TAG_TO_PP_PORT_MAP_ONLY_BIST_STATUSr_ENUM,
    BCM56260_B0_SUBPORT_TAG_TO_PP_PORT_MAP_TM_CONTROLr_ENUM,
    BCM56260_B0_SUBPORT_TAG_TPIDr_ENUM,
    BCM56260_B0_SUBPORT_TAG_TPID_0r_ENUM,
    BCM56260_B0_SUBPORT_TAG_TPID_1r_ENUM,
    BCM56260_B0_SUBPORT_TAG_TPID_2r_ENUM,
    BCM56260_B0_SUBPORT_TAG_TPID_3r_ENUM,
    BCM56260_B0_SVM_MACROFLOW_INDEX_TABLEm_ENUM,
    BCM56260_B0_SVM_METER_TABLEm_ENUM,
    BCM56260_B0_SVM_OFFSET_TABLEm_ENUM,
    BCM56260_B0_SVM_POLICY_TABLEm_ENUM,
    BCM56260_B0_SW1_RAM_DBGCTRLr_ENUM,
    BCM56260_B0_SW1_RAM_DBGCTRL_2r_ENUM,
    BCM56260_B0_SW1_RAM_DBGCTRL_3r_ENUM,
    BCM56260_B0_SW1_RAM_DBGCTRL_4r_ENUM,
    BCM56260_B0_SW1_RAM_DBGCTRL_5r_ENUM,
    BCM56260_B0_SW2_EOP_BUFFER_A_PARITY_CONTROLr_ENUM,
    BCM56260_B0_SW2_EOP_BUFFER_B_PARITY_CONTROLr_ENUM,
    BCM56260_B0_SW2_EOP_BUFFER_C_PARITY_CONTROLr_ENUM,
    BCM56260_B0_SW2_FP_DST_ACTION_CONTROLr_ENUM,
    BCM56260_B0_SW2_HW_CONTROLr_ENUM,
    BCM56260_B0_SW2_RAM_CONTROL_0r_ENUM,
    BCM56260_B0_SW2_RAM_CONTROL_1r_ENUM,
    BCM56260_B0_SW2_RAM_CONTROL_2r_ENUM,
    BCM56260_B0_SW2_RAM_CONTROL_3r_ENUM,
    BCM56260_B0_SW2_RAM_CONTROL_4r_ENUM,
    BCM56260_B0_SW2_RAM_CONTROL_5r_ENUM,
    BCM56260_B0_SW2_RAM_CONTROL_6r_ENUM,
    BCM56260_B0_SW2_RAM_CONTROL_7r_ENUM,
    BCM56260_B0_SW2_RAM_CONTROL_8r_ENUM,
    BCM56260_B0_SYSTEM_CONFIG_MODVIEW_PARITY_CONTROLr_ENUM,
    BCM56260_B0_SYSTEM_CONFIG_PARITY_CONTROLr_ENUM,
    BCM56260_B0_SYSTEM_CONFIG_TABLEm_ENUM,
    BCM56260_B0_SYSTEM_CONFIG_TABLE_MODBASEm_ENUM,
    BCM56260_B0_SYS_MAC_COUNTr_ENUM,
    BCM56260_B0_SYS_MAC_LIMIT_CONTROLr_ENUM,
    BCM56260_B0_T1023r_ENUM,
    BCM56260_B0_T127r_ENUM,
    BCM56260_B0_T1518r_ENUM,
    BCM56260_B0_T16383r_ENUM,
    BCM56260_B0_T2047r_ENUM,
    BCM56260_B0_T255r_ENUM,
    BCM56260_B0_T4095r_ENUM,
    BCM56260_B0_T511r_ENUM,
    BCM56260_B0_T64r_ENUM,
    BCM56260_B0_T9216r_ENUM,
    BCM56260_B0_TBCAr_ENUM,
    BCM56260_B0_TBYTr_ENUM,
    BCM56260_B0_TCP_FNm_ENUM,
    BCM56260_B0_TDBGCr_ENUM,
    BCM56260_B0_TDBGC0r_ENUM,
    BCM56260_B0_TDBGC0_SELECTr_ENUM,
    BCM56260_B0_TDBGC1r_ENUM,
    BCM56260_B0_TDBGC10r_ENUM,
    BCM56260_B0_TDBGC10_SELECTr_ENUM,
    BCM56260_B0_TDBGC11r_ENUM,
    BCM56260_B0_TDBGC11_SELECTr_ENUM,
    BCM56260_B0_TDBGC1_SELECTr_ENUM,
    BCM56260_B0_TDBGC2r_ENUM,
    BCM56260_B0_TDBGC2_SELECTr_ENUM,
    BCM56260_B0_TDBGC3r_ENUM,
    BCM56260_B0_TDBGC3_SELECTr_ENUM,
    BCM56260_B0_TDBGC4r_ENUM,
    BCM56260_B0_TDBGC4_SELECTr_ENUM,
    BCM56260_B0_TDBGC5r_ENUM,
    BCM56260_B0_TDBGC5_SELECTr_ENUM,
    BCM56260_B0_TDBGC6r_ENUM,
    BCM56260_B0_TDBGC6_SELECTr_ENUM,
    BCM56260_B0_TDBGC7r_ENUM,
    BCM56260_B0_TDBGC7_SELECTr_ENUM,
    BCM56260_B0_TDBGC8r_ENUM,
    BCM56260_B0_TDBGC8_SELECTr_ENUM,
    BCM56260_B0_TDBGC9r_ENUM,
    BCM56260_B0_TDBGC9_SELECTr_ENUM,
    BCM56260_B0_TDBGC_SELECTr_ENUM,
    BCM56260_B0_TDBGC_SELECT_2r_ENUM,
    BCM56260_B0_TDFRr_ENUM,
    BCM56260_B0_TDVLNr_ENUM,
    BCM56260_B0_TEDFr_ENUM,
    BCM56260_B0_TERRr_ENUM,
    BCM56260_B0_TFCSr_ENUM,
    BCM56260_B0_TFRGr_ENUM,
    BCM56260_B0_THDIEMA_BUFFER_CELL_LIMIT_SPr_ENUM,
    BCM56260_B0_THDIEMA_BUFFER_CELL_LIMIT_SP_SHAREDr_ENUM,
    BCM56260_B0_THDIEMA_CELL_RESET_LIMIT_OFFSET_SPr_ENUM,
    BCM56260_B0_THDIEMA_CELL_SPAP_RED_OFFSET_SPr_ENUM,
    BCM56260_B0_THDIEMA_CELL_SPAP_YELLOW_OFFSET_SPr_ENUM,
    BCM56260_B0_THDIEMA_COLOR_AWAREr_ENUM,
    BCM56260_B0_THDIEMA_ECC_ERROR_SINGLE_BIT_ERROR_CNTr_ENUM,
    BCM56260_B0_THDIEMA_FLOW_CONTROL_XOFF_STATEr_ENUM,
    BCM56260_B0_THDIEMA_GLOBAL_HDRM_COUNTr_ENUM,
    BCM56260_B0_THDIEMA_GLOBAL_HDRM_LIMITr_ENUM,
    BCM56260_B0_THDIEMA_INPUT_PORT_RX_ENABLE_64r_ENUM,
    BCM56260_B0_THDIEMA_MEMORY_TM_0r_ENUM,
    BCM56260_B0_THDIEMA_MEMORY_TM_1r_ENUM,
    BCM56260_B0_THDIEMA_PARITY_ERROR_INTR_MASKr_ENUM,
    BCM56260_B0_THDIEMA_PARITY_ERROR_STATUS_0r_ENUM,
    BCM56260_B0_THDIEMA_POOL_DROP_STATEr_ENUM,
    BCM56260_B0_THDIEMA_PORT_COUNT_CELLr_ENUM,
    BCM56260_B0_THDIEMA_PORT_FC_STATUSr_ENUM,
    BCM56260_B0_THDIEMA_PORT_LIMIT_STATESr_ENUM,
    BCM56260_B0_THDIEMA_PORT_MAX_PKT_SIZEr_ENUM,
    BCM56260_B0_THDIEMA_PORT_OVQ_PAUSE_ENABLE_64r_ENUM,
    BCM56260_B0_THDIEMA_PORT_PAUSE_ENABLE_64r_ENUM,
    BCM56260_B0_THDIEMA_PORT_PG_SPIDr_ENUM,
    BCM56260_B0_THDIEMA_PORT_PRI_XON_ENABLEr_ENUM,
    BCM56260_B0_THDIEMA_PORT_PROFILE_MAPr_ENUM,
    BCM56260_B0_THDIEMA_PORT_SHARED_COUNT_CELLr_ENUM,
    BCM56260_B0_THDIEMA_PROFILE0_PRI_GRPr_ENUM,
    BCM56260_B0_THDIEMA_PROFILE0_PRI_GRP0r_ENUM,
    BCM56260_B0_THDIEMA_PROFILE0_PRI_GRP1r_ENUM,
    BCM56260_B0_THDIEMA_PROFILE1_PRI_GRPr_ENUM,
    BCM56260_B0_THDIEMA_PROFILE1_PRI_GRP0r_ENUM,
    BCM56260_B0_THDIEMA_PROFILE1_PRI_GRP1r_ENUM,
    BCM56260_B0_THDIEMA_PROFILE2_PRI_GRPr_ENUM,
    BCM56260_B0_THDIEMA_PROFILE2_PRI_GRP0r_ENUM,
    BCM56260_B0_THDIEMA_PROFILE2_PRI_GRP1r_ENUM,
    BCM56260_B0_THDIEMA_PROFILE3_PRI_GRPr_ENUM,
    BCM56260_B0_THDIEMA_PROFILE3_PRI_GRP0r_ENUM,
    BCM56260_B0_THDIEMA_PROFILE3_PRI_GRP1r_ENUM,
    BCM56260_B0_THDIEMA_RDE_POOL_SELECTr_ENUM,
    BCM56260_B0_THDIEMA_THDI_BYPASSr_ENUM,
    BCM56260_B0_THDIEMA_THDI_PORT_PG_CNTRSm_ENUM,
    BCM56260_B0_THDIEMA_THDI_PORT_PG_CONFIGm_ENUM,
    BCM56260_B0_THDIEMA_THDI_PORT_SP_CNTRSm_ENUM,
    BCM56260_B0_THDIEMA_THDI_PORT_SP_CONFIGm_ENUM,
    BCM56260_B0_THDIEMA_TOTAL_BUFFER_COUNT_CELLr_ENUM,
    BCM56260_B0_THDIEMA_TOTAL_BUFFER_COUNT_CELL_SPr_ENUM,
    BCM56260_B0_THDIEMA_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr_ENUM,
    BCM56260_B0_THDIEMA_USE_SP_SHAREDr_ENUM,
    BCM56260_B0_THDIEXT_BUFFER_CELL_LIMIT_SPr_ENUM,
    BCM56260_B0_THDIEXT_BUFFER_CELL_LIMIT_SP_SHAREDr_ENUM,
    BCM56260_B0_THDIEXT_CELL_RESET_LIMIT_OFFSET_SPr_ENUM,
    BCM56260_B0_THDIEXT_CELL_SPAP_RED_OFFSET_SPr_ENUM,
    BCM56260_B0_THDIEXT_CELL_SPAP_YELLOW_OFFSET_SPr_ENUM,
    BCM56260_B0_THDIEXT_COLOR_AWAREr_ENUM,
    BCM56260_B0_THDIEXT_ECC_ERROR_SINGLE_BIT_ERROR_CNTr_ENUM,
    BCM56260_B0_THDIEXT_FLOW_CONTROL_XOFF_STATEr_ENUM,
    BCM56260_B0_THDIEXT_GLOBAL_HDRM_COUNTr_ENUM,
    BCM56260_B0_THDIEXT_GLOBAL_HDRM_LIMITr_ENUM,
    BCM56260_B0_THDIEXT_INPUT_PORT_RX_ENABLE_64r_ENUM,
    BCM56260_B0_THDIEXT_MEMORY_TM_0r_ENUM,
    BCM56260_B0_THDIEXT_MEMORY_TM_1r_ENUM,
    BCM56260_B0_THDIEXT_PARITY_ERROR_INTR_MASKr_ENUM,
    BCM56260_B0_THDIEXT_PARITY_ERROR_STATUS_0r_ENUM,
    BCM56260_B0_THDIEXT_POOL_DROP_STATEr_ENUM,
    BCM56260_B0_THDIEXT_PORT_COUNT_CELLr_ENUM,
    BCM56260_B0_THDIEXT_PORT_FC_STATUSr_ENUM,
    BCM56260_B0_THDIEXT_PORT_LIMIT_STATESr_ENUM,
    BCM56260_B0_THDIEXT_PORT_MAX_PKT_SIZEr_ENUM,
    BCM56260_B0_THDIEXT_PORT_OVQ_PAUSE_ENABLE_64r_ENUM,
    BCM56260_B0_THDIEXT_PORT_PAUSE_ENABLE_64r_ENUM,
    BCM56260_B0_THDIEXT_PORT_PG_SPIDr_ENUM,
    BCM56260_B0_THDIEXT_PORT_PRI_XON_ENABLEr_ENUM,
    BCM56260_B0_THDIEXT_PORT_PROFILE_MAPr_ENUM,
    BCM56260_B0_THDIEXT_PORT_SHARED_COUNT_CELLr_ENUM,
    BCM56260_B0_THDIEXT_PROFILE0_PRI_GRPr_ENUM,
    BCM56260_B0_THDIEXT_PROFILE0_PRI_GRP0r_ENUM,
    BCM56260_B0_THDIEXT_PROFILE0_PRI_GRP1r_ENUM,
    BCM56260_B0_THDIEXT_PROFILE1_PRI_GRPr_ENUM,
    BCM56260_B0_THDIEXT_PROFILE1_PRI_GRP0r_ENUM,
    BCM56260_B0_THDIEXT_PROFILE1_PRI_GRP1r_ENUM,
    BCM56260_B0_THDIEXT_PROFILE2_PRI_GRPr_ENUM,
    BCM56260_B0_THDIEXT_PROFILE2_PRI_GRP0r_ENUM,
    BCM56260_B0_THDIEXT_PROFILE2_PRI_GRP1r_ENUM,
    BCM56260_B0_THDIEXT_PROFILE3_PRI_GRPr_ENUM,
    BCM56260_B0_THDIEXT_PROFILE3_PRI_GRP0r_ENUM,
    BCM56260_B0_THDIEXT_PROFILE3_PRI_GRP1r_ENUM,
    BCM56260_B0_THDIEXT_RDE_POOL_SELECTr_ENUM,
    BCM56260_B0_THDIEXT_THDI_BYPASSr_ENUM,
    BCM56260_B0_THDIEXT_THDI_PORT_PG_CNTRSm_ENUM,
    BCM56260_B0_THDIEXT_THDI_PORT_PG_CONFIGm_ENUM,
    BCM56260_B0_THDIEXT_THDI_PORT_SP_CNTRSm_ENUM,
    BCM56260_B0_THDIEXT_THDI_PORT_SP_CONFIGm_ENUM,
    BCM56260_B0_THDIEXT_TOTAL_BUFFER_COUNT_CELLr_ENUM,
    BCM56260_B0_THDIEXT_TOTAL_BUFFER_COUNT_CELL_SPr_ENUM,
    BCM56260_B0_THDIEXT_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr_ENUM,
    BCM56260_B0_THDIEXT_USE_SP_SHAREDr_ENUM,
    BCM56260_B0_THDIQEN_BUFFER_CELL_LIMIT_SPr_ENUM,
    BCM56260_B0_THDIQEN_BUFFER_CELL_LIMIT_SP_SHAREDr_ENUM,
    BCM56260_B0_THDIQEN_CELL_RESET_LIMIT_OFFSET_SPr_ENUM,
    BCM56260_B0_THDIQEN_CELL_SPAP_RED_OFFSET_SPr_ENUM,
    BCM56260_B0_THDIQEN_CELL_SPAP_YELLOW_OFFSET_SPr_ENUM,
    BCM56260_B0_THDIQEN_COLOR_AWAREr_ENUM,
    BCM56260_B0_THDIQEN_ECC_ERROR_SINGLE_BIT_ERROR_CNTr_ENUM,
    BCM56260_B0_THDIQEN_FLOW_CONTROL_XOFF_STATEr_ENUM,
    BCM56260_B0_THDIQEN_GLOBAL_HDRM_COUNTr_ENUM,
    BCM56260_B0_THDIQEN_GLOBAL_HDRM_LIMITr_ENUM,
    BCM56260_B0_THDIQEN_INPUT_PORT_RX_ENABLE_64r_ENUM,
    BCM56260_B0_THDIQEN_MEMORY_TM_0r_ENUM,
    BCM56260_B0_THDIQEN_MEMORY_TM_1r_ENUM,
    BCM56260_B0_THDIQEN_PARITY_ERROR_INTR_MASKr_ENUM,
    BCM56260_B0_THDIQEN_PARITY_ERROR_STATUS_0r_ENUM,
    BCM56260_B0_THDIQEN_POOL_DROP_STATEr_ENUM,
    BCM56260_B0_THDIQEN_PORT_COUNT_CELLr_ENUM,
    BCM56260_B0_THDIQEN_PORT_FC_STATUSr_ENUM,
    BCM56260_B0_THDIQEN_PORT_LIMIT_STATESr_ENUM,
    BCM56260_B0_THDIQEN_PORT_MAX_PKT_SIZEr_ENUM,
    BCM56260_B0_THDIQEN_PORT_OVQ_PAUSE_ENABLE_64r_ENUM,
    BCM56260_B0_THDIQEN_PORT_PAUSE_ENABLE_64r_ENUM,
    BCM56260_B0_THDIQEN_PORT_PG_SPIDr_ENUM,
    BCM56260_B0_THDIQEN_PORT_PRI_XON_ENABLEr_ENUM,
    BCM56260_B0_THDIQEN_PORT_PROFILE_MAPr_ENUM,
    BCM56260_B0_THDIQEN_PORT_SHARED_COUNT_CELLr_ENUM,
    BCM56260_B0_THDIQEN_PROFILE0_PRI_GRPr_ENUM,
    BCM56260_B0_THDIQEN_PROFILE0_PRI_GRP0r_ENUM,
    BCM56260_B0_THDIQEN_PROFILE0_PRI_GRP1r_ENUM,
    BCM56260_B0_THDIQEN_PROFILE1_PRI_GRPr_ENUM,
    BCM56260_B0_THDIQEN_PROFILE1_PRI_GRP0r_ENUM,
    BCM56260_B0_THDIQEN_PROFILE1_PRI_GRP1r_ENUM,
    BCM56260_B0_THDIQEN_PROFILE2_PRI_GRPr_ENUM,
    BCM56260_B0_THDIQEN_PROFILE2_PRI_GRP0r_ENUM,
    BCM56260_B0_THDIQEN_PROFILE2_PRI_GRP1r_ENUM,
    BCM56260_B0_THDIQEN_PROFILE3_PRI_GRPr_ENUM,
    BCM56260_B0_THDIQEN_PROFILE3_PRI_GRP0r_ENUM,
    BCM56260_B0_THDIQEN_PROFILE3_PRI_GRP1r_ENUM,
    BCM56260_B0_THDIQEN_RDE_POOL_SELECTr_ENUM,
    BCM56260_B0_THDIQEN_THDI_BYPASSr_ENUM,
    BCM56260_B0_THDIQEN_THDI_PORT_PG_CNTRSm_ENUM,
    BCM56260_B0_THDIQEN_THDI_PORT_PG_CONFIGm_ENUM,
    BCM56260_B0_THDIQEN_THDI_PORT_SP_CNTRSm_ENUM,
    BCM56260_B0_THDIQEN_THDI_PORT_SP_CONFIGm_ENUM,
    BCM56260_B0_THDIQEN_TOTAL_BUFFER_COUNT_CELLr_ENUM,
    BCM56260_B0_THDIQEN_TOTAL_BUFFER_COUNT_CELL_SPr_ENUM,
    BCM56260_B0_THDIQEN_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr_ENUM,
    BCM56260_B0_THDIQEN_USE_SP_SHAREDr_ENUM,
    BCM56260_B0_THDIRQE_BUFFER_CELL_LIMIT_SPr_ENUM,
    BCM56260_B0_THDIRQE_BUFFER_CELL_LIMIT_SP_SHAREDr_ENUM,
    BCM56260_B0_THDIRQE_CELL_RESET_LIMIT_OFFSET_SPr_ENUM,
    BCM56260_B0_THDIRQE_CELL_SPAP_RED_OFFSET_SPr_ENUM,
    BCM56260_B0_THDIRQE_CELL_SPAP_YELLOW_OFFSET_SPr_ENUM,
    BCM56260_B0_THDIRQE_COLOR_AWAREr_ENUM,
    BCM56260_B0_THDIRQE_ECC_ERROR_SINGLE_BIT_ERROR_CNTr_ENUM,
    BCM56260_B0_THDIRQE_FLOW_CONTROL_XOFF_STATEr_ENUM,
    BCM56260_B0_THDIRQE_GLOBAL_HDRM_COUNTr_ENUM,
    BCM56260_B0_THDIRQE_GLOBAL_HDRM_LIMITr_ENUM,
    BCM56260_B0_THDIRQE_INPUT_PORT_RX_ENABLE_64r_ENUM,
    BCM56260_B0_THDIRQE_MEMORY_TM_0r_ENUM,
    BCM56260_B0_THDIRQE_MEMORY_TM_1r_ENUM,
    BCM56260_B0_THDIRQE_PARITY_ERROR_INTR_MASKr_ENUM,
    BCM56260_B0_THDIRQE_PARITY_ERROR_STATUS_0r_ENUM,
    BCM56260_B0_THDIRQE_POOL_DROP_STATEr_ENUM,
    BCM56260_B0_THDIRQE_PORT_COUNT_CELLr_ENUM,
    BCM56260_B0_THDIRQE_PORT_FC_STATUSr_ENUM,
    BCM56260_B0_THDIRQE_PORT_LIMIT_STATESr_ENUM,
    BCM56260_B0_THDIRQE_PORT_MAX_PKT_SIZEr_ENUM,
    BCM56260_B0_THDIRQE_PORT_OVQ_PAUSE_ENABLE_64r_ENUM,
    BCM56260_B0_THDIRQE_PORT_PAUSE_ENABLE_64r_ENUM,
    BCM56260_B0_THDIRQE_PORT_PG_SPIDr_ENUM,
    BCM56260_B0_THDIRQE_PORT_PRI_XON_ENABLEr_ENUM,
    BCM56260_B0_THDIRQE_PORT_PROFILE_MAPr_ENUM,
    BCM56260_B0_THDIRQE_PORT_SHARED_COUNT_CELLr_ENUM,
    BCM56260_B0_THDIRQE_PROFILE0_PRI_GRPr_ENUM,
    BCM56260_B0_THDIRQE_PROFILE0_PRI_GRP0r_ENUM,
    BCM56260_B0_THDIRQE_PROFILE0_PRI_GRP1r_ENUM,
    BCM56260_B0_THDIRQE_PROFILE1_PRI_GRPr_ENUM,
    BCM56260_B0_THDIRQE_PROFILE1_PRI_GRP0r_ENUM,
    BCM56260_B0_THDIRQE_PROFILE1_PRI_GRP1r_ENUM,
    BCM56260_B0_THDIRQE_PROFILE2_PRI_GRPr_ENUM,
    BCM56260_B0_THDIRQE_PROFILE2_PRI_GRP0r_ENUM,
    BCM56260_B0_THDIRQE_PROFILE2_PRI_GRP1r_ENUM,
    BCM56260_B0_THDIRQE_PROFILE3_PRI_GRPr_ENUM,
    BCM56260_B0_THDIRQE_PROFILE3_PRI_GRP0r_ENUM,
    BCM56260_B0_THDIRQE_PROFILE3_PRI_GRP1r_ENUM,
    BCM56260_B0_THDIRQE_RDE_POOL_SELECTr_ENUM,
    BCM56260_B0_THDIRQE_THDI_BYPASSr_ENUM,
    BCM56260_B0_THDIRQE_THDI_PORT_PG_CNTRSm_ENUM,
    BCM56260_B0_THDIRQE_THDI_PORT_PG_CONFIGm_ENUM,
    BCM56260_B0_THDIRQE_THDI_PORT_SP_CNTRSm_ENUM,
    BCM56260_B0_THDIRQE_THDI_PORT_SP_CONFIGm_ENUM,
    BCM56260_B0_THDIRQE_TOTAL_BUFFER_COUNT_CELLr_ENUM,
    BCM56260_B0_THDIRQE_TOTAL_BUFFER_COUNT_CELL_SPr_ENUM,
    BCM56260_B0_THDIRQE_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr_ENUM,
    BCM56260_B0_THDIRQE_USE_SP_SHAREDr_ENUM,
    BCM56260_B0_THDI_BYPASSr_ENUM,
    BCM56260_B0_THDI_PORT_PG_CNTRSm_ENUM,
    BCM56260_B0_THDI_PORT_PG_CONFIGm_ENUM,
    BCM56260_B0_THDI_PORT_SP_CNTRSm_ENUM,
    BCM56260_B0_THDI_PORT_SP_CONFIGm_ENUM,
    BCM56260_B0_THDI_TO_OOBFC_SP_STr_ENUM,
    BCM56260_B0_THDO_BYPASSr_ENUM,
    BCM56260_B0_THDO_DROP_CTR_CONFIGr_ENUM,
    BCM56260_B0_THDO_INTEROP_CONFIGr_ENUM,
    BCM56260_B0_THDO_MEMDEBUG_OPNCONFIGr_ENUM,
    BCM56260_B0_THDO_MEMDEBUG_OPNCOUNTr_ENUM,
    BCM56260_B0_THDO_MEMDEBUG_OPNOFFSETr_ENUM,
    BCM56260_B0_THDO_MEMDEBUG_OPNSTATUSr_ENUM,
    BCM56260_B0_THDO_MEMDEBUG_QCONFIGr_ENUM,
    BCM56260_B0_THDO_MEMDEBUG_QCOUNTr_ENUM,
    BCM56260_B0_THDO_MEMDEBUG_QOFFSETr_ENUM,
    BCM56260_B0_THDO_MEMDEBUG_QRESETr_ENUM,
    BCM56260_B0_THDO_MEMDEBUG_QSTATUSr_ENUM,
    BCM56260_B0_THDO_MISCCONFIGr_ENUM,
    BCM56260_B0_THDO_OPNCOUNT_QENTRYm_ENUM,
    BCM56260_B0_THDO_PARITY_ERROR_ADDRESSr_ENUM,
    BCM56260_B0_THDO_PARITY_ERROR_COUNTr_ENUM,
    BCM56260_B0_THDO_PARITY_ERROR_COUNT_2BITr_ENUM,
    BCM56260_B0_THDO_PARITY_ERROR_MASKr_ENUM,
    BCM56260_B0_THDO_PARITY_ERROR_MASK1r_ENUM,
    BCM56260_B0_THDO_PARITY_ERROR_MASK2r_ENUM,
    BCM56260_B0_THDO_PARITY_ERROR_STATUSr_ENUM,
    BCM56260_B0_THDO_PARITY_ERROR_STATUS1r_ENUM,
    BCM56260_B0_THDO_PARITY_ERROR_STATUS2r_ENUM,
    BCM56260_B0_THDO_PORT_DISABLE_CFG1r_ENUM,
    BCM56260_B0_THDO_PORT_DISABLE_STATUSr_ENUM,
    BCM56260_B0_THDO_QCOUNT_QENTRYm_ENUM,
    BCM56260_B0_THDO_QUEUE_DISABLE_CFG1r_ENUM,
    BCM56260_B0_THDO_QUEUE_DISABLE_CFG2r_ENUM,
    BCM56260_B0_THDO_QUEUE_DISABLE_STATUSr_ENUM,
    BCM56260_B0_THDO_RDE_WORK_QUEUE_DROP_STATUS_64r_ENUM,
    BCM56260_B0_THDO_RQE_WORK_QUEUE_DROP_STATUS_64r_ENUM,
    BCM56260_B0_THDO_TO_OOBFC_SP_STr_ENUM,
    BCM56260_B0_TIME_DOMAINr_ENUM,
    BCM56260_B0_TJBRr_ENUM,
    BCM56260_B0_TLCLr_ENUM,
    BCM56260_B0_TMCAr_ENUM,
    BCM56260_B0_TMCLr_ENUM,
    BCM56260_B0_TMGVr_ENUM,
    BCM56260_B0_TNCLr_ENUM,
    BCM56260_B0_TOP_ARS_WRAP_CLK_PMB_ENr_ENUM,
    BCM56260_B0_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRLr_ENUM,
    BCM56260_B0_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_0r_ENUM,
    BCM56260_B0_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_1r_ENUM,
    BCM56260_B0_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRLr_ENUM,
    BCM56260_B0_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_1r_ENUM,
    BCM56260_B0_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_2r_ENUM,
    BCM56260_B0_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_3r_ENUM,
    BCM56260_B0_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_4r_ENUM,
    BCM56260_B0_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_5r_ENUM,
    BCM56260_B0_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_6r_ENUM,
    BCM56260_B0_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_7r_ENUM,
    BCM56260_B0_TOP_BROAD_SYNC0_PLL_STATUSr_ENUM,
    BCM56260_B0_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRLr_ENUM,
    BCM56260_B0_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_0r_ENUM,
    BCM56260_B0_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_1r_ENUM,
    BCM56260_B0_TOP_BROAD_SYNC1_LCPLL_SAMPLE_DIV_CTRLr_ENUM,
    BCM56260_B0_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_1r_ENUM,
    BCM56260_B0_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_2r_ENUM,
    BCM56260_B0_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_3r_ENUM,
    BCM56260_B0_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_4r_ENUM,
    BCM56260_B0_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_5r_ENUM,
    BCM56260_B0_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_6r_ENUM,
    BCM56260_B0_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_7r_ENUM,
    BCM56260_B0_TOP_BROAD_SYNC1_PLL_STATUSr_ENUM,
    BCM56260_B0_TOP_BROAD_SYNC_LCPLL_SAMPLE_DIV_CTRLr_ENUM,
    BCM56260_B0_TOP_BROAD_SYNC_PLL_STATUSr_ENUM,
    BCM56260_B0_TOP_CI_DDR_PHY_REG_CTRLr_ENUM,
    BCM56260_B0_TOP_CI_DDR_PHY_REG_DATAr_ENUM,
    BCM56260_B0_TOP_CI_PHY_CONTROLr_ENUM,
    BCM56260_B0_TOP_CI_PHY_STATUSr_ENUM,
    BCM56260_B0_TOP_CORE_PLL0_CTRL_REGISTER_0r_ENUM,
    BCM56260_B0_TOP_CORE_PLL0_CTRL_REGISTER_1r_ENUM,
    BCM56260_B0_TOP_CORE_PLL0_CTRL_REGISTER_2r_ENUM,
    BCM56260_B0_TOP_CORE_PLL0_CTRL_REGISTER_3r_ENUM,
    BCM56260_B0_TOP_CORE_PLL0_CTRL_REGISTER_4r_ENUM,
    BCM56260_B0_TOP_CORE_PLL0_CTRL_REGISTER_5r_ENUM,
    BCM56260_B0_TOP_CORE_PLL0_STATUSr_ENUM,
    BCM56260_B0_TOP_DEV_REV_IDr_ENUM,
    BCM56260_B0_TOP_HW_TAP_CONTROLr_ENUM,
    BCM56260_B0_TOP_HW_TAP_MEM_DEBUGr_ENUM,
    BCM56260_B0_TOP_HW_TAP_MEM_ECC_CTRLr_ENUM,
    BCM56260_B0_TOP_HW_TAP_MEM_ECC_CTRL1r_ENUM,
    BCM56260_B0_TOP_HW_TAP_MEM_ECC_STATUSr_ENUM,
    BCM56260_B0_TOP_HW_TAP_READ_VAILD_DEBUG_STATUSr_ENUM,
    BCM56260_B0_TOP_L1_SYNCE_CLK_LINK_STATUS_1r_ENUM,
    BCM56260_B0_TOP_L1_SYNCE_CLK_LINK_STATUS_2r_ENUM,
    BCM56260_B0_TOP_LCPLL_SOFT_RESET_REGr_ENUM,
    BCM56260_B0_TOP_MASTER_LCPLL_FBDIV_CTRLr_ENUM,
    BCM56260_B0_TOP_MASTER_LCPLL_FBDIV_CTRL_0r_ENUM,
    BCM56260_B0_TOP_MASTER_LCPLL_FBDIV_CTRL_1r_ENUM,
    BCM56260_B0_TOP_MASTER_LCPLL_SAMPLE_DIV_CTRLr_ENUM,
    BCM56260_B0_TOP_MBIST_MEM0_TM_CTRLr_ENUM,
    BCM56260_B0_TOP_MBIST_MEM1_TM_CTRLr_ENUM,
    BCM56260_B0_TOP_MBIST_MEM_TM_CTRLr_ENUM,
    BCM56260_B0_TOP_MISC_CONTROL_0r_ENUM,
    BCM56260_B0_TOP_MISC_CONTROL_1r_ENUM,
    BCM56260_B0_TOP_MISC_CONTROL_2r_ENUM,
    BCM56260_B0_TOP_MISC_CONTROL_3r_ENUM,
    BCM56260_B0_TOP_MISC_CONTROL_4r_ENUM,
    BCM56260_B0_TOP_MISC_STATUS_0r_ENUM,
    BCM56260_B0_TOP_MISC_STATUS_1r_ENUM,
    BCM56260_B0_TOP_MMU_DDR_PHY_CTRLr_ENUM,
    BCM56260_B0_TOP_PVTMON_CALIBRATIONr_ENUM,
    BCM56260_B0_TOP_PVTMON_CTRL_0r_ENUM,
    BCM56260_B0_TOP_PVTMON_CTRL_1r_ENUM,
    BCM56260_B0_TOP_PVTMON_RESULTr_ENUM,
    BCM56260_B0_TOP_PVTMON_RESULT_0r_ENUM,
    BCM56260_B0_TOP_PVTMON_RESULT_1r_ENUM,
    BCM56260_B0_TOP_PVTMON_VDAC_DATAr_ENUM,
    BCM56260_B0_TOP_RESCAL_CONTROLr_ENUM,
    BCM56260_B0_TOP_RESCAL_STATUS_0r_ENUM,
    BCM56260_B0_TOP_RESCAL_STATUS_1r_ENUM,
    BCM56260_B0_TOP_SERDES_LCPLL_FBDIV_CTRLr_ENUM,
    BCM56260_B0_TOP_SERDES_LCPLL_FBDIV_CTRL_0r_ENUM,
    BCM56260_B0_TOP_SERDES_LCPLL_FBDIV_CTRL_1r_ENUM,
    BCM56260_B0_TOP_SERDES_LCPLL_SAMPLE_DIV_CTRLr_ENUM,
    BCM56260_B0_TOP_SOFT_RESET_REGr_ENUM,
    BCM56260_B0_TOP_SOFT_RESET_REG_2r_ENUM,
    BCM56260_B0_TOP_SOFT_RESET_REG_3r_ENUM,
    BCM56260_B0_TOP_SWITCH_FEATURE_ENABLE_0r_ENUM,
    BCM56260_B0_TOP_SWITCH_FEATURE_ENABLE_1r_ENUM,
    BCM56260_B0_TOP_SWITCH_FEATURE_ENABLE_2r_ENUM,
    BCM56260_B0_TOP_SWITCH_FEATURE_ENABLE_3r_ENUM,
    BCM56260_B0_TOP_SWITCH_FEATURE_ENABLE_4r_ENUM,
    BCM56260_B0_TOP_SWITCH_FEATURE_ENABLE_5r_ENUM,
    BCM56260_B0_TOP_SWITCH_FEATURE_ENABLE_6r_ENUM,
    BCM56260_B0_TOP_SWITCH_FEATURE_ENABLE_7r_ENUM,
    BCM56260_B0_TOP_SW_BOND_OVRD_CTRL0r_ENUM,
    BCM56260_B0_TOP_SW_BOND_OVRD_CTRL1r_ENUM,
    BCM56260_B0_TOP_TAP_CONTROLr_ENUM,
    BCM56260_B0_TOP_TIME_SYNC_PLL_CTRL_REGISTER_0r_ENUM,
    BCM56260_B0_TOP_TIME_SYNC_PLL_CTRL_REGISTER_1r_ENUM,
    BCM56260_B0_TOP_TIME_SYNC_PLL_CTRL_REGISTER_2r_ENUM,
    BCM56260_B0_TOP_TIME_SYNC_PLL_CTRL_REGISTER_3r_ENUM,
    BCM56260_B0_TOP_TIME_SYNC_PLL_CTRL_REGISTER_4r_ENUM,
    BCM56260_B0_TOP_TIME_SYNC_PLL_CTRL_REGISTER_5r_ENUM,
    BCM56260_B0_TOP_TIME_SYNC_PLL_STATUSr_ENUM,
    BCM56260_B0_TOP_TSCE_CONFIGr_ENUM,
    BCM56260_B0_TOP_UC_TAP_CONTROLr_ENUM,
    BCM56260_B0_TOP_UC_TAP_READ_DATAr_ENUM,
    BCM56260_B0_TOP_UC_TAP_WRITE_DATAr_ENUM,
    BCM56260_B0_TOP_UPI_CTRL_0r_ENUM,
    BCM56260_B0_TOP_UPI_CTRL_1r_ENUM,
    BCM56260_B0_TOP_UPI_RING_OSC_V1P8_CTRLr_ENUM,
    BCM56260_B0_TOP_UPI_STATUS_0r_ENUM,
    BCM56260_B0_TOP_UPI_STATUS_1r_ENUM,
    BCM56260_B0_TOP_UPI_STATUS_10r_ENUM,
    BCM56260_B0_TOP_UPI_STATUS_11r_ENUM,
    BCM56260_B0_TOP_UPI_STATUS_12r_ENUM,
    BCM56260_B0_TOP_UPI_STATUS_13r_ENUM,
    BCM56260_B0_TOP_UPI_STATUS_14r_ENUM,
    BCM56260_B0_TOP_UPI_STATUS_15r_ENUM,
    BCM56260_B0_TOP_UPI_STATUS_16r_ENUM,
    BCM56260_B0_TOP_UPI_STATUS_2r_ENUM,
    BCM56260_B0_TOP_UPI_STATUS_3r_ENUM,
    BCM56260_B0_TOP_UPI_STATUS_4r_ENUM,
    BCM56260_B0_TOP_UPI_STATUS_5r_ENUM,
    BCM56260_B0_TOP_UPI_STATUS_6r_ENUM,
    BCM56260_B0_TOP_UPI_STATUS_7r_ENUM,
    BCM56260_B0_TOP_UPI_STATUS_8r_ENUM,
    BCM56260_B0_TOP_UPI_STATUS_9r_ENUM,
    BCM56260_B0_TOP_XGXS0_PLL_CONTROL_1r_ENUM,
    BCM56260_B0_TOP_XGXS0_PLL_CONTROL_2r_ENUM,
    BCM56260_B0_TOP_XGXS0_PLL_CONTROL_3r_ENUM,
    BCM56260_B0_TOP_XGXS0_PLL_CONTROL_4r_ENUM,
    BCM56260_B0_TOP_XGXS0_PLL_CONTROL_5r_ENUM,
    BCM56260_B0_TOP_XGXS0_PLL_CONTROL_6r_ENUM,
    BCM56260_B0_TOP_XGXS0_PLL_CONTROL_7r_ENUM,
    BCM56260_B0_TOP_XGXS0_PLL_CONTROL_8r_ENUM,
    BCM56260_B0_TOP_XGXS0_PLL_STATUSr_ENUM,
    BCM56260_B0_TOP_XGXS1_PLL_CONTROL_1r_ENUM,
    BCM56260_B0_TOP_XGXS1_PLL_CONTROL_2r_ENUM,
    BCM56260_B0_TOP_XGXS1_PLL_CONTROL_3r_ENUM,
    BCM56260_B0_TOP_XGXS1_PLL_CONTROL_4r_ENUM,
    BCM56260_B0_TOP_XGXS1_PLL_CONTROL_5r_ENUM,
    BCM56260_B0_TOP_XGXS1_PLL_CONTROL_6r_ENUM,
    BCM56260_B0_TOP_XGXS1_PLL_CONTROL_7r_ENUM,
    BCM56260_B0_TOP_XGXS1_PLL_CONTROL_8r_ENUM,
    BCM56260_B0_TOP_XGXS1_PLL_STATUSr_ENUM,
    BCM56260_B0_TOP_XGXS_MDIO_CONFIGr_ENUM,
    BCM56260_B0_TOP_XGXS_MDIO_CONFIG_0r_ENUM,
    BCM56260_B0_TOP_XGXS_MDIO_CONFIG_1r_ENUM,
    BCM56260_B0_TOP_XGXS_MDIO_CONFIG_2r_ENUM,
    BCM56260_B0_TOP_XGXS_MDIO_CONFIG_3r_ENUM,
    BCM56260_B0_TOP_XGXS_MDIO_CONFIG_4r_ENUM,
    BCM56260_B0_TOP_XGXS_MDIO_CONFIG_5r_ENUM,
    BCM56260_B0_TOP_XGXS_MDIO_CONFIG_SGMIIr_ENUM,
    BCM56260_B0_TOP_XGXS_PLL_CONTROL_1r_ENUM,
    BCM56260_B0_TOP_XGXS_PLL_CONTROL_2r_ENUM,
    BCM56260_B0_TOP_XGXS_PLL_CONTROL_3r_ENUM,
    BCM56260_B0_TOP_XGXS_PLL_CONTROL_4r_ENUM,
    BCM56260_B0_TOP_XGXS_PLL_CONTROL_5r_ENUM,
    BCM56260_B0_TOP_XGXS_PLL_CONTROL_6r_ENUM,
    BCM56260_B0_TOP_XGXS_PLL_CONTROL_7r_ENUM,
    BCM56260_B0_TOP_XGXS_PLL_STATUSr_ENUM,
    BCM56260_B0_TOQ_BW_LIMITING_MIDPKT_ENr_ENUM,
    BCM56260_B0_TOQ_DEBUG_EXT_PQE_WATERMARKr_ENUM,
    BCM56260_B0_TOQ_DEBUG_INT_PQE_WATERMARKr_ENUM,
    BCM56260_B0_TOQ_DEBUG_PQE_CREDITr_ENUM,
    BCM56260_B0_TOQ_ECC_DEBUGr_ENUM,
    BCM56260_B0_TOQ_EG_CREDITr_ENUM,
    BCM56260_B0_TOQ_ERROR1r_ENUM,
    BCM56260_B0_TOQ_ERROR1_MASKr_ENUM,
    BCM56260_B0_TOQ_ERROR2r_ENUM,
    BCM56260_B0_TOQ_ERROR2_MASKr_ENUM,
    BCM56260_B0_TOQ_EXT_MEM_BW_MAP_TABLEr_ENUM,
    BCM56260_B0_TOQ_EXT_MEM_BW_TIMER_CFGr_ENUM,
    BCM56260_B0_TOQ_FLUSH0r_ENUM,
    BCM56260_B0_TOQ_FLUSH1r_ENUM,
    BCM56260_B0_TOQ_FLUSH2r_ENUM,
    BCM56260_B0_TOQ_GEN_CFGr_ENUM,
    BCM56260_B0_TOQ_GEN_CFG1r_ENUM,
    BCM56260_B0_TOQ_INTERRUPTr_ENUM,
    BCM56260_B0_TOQ_INTERRUPT_MASKr_ENUM,
    BCM56260_B0_TOQ_MEM_DEBUG0r_ENUM,
    BCM56260_B0_TOQ_MEM_DEBUG1r_ENUM,
    BCM56260_B0_TOQ_MEM_DEBUG2r_ENUM,
    BCM56260_B0_TOQ_MEM_DEBUG3r_ENUM,
    BCM56260_B0_TOQ_MEM_DEBUG4r_ENUM,
    BCM56260_B0_TOQ_PORT_BW_CTRLr_ENUM,
    BCM56260_B0_TOS_FNm_ENUM,
    BCM56260_B0_TOS_FN_PARITY_CONTROLr_ENUM,
    BCM56260_B0_TOTAL_BUFFER_COUNT_CELLr_ENUM,
    BCM56260_B0_TOTAL_BUFFER_COUNT_CELL_SPr_ENUM,
    BCM56260_B0_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr_ENUM,
    BCM56260_B0_TOVRr_ENUM,
    BCM56260_B0_TPCEr_ENUM,
    BCM56260_B0_TPFCr_ENUM,
    BCM56260_B0_TPFC0r_ENUM,
    BCM56260_B0_TPFC1r_ENUM,
    BCM56260_B0_TPFC2r_ENUM,
    BCM56260_B0_TPFC3r_ENUM,
    BCM56260_B0_TPFC4r_ENUM,
    BCM56260_B0_TPFC5r_ENUM,
    BCM56260_B0_TPFC6r_ENUM,
    BCM56260_B0_TPFC7r_ENUM,
    BCM56260_B0_TPKTr_ENUM,
    BCM56260_B0_TPOKr_ENUM,
    BCM56260_B0_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_CONTROLr_ENUM,
    BCM56260_B0_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_CONTROLr_ENUM,
    BCM56260_B0_TRILL_RX_PKTS_PARITY_CONTROLr_ENUM,
    BCM56260_B0_TRPKTr_ENUM,
    BCM56260_B0_TRUNK_BITMAPm_ENUM,
    BCM56260_B0_TRUNK_BITMAP_TABLE_PARITY_CONTROLr_ENUM,
    BCM56260_B0_TRUNK_CBL_TABLEm_ENUM,
    BCM56260_B0_TRUNK_GROUPm_ENUM,
    BCM56260_B0_TRUNK_GROUP_PARITY_CONTROLr_ENUM,
    BCM56260_B0_TRUNK_MEMBERm_ENUM,
    BCM56260_B0_TRUNK_MEMBER_PARITY_CONTROLr_ENUM,
    BCM56260_B0_TSCLr_ENUM,
    BCM56260_B0_TS_TO_CORE_SYNC_ENABLEr_ENUM,
    BCM56260_B0_TTL_FNm_ENUM,
    BCM56260_B0_TTL_FN_PARITY_CONTROLr_ENUM,
    BCM56260_B0_TUCAr_ENUM,
    BCM56260_B0_TUFLr_ENUM,
    BCM56260_B0_TVLNr_ENUM,
    BCM56260_B0_TXCFr_ENUM,
    BCM56260_B0_TXCLr_ENUM,
    BCM56260_B0_TXLP_COUNTER_MEM_PARITY_STATUSr_ENUM,
    BCM56260_B0_TXLP_COUNTER_MEM_PARITY_STATUS_NACKr_ENUM,
    BCM56260_B0_TXLP_CSTATEBUF_PARITY_STATUSr_ENUM,
    BCM56260_B0_TXLP_DATABUF_ECC_STATUSr_ENUM,
    BCM56260_B0_TXLP_DEBUG_COUNTER0m_ENUM,
    BCM56260_B0_TXLP_DEBUG_COUNTER1m_ENUM,
    BCM56260_B0_TXLP_DEBUG_COUNTER10m_ENUM,
    BCM56260_B0_TXLP_DEBUG_COUNTER11m_ENUM,
    BCM56260_B0_TXLP_DEBUG_COUNTER2m_ENUM,
    BCM56260_B0_TXLP_DEBUG_COUNTER3m_ENUM,
    BCM56260_B0_TXLP_DEBUG_COUNTER4m_ENUM,
    BCM56260_B0_TXLP_DEBUG_COUNTER5m_ENUM,
    BCM56260_B0_TXLP_DEBUG_COUNTER6m_ENUM,
    BCM56260_B0_TXLP_DEBUG_COUNTER7m_ENUM,
    BCM56260_B0_TXLP_DEBUG_COUNTER8m_ENUM,
    BCM56260_B0_TXLP_DEBUG_COUNTER9m_ENUM,
    BCM56260_B0_TXLP_DEBUG_COUNTER_SELECTr_ENUM,
    BCM56260_B0_TXLP_DEBUG_COUNTER_SELECT0r_ENUM,
    BCM56260_B0_TXLP_DEBUG_COUNTER_SELECT1r_ENUM,
    BCM56260_B0_TXLP_DEBUG_COUNTER_SELECT2r_ENUM,
    BCM56260_B0_TXLP_DEBUG_COUNTER_SELECT3r_ENUM,
    BCM56260_B0_TXLP_DEBUG_COUNTER_SELECT4r_ENUM,
    BCM56260_B0_TXLP_DEBUG_COUNTER_SELECT5r_ENUM,
    BCM56260_B0_TXLP_DEBUG_COUNTER_SELECT6r_ENUM,
    BCM56260_B0_TXLP_DEBUG_COUNTER_SELECT7r_ENUM,
    BCM56260_B0_TXLP_ECC_PARITY_CONTROLr_ENUM,
    BCM56260_B0_TXLP_HW_RESET_CONTROL_0r_ENUM,
    BCM56260_B0_TXLP_HW_RESET_CONTROL_1r_ENUM,
    BCM56260_B0_TXLP_INT2EXT_STREAM_MAP_PARITY_STATUSr_ENUM,
    BCM56260_B0_TXLP_INT2EXT_STREAM_MAP_PARITY_STATUS_NACKr_ENUM,
    BCM56260_B0_TXLP_INT2EXT_STREAM_MAP_TABLEm_ENUM,
    BCM56260_B0_TXLP_INTR_ENABLEr_ENUM,
    BCM56260_B0_TXLP_INTR_STATUSr_ENUM,
    BCM56260_B0_TXLP_INT_STREAM_ID_BASEr_ENUM,
    BCM56260_B0_TXLP_LENGTH_FIELD_SELECTORr_ENUM,
    BCM56260_B0_TXLP_MIN_STARTCNTr_ENUM,
    BCM56260_B0_TXLP_PFC_CONTROLr_ENUM,
    BCM56260_B0_TXLP_PORT_ADDR_MAP_TABLEm_ENUM,
    BCM56260_B0_TXLP_PORT_CREDIT_RESETr_ENUM,
    BCM56260_B0_TXLP_PORT_ENABLEr_ENUM,
    BCM56260_B0_TXLP_PORT_FAR_END_MAC_ADDRr_ENUM,
    BCM56260_B0_TXLP_PORT_LP_MODE_CONTROLr_ENUM,
    BCM56260_B0_TXLP_PORT_MMU_REQUESTSm_ENUM,
    BCM56260_B0_TXLP_PORT_NEAR_END_MAC_ADDRr_ENUM,
    BCM56260_B0_TXLP_PORT_REQUESTSm_ENUM,
    BCM56260_B0_TXLP_PORT_STREAM_BITMAP_TABLEm_ENUM,
    BCM56260_B0_TXLP_PORT_USED_ENTRIESm_ENUM,
    BCM56260_B0_TXLP_PORT_VLAN_TPIDr_ENUM,
    BCM56260_B0_TXLP_RAM_CONTROLr_ENUM,
    BCM56260_B0_TXLP_RAM_CONTROL_1r_ENUM,
    BCM56260_B0_TXLP_RAM_CONTROL_2r_ENUM,
    BCM56260_B0_TXLP_RAM_CONTROL_3r_ENUM,
    BCM56260_B0_TXLP_RAM_CONTROL_4r_ENUM,
    BCM56260_B0_TXLP_RAM_CONTROL_5r_ENUM,
    BCM56260_B0_TXLP_RAM_CONTROL_6r_ENUM,
    BCM56260_B0_TXLP_RESICRCBUF_PARITY_STATUSr_ENUM,
    BCM56260_B0_TXLP_RESIDATABUF_ECC_STATUSr_ENUM,
    BCM56260_B0_TXLP_STREAM_ADDR_MAP_TABLEm_ENUM,
    BCM56260_B0_TXLP_STREAM_MMU_REQUESTSm_ENUM,
    BCM56260_B0_TXLP_STREAM_USED_ENTRIESm_ENUM,
    BCM56260_B0_TXLP_TCI_FIELD_SELECTORr_ENUM,
    BCM56260_B0_TXLP_TRIGGER_MEM_PARITY_STATUSr_ENUM,
    BCM56260_B0_TXLP_TRIGGER_MEM_PARITY_STATUS_NACKr_ENUM,
    BCM56260_B0_TXPFr_ENUM,
    BCM56260_B0_TXPPr_ENUM,
    BCM56260_B0_TX_DCB_ENUM,
    BCM56260_B0_TX_EEE_LPI_DURATION_COUNTERr_ENUM,
    BCM56260_B0_TX_EEE_LPI_EVENT_COUNTERr_ENUM,
    BCM56260_B0_TX_HCFC_COUNTERr_ENUM,
    BCM56260_B0_TX_LLFC_LOG_COUNTERr_ENUM,
    BCM56260_B0_UDF_CAM_BIST_CONFIGr_ENUM,
    BCM56260_B0_UDF_CAM_BIST_DBG_DATAr_ENUM,
    BCM56260_B0_UDF_CAM_BIST_STATUSr_ENUM,
    BCM56260_B0_UDF_CAM_DBGCTRLr_ENUM,
    BCM56260_B0_UDF_CONDITIONAL_CHECK_TABLE_CAMm_ENUM,
    BCM56260_B0_UDF_CONDITIONAL_CHECK_TABLE_RAMm_ENUM,
    BCM56260_B0_UDF_OFFSET_ECC_CONTROLr_ENUM,
    BCM56260_B0_UNKNOWN_HGI_BITMAPm_ENUM,
    BCM56260_B0_UNKNOWN_HGI_BITMAP_PARITY_CONTROLr_ENUM,
    BCM56260_B0_UNKNOWN_MCAST_BLOCK_MASKm_ENUM,
    BCM56260_B0_UNKNOWN_MCAST_BLOCK_MASK_PARITY_CONTROLr_ENUM,
    BCM56260_B0_UNKNOWN_UCAST_BLOCK_MASKm_ENUM,
    BCM56260_B0_UNKNOWN_UCAST_BLOCK_MASK_PARITY_CONTROLr_ENUM,
    BCM56260_B0_USE_SP_SHAREDr_ENUM,
    BCM56260_B0_VFIm_ENUM,
    BCM56260_B0_VFI_1m_ENUM,
    BCM56260_B0_VFI_1_PARITY_CONTROLr_ENUM,
    BCM56260_B0_VFI_ECC_CONTROLr_ENUM,
    BCM56260_B0_VFP_CAM_BIST_CONFIGr_ENUM,
    BCM56260_B0_VFP_CAM_BIST_CONTROLr_ENUM,
    BCM56260_B0_VFP_CAM_BIST_DBG_DATAr_ENUM,
    BCM56260_B0_VFP_CAM_BIST_STATUSr_ENUM,
    BCM56260_B0_VFP_CAM_CONTROL_SLICE_3_0r_ENUM,
    BCM56260_B0_VFP_HASH_FIELD_BMAP_TABLE_Am_ENUM,
    BCM56260_B0_VFP_HASH_FIELD_BMAP_TABLE_Bm_ENUM,
    BCM56260_B0_VFP_KEY_CONTROL_1r_ENUM,
    BCM56260_B0_VFP_KEY_CONTROL_2r_ENUM,
    BCM56260_B0_VFP_POLICY_ECC_CONTROLr_ENUM,
    BCM56260_B0_VFP_POLICY_TABLEm_ENUM,
    BCM56260_B0_VFP_POLICY_TABLE_RAM_CONTROLr_ENUM,
    BCM56260_B0_VFP_SLICE_CONTROLr_ENUM,
    BCM56260_B0_VFP_SLICE_MAPr_ENUM,
    BCM56260_B0_VFP_TCAMm_ENUM,
    BCM56260_B0_VLAN_CTRLr_ENUM,
    BCM56260_B0_VLAN_ECC_CONTROLr_ENUM,
    BCM56260_B0_VLAN_MACm_ENUM,
    BCM56260_B0_VLAN_MAC_OVERFLOWm_ENUM,
    BCM56260_B0_VLAN_MPLSm_ENUM,
    BCM56260_B0_VLAN_MPLS_PARITY_CONTROLr_ENUM,
    BCM56260_B0_VLAN_OR_VFI_MAC_COUNTm_ENUM,
    BCM56260_B0_VLAN_OR_VFI_MAC_COUNT_PARITY_CONTROLr_ENUM,
    BCM56260_B0_VLAN_OR_VFI_MAC_LIMITm_ENUM,
    BCM56260_B0_VLAN_OR_VFI_MAC_LIMIT_ECC_CONTROLr_ENUM,
    BCM56260_B0_VLAN_PROFILE_2m_ENUM,
    BCM56260_B0_VLAN_PROFILE_2_PARITY_CONTROLr_ENUM,
    BCM56260_B0_VLAN_PROFILE_PARITY_CONTROLr_ENUM,
    BCM56260_B0_VLAN_PROFILE_TABm_ENUM,
    BCM56260_B0_VLAN_PROTOCOLm_ENUM,
    BCM56260_B0_VLAN_PROTOCOL_DATAm_ENUM,
    BCM56260_B0_VLAN_PROTOCOL_DATA_DBGCTRLr_ENUM,
    BCM56260_B0_VLAN_PROT_ECC_CONTROLr_ENUM,
    BCM56260_B0_VLAN_RAM_DBGCTRLr_ENUM,
    BCM56260_B0_VLAN_RANGE_PARITY_CONTROLr_ENUM,
    BCM56260_B0_VLAN_STG_PARITY_CONTROLr_ENUM,
    BCM56260_B0_VLAN_SUBNETm_ENUM,
    BCM56260_B0_VLAN_SUBNET_CAM_BIST_CONFIGr_ENUM,
    BCM56260_B0_VLAN_SUBNET_CAM_BIST_DBG_DATAr_ENUM,
    BCM56260_B0_VLAN_SUBNET_CAM_BIST_STATUSr_ENUM,
    BCM56260_B0_VLAN_SUBNET_CAM_DBGCTRLr_ENUM,
    BCM56260_B0_VLAN_SUBNET_DATA_DBGCTRLr_ENUM,
    BCM56260_B0_VLAN_SUBNET_DATA_ONLYm_ENUM,
    BCM56260_B0_VLAN_SUBNET_ONLYm_ENUM,
    BCM56260_B0_VLAN_SUBNET_PARITY_CONTROLr_ENUM,
    BCM56260_B0_VLAN_SUBNET_PARITY_STATUS_INTRr_ENUM,
    BCM56260_B0_VLAN_SUBNET_PARITY_STATUS_NACKr_ENUM,
    BCM56260_B0_VLAN_TABm_ENUM,
    BCM56260_B0_VLAN_XLATEm_ENUM,
    BCM56260_B0_VLAN_XLATE_DATA_DBGCTRL_0r_ENUM,
    BCM56260_B0_VLAN_XLATE_DATA_DBGCTRL_1r_ENUM,
    BCM56260_B0_VLAN_XLATE_DATA_DBGCTRL_2r_ENUM,
    BCM56260_B0_VLAN_XLATE_DATA_DBGCTRL_3r_ENUM,
    BCM56260_B0_VLAN_XLATE_DATA_DBGCTRL_4r_ENUM,
    BCM56260_B0_VLAN_XLATE_DATA_DBGCTRL_5r_ENUM,
    BCM56260_B0_VLAN_XLATE_DATA_DBGCTRL_6r_ENUM,
    BCM56260_B0_VLAN_XLATE_DATA_DBGCTRL_7r_ENUM,
    BCM56260_B0_VLAN_XLATE_ECC_CONTROLr_ENUM,
    BCM56260_B0_VLAN_XLATE_HASH_CONTROLr_ENUM,
    BCM56260_B0_VLAN_XLATE_OVERFLOWm_ENUM,
    BCM56260_B0_VRFm_ENUM,
    BCM56260_B0_VRF_MASKr_ENUM,
    BCM56260_B0_VRF_PARITY_CONTROLr_ENUM,
    BCM56260_B0_WREDMEMDEBUG_OPN_AVG_QSIZEr_ENUM,
    BCM56260_B0_WREDMEMDEBUG_OPN_CONFIGr_ENUM,
    BCM56260_B0_WREDMEMDEBUG_OPN_DROP_THD_DEQr_ENUM,
    BCM56260_B0_WREDMEMDEBUG_OPN_DROP_THD_ENQr_ENUM,
    BCM56260_B0_WREDMEMDEBUG_PROFILEr_ENUM,
    BCM56260_B0_WREDMEMDEBUG_QUEUE_AVG_QSIZEr_ENUM,
    BCM56260_B0_WREDMEMDEBUG_QUEUE_CONFIGr_ENUM,
    BCM56260_B0_WREDMEMDEBUG_QUEUE_DROP_THD_DEQr_ENUM,
    BCM56260_B0_WREDMEMDEBUG_QUEUE_DROP_THD_ENQr_ENUM,
    BCM56260_B0_WREDMEMDEBUG_QUEUE_OPN_MAPr_ENUM,
    BCM56260_B0_WRED_MISCCONFIGr_ENUM,
    BCM56260_B0_WRED_PARITY_ERROR_BITMAPr_ENUM,
    BCM56260_B0_WRED_PARITY_ERROR_INFOr_ENUM,
    BCM56260_B0_WRED_PARITY_ERROR_INFO_2BITr_ENUM,
    BCM56260_B0_WRED_PARITY_ERROR_MASKr_ENUM,
    BCM56260_B0_WRED_PARITY_ERROR_POINTERr_ENUM,
    BCM56260_B0_WRED_PROFILE0_PARITY_ERROR_POINTERr_ENUM,
    BCM56260_B0_WRED_PROFILE1_PARITY_ERROR_POINTERr_ENUM,
    BCM56260_B0_WRED_PROFILE2_PARITY_ERROR_POINTERr_ENUM,
    BCM56260_B0_WRED_PROFILE3_PARITY_ERROR_POINTERr_ENUM,
    BCM56260_B0_WRED_PROFILE4_PARITY_ERROR_POINTERr_ENUM,
    BCM56260_B0_WRED_PROFILE5_PARITY_ERROR_POINTERr_ENUM,
    BCM56260_B0_WRED_PROFILE_PARITY_ERROR_BITMAPr_ENUM,
    BCM56260_B0_WRED_PROFILE_PARITY_ERROR_MASKr_ENUM,
    BCM56260_B0_WRED_PROFILE_PARITY_ERROR_POINTERr_ENUM,
    BCM56260_B0_XCON_CCM_DEFECT_STATUSr_ENUM,
    BCM56260_B0_XLMAC_CLEAR_ECC_STATUSr_ENUM,
    BCM56260_B0_XLMAC_CLEAR_FIFO_STATUSr_ENUM,
    BCM56260_B0_XLMAC_CLEAR_RX_LSS_STATUSr_ENUM,
    BCM56260_B0_XLMAC_CTRLr_ENUM,
    BCM56260_B0_XLMAC_E2ECC_DATA_HDRr_ENUM,
    BCM56260_B0_XLMAC_E2ECC_DATA_HDR_0r_ENUM,
    BCM56260_B0_XLMAC_E2ECC_DATA_HDR_1r_ENUM,
    BCM56260_B0_XLMAC_E2ECC_MODULE_HDRr_ENUM,
    BCM56260_B0_XLMAC_E2ECC_MODULE_HDR_0r_ENUM,
    BCM56260_B0_XLMAC_E2ECC_MODULE_HDR_1r_ENUM,
    BCM56260_B0_XLMAC_E2EFC_DATA_HDRr_ENUM,
    BCM56260_B0_XLMAC_E2EFC_DATA_HDR_0r_ENUM,
    BCM56260_B0_XLMAC_E2EFC_DATA_HDR_1r_ENUM,
    BCM56260_B0_XLMAC_E2EFC_MODULE_HDRr_ENUM,
    BCM56260_B0_XLMAC_E2EFC_MODULE_HDR_0r_ENUM,
    BCM56260_B0_XLMAC_E2EFC_MODULE_HDR_1r_ENUM,
    BCM56260_B0_XLMAC_E2E_CTRLr_ENUM,
    BCM56260_B0_XLMAC_ECC_CTRLr_ENUM,
    BCM56260_B0_XLMAC_ECC_FORCE_DOUBLE_BIT_ERRr_ENUM,
    BCM56260_B0_XLMAC_ECC_FORCE_SINGLE_BIT_ERRr_ENUM,
    BCM56260_B0_XLMAC_EEE_1_SEC_LINK_STATUS_TIMERr_ENUM,
    BCM56260_B0_XLMAC_EEE_CTRLr_ENUM,
    BCM56260_B0_XLMAC_EEE_TIMERSr_ENUM,
    BCM56260_B0_XLMAC_FIFO_STATUSr_ENUM,
    BCM56260_B0_XLMAC_GMII_EEE_CTRLr_ENUM,
    BCM56260_B0_XLMAC_HIGIG_HDRr_ENUM,
    BCM56260_B0_XLMAC_HIGIG_HDR_0r_ENUM,
    BCM56260_B0_XLMAC_HIGIG_HDR_1r_ENUM,
    BCM56260_B0_XLMAC_LAG_FAILOVER_STATUSr_ENUM,
    BCM56260_B0_XLMAC_LLFC_CTRLr_ENUM,
    BCM56260_B0_XLMAC_MEM_CTRLr_ENUM,
    BCM56260_B0_XLMAC_MODEr_ENUM,
    BCM56260_B0_XLMAC_PAUSE_CTRLr_ENUM,
    BCM56260_B0_XLMAC_PFC_CTRLr_ENUM,
    BCM56260_B0_XLMAC_PFC_DAr_ENUM,
    BCM56260_B0_XLMAC_PFC_OPCODEr_ENUM,
    BCM56260_B0_XLMAC_PFC_TYPEr_ENUM,
    BCM56260_B0_XLMAC_RX_CDC_ECC_STATUSr_ENUM,
    BCM56260_B0_XLMAC_RX_CTRLr_ENUM,
    BCM56260_B0_XLMAC_RX_LLFC_MSG_FIELDSr_ENUM,
    BCM56260_B0_XLMAC_RX_LSS_CTRLr_ENUM,
    BCM56260_B0_XLMAC_RX_LSS_STATUSr_ENUM,
    BCM56260_B0_XLMAC_RX_MAC_SAr_ENUM,
    BCM56260_B0_XLMAC_RX_MAX_SIZEr_ENUM,
    BCM56260_B0_XLMAC_RX_VLAN_TAGr_ENUM,
    BCM56260_B0_XLMAC_SPAREr_ENUM,
    BCM56260_B0_XLMAC_SPARE0r_ENUM,
    BCM56260_B0_XLMAC_SPARE1r_ENUM,
    BCM56260_B0_XLMAC_TIMESTAMP_ADJUSTr_ENUM,
    BCM56260_B0_XLMAC_TIMESTAMP_BYTE_ADJUSTr_ENUM,
    BCM56260_B0_XLMAC_TXFIFO_CELL_CNTr_ENUM,
    BCM56260_B0_XLMAC_TXFIFO_CELL_REQ_CNTr_ENUM,
    BCM56260_B0_XLMAC_TX_CDC_ECC_STATUSr_ENUM,
    BCM56260_B0_XLMAC_TX_CRC_CORRUPT_CTRLr_ENUM,
    BCM56260_B0_XLMAC_TX_CTRLr_ENUM,
    BCM56260_B0_XLMAC_TX_LLFC_MSG_FIELDSr_ENUM,
    BCM56260_B0_XLMAC_TX_MAC_SAr_ENUM,
    BCM56260_B0_XLMAC_TX_TIMESTAMP_FIFO_DATAr_ENUM,
    BCM56260_B0_XLMAC_TX_TIMESTAMP_FIFO_STATUSr_ENUM,
    BCM56260_B0_XLMAC_VERSION_IDr_ENUM,
    BCM56260_B0_XLPORT_CNTMAXSIZEr_ENUM,
    BCM56260_B0_XLPORT_CONFIGr_ENUM,
    BCM56260_B0_XLPORT_ECC_CONTROLr_ENUM,
    BCM56260_B0_XLPORT_EEE_CLOCK_GATEr_ENUM,
    BCM56260_B0_XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_ENUM,
    BCM56260_B0_XLPORT_EEE_COUNTER_MODEr_ENUM,
    BCM56260_B0_XLPORT_EEE_DURATION_TIMER_PULSEr_ENUM,
    BCM56260_B0_XLPORT_ENABLE_REGr_ENUM,
    BCM56260_B0_XLPORT_FAULT_LINK_STATUSr_ENUM,
    BCM56260_B0_XLPORT_FLOW_CONTROL_CONFIGr_ENUM,
    BCM56260_B0_XLPORT_FORCE_DOUBLE_BIT_ERRORr_ENUM,
    BCM56260_B0_XLPORT_FORCE_SINGLE_BIT_ERRORr_ENUM,
    BCM56260_B0_XLPORT_INTR_ENABLEr_ENUM,
    BCM56260_B0_XLPORT_INTR_STATUSr_ENUM,
    BCM56260_B0_XLPORT_LAG_FAILOVER_CONFIGr_ENUM,
    BCM56260_B0_XLPORT_LED_CHAIN_CONFIGr_ENUM,
    BCM56260_B0_XLPORT_LINKSTATUS_DOWNr_ENUM,
    BCM56260_B0_XLPORT_LINKSTATUS_DOWN_CLEARr_ENUM,
    BCM56260_B0_XLPORT_MAC_CONTROLr_ENUM,
    BCM56260_B0_XLPORT_MAC_RSV_MASKr_ENUM,
    BCM56260_B0_XLPORT_MIB_RESETr_ENUM,
    BCM56260_B0_XLPORT_MIB_RSC0_ECC_STATUSr_ENUM,
    BCM56260_B0_XLPORT_MIB_RSC1_ECC_STATUSr_ENUM,
    BCM56260_B0_XLPORT_MIB_RSC_ECC_STATUSr_ENUM,
    BCM56260_B0_XLPORT_MIB_RSC_RAM_CONTROLr_ENUM,
    BCM56260_B0_XLPORT_MIB_TSC0_ECC_STATUSr_ENUM,
    BCM56260_B0_XLPORT_MIB_TSC1_ECC_STATUSr_ENUM,
    BCM56260_B0_XLPORT_MIB_TSC_ECC_STATUSr_ENUM,
    BCM56260_B0_XLPORT_MIB_TSC_RAM_CONTROLr_ENUM,
    BCM56260_B0_XLPORT_MODE_REGr_ENUM,
    BCM56260_B0_XLPORT_POWER_SAVEr_ENUM,
    BCM56260_B0_XLPORT_SBUS_CONTROLr_ENUM,
    BCM56260_B0_XLPORT_SGNDET_EARLYCRSr_ENUM,
    BCM56260_B0_XLPORT_SOFT_RESETr_ENUM,
    BCM56260_B0_XLPORT_SPARE0_REGr_ENUM,
    BCM56260_B0_XLPORT_SW_FLOW_CONTROLr_ENUM,
    BCM56260_B0_XLPORT_TSC_PLL_LOCK_STATUSr_ENUM,
    BCM56260_B0_XLPORT_TS_TIMER_31_0_REGr_ENUM,
    BCM56260_B0_XLPORT_TS_TIMER_47_32_REGr_ENUM,
    BCM56260_B0_XLPORT_WC_UCMEM_CTRLr_ENUM,
    BCM56260_B0_XLPORT_WC_UCMEM_DATAm_ENUM,
    BCM56260_B0_XLPORT_XGXS0_CTRL_REGr_ENUM,
    BCM56260_B0_XLPORT_XGXS0_LN0_STATUS0_REGr_ENUM,
    BCM56260_B0_XLPORT_XGXS0_LN1_STATUS0_REGr_ENUM,
    BCM56260_B0_XLPORT_XGXS0_LN2_STATUS0_REGr_ENUM,
    BCM56260_B0_XLPORT_XGXS0_LN3_STATUS0_REGr_ENUM,
    BCM56260_B0_XLPORT_XGXS0_STATUS0_REGr_ENUM,
    BCM56260_B0_XLPORT_XGXS_COUNTER_MODEr_ENUM,
    BCM56260_B0_XPORT_CONFIGr_ENUM,
    BCM56260_B0_XPORT_ECC_CONTROLr_ENUM,
    BCM56260_B0_XPORT_EEE_DURATION_TIMER_PULSEr_ENUM,
    BCM56260_B0_XPORT_FORCE_DOUBLE_BIT_ERRORr_ENUM,
    BCM56260_B0_XPORT_FORCE_SINGLE_BIT_ERRORr_ENUM,
    BCM56260_B0_XPORT_INTR_ENABLEr_ENUM,
    BCM56260_B0_XPORT_INTR_STATUSr_ENUM,
    BCM56260_B0_XPORT_LINKSTATUS_DOWNr_ENUM,
    BCM56260_B0_XPORT_MEMORY_CONTROL0r_ENUM,
    BCM56260_B0_XPORT_MIB_RESETr_ENUM,
    BCM56260_B0_XPORT_MIB_RSC_MEM0_ECC_STATUSr_ENUM,
    BCM56260_B0_XPORT_MIB_RSC_MEM1_ECC_STATUSr_ENUM,
    BCM56260_B0_XPORT_MIB_RSC_MEM2_ECC_STATUSr_ENUM,
    BCM56260_B0_XPORT_MIB_RSC_MEM3_ECC_STATUSr_ENUM,
    BCM56260_B0_XPORT_MIB_RSC_MEM4_ECC_STATUSr_ENUM,
    BCM56260_B0_XPORT_MIB_RSC_MEM_ECC_STATUSr_ENUM,
    BCM56260_B0_XPORT_MIB_TSC_MEM0_ECC_STATUSr_ENUM,
    BCM56260_B0_XPORT_MIB_TSC_MEM1_ECC_STATUSr_ENUM,
    BCM56260_B0_XPORT_MIB_TSC_MEM2_ECC_STATUSr_ENUM,
    BCM56260_B0_XPORT_MIB_TSC_MEM3_ECC_STATUSr_ENUM,
    BCM56260_B0_XPORT_MIB_TSC_MEM_ECC_STATUSr_ENUM,
    BCM56260_B0_XPORT_MODE_REGr_ENUM,
    BCM56260_B0_XPORT_PORT_ENABLEr_ENUM,
    BCM56260_B0_XPORT_RXFIFO_MEM_ECC_STATUSr_ENUM,
    BCM56260_B0_XPORT_TO_MMU_BKPr_ENUM,
    BCM56260_B0_XPORT_TXFIFO_MEM_ECC_STATUSr_ENUM,
    BCM56260_B0_XPORT_XGXS0_STATUS0_REGr_ENUM,
    BCM56260_B0_XPORT_XGXS1_STATUS0_REGr_ENUM,
    BCM56260_B0_XPORT_XGXS2_STATUS0_REGr_ENUM,
    BCM56260_B0_XPORT_XGXS3_STATUS0_REGr_ENUM,
    BCM56260_B0_XPORT_XGXS_COUNTER_MODEr_ENUM,
    BCM56260_B0_XPORT_XGXS_CTRLr_ENUM,
    BCM56260_B0_XPORT_XGXS_GEN_STATUS_REGr_ENUM,
    BCM56260_B0_XPORT_XGXS_STATUS0_REGr_ENUM,
    BCM56260_B0_XPORT_XMAC_CONTROLr_ENUM,
    BCM56260_B0_XP_EEE_COUNTER_MODEr_ENUM,
    BCM56260_B0_XP_FIFO_OVERFLOW_STATUSr_ENUM,
    BCM56260_B0_XP_TXFIFO_CELL_CNTr_ENUM,
    BCM56260_B0_XP_TXFIFO_CELL_REQ_CNTr_ENUM,
    BCM56260_B0_XP_TXFIFO_PKT_DROP_CTLr_ENUM,
    BCM56260_B0_XTHOLr_ENUM,
    BCM56260_B0_X_GPORT_CNTMAXSIZEr_ENUM,
    BCM56260_B0_X_GPORT_SGNDET_EARLYCRSr_ENUM,
    BCM56260_B0_ENUM_COUNT = 6272
} BCM56260_B0_ENUM_t;


#ifndef CDK_EXCLUDE_CHIPLESS_TYPES

#define AGING_CTR_ECC_CONTROL_EXTr_ENUM BCM56260_B0_AGING_CTR_ECC_CONTROL_EXTr_ENUM
#define AGING_CTR_ECC_CONTROL_INTr_ENUM BCM56260_B0_AGING_CTR_ECC_CONTROL_INTr_ENUM
#define AGING_DFT_CNT_EXTr_ENUM BCM56260_B0_AGING_DFT_CNT_EXTr_ENUM
#define AGING_DFT_CNT_INTr_ENUM BCM56260_B0_AGING_DFT_CNT_INTr_ENUM
#define AGING_ERROR_EXTr_ENUM BCM56260_B0_AGING_ERROR_EXTr_ENUM
#define AGING_ERROR_INTr_ENUM BCM56260_B0_AGING_ERROR_INTr_ENUM
#define AGING_ERROR_MASK_EXTr_ENUM BCM56260_B0_AGING_ERROR_MASK_EXTr_ENUM
#define AGING_ERROR_MASK_INTr_ENUM BCM56260_B0_AGING_ERROR_MASK_INTr_ENUM
#define AGING_EXP_ECC_CONTROL_EXTr_ENUM BCM56260_B0_AGING_EXP_ECC_CONTROL_EXTr_ENUM
#define AGING_EXP_ECC_CONTROL_INTr_ENUM BCM56260_B0_AGING_EXP_ECC_CONTROL_INTr_ENUM
#define AGING_LMT_ECC_CONTROL_EXTr_ENUM BCM56260_B0_AGING_LMT_ECC_CONTROL_EXTr_ENUM
#define AGING_LMT_ECC_CONTROL_INTr_ENUM BCM56260_B0_AGING_LMT_ECC_CONTROL_INTr_ENUM
#define ALTERNATE_EMIRROR_BITMAPm_ENUM BCM56260_B0_ALTERNATE_EMIRROR_BITMAPm_ENUM
#define ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_ENUM BCM56260_B0_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_ENUM
#define ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr_ENUM BCM56260_B0_ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr_ENUM
#define ANY_RMEP_TLV_INTERFACE_UP_STATUSr_ENUM BCM56260_B0_ANY_RMEP_TLV_INTERFACE_UP_STATUSr_ENUM
#define ANY_RMEP_TLV_PORT_DOWN_STATUSr_ENUM BCM56260_B0_ANY_RMEP_TLV_PORT_DOWN_STATUSr_ENUM
#define ANY_RMEP_TLV_PORT_UP_STATUSr_ENUM BCM56260_B0_ANY_RMEP_TLV_PORT_UP_STATUSr_ENUM
#define ARB_EOP_DEBUGr_ENUM BCM56260_B0_ARB_EOP_DEBUGr_ENUM
#define ARB_MOP_DEBUGr_ENUM BCM56260_B0_ARB_MOP_DEBUGr_ENUM
#define ARB_RAM_DBGCTRLr_ENUM BCM56260_B0_ARB_RAM_DBGCTRLr_ENUM
#define ARB_RAM_DBGCTRL_1r_ENUM BCM56260_B0_ARB_RAM_DBGCTRL_1r_ENUM
#define ARB_SER_CONTROLr_ENUM BCM56260_B0_ARB_SER_CONTROLr_ENUM
#define AUX_ARB_CONTROLr_ENUM BCM56260_B0_AUX_ARB_CONTROLr_ENUM
#define AUX_ARB_CONTROL_2r_ENUM BCM56260_B0_AUX_ARB_CONTROL_2r_ENUM
#define AUX_L2_BULK_CONTROLr_ENUM BCM56260_B0_AUX_L2_BULK_CONTROLr_ENUM
#define AVS_REG_HW_MNTR_ADC_SETTLING_TIMEr_ENUM BCM56260_B0_AVS_REG_HW_MNTR_ADC_SETTLING_TIMEr_ENUM
#define AVS_REG_HW_MNTR_AVS_INTERRUPT_FLAGSr_ENUM BCM56260_B0_AVS_REG_HW_MNTR_AVS_INTERRUPT_FLAGSr_ENUM
#define AVS_REG_HW_MNTR_AVS_INTERRUPT_FLAGS_CLEARr_ENUM BCM56260_B0_AVS_REG_HW_MNTR_AVS_INTERRUPT_FLAGS_CLEARr_ENUM
#define AVS_REG_HW_MNTR_AVS_REGISTERS_LOCKSr_ENUM BCM56260_B0_AVS_REG_HW_MNTR_AVS_REGISTERS_LOCKSr_ENUM
#define AVS_REG_HW_MNTR_AVS_SPAREr_ENUM BCM56260_B0_AVS_REG_HW_MNTR_AVS_SPAREr_ENUM
#define AVS_REG_HW_MNTR_AVS_SPARE_0r_ENUM BCM56260_B0_AVS_REG_HW_MNTR_AVS_SPARE_0r_ENUM
#define AVS_REG_HW_MNTR_AVS_SPARE_1r_ENUM BCM56260_B0_AVS_REG_HW_MNTR_AVS_SPARE_1r_ENUM
#define AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSCr_ENUM BCM56260_B0_AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSCr_ENUM
#define AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0r_ENUM BCM56260_B0_AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0r_ENUM
#define AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_1r_ENUM BCM56260_B0_AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_1r_ENUM
#define AVS_REG_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRr_ENUM BCM56260_B0_AVS_REG_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRr_ENUM
#define AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSCr_ENUM BCM56260_B0_AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSCr_ENUM
#define AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0r_ENUM BCM56260_B0_AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0r_ENUM
#define AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSC_1r_ENUM BCM56260_B0_AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSC_1r_ENUM
#define AVS_REG_HW_MNTR_INTERRUPT_POW_WDOG_ENr_ENUM BCM56260_B0_AVS_REG_HW_MNTR_INTERRUPT_POW_WDOG_ENr_ENUM
#define AVS_REG_HW_MNTR_INTERRUPT_SW_MEASUREMENT_DONE_ENr_ENUM BCM56260_B0_AVS_REG_HW_MNTR_INTERRUPT_SW_MEASUREMENT_DONE_ENr_ENUM
#define AVS_REG_HW_MNTR_LAST_MEASURED_SENSORr_ENUM BCM56260_B0_AVS_REG_HW_MNTR_LAST_MEASURED_SENSORr_ENUM
#define AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSCr_ENUM BCM56260_B0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSCr_ENUM
#define AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0r_ENUM BCM56260_B0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0r_ENUM
#define AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_1r_ENUM BCM56260_B0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_1r_ENUM
#define AVS_REG_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGr_ENUM BCM56260_B0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGr_ENUM
#define AVS_REG_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRr_ENUM BCM56260_B0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRr_ENUM
#define AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSCr_ENUM BCM56260_B0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSCr_ENUM
#define AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_0r_ENUM BCM56260_B0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_0r_ENUM
#define AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_1r_ENUM BCM56260_B0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_1r_ENUM
#define AVS_REG_HW_MNTR_REMOTE_SENSOR_TYPEr_ENUM BCM56260_B0_AVS_REG_HW_MNTR_REMOTE_SENSOR_TYPEr_ENUM
#define AVS_REG_HW_MNTR_ROSC_COUNTING_MODEr_ENUM BCM56260_B0_AVS_REG_HW_MNTR_ROSC_COUNTING_MODEr_ENUM
#define AVS_REG_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLr_ENUM BCM56260_B0_AVS_REG_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLr_ENUM
#define AVS_REG_HW_MNTR_SEQUENCER_INITr_ENUM BCM56260_B0_AVS_REG_HW_MNTR_SEQUENCER_INITr_ENUM
#define AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSCr_ENUM BCM56260_B0_AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSCr_ENUM
#define AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0r_ENUM BCM56260_B0_AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0r_ENUM
#define AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_1r_ENUM BCM56260_B0_AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_1r_ENUM
#define AVS_REG_HW_MNTR_SEQUENCER_MASK_PVT_MNTRr_ENUM BCM56260_B0_AVS_REG_HW_MNTR_SEQUENCER_MASK_PVT_MNTRr_ENUM
#define AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSCr_ENUM BCM56260_B0_AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSCr_ENUM
#define AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_0r_ENUM BCM56260_B0_AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_0r_ENUM
#define AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_1r_ENUM BCM56260_B0_AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_1r_ENUM
#define AVS_REG_HW_MNTR_SW_CONTROLSr_ENUM BCM56260_B0_AVS_REG_HW_MNTR_SW_CONTROLSr_ENUM
#define AVS_REG_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYr_ENUM BCM56260_B0_AVS_REG_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYr_ENUM
#define AVS_REG_HW_MNTR_TEMPERATURE_RESET_ENABLEr_ENUM BCM56260_B0_AVS_REG_HW_MNTR_TEMPERATURE_RESET_ENABLEr_ENUM
#define AVS_REG_HW_MNTR_TEMPERATURE_THRESHOLDr_ENUM BCM56260_B0_AVS_REG_HW_MNTR_TEMPERATURE_THRESHOLDr_ENUM
#define AVS_REG_MISC_CONTROL_0r_ENUM BCM56260_B0_AVS_REG_MISC_CONTROL_0r_ENUM
#define AVS_REG_MISC_CONTROL_1r_ENUM BCM56260_B0_AVS_REG_MISC_CONTROL_1r_ENUM
#define AVS_REG_MISC_CONTROL_2r_ENUM BCM56260_B0_AVS_REG_MISC_CONTROL_2r_ENUM
#define AVS_REG_MISC_CONTROL_3r_ENUM BCM56260_B0_AVS_REG_MISC_CONTROL_3r_ENUM
#define AVS_REG_MISC_STATUSr_ENUM BCM56260_B0_AVS_REG_MISC_STATUSr_ENUM
#define AVS_REG_MISC_STATUS_0r_ENUM BCM56260_B0_AVS_REG_MISC_STATUS_0r_ENUM
#define AVS_REG_MISC_STATUS_1r_ENUM BCM56260_B0_AVS_REG_MISC_STATUS_1r_ENUM
#define AVS_REG_PMB_REGISTERS_CLEAR_PMB_ERROR_STATUSr_ENUM BCM56260_B0_AVS_REG_PMB_REGISTERS_CLEAR_PMB_ERROR_STATUSr_ENUM
#define AVS_REG_PMB_REGISTERS_PMB_ERROR_STATUSr_ENUM BCM56260_B0_AVS_REG_PMB_REGISTERS_PMB_ERROR_STATUSr_ENUM
#define AVS_REG_PMB_REGISTERS_PMB_TIMEOUTr_ENUM BCM56260_B0_AVS_REG_PMB_REGISTERS_PMB_TIMEOUTr_ENUM
#define AVS_REG_PMB_SLAVE_AVS_PWD_ACC_CONTROLr_ENUM BCM56260_B0_AVS_REG_PMB_SLAVE_AVS_PWD_ACC_CONTROLr_ENUM
#define AVS_REG_PMB_SLAVE_AVS_PWD_CONTROLr_ENUM BCM56260_B0_AVS_REG_PMB_SLAVE_AVS_PWD_CONTROLr_ENUM
#define AVS_REG_PMB_SLAVE_AVS_ROSC_CONTROLr_ENUM BCM56260_B0_AVS_REG_PMB_SLAVE_AVS_ROSC_CONTROLr_ENUM
#define AVS_REG_PMB_SLAVE_AVS_ROSC_COUNTr_ENUM BCM56260_B0_AVS_REG_PMB_SLAVE_AVS_ROSC_COUNTr_ENUM
#define AVS_REG_PMB_SLAVE_AVS_ROSC_H_THRESHOLDr_ENUM BCM56260_B0_AVS_REG_PMB_SLAVE_AVS_ROSC_H_THRESHOLDr_ENUM
#define AVS_REG_PMB_SLAVE_AVS_ROSC_S_THRESHOLDr_ENUM BCM56260_B0_AVS_REG_PMB_SLAVE_AVS_ROSC_S_THRESHOLDr_ENUM
#define AVS_REG_PMB_SLAVE_BPCM_CAPABILITYr_ENUM BCM56260_B0_AVS_REG_PMB_SLAVE_BPCM_CAPABILITYr_ENUM
#define AVS_REG_PMB_SLAVE_BPCM_CONTROLr_ENUM BCM56260_B0_AVS_REG_PMB_SLAVE_BPCM_CONTROLr_ENUM
#define AVS_REG_PMB_SLAVE_BPCM_IDr_ENUM BCM56260_B0_AVS_REG_PMB_SLAVE_BPCM_IDr_ENUM
#define AVS_REG_PMB_SLAVE_BPCM_STATUSr_ENUM BCM56260_B0_AVS_REG_PMB_SLAVE_BPCM_STATUSr_ENUM
#define AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROLr_ENUM BCM56260_B0_AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROLr_ENUM
#define AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_0r_ENUM BCM56260_B0_AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_0r_ENUM
#define AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_1r_ENUM BCM56260_B0_AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_1r_ENUM
#define AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_2r_ENUM BCM56260_B0_AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_2r_ENUM
#define AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_3r_ENUM BCM56260_B0_AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_3r_ENUM
#define AVS_REG_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATORr_ENUM BCM56260_B0_AVS_REG_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATORr_ENUM
#define AVS_REG_PVT_MNTR_CONFIG_DAC_CODEr_ENUM BCM56260_B0_AVS_REG_PVT_MNTR_CONFIG_DAC_CODEr_ENUM
#define AVS_REG_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLEr_ENUM BCM56260_B0_AVS_REG_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLEr_ENUM
#define AVS_REG_PVT_MNTR_CONFIG_MAX_DAC_CODEr_ENUM BCM56260_B0_AVS_REG_PVT_MNTR_CONFIG_MAX_DAC_CODEr_ENUM
#define AVS_REG_PVT_MNTR_CONFIG_MIN_DAC_CODEr_ENUM BCM56260_B0_AVS_REG_PVT_MNTR_CONFIG_MIN_DAC_CODEr_ENUM
#define AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_CTRLr_ENUM BCM56260_B0_AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_CTRLr_ENUM
#define AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBr_ENUM BCM56260_B0_AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBr_ENUM
#define AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLEr_ENUM BCM56260_B0_AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLEr_ENUM
#define AVS_REG_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_0r_ENUM BCM56260_B0_AVS_REG_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_0r_ENUM
#define AVS_REG_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_1r_ENUM BCM56260_B0_AVS_REG_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_1r_ENUM
#define AVS_REG_ROSC_THRESHOLD_1_INTERRUPT_STATUS_THRESHOLD1_FAULTY_SENSORr_ENUM BCM56260_B0_AVS_REG_ROSC_THRESHOLD_1_INTERRUPT_STATUS_THRESHOLD1_FAULTY_SENSORr_ENUM
#define AVS_REG_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_0r_ENUM BCM56260_B0_AVS_REG_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_0r_ENUM
#define AVS_REG_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_1r_ENUM BCM56260_B0_AVS_REG_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_1r_ENUM
#define AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSCr_ENUM BCM56260_B0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSCr_ENUM
#define AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_DIRECTIONr_ENUM BCM56260_B0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_DIRECTIONr_ENUM
#define AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Hr_ENUM BCM56260_B0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Hr_ENUM
#define AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Sr_ENUM BCM56260_B0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Sr_ENUM
#define AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GHr_ENUM BCM56260_B0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GHr_ENUM
#define AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GSr_ENUM BCM56260_B0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GSr_ENUM
#define AVS_REG_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_0r_ENUM BCM56260_B0_AVS_REG_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_0r_ENUM
#define AVS_REG_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_1r_ENUM BCM56260_B0_AVS_REG_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_1r_ENUM
#define AVS_REG_ROSC_THRESHOLD_2_INTERRUPT_STATUS_THRESHOLD2_FAULTY_SENSORr_ENUM BCM56260_B0_AVS_REG_ROSC_THRESHOLD_2_INTERRUPT_STATUS_THRESHOLD2_FAULTY_SENSORr_ENUM
#define AVS_REG_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_0r_ENUM BCM56260_B0_AVS_REG_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_0r_ENUM
#define AVS_REG_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_1r_ENUM BCM56260_B0_AVS_REG_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_1r_ENUM
#define AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSCr_ENUM BCM56260_B0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSCr_ENUM
#define AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_DIRECTIONr_ENUM BCM56260_B0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_DIRECTIONr_ENUM
#define AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Hr_ENUM BCM56260_B0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Hr_ENUM
#define AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Sr_ENUM BCM56260_B0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Sr_ENUM
#define AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GHr_ENUM BCM56260_B0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GHr_ENUM
#define AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GSr_ENUM BCM56260_B0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GSr_ENUM
#define AVS_REG_RO_REGISTERS_0_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSr_ENUM BCM56260_B0_AVS_REG_RO_REGISTERS_0_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSr_ENUM
#define AVS_REG_RO_REGISTERS_0_CEN_ROSC_STATUSr_ENUM BCM56260_B0_AVS_REG_RO_REGISTERS_0_CEN_ROSC_STATUSr_ENUM
#define AVS_REG_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUSr_ENUM BCM56260_B0_AVS_REG_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUSr_ENUM
#define AVS_REG_RO_REGISTERS_0_PVT_0P85V_1_MNTR_STATUSr_ENUM BCM56260_B0_AVS_REG_RO_REGISTERS_0_PVT_0P85V_1_MNTR_STATUSr_ENUM
#define AVS_REG_RO_REGISTERS_0_PVT_1V_0_MNTR_STATUSr_ENUM BCM56260_B0_AVS_REG_RO_REGISTERS_0_PVT_1V_0_MNTR_STATUSr_ENUM
#define AVS_REG_RO_REGISTERS_0_PVT_1V_1_MNTR_STATUSr_ENUM BCM56260_B0_AVS_REG_RO_REGISTERS_0_PVT_1V_1_MNTR_STATUSr_ENUM
#define AVS_REG_RO_REGISTERS_0_PVT_1P8V_MNTR_STATUSr_ENUM BCM56260_B0_AVS_REG_RO_REGISTERS_0_PVT_1P8V_MNTR_STATUSr_ENUM
#define AVS_REG_RO_REGISTERS_0_PVT_3P3V_MNTR_STATUSr_ENUM BCM56260_B0_AVS_REG_RO_REGISTERS_0_PVT_3P3V_MNTR_STATUSr_ENUM
#define AVS_REG_RO_REGISTERS_0_PVT_TEMPERATURE_MNTR_STATUSr_ENUM BCM56260_B0_AVS_REG_RO_REGISTERS_0_PVT_TEMPERATURE_MNTR_STATUSr_ENUM
#define AVS_REG_RO_REGISTERS_0_PVT_TESTMODE_MNTR_STATUSr_ENUM BCM56260_B0_AVS_REG_RO_REGISTERS_0_PVT_TESTMODE_MNTR_STATUSr_ENUM
#define AVS_REG_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOGr_ENUM BCM56260_B0_AVS_REG_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOGr_ENUM
#define AVS_REG_RO_REGISTERS_1_POW_WDOG_FAILURE_STATUSr_ENUM BCM56260_B0_AVS_REG_RO_REGISTERS_1_POW_WDOG_FAILURE_STATUSr_ENUM
#define AVS_REG_RO_REGISTERS_1_RMT_ROSC_STATUSr_ENUM BCM56260_B0_AVS_REG_RO_REGISTERS_1_RMT_ROSC_STATUSr_ENUM
#define AVS_REG_TEMPERATURE_MONITOR_ENABLE_OVER_TEMPERATURE_RESETr_ENUM BCM56260_B0_AVS_REG_TEMPERATURE_MONITOR_ENABLE_OVER_TEMPERATURE_RESETr_ENUM
#define AVS_REG_TEMPERATURE_MONITOR_ENABLE_TEMPERATURE_INTERRUPT_SOURCESr_ENUM BCM56260_B0_AVS_REG_TEMPERATURE_MONITOR_ENABLE_TEMPERATURE_INTERRUPT_SOURCESr_ENUM
#define AVS_REG_TEMPERATURE_MONITOR_SPARE_0r_ENUM BCM56260_B0_AVS_REG_TEMPERATURE_MONITOR_SPARE_0r_ENUM
#define AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_INTERRUPT_IDLE_TIMEr_ENUM BCM56260_B0_AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_INTERRUPT_IDLE_TIMEr_ENUM
#define AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_INTERRUPT_TEMPERATUREr_ENUM BCM56260_B0_AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_INTERRUPT_TEMPERATUREr_ENUM
#define AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_INTERRUPT_THRESHOLDSr_ENUM BCM56260_B0_AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_INTERRUPT_THRESHOLDSr_ENUM
#define AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_MEASUREMENT_STATUSr_ENUM BCM56260_B0_AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_MEASUREMENT_STATUSr_ENUM
#define AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_RESET_THRESHOLDr_ENUM BCM56260_B0_AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_RESET_THRESHOLDr_ENUM
#define AVS_REG_TEMPERATURE_MONITOR_TP_TMON_TEST_ENABLEr_ENUM BCM56260_B0_AVS_REG_TEMPERATURE_MONITOR_TP_TMON_TEST_ENABLEr_ENUM
#define AVS_REG_TOP_CTRL_AVS_STATUS_INr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_AVS_STATUS_INr_ENUM
#define AVS_REG_TOP_CTRL_AVS_STATUS_OUTr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_AVS_STATUS_OUTr_ENUM
#define AVS_REG_TOP_CTRL_MEMORY_ASSISTr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_MEMORY_ASSISTr_ENUM
#define AVS_REG_TOP_CTRL_MEMORY_ASSIST_STATUSr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_MEMORY_ASSIST_STATUSr_ENUM
#define AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFECr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFECr_ENUM
#define AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC0r_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC0r_ENUM
#define AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC1r_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC1r_ENUM
#define AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC2r_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC2r_ENUM
#define AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC3r_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC3r_ENUM
#define AVS_REG_TOP_CTRL_MEMORY_STANDBY_BSPr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_BSPr_ENUM
#define AVS_REG_TOP_CTRL_MEMORY_STANDBY_HIFr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_HIFr_ENUM
#define AVS_REG_TOP_CTRL_MEMORY_STANDBY_LEAPr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_LEAPr_ENUM
#define AVS_REG_TOP_CTRL_OTP_STATUSr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_OTP_STATUSr_ENUM
#define AVS_REG_TOP_CTRL_RMON_HZr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_RMON_HZr_ENUM
#define AVS_REG_TOP_CTRL_RMON_VTr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_RMON_VTr_ENUM
#define AVS_REG_TOP_CTRL_S2_STANDBY_STATUSr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_S2_STANDBY_STATUSr_ENUM
#define AVS_REG_TOP_CTRL_SPARE_HIGHr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SPARE_HIGHr_ENUM
#define AVS_REG_TOP_CTRL_SPARE_LOWr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SPARE_LOWr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFECr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFECr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC0r_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC0r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC1r_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC1r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC2r_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC2r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC3r_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC3r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AIOr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AIOr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_BVNr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_BVNr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_BVNDr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_BVNDr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_FSKr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_FSKr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_GFXr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_GFXr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_HVDr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_HVDr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_LEAPr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_LEAPr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC1r_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC1r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAMACr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAMACr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAPHYr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAPHYr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0r_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDSr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDSr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS0r_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS0r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS1r_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS1r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS2r_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS2r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS3r_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS3r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SIDr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SIDr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_V3Dr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_V3Dr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_VECr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_VECr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFECr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFECr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC0r_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC0r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC1r_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC1r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC2r_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC2r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC3r_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC3r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AIOr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AIOr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNDr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNDr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_FSKr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_FSKr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_GFXr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_GFXr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_HVDr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_HVDr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_LEAPr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_LEAPr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC1r_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC1r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAMACr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAMACr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAPHYr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAPHYr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0r_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDSr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDSr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS0r_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS0r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS1r_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS1r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS2r_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS2r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS3r_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS3r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SIDr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SIDr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_V3Dr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_V3Dr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_VECr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_VECr_ENUM
#define AVS_REG_TOP_CTRL_START_AVS_CPUr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_START_AVS_CPUr_ENUM
#define AVS_REG_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNr_ENUM
#define AVS_REG_TOP_CTRL_VOLTAGE_REGULATOR_STATUSr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_VOLTAGE_REGULATOR_STATUSr_ENUM
#define AVS_REG_TOP_CTRL_VTRAP_STATUSr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_VTRAP_STATUSr_ENUM
#define AVS_REG_TOP_CTRL_VTRAP_STATUS_CLEARr_ENUM BCM56260_B0_AVS_REG_TOP_CTRL_VTRAP_STATUS_CLEARr_ENUM
#define BCAST_BLOCK_MASKm_ENUM BCM56260_B0_BCAST_BLOCK_MASKm_ENUM
#define BCAST_BLOCK_MASK_PARITY_CONTROLr_ENUM BCM56260_B0_BCAST_BLOCK_MASK_PARITY_CONTROLr_ENUM
#define BFD_RX_UDP_CONTROLr_ENUM BCM56260_B0_BFD_RX_UDP_CONTROLr_ENUM
#define BFD_RX_UDP_CONTROL_1r_ENUM BCM56260_B0_BFD_RX_UDP_CONTROL_1r_ENUM
#define BFD_VERSION_CONTROLr_ENUM BCM56260_B0_BFD_VERSION_CONTROLr_ENUM
#define BKPMETERINGBUCKETr_ENUM BCM56260_B0_BKPMETERINGBUCKETr_ENUM
#define BKPMETERINGCONFIG_64r_ENUM BCM56260_B0_BKPMETERINGCONFIG_64r_ENUM
#define BKPMETERINGDISCSTATUS_64r_ENUM BCM56260_B0_BKPMETERINGDISCSTATUS_64r_ENUM
#define BKPMETERINGWARNSTATUS_64r_ENUM BCM56260_B0_BKPMETERINGWARNSTATUS_64r_ENUM
#define BUFFER_CELL_LIMIT_SPr_ENUM BCM56260_B0_BUFFER_CELL_LIMIT_SPr_ENUM
#define BUFFER_CELL_LIMIT_SP_SHAREDr_ENUM BCM56260_B0_BUFFER_CELL_LIMIT_SP_SHAREDr_ENUM
#define BISTCONFIGr_ENUM BCM56260_B0_BISTCONFIGr_ENUM
#define BISTCONFIG2r_ENUM BCM56260_B0_BISTCONFIG2r_ENUM
#define BISTCONFIGURATIONSr_ENUM BCM56260_B0_BISTCONFIGURATIONSr_ENUM
#define BISTENDADDRESSr_ENUM BCM56260_B0_BISTENDADDRESSr_ENUM
#define BISTERROROCCURREDr_ENUM BCM56260_B0_BISTERROROCCURREDr_ENUM
#define BISTFULLMASKERRORCOUNTERr_ENUM BCM56260_B0_BISTFULLMASKERRORCOUNTERr_ENUM
#define BISTFULLMASKWORDr_ENUM BCM56260_B0_BISTFULLMASKWORDr_ENUM
#define BISTFULLMASKWORD0r_ENUM BCM56260_B0_BISTFULLMASKWORD0r_ENUM
#define BISTFULLMASKWORD1r_ENUM BCM56260_B0_BISTFULLMASKWORD1r_ENUM
#define BISTFULLMASKWORD2r_ENUM BCM56260_B0_BISTFULLMASKWORD2r_ENUM
#define BISTFULLMASKWORD3r_ENUM BCM56260_B0_BISTFULLMASKWORD3r_ENUM
#define BISTFULLMASKWORD4r_ENUM BCM56260_B0_BISTFULLMASKWORD4r_ENUM
#define BISTFULLMASKWORD5r_ENUM BCM56260_B0_BISTFULLMASKWORD5r_ENUM
#define BISTFULLMASKWORD6r_ENUM BCM56260_B0_BISTFULLMASKWORD6r_ENUM
#define BISTFULLMASKWORD7r_ENUM BCM56260_B0_BISTFULLMASKWORD7r_ENUM
#define BISTGENERALCONFIGURATIONSr_ENUM BCM56260_B0_BISTGENERALCONFIGURATIONSr_ENUM
#define BISTGLOBALERRORCOUNTERr_ENUM BCM56260_B0_BISTGLOBALERRORCOUNTERr_ENUM
#define BISTLASTADDRERRr_ENUM BCM56260_B0_BISTLASTADDRERRr_ENUM
#define BISTLASTDATAERRWORDr_ENUM BCM56260_B0_BISTLASTDATAERRWORDr_ENUM
#define BISTLASTDATAERRWORD0r_ENUM BCM56260_B0_BISTLASTDATAERRWORD0r_ENUM
#define BISTLASTDATAERRWORD1r_ENUM BCM56260_B0_BISTLASTDATAERRWORD1r_ENUM
#define BISTLASTDATAERRWORD2r_ENUM BCM56260_B0_BISTLASTDATAERRWORD2r_ENUM
#define BISTLASTDATAERRWORD3r_ENUM BCM56260_B0_BISTLASTDATAERRWORD3r_ENUM
#define BISTLASTDATAERRWORD4r_ENUM BCM56260_B0_BISTLASTDATAERRWORD4r_ENUM
#define BISTLASTDATAERRWORD5r_ENUM BCM56260_B0_BISTLASTDATAERRWORD5r_ENUM
#define BISTLASTDATAERRWORD6r_ENUM BCM56260_B0_BISTLASTDATAERRWORD6r_ENUM
#define BISTLASTDATAERRWORD7r_ENUM BCM56260_B0_BISTLASTDATAERRWORD7r_ENUM
#define BISTNUMBEROFACTIONSr_ENUM BCM56260_B0_BISTNUMBEROFACTIONSr_ENUM
#define BISTPATTERNWORDr_ENUM BCM56260_B0_BISTPATTERNWORDr_ENUM
#define BISTPATTERNWORD0r_ENUM BCM56260_B0_BISTPATTERNWORD0r_ENUM
#define BISTPATTERNWORD1r_ENUM BCM56260_B0_BISTPATTERNWORD1r_ENUM
#define BISTPATTERNWORD2r_ENUM BCM56260_B0_BISTPATTERNWORD2r_ENUM
#define BISTPATTERNWORD3r_ENUM BCM56260_B0_BISTPATTERNWORD3r_ENUM
#define BISTPATTERNWORD4r_ENUM BCM56260_B0_BISTPATTERNWORD4r_ENUM
#define BISTPATTERNWORD5r_ENUM BCM56260_B0_BISTPATTERNWORD5r_ENUM
#define BISTPATTERNWORD6r_ENUM BCM56260_B0_BISTPATTERNWORD6r_ENUM
#define BISTPATTERNWORD7r_ENUM BCM56260_B0_BISTPATTERNWORD7r_ENUM
#define BISTSINGLEBITMASKr_ENUM BCM56260_B0_BISTSINGLEBITMASKr_ENUM
#define BISTSINGLEBITMASKERRORCOUNTERr_ENUM BCM56260_B0_BISTSINGLEBITMASKERRORCOUNTERr_ENUM
#define BISTSTARTADDRESSr_ENUM BCM56260_B0_BISTSTARTADDRESSr_ENUM
#define BISTSTATUSESr_ENUM BCM56260_B0_BISTSTATUSESr_ENUM
#define CBL_ATTRIBUTEr_ENUM BCM56260_B0_CBL_ATTRIBUTEr_ENUM
#define CBPMEMDEBUGr_ENUM BCM56260_B0_CBPMEMDEBUGr_ENUM
#define CBPMEMDEBUG1r_ENUM BCM56260_B0_CBPMEMDEBUG1r_ENUM
#define CBPMEMDEBUG2r_ENUM BCM56260_B0_CBPMEMDEBUG2r_ENUM
#define CCM_COPYTO_CPU_CONTROLr_ENUM BCM56260_B0_CCM_COPYTO_CPU_CONTROLr_ENUM
#define CCM_INTERRUPT_CONTROLr_ENUM BCM56260_B0_CCM_INTERRUPT_CONTROLr_ENUM
#define CCM_READ_CONTROLr_ENUM BCM56260_B0_CCM_READ_CONTROLr_ENUM
#define CCPE_MEMDEBUGr_ENUM BCM56260_B0_CCPE_MEMDEBUGr_ENUM
#define CCPI_MEMDEBUGr_ENUM BCM56260_B0_CCPI_MEMDEBUGr_ENUM
#define CCP_COMMON_DEBUG0r_ENUM BCM56260_B0_CCP_COMMON_DEBUG0r_ENUM
#define CCP_ERRORr_ENUM BCM56260_B0_CCP_ERRORr_ENUM
#define CCP_ERROR_MASKr_ENUM BCM56260_B0_CCP_ERROR_MASKr_ENUM
#define CCP_EXT_DEBUG0r_ENUM BCM56260_B0_CCP_EXT_DEBUG0r_ENUM
#define CCP_FIFO_MEMDEBUGr_ENUM BCM56260_B0_CCP_FIFO_MEMDEBUGr_ENUM
#define CCP_INT_DEBUG0r_ENUM BCM56260_B0_CCP_INT_DEBUG0r_ENUM
#define CELLLINKEMEMDEBUG0r_ENUM BCM56260_B0_CELLLINKEMEMDEBUG0r_ENUM
#define CELLLINKEMEMDEBUG1r_ENUM BCM56260_B0_CELLLINKEMEMDEBUG1r_ENUM
#define CELLLINKIMEMDEBUGr_ENUM BCM56260_B0_CELLLINKIMEMDEBUGr_ENUM
#define CELL_RESET_LIMIT_OFFSET_SPr_ENUM BCM56260_B0_CELL_RESET_LIMIT_OFFSET_SPr_ENUM
#define CELL_SPAP_RED_OFFSET_SPr_ENUM BCM56260_B0_CELL_SPAP_RED_OFFSET_SPr_ENUM
#define CELL_SPAP_YELLOW_OFFSET_SPr_ENUM BCM56260_B0_CELL_SPAP_YELLOW_OFFSET_SPr_ENUM
#define CFAPECONFIGr_ENUM BCM56260_B0_CFAPECONFIGr_ENUM
#define CFAPEFULLRESETPOINTr_ENUM BCM56260_B0_CFAPEFULLRESETPOINTr_ENUM
#define CFAPEFULLSETPOINTr_ENUM BCM56260_B0_CFAPEFULLSETPOINTr_ENUM
#define CFAPEINITr_ENUM BCM56260_B0_CFAPEINITr_ENUM
#define CFAPELOWWATERMARKr_ENUM BCM56260_B0_CFAPELOWWATERMARKr_ENUM
#define CFAPEMEMDEBUG_BITMAPr_ENUM BCM56260_B0_CFAPEMEMDEBUG_BITMAPr_ENUM
#define CFAPEMEMDEBUG_STACKr_ENUM BCM56260_B0_CFAPEMEMDEBUG_STACKr_ENUM
#define CFAPEOTPCONFIGr_ENUM BCM56260_B0_CFAPEOTPCONFIGr_ENUM
#define CFAPEREADPOINTERr_ENUM BCM56260_B0_CFAPEREADPOINTERr_ENUM
#define CFAPESTACKSTATUSr_ENUM BCM56260_B0_CFAPESTACKSTATUSr_ENUM
#define CFAPE_BITMAP_ECC_STATUSr_ENUM BCM56260_B0_CFAPE_BITMAP_ECC_STATUSr_ENUM
#define CFAPE_ECC_DEBUGr_ENUM BCM56260_B0_CFAPE_ECC_DEBUGr_ENUM
#define CFAPE_ECC_ERRORr_ENUM BCM56260_B0_CFAPE_ECC_ERRORr_ENUM
#define CFAPE_ERROR_MASKr_ENUM BCM56260_B0_CFAPE_ERROR_MASKr_ENUM
#define CFAPE_POOL_CONG_DETECT_THRESH_0r_ENUM BCM56260_B0_CFAPE_POOL_CONG_DETECT_THRESH_0r_ENUM
#define CFAPE_POOL_CONG_DETECT_THRESH_1r_ENUM BCM56260_B0_CFAPE_POOL_CONG_DETECT_THRESH_1r_ENUM
#define CFAPE_POOL_CONG_DETECT_THRESH_2r_ENUM BCM56260_B0_CFAPE_POOL_CONG_DETECT_THRESH_2r_ENUM
#define CFAPE_STACK_ECC_STATUSr_ENUM BCM56260_B0_CFAPE_STACK_ECC_STATUSr_ENUM
#define CFAPICONFIGr_ENUM BCM56260_B0_CFAPICONFIGr_ENUM
#define CFAPIFULLRESETPOINTr_ENUM BCM56260_B0_CFAPIFULLRESETPOINTr_ENUM
#define CFAPIFULLSETPOINTr_ENUM BCM56260_B0_CFAPIFULLSETPOINTr_ENUM
#define CFAPIINITr_ENUM BCM56260_B0_CFAPIINITr_ENUM
#define CFAPILOWWATERMARKr_ENUM BCM56260_B0_CFAPILOWWATERMARKr_ENUM
#define CFAPIMEMDEBUG_BITMAPr_ENUM BCM56260_B0_CFAPIMEMDEBUG_BITMAPr_ENUM
#define CFAPIMEMDEBUG_STACKr_ENUM BCM56260_B0_CFAPIMEMDEBUG_STACKr_ENUM
#define CFAPIOTPCONFIGr_ENUM BCM56260_B0_CFAPIOTPCONFIGr_ENUM
#define CFAPIREADPOINTERr_ENUM BCM56260_B0_CFAPIREADPOINTERr_ENUM
#define CFAPISTACKSTATUSr_ENUM BCM56260_B0_CFAPISTACKSTATUSr_ENUM
#define CFAPI_BITMAP_ECC_STATUSr_ENUM BCM56260_B0_CFAPI_BITMAP_ECC_STATUSr_ENUM
#define CFAPI_ECC_DEBUGr_ENUM BCM56260_B0_CFAPI_ECC_DEBUGr_ENUM
#define CFAPI_ECC_ERRORr_ENUM BCM56260_B0_CFAPI_ECC_ERRORr_ENUM
#define CFAPI_ERROR_MASKr_ENUM BCM56260_B0_CFAPI_ERROR_MASKr_ENUM
#define CFAPI_STACK_ECC_STATUSr_ENUM BCM56260_B0_CFAPI_STACK_ECC_STATUSr_ENUM
#define CFAP_ECC_1B_COUNTERr_ENUM BCM56260_B0_CFAP_ECC_1B_COUNTERr_ENUM
#define CFAP_ECC_2B_COUNTERr_ENUM BCM56260_B0_CFAP_ECC_2B_COUNTERr_ENUM
#define CFAP_ECC_B_COUNTERr_ENUM BCM56260_B0_CFAP_ECC_B_COUNTERr_ENUM
#define CFG_RAM_DBGCTRLr_ENUM BCM56260_B0_CFG_RAM_DBGCTRLr_ENUM
#define CFG_RAM_DBGCTRL_1r_ENUM BCM56260_B0_CFG_RAM_DBGCTRL_1r_ENUM
#define CHFC2PFC_STATEr_ENUM BCM56260_B0_CHFC2PFC_STATEr_ENUM
#define CHFC_TC2PRI_TBL_ECC_CONFIGr_ENUM BCM56260_B0_CHFC_TC2PRI_TBL_ECC_CONFIGr_ENUM
#define CHFC_TC2PRI_TBL_ECC_ERRr_ENUM BCM56260_B0_CHFC_TC2PRI_TBL_ECC_ERRr_ENUM
#define CHFC_TC2PRI_TBL_ECC_ERR1r_ENUM BCM56260_B0_CHFC_TC2PRI_TBL_ECC_ERR1r_ENUM
#define CHFC_TC2PRI_TBL_ECC_ERR1_CNTr_ENUM BCM56260_B0_CHFC_TC2PRI_TBL_ECC_ERR1_CNTr_ENUM
#define CHFC_TC2PRI_TBL_ECC_ERR2r_ENUM BCM56260_B0_CHFC_TC2PRI_TBL_ECC_ERR2r_ENUM
#define CH_BASE_EXPECTEDr_ENUM BCM56260_B0_CH_BASE_EXPECTEDr_ENUM
#define CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr_ENUM BCM56260_B0_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr_ENUM
#define CI0_TO_EMC_WTAG_RETURN_COUNT_DEBUGr_ENUM BCM56260_B0_CI0_TO_EMC_WTAG_RETURN_COUNT_DEBUGr_ENUM
#define CI1_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr_ENUM BCM56260_B0_CI1_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr_ENUM
#define CI1_TO_EMC_WTAG_RETURN_COUNT_DEBUGr_ENUM BCM56260_B0_CI1_TO_EMC_WTAG_RETURN_COUNT_DEBUGr_ENUM
#define CI_CONFIG0r_ENUM BCM56260_B0_CI_CONFIG0r_ENUM
#define CI_CONFIG1r_ENUM BCM56260_B0_CI_CONFIG1r_ENUM
#define CI_CONFIG2r_ENUM BCM56260_B0_CI_CONFIG2r_ENUM
#define CI_CONFIG3r_ENUM BCM56260_B0_CI_CONFIG3r_ENUM
#define CI_CONFIG4r_ENUM BCM56260_B0_CI_CONFIG4r_ENUM
#define CI_CONFIG6r_ENUM BCM56260_B0_CI_CONFIG6r_ENUM
#define CI_CONFIG7r_ENUM BCM56260_B0_CI_CONFIG7r_ENUM
#define CI_DDR_AUTOINITr_ENUM BCM56260_B0_CI_DDR_AUTOINITr_ENUM
#define CI_DDR_MRr_ENUM BCM56260_B0_CI_DDR_MRr_ENUM
#define CI_DDR_MR0r_ENUM BCM56260_B0_CI_DDR_MR0r_ENUM
#define CI_DDR_MR1r_ENUM BCM56260_B0_CI_DDR_MR1r_ENUM
#define CI_DDR_MR2r_ENUM BCM56260_B0_CI_DDR_MR2r_ENUM
#define CI_DDR_MR3r_ENUM BCM56260_B0_CI_DDR_MR3r_ENUM
#define CI_DEBUGr_ENUM BCM56260_B0_CI_DEBUGr_ENUM
#define CI_DEBUG_RD_LINESr_ENUM BCM56260_B0_CI_DEBUG_RD_LINESr_ENUM
#define CI_DEBUG_WR_LINESr_ENUM BCM56260_B0_CI_DEBUG_WR_LINESr_ENUM
#define CI_ECC_DEBUGr_ENUM BCM56260_B0_CI_ECC_DEBUGr_ENUM
#define CI_ECC_STATUSr_ENUM BCM56260_B0_CI_ECC_STATUSr_ENUM
#define CI_ERRORr_ENUM BCM56260_B0_CI_ERRORr_ENUM
#define CI_ERROR_MASKr_ENUM BCM56260_B0_CI_ERROR_MASKr_ENUM
#define CI_MEM_ACC_CTRLr_ENUM BCM56260_B0_CI_MEM_ACC_CTRLr_ENUM
#define CI_MEM_ACC_DATAr_ENUM BCM56260_B0_CI_MEM_ACC_DATAr_ENUM
#define CI_MEM_ACC_DATA0r_ENUM BCM56260_B0_CI_MEM_ACC_DATA0r_ENUM
#define CI_MEM_ACC_DATA1r_ENUM BCM56260_B0_CI_MEM_ACC_DATA1r_ENUM
#define CI_MEM_ACC_DATA2r_ENUM BCM56260_B0_CI_MEM_ACC_DATA2r_ENUM
#define CI_MEM_ACC_DATA3r_ENUM BCM56260_B0_CI_MEM_ACC_DATA3r_ENUM
#define CI_MEM_ACC_DATA4r_ENUM BCM56260_B0_CI_MEM_ACC_DATA4r_ENUM
#define CI_MEM_ACC_DATA5r_ENUM BCM56260_B0_CI_MEM_ACC_DATA5r_ENUM
#define CI_MEM_ACC_DATA6r_ENUM BCM56260_B0_CI_MEM_ACC_DATA6r_ENUM
#define CI_MEM_ACC_DATA7r_ENUM BCM56260_B0_CI_MEM_ACC_DATA7r_ENUM
#define CI_MEM_DEBUG0r_ENUM BCM56260_B0_CI_MEM_DEBUG0r_ENUM
#define CI_MEM_DEBUG1r_ENUM BCM56260_B0_CI_MEM_DEBUG1r_ENUM
#define CI_MRS_CMDr_ENUM BCM56260_B0_CI_MRS_CMDr_ENUM
#define CI_PHY_CONTROLr_ENUM BCM56260_B0_CI_PHY_CONTROLr_ENUM
#define CI_PHY_ERRORr_ENUM BCM56260_B0_CI_PHY_ERRORr_ENUM
#define CI_RESETr_ENUM BCM56260_B0_CI_RESETr_ENUM
#define CI_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr_ENUM BCM56260_B0_CI_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr_ENUM
#define CI_TO_EMC_WTAG_RETURN_COUNT_DEBUGr_ENUM BCM56260_B0_CI_TO_EMC_WTAG_RETURN_COUNT_DEBUGr_ENUM
#define CLINK_ERRORr_ENUM BCM56260_B0_CLINK_ERRORr_ENUM
#define CLINK_ERROR_MASKr_ENUM BCM56260_B0_CLINK_ERROR_MASKr_ENUM
#define CMICM_BSPI_B0_CNTRLr_ENUM BCM56260_B0_CMICM_BSPI_B0_CNTRLr_ENUM
#define CMICM_BSPI_B0_STATUSr_ENUM BCM56260_B0_CMICM_BSPI_B0_STATUSr_ENUM
#define CMICM_BSPI_B1_CNTRLr_ENUM BCM56260_B0_CMICM_BSPI_B1_CNTRLr_ENUM
#define CMICM_BSPI_B1_STATUSr_ENUM BCM56260_B0_CMICM_BSPI_B1_STATUSr_ENUM
#define CMICM_BSPI_BUSY_STATUSr_ENUM BCM56260_B0_CMICM_BSPI_BUSY_STATUSr_ENUM
#define CMICM_BSPI_B_CNTRLr_ENUM BCM56260_B0_CMICM_BSPI_B_CNTRLr_ENUM
#define CMICM_BSPI_B_STATUSr_ENUM BCM56260_B0_CMICM_BSPI_B_STATUSr_ENUM
#define CMICM_BSPI_INTR_STATUSr_ENUM BCM56260_B0_CMICM_BSPI_INTR_STATUSr_ENUM
#define CMICM_BSPI_MAST_N_BOOTr_ENUM BCM56260_B0_CMICM_BSPI_MAST_N_BOOTr_ENUM
#define CMICM_COMMON_CONFIGr_ENUM BCM56260_B0_CMICM_COMMON_CONFIGr_ENUM
#define CMICM_REVIDr_ENUM BCM56260_B0_CMICM_REVIDr_ENUM
#define CMIC_BROADSYNC_REF_CLK_GEN_CTRLr_ENUM BCM56260_B0_CMIC_BROADSYNC_REF_CLK_GEN_CTRLr_ENUM
#define CMIC_BS0_CLK_CTRLr_ENUM BCM56260_B0_CMIC_BS0_CLK_CTRLr_ENUM
#define CMIC_BS0_CONFIGr_ENUM BCM56260_B0_CMIC_BS0_CONFIGr_ENUM
#define CMIC_BS0_HEARTBEAT_CTRLr_ENUM BCM56260_B0_CMIC_BS0_HEARTBEAT_CTRLr_ENUM
#define CMIC_BS0_HEARTBEAT_DOWN_DURATIONr_ENUM BCM56260_B0_CMIC_BS0_HEARTBEAT_DOWN_DURATIONr_ENUM
#define CMIC_BS0_HEARTBEAT_UP_DURATIONr_ENUM BCM56260_B0_CMIC_BS0_HEARTBEAT_UP_DURATIONr_ENUM
#define CMIC_BS0_INITIAL_CRCr_ENUM BCM56260_B0_CMIC_BS0_INITIAL_CRCr_ENUM
#define CMIC_BS0_INPUT_TIME_0r_ENUM BCM56260_B0_CMIC_BS0_INPUT_TIME_0r_ENUM
#define CMIC_BS0_INPUT_TIME_1r_ENUM BCM56260_B0_CMIC_BS0_INPUT_TIME_1r_ENUM
#define CMIC_BS0_INPUT_TIME_2r_ENUM BCM56260_B0_CMIC_BS0_INPUT_TIME_2r_ENUM
#define CMIC_BS0_OUTPUT_TIME_0r_ENUM BCM56260_B0_CMIC_BS0_OUTPUT_TIME_0r_ENUM
#define CMIC_BS0_OUTPUT_TIME_1r_ENUM BCM56260_B0_CMIC_BS0_OUTPUT_TIME_1r_ENUM
#define CMIC_BS0_OUTPUT_TIME_2r_ENUM BCM56260_B0_CMIC_BS0_OUTPUT_TIME_2r_ENUM
#define CMIC_BS1_CLK_CTRLr_ENUM BCM56260_B0_CMIC_BS1_CLK_CTRLr_ENUM
#define CMIC_BS1_CONFIGr_ENUM BCM56260_B0_CMIC_BS1_CONFIGr_ENUM
#define CMIC_BS1_HEARTBEAT_CTRLr_ENUM BCM56260_B0_CMIC_BS1_HEARTBEAT_CTRLr_ENUM
#define CMIC_BS1_HEARTBEAT_DOWN_DURATIONr_ENUM BCM56260_B0_CMIC_BS1_HEARTBEAT_DOWN_DURATIONr_ENUM
#define CMIC_BS1_HEARTBEAT_UP_DURATIONr_ENUM BCM56260_B0_CMIC_BS1_HEARTBEAT_UP_DURATIONr_ENUM
#define CMIC_BS1_INITIAL_CRCr_ENUM BCM56260_B0_CMIC_BS1_INITIAL_CRCr_ENUM
#define CMIC_BS1_INPUT_TIME_0r_ENUM BCM56260_B0_CMIC_BS1_INPUT_TIME_0r_ENUM
#define CMIC_BS1_INPUT_TIME_1r_ENUM BCM56260_B0_CMIC_BS1_INPUT_TIME_1r_ENUM
#define CMIC_BS1_INPUT_TIME_2r_ENUM BCM56260_B0_CMIC_BS1_INPUT_TIME_2r_ENUM
#define CMIC_BS1_OUTPUT_TIME_0r_ENUM BCM56260_B0_CMIC_BS1_OUTPUT_TIME_0r_ENUM
#define CMIC_BS1_OUTPUT_TIME_1r_ENUM BCM56260_B0_CMIC_BS1_OUTPUT_TIME_1r_ENUM
#define CMIC_BS1_OUTPUT_TIME_2r_ENUM BCM56260_B0_CMIC_BS1_OUTPUT_TIME_2r_ENUM
#define CMIC_CMC0_2BIT_ECC_ERROR_STATUSr_ENUM BCM56260_B0_CMIC_CMC0_2BIT_ECC_ERROR_STATUSr_ENUM
#define CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASKr_ENUM BCM56260_B0_CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASKr_ENUM
#define CMIC_CMC0_AXIIC_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC0_AXIIC_TM_CONTROL_0r_ENUM
#define CMIC_CMC0_AXIIC_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC0_AXIIC_TM_CONTROL_1r_ENUM
#define CMIC_CMC0_AXIIC_TM_CONTROL_2r_ENUM BCM56260_B0_CMIC_CMC0_AXIIC_TM_CONTROL_2r_ENUM
#define CMIC_CMC0_CCMDMA_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC0_CCMDMA_TM_CONTROL_0r_ENUM
#define CMIC_CMC0_CCMDMA_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC0_CCMDMA_TM_CONTROL_1r_ENUM
#define CMIC_CMC0_CCM_DMA_CFGr_ENUM BCM56260_B0_CMIC_CMC0_CCM_DMA_CFGr_ENUM
#define CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_ENUM BCM56260_B0_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_ENUM
#define CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr_ENUM BCM56260_B0_CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr_ENUM
#define CMIC_CMC0_CCM_DMA_ECCERR_ADDRr_ENUM BCM56260_B0_CMIC_CMC0_CCM_DMA_ECCERR_ADDRr_ENUM
#define CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr_ENUM BCM56260_B0_CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_CCM_DMA_ENTRY_COUNTr_ENUM BCM56260_B0_CMIC_CMC0_CCM_DMA_ENTRY_COUNTr_ENUM
#define CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM BCM56260_B0_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM
#define CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM BCM56260_B0_CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM
#define CMIC_CMC0_CCM_DMA_STATr_ENUM BCM56260_B0_CMIC_CMC0_CCM_DMA_STATr_ENUM
#define CMIC_CMC0_CCM_DMA_STATUS_CLRr_ENUM BCM56260_B0_CMIC_CMC0_CCM_DMA_STATUS_CLRr_ENUM
#define CMIC_CMC0_CH0_COS_CTRL_RX_0r_ENUM BCM56260_B0_CMIC_CMC0_CH0_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC0_CH0_COS_CTRL_RX_1r_ENUM BCM56260_B0_CMIC_CMC0_CH0_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC0_CH0_DMA_CTRLr_ENUM BCM56260_B0_CMIC_CMC0_CH0_DMA_CTRLr_ENUM
#define CMIC_CMC0_CH0_DMA_CURR_DESCr_ENUM BCM56260_B0_CMIC_CMC0_CH0_DMA_CURR_DESCr_ENUM
#define CMIC_CMC0_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56260_B0_CMIC_CMC0_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC0_CH1_COS_CTRL_RX_0r_ENUM BCM56260_B0_CMIC_CMC0_CH1_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC0_CH1_COS_CTRL_RX_1r_ENUM BCM56260_B0_CMIC_CMC0_CH1_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC0_CH1_DMA_CTRLr_ENUM BCM56260_B0_CMIC_CMC0_CH1_DMA_CTRLr_ENUM
#define CMIC_CMC0_CH1_DMA_CURR_DESCr_ENUM BCM56260_B0_CMIC_CMC0_CH1_DMA_CURR_DESCr_ENUM
#define CMIC_CMC0_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56260_B0_CMIC_CMC0_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC0_CH2_COS_CTRL_RX_0r_ENUM BCM56260_B0_CMIC_CMC0_CH2_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC0_CH2_COS_CTRL_RX_1r_ENUM BCM56260_B0_CMIC_CMC0_CH2_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC0_CH2_DMA_CTRLr_ENUM BCM56260_B0_CMIC_CMC0_CH2_DMA_CTRLr_ENUM
#define CMIC_CMC0_CH2_DMA_CURR_DESCr_ENUM BCM56260_B0_CMIC_CMC0_CH2_DMA_CURR_DESCr_ENUM
#define CMIC_CMC0_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56260_B0_CMIC_CMC0_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC0_CH3_COS_CTRL_RX_0r_ENUM BCM56260_B0_CMIC_CMC0_CH3_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC0_CH3_COS_CTRL_RX_1r_ENUM BCM56260_B0_CMIC_CMC0_CH3_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC0_CH3_DMA_CTRLr_ENUM BCM56260_B0_CMIC_CMC0_CH3_DMA_CTRLr_ENUM
#define CMIC_CMC0_CH3_DMA_CURR_DESCr_ENUM BCM56260_B0_CMIC_CMC0_CH3_DMA_CURR_DESCr_ENUM
#define CMIC_CMC0_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56260_B0_CMIC_CMC0_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC0_CONFIGr_ENUM BCM56260_B0_CMIC_CMC0_CONFIGr_ENUM
#define CMIC_CMC0_DMA_CH0_DESC_HALT_ADDRr_ENUM BCM56260_B0_CMIC_CMC0_DMA_CH0_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC0_DMA_CH0_INTR_COALr_ENUM BCM56260_B0_CMIC_CMC0_DMA_CH0_INTR_COALr_ENUM
#define CMIC_CMC0_DMA_CH1_DESC_HALT_ADDRr_ENUM BCM56260_B0_CMIC_CMC0_DMA_CH1_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC0_DMA_CH1_INTR_COALr_ENUM BCM56260_B0_CMIC_CMC0_DMA_CH1_INTR_COALr_ENUM
#define CMIC_CMC0_DMA_CH2_DESC_HALT_ADDRr_ENUM BCM56260_B0_CMIC_CMC0_DMA_CH2_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC0_DMA_CH2_INTR_COALr_ENUM BCM56260_B0_CMIC_CMC0_DMA_CH2_INTR_COALr_ENUM
#define CMIC_CMC0_DMA_CH3_DESC_HALT_ADDRr_ENUM BCM56260_B0_CMIC_CMC0_DMA_CH3_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC0_DMA_CH3_INTR_COALr_ENUM BCM56260_B0_CMIC_CMC0_DMA_CH3_INTR_COALr_ENUM
#define CMIC_CMC0_DMA_DESC0r_ENUM BCM56260_B0_CMIC_CMC0_DMA_DESC0r_ENUM
#define CMIC_CMC0_DMA_DESC1r_ENUM BCM56260_B0_CMIC_CMC0_DMA_DESC1r_ENUM
#define CMIC_CMC0_DMA_DESC2r_ENUM BCM56260_B0_CMIC_CMC0_DMA_DESC2r_ENUM
#define CMIC_CMC0_DMA_DESC3r_ENUM BCM56260_B0_CMIC_CMC0_DMA_DESC3r_ENUM
#define CMIC_CMC0_DMA_STATr_ENUM BCM56260_B0_CMIC_CMC0_DMA_STATr_ENUM
#define CMIC_CMC0_DMA_STAT_CLRr_ENUM BCM56260_B0_CMIC_CMC0_DMA_STAT_CLRr_ENUM
#define CMIC_CMC0_DMA_STAT_HIr_ENUM BCM56260_B0_CMIC_CMC0_DMA_STAT_HIr_ENUM
#define CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM
#define CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM
#define CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM
#define CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM
#define CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM
#define CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM
#define CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM
#define CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_STATr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_STATr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_OPCODEr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_STATr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_STATr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_OPCODEr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_STATr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_STATr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_OPCODEr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_STATr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_STATr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM BCM56260_B0_CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC0_FSCHAN_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_FSCHAN_ADDRESSr_ENUM
#define CMIC_CMC0_FSCHAN_DATA32r_ENUM BCM56260_B0_CMIC_CMC0_FSCHAN_DATA32r_ENUM
#define CMIC_CMC0_FSCHAN_DATA64_HIr_ENUM BCM56260_B0_CMIC_CMC0_FSCHAN_DATA64_HIr_ENUM
#define CMIC_CMC0_FSCHAN_DATA64_LOr_ENUM BCM56260_B0_CMIC_CMC0_FSCHAN_DATA64_LOr_ENUM
#define CMIC_CMC0_FSCHAN_OPCODEr_ENUM BCM56260_B0_CMIC_CMC0_FSCHAN_OPCODEr_ENUM
#define CMIC_CMC0_FSCHAN_STATUSr_ENUM BCM56260_B0_CMIC_CMC0_FSCHAN_STATUSr_ENUM
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r_ENUM BCM56260_B0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r_ENUM
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r_ENUM BCM56260_B0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r_ENUM
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r_ENUM BCM56260_B0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r_ENUM
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_3r_ENUM BCM56260_B0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_3r_ENUM
#define CMIC_CMC0_IRQ_STAT0r_ENUM BCM56260_B0_CMIC_CMC0_IRQ_STAT0r_ENUM
#define CMIC_CMC0_IRQ_STAT1r_ENUM BCM56260_B0_CMIC_CMC0_IRQ_STAT1r_ENUM
#define CMIC_CMC0_IRQ_STAT2r_ENUM BCM56260_B0_CMIC_CMC0_IRQ_STAT2r_ENUM
#define CMIC_CMC0_IRQ_STAT3r_ENUM BCM56260_B0_CMIC_CMC0_IRQ_STAT3r_ENUM
#define CMIC_CMC0_IRQ_STAT4r_ENUM BCM56260_B0_CMIC_CMC0_IRQ_STAT4r_ENUM
#define CMIC_CMC0_IRQ_STAT5r_ENUM BCM56260_B0_CMIC_CMC0_IRQ_STAT5r_ENUM
#define CMIC_CMC0_IRQ_STAT6r_ENUM BCM56260_B0_CMIC_CMC0_IRQ_STAT6r_ENUM
#define CMIC_CMC0_MIIM_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_MIIM_ADDRESSr_ENUM
#define CMIC_CMC0_MIIM_CTRLr_ENUM BCM56260_B0_CMIC_CMC0_MIIM_CTRLr_ENUM
#define CMIC_CMC0_MIIM_PARAMr_ENUM BCM56260_B0_CMIC_CMC0_MIIM_PARAMr_ENUM
#define CMIC_CMC0_MIIM_READ_DATAr_ENUM BCM56260_B0_CMIC_CMC0_MIIM_READ_DATAr_ENUM
#define CMIC_CMC0_MIIM_STATr_ENUM BCM56260_B0_CMIC_CMC0_MIIM_STATr_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK0r_ENUM BCM56260_B0_CMIC_CMC0_PCIE_IRQ_MASK0r_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK1r_ENUM BCM56260_B0_CMIC_CMC0_PCIE_IRQ_MASK1r_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK2r_ENUM BCM56260_B0_CMIC_CMC0_PCIE_IRQ_MASK2r_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK3r_ENUM BCM56260_B0_CMIC_CMC0_PCIE_IRQ_MASK3r_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK4r_ENUM BCM56260_B0_CMIC_CMC0_PCIE_IRQ_MASK4r_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK5r_ENUM BCM56260_B0_CMIC_CMC0_PCIE_IRQ_MASK5r_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK6r_ENUM BCM56260_B0_CMIC_CMC0_PCIE_IRQ_MASK6r_ENUM
#define CMIC_CMC0_PCIE_MISCELr_ENUM BCM56260_B0_CMIC_CMC0_PCIE_MISCELr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_ENUM BCM56260_B0_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH0_TXPKTr_ENUM BCM56260_B0_CMIC_CMC0_PKT_COUNT_CH0_TXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH1_RXPKTr_ENUM BCM56260_B0_CMIC_CMC0_PKT_COUNT_CH1_RXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH1_TXPKTr_ENUM BCM56260_B0_CMIC_CMC0_PKT_COUNT_CH1_TXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH2_RXPKTr_ENUM BCM56260_B0_CMIC_CMC0_PKT_COUNT_CH2_RXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH2_TXPKTr_ENUM BCM56260_B0_CMIC_CMC0_PKT_COUNT_CH2_TXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH3_RXPKTr_ENUM BCM56260_B0_CMIC_CMC0_PKT_COUNT_CH3_RXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH3_TXPKTr_ENUM BCM56260_B0_CMIC_CMC0_PKT_COUNT_CH3_TXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_RXPKTr_ENUM BCM56260_B0_CMIC_CMC0_PKT_COUNT_RXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_TXPKTr_ENUM BCM56260_B0_CMIC_CMC0_PKT_COUNT_TXPKTr_ENUM
#define CMIC_CMC0_PROGRAMMABLE_COS_MASK0r_ENUM BCM56260_B0_CMIC_CMC0_PROGRAMMABLE_COS_MASK0r_ENUM
#define CMIC_CMC0_PROGRAMMABLE_COS_MASK1r_ENUM BCM56260_B0_CMIC_CMC0_PROGRAMMABLE_COS_MASK1r_ENUM
#define CMIC_CMC0_RCPU_IRQ_MASK0r_ENUM BCM56260_B0_CMIC_CMC0_RCPU_IRQ_MASK0r_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CONTROLr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_CONTROLr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_COUNTr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_OPCODEr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_OPCODEr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_REQUESTr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_REQUESTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_STATUSr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_STATUSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_TIMERr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_TIMERr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_0r_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_1r_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_2r_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_2r_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CONTROLr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_CONTROLr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_COUNTr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_OPCODEr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_OPCODEr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_REQUESTr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_REQUESTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_STATUSr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_STATUSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_TIMERr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_TIMERr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_0r_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_1r_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_2r_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_2r_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CONTROLr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_CONTROLr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_COUNTr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_OPCODEr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_OPCODEr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_REQUESTr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_REQUESTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_STATUSr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_STATUSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_TIMERr_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_TIMERr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_0r_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_1r_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_2r_ENUM BCM56260_B0_CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_2r_ENUM
#define CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM BCM56260_B0_CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM
#define CMIC_CMC0_SCHAN_CTRLr_ENUM BCM56260_B0_CMIC_CMC0_SCHAN_CTRLr_ENUM
#define CMIC_CMC0_SCHAN_ERRr_ENUM BCM56260_B0_CMIC_CMC0_SCHAN_ERRr_ENUM
#define CMIC_CMC0_SCHAN_MESSAGEr_ENUM BCM56260_B0_CMIC_CMC0_SCHAN_MESSAGEr_ENUM
#define CMIC_CMC0_STATr_ENUM BCM56260_B0_CMIC_CMC0_STATr_ENUM
#define CMIC_CMC0_SW_INTR_CONFIGr_ENUM BCM56260_B0_CMIC_CMC0_SW_INTR_CONFIGr_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK0r_ENUM BCM56260_B0_CMIC_CMC0_UC0_IRQ_MASK0r_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK1r_ENUM BCM56260_B0_CMIC_CMC0_UC0_IRQ_MASK1r_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK2r_ENUM BCM56260_B0_CMIC_CMC0_UC0_IRQ_MASK2r_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK3r_ENUM BCM56260_B0_CMIC_CMC0_UC0_IRQ_MASK3r_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK4r_ENUM BCM56260_B0_CMIC_CMC0_UC0_IRQ_MASK4r_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK5r_ENUM BCM56260_B0_CMIC_CMC0_UC0_IRQ_MASK5r_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK6r_ENUM BCM56260_B0_CMIC_CMC0_UC0_IRQ_MASK6r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK0r_ENUM BCM56260_B0_CMIC_CMC0_UC1_IRQ_MASK0r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK1r_ENUM BCM56260_B0_CMIC_CMC0_UC1_IRQ_MASK1r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK2r_ENUM BCM56260_B0_CMIC_CMC0_UC1_IRQ_MASK2r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK3r_ENUM BCM56260_B0_CMIC_CMC0_UC1_IRQ_MASK3r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK4r_ENUM BCM56260_B0_CMIC_CMC0_UC1_IRQ_MASK4r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK5r_ENUM BCM56260_B0_CMIC_CMC0_UC1_IRQ_MASK5r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK6r_ENUM BCM56260_B0_CMIC_CMC0_UC1_IRQ_MASK6r_ENUM
#define CMIC_CMC1_2BIT_ECC_ERROR_STATUSr_ENUM BCM56260_B0_CMIC_CMC1_2BIT_ECC_ERROR_STATUSr_ENUM
#define CMIC_CMC1_2BIT_ECC_ERROR_STATUS_MASKr_ENUM BCM56260_B0_CMIC_CMC1_2BIT_ECC_ERROR_STATUS_MASKr_ENUM
#define CMIC_CMC1_AXIIC_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC1_AXIIC_TM_CONTROL_0r_ENUM
#define CMIC_CMC1_AXIIC_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC1_AXIIC_TM_CONTROL_1r_ENUM
#define CMIC_CMC1_AXIIC_TM_CONTROL_2r_ENUM BCM56260_B0_CMIC_CMC1_AXIIC_TM_CONTROL_2r_ENUM
#define CMIC_CMC1_CCMDMA_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC1_CCMDMA_TM_CONTROL_0r_ENUM
#define CMIC_CMC1_CCMDMA_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC1_CCMDMA_TM_CONTROL_1r_ENUM
#define CMIC_CMC1_CCM_DMA_CFGr_ENUM BCM56260_B0_CMIC_CMC1_CCM_DMA_CFGr_ENUM
#define CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr_ENUM BCM56260_B0_CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr_ENUM
#define CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr_ENUM BCM56260_B0_CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr_ENUM
#define CMIC_CMC1_CCM_DMA_ECCERR_ADDRr_ENUM BCM56260_B0_CMIC_CMC1_CCM_DMA_ECCERR_ADDRr_ENUM
#define CMIC_CMC1_CCM_DMA_ECCERR_CONTROLr_ENUM BCM56260_B0_CMIC_CMC1_CCM_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_CCM_DMA_ENTRY_COUNTr_ENUM BCM56260_B0_CMIC_CMC1_CCM_DMA_ENTRY_COUNTr_ENUM
#define CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM BCM56260_B0_CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM
#define CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM BCM56260_B0_CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM
#define CMIC_CMC1_CCM_DMA_STATr_ENUM BCM56260_B0_CMIC_CMC1_CCM_DMA_STATr_ENUM
#define CMIC_CMC1_CCM_DMA_STATUS_CLRr_ENUM BCM56260_B0_CMIC_CMC1_CCM_DMA_STATUS_CLRr_ENUM
#define CMIC_CMC1_CH0_COS_CTRL_RX_0r_ENUM BCM56260_B0_CMIC_CMC1_CH0_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC1_CH0_COS_CTRL_RX_1r_ENUM BCM56260_B0_CMIC_CMC1_CH0_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC1_CH0_DMA_CTRLr_ENUM BCM56260_B0_CMIC_CMC1_CH0_DMA_CTRLr_ENUM
#define CMIC_CMC1_CH0_DMA_CURR_DESCr_ENUM BCM56260_B0_CMIC_CMC1_CH0_DMA_CURR_DESCr_ENUM
#define CMIC_CMC1_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56260_B0_CMIC_CMC1_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC1_CH1_COS_CTRL_RX_0r_ENUM BCM56260_B0_CMIC_CMC1_CH1_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC1_CH1_COS_CTRL_RX_1r_ENUM BCM56260_B0_CMIC_CMC1_CH1_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC1_CH1_DMA_CTRLr_ENUM BCM56260_B0_CMIC_CMC1_CH1_DMA_CTRLr_ENUM
#define CMIC_CMC1_CH1_DMA_CURR_DESCr_ENUM BCM56260_B0_CMIC_CMC1_CH1_DMA_CURR_DESCr_ENUM
#define CMIC_CMC1_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56260_B0_CMIC_CMC1_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC1_CH2_COS_CTRL_RX_0r_ENUM BCM56260_B0_CMIC_CMC1_CH2_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC1_CH2_COS_CTRL_RX_1r_ENUM BCM56260_B0_CMIC_CMC1_CH2_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC1_CH2_DMA_CTRLr_ENUM BCM56260_B0_CMIC_CMC1_CH2_DMA_CTRLr_ENUM
#define CMIC_CMC1_CH2_DMA_CURR_DESCr_ENUM BCM56260_B0_CMIC_CMC1_CH2_DMA_CURR_DESCr_ENUM
#define CMIC_CMC1_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56260_B0_CMIC_CMC1_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC1_CH3_COS_CTRL_RX_0r_ENUM BCM56260_B0_CMIC_CMC1_CH3_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC1_CH3_COS_CTRL_RX_1r_ENUM BCM56260_B0_CMIC_CMC1_CH3_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC1_CH3_DMA_CTRLr_ENUM BCM56260_B0_CMIC_CMC1_CH3_DMA_CTRLr_ENUM
#define CMIC_CMC1_CH3_DMA_CURR_DESCr_ENUM BCM56260_B0_CMIC_CMC1_CH3_DMA_CURR_DESCr_ENUM
#define CMIC_CMC1_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56260_B0_CMIC_CMC1_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC1_CONFIGr_ENUM BCM56260_B0_CMIC_CMC1_CONFIGr_ENUM
#define CMIC_CMC1_DMA_CH0_DESC_HALT_ADDRr_ENUM BCM56260_B0_CMIC_CMC1_DMA_CH0_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC1_DMA_CH0_INTR_COALr_ENUM BCM56260_B0_CMIC_CMC1_DMA_CH0_INTR_COALr_ENUM
#define CMIC_CMC1_DMA_CH1_DESC_HALT_ADDRr_ENUM BCM56260_B0_CMIC_CMC1_DMA_CH1_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC1_DMA_CH1_INTR_COALr_ENUM BCM56260_B0_CMIC_CMC1_DMA_CH1_INTR_COALr_ENUM
#define CMIC_CMC1_DMA_CH2_DESC_HALT_ADDRr_ENUM BCM56260_B0_CMIC_CMC1_DMA_CH2_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC1_DMA_CH2_INTR_COALr_ENUM BCM56260_B0_CMIC_CMC1_DMA_CH2_INTR_COALr_ENUM
#define CMIC_CMC1_DMA_CH3_DESC_HALT_ADDRr_ENUM BCM56260_B0_CMIC_CMC1_DMA_CH3_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC1_DMA_CH3_INTR_COALr_ENUM BCM56260_B0_CMIC_CMC1_DMA_CH3_INTR_COALr_ENUM
#define CMIC_CMC1_DMA_DESC0r_ENUM BCM56260_B0_CMIC_CMC1_DMA_DESC0r_ENUM
#define CMIC_CMC1_DMA_DESC1r_ENUM BCM56260_B0_CMIC_CMC1_DMA_DESC1r_ENUM
#define CMIC_CMC1_DMA_DESC2r_ENUM BCM56260_B0_CMIC_CMC1_DMA_DESC2r_ENUM
#define CMIC_CMC1_DMA_DESC3r_ENUM BCM56260_B0_CMIC_CMC1_DMA_DESC3r_ENUM
#define CMIC_CMC1_DMA_STATr_ENUM BCM56260_B0_CMIC_CMC1_DMA_STATr_ENUM
#define CMIC_CMC1_DMA_STAT_CLRr_ENUM BCM56260_B0_CMIC_CMC1_DMA_STAT_CLRr_ENUM
#define CMIC_CMC1_DMA_STAT_HIr_ENUM BCM56260_B0_CMIC_CMC1_DMA_STAT_HIr_ENUM
#define CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM
#define CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM
#define CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM
#define CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM
#define CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM
#define CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM
#define CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM
#define CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_OPCODEr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_STATr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_STATr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_OPCODEr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_STATr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_STATr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_OPCODEr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_STATr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_STATr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_OPCODEr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_STATr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_STATr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM BCM56260_B0_CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC1_FSCHAN_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_FSCHAN_ADDRESSr_ENUM
#define CMIC_CMC1_FSCHAN_DATA32r_ENUM BCM56260_B0_CMIC_CMC1_FSCHAN_DATA32r_ENUM
#define CMIC_CMC1_FSCHAN_DATA64_HIr_ENUM BCM56260_B0_CMIC_CMC1_FSCHAN_DATA64_HIr_ENUM
#define CMIC_CMC1_FSCHAN_DATA64_LOr_ENUM BCM56260_B0_CMIC_CMC1_FSCHAN_DATA64_LOr_ENUM
#define CMIC_CMC1_FSCHAN_OPCODEr_ENUM BCM56260_B0_CMIC_CMC1_FSCHAN_OPCODEr_ENUM
#define CMIC_CMC1_FSCHAN_STATUSr_ENUM BCM56260_B0_CMIC_CMC1_FSCHAN_STATUSr_ENUM
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r_ENUM BCM56260_B0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r_ENUM
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r_ENUM BCM56260_B0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r_ENUM
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r_ENUM BCM56260_B0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r_ENUM
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_3r_ENUM BCM56260_B0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_3r_ENUM
#define CMIC_CMC1_IRQ_STAT0r_ENUM BCM56260_B0_CMIC_CMC1_IRQ_STAT0r_ENUM
#define CMIC_CMC1_IRQ_STAT1r_ENUM BCM56260_B0_CMIC_CMC1_IRQ_STAT1r_ENUM
#define CMIC_CMC1_IRQ_STAT2r_ENUM BCM56260_B0_CMIC_CMC1_IRQ_STAT2r_ENUM
#define CMIC_CMC1_IRQ_STAT3r_ENUM BCM56260_B0_CMIC_CMC1_IRQ_STAT3r_ENUM
#define CMIC_CMC1_IRQ_STAT4r_ENUM BCM56260_B0_CMIC_CMC1_IRQ_STAT4r_ENUM
#define CMIC_CMC1_IRQ_STAT5r_ENUM BCM56260_B0_CMIC_CMC1_IRQ_STAT5r_ENUM
#define CMIC_CMC1_IRQ_STAT6r_ENUM BCM56260_B0_CMIC_CMC1_IRQ_STAT6r_ENUM
#define CMIC_CMC1_MIIM_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_MIIM_ADDRESSr_ENUM
#define CMIC_CMC1_MIIM_CTRLr_ENUM BCM56260_B0_CMIC_CMC1_MIIM_CTRLr_ENUM
#define CMIC_CMC1_MIIM_PARAMr_ENUM BCM56260_B0_CMIC_CMC1_MIIM_PARAMr_ENUM
#define CMIC_CMC1_MIIM_READ_DATAr_ENUM BCM56260_B0_CMIC_CMC1_MIIM_READ_DATAr_ENUM
#define CMIC_CMC1_MIIM_STATr_ENUM BCM56260_B0_CMIC_CMC1_MIIM_STATr_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK0r_ENUM BCM56260_B0_CMIC_CMC1_PCIE_IRQ_MASK0r_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK1r_ENUM BCM56260_B0_CMIC_CMC1_PCIE_IRQ_MASK1r_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK2r_ENUM BCM56260_B0_CMIC_CMC1_PCIE_IRQ_MASK2r_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK3r_ENUM BCM56260_B0_CMIC_CMC1_PCIE_IRQ_MASK3r_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK4r_ENUM BCM56260_B0_CMIC_CMC1_PCIE_IRQ_MASK4r_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK5r_ENUM BCM56260_B0_CMIC_CMC1_PCIE_IRQ_MASK5r_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK6r_ENUM BCM56260_B0_CMIC_CMC1_PCIE_IRQ_MASK6r_ENUM
#define CMIC_CMC1_PCIE_MISCELr_ENUM BCM56260_B0_CMIC_CMC1_PCIE_MISCELr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH0_RXPKTr_ENUM BCM56260_B0_CMIC_CMC1_PKT_COUNT_CH0_RXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH0_TXPKTr_ENUM BCM56260_B0_CMIC_CMC1_PKT_COUNT_CH0_TXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH1_RXPKTr_ENUM BCM56260_B0_CMIC_CMC1_PKT_COUNT_CH1_RXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH1_TXPKTr_ENUM BCM56260_B0_CMIC_CMC1_PKT_COUNT_CH1_TXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH2_RXPKTr_ENUM BCM56260_B0_CMIC_CMC1_PKT_COUNT_CH2_RXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH2_TXPKTr_ENUM BCM56260_B0_CMIC_CMC1_PKT_COUNT_CH2_TXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH3_RXPKTr_ENUM BCM56260_B0_CMIC_CMC1_PKT_COUNT_CH3_RXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH3_TXPKTr_ENUM BCM56260_B0_CMIC_CMC1_PKT_COUNT_CH3_TXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_RXPKTr_ENUM BCM56260_B0_CMIC_CMC1_PKT_COUNT_RXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_TXPKTr_ENUM BCM56260_B0_CMIC_CMC1_PKT_COUNT_TXPKTr_ENUM
#define CMIC_CMC1_PROGRAMMABLE_COS_MASK0r_ENUM BCM56260_B0_CMIC_CMC1_PROGRAMMABLE_COS_MASK0r_ENUM
#define CMIC_CMC1_PROGRAMMABLE_COS_MASK1r_ENUM BCM56260_B0_CMIC_CMC1_PROGRAMMABLE_COS_MASK1r_ENUM
#define CMIC_CMC1_RCPU_IRQ_MASK0r_ENUM BCM56260_B0_CMIC_CMC1_RCPU_IRQ_MASK0r_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CONTROLr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_CONTROLr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_COUNTr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_OPCODEr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_OPCODEr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_REQUESTr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_REQUESTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_STATUSr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_STATUSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_TIMERr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_TIMERr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_0r_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_1r_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_2r_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_2r_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CONTROLr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_CONTROLr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_COUNTr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_OPCODEr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_OPCODEr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_REQUESTr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_REQUESTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_STATUSr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_STATUSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_TIMERr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_TIMERr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_0r_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_1r_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_2r_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_2r_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CONTROLr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_CONTROLr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_COUNTr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_OPCODEr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_OPCODEr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_REQUESTr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_REQUESTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_STATUSr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_STATUSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_TIMERr_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_TIMERr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_0r_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_1r_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_2r_ENUM BCM56260_B0_CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_2r_ENUM
#define CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM BCM56260_B0_CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM
#define CMIC_CMC1_SCHAN_CTRLr_ENUM BCM56260_B0_CMIC_CMC1_SCHAN_CTRLr_ENUM
#define CMIC_CMC1_SCHAN_ERRr_ENUM BCM56260_B0_CMIC_CMC1_SCHAN_ERRr_ENUM
#define CMIC_CMC1_SCHAN_MESSAGEr_ENUM BCM56260_B0_CMIC_CMC1_SCHAN_MESSAGEr_ENUM
#define CMIC_CMC1_STATr_ENUM BCM56260_B0_CMIC_CMC1_STATr_ENUM
#define CMIC_CMC1_SW_INTR_CONFIGr_ENUM BCM56260_B0_CMIC_CMC1_SW_INTR_CONFIGr_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK0r_ENUM BCM56260_B0_CMIC_CMC1_UC0_IRQ_MASK0r_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK1r_ENUM BCM56260_B0_CMIC_CMC1_UC0_IRQ_MASK1r_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK2r_ENUM BCM56260_B0_CMIC_CMC1_UC0_IRQ_MASK2r_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK3r_ENUM BCM56260_B0_CMIC_CMC1_UC0_IRQ_MASK3r_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK4r_ENUM BCM56260_B0_CMIC_CMC1_UC0_IRQ_MASK4r_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK5r_ENUM BCM56260_B0_CMIC_CMC1_UC0_IRQ_MASK5r_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK6r_ENUM BCM56260_B0_CMIC_CMC1_UC0_IRQ_MASK6r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK0r_ENUM BCM56260_B0_CMIC_CMC1_UC1_IRQ_MASK0r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK1r_ENUM BCM56260_B0_CMIC_CMC1_UC1_IRQ_MASK1r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK2r_ENUM BCM56260_B0_CMIC_CMC1_UC1_IRQ_MASK2r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK3r_ENUM BCM56260_B0_CMIC_CMC1_UC1_IRQ_MASK3r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK4r_ENUM BCM56260_B0_CMIC_CMC1_UC1_IRQ_MASK4r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK5r_ENUM BCM56260_B0_CMIC_CMC1_UC1_IRQ_MASK5r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK6r_ENUM BCM56260_B0_CMIC_CMC1_UC1_IRQ_MASK6r_ENUM
#define CMIC_CMC2_2BIT_ECC_ERROR_STATUSr_ENUM BCM56260_B0_CMIC_CMC2_2BIT_ECC_ERROR_STATUSr_ENUM
#define CMIC_CMC2_2BIT_ECC_ERROR_STATUS_MASKr_ENUM BCM56260_B0_CMIC_CMC2_2BIT_ECC_ERROR_STATUS_MASKr_ENUM
#define CMIC_CMC2_AXIIC_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC2_AXIIC_TM_CONTROL_0r_ENUM
#define CMIC_CMC2_AXIIC_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC2_AXIIC_TM_CONTROL_1r_ENUM
#define CMIC_CMC2_AXIIC_TM_CONTROL_2r_ENUM BCM56260_B0_CMIC_CMC2_AXIIC_TM_CONTROL_2r_ENUM
#define CMIC_CMC2_CCMDMA_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC2_CCMDMA_TM_CONTROL_0r_ENUM
#define CMIC_CMC2_CCMDMA_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC2_CCMDMA_TM_CONTROL_1r_ENUM
#define CMIC_CMC2_CCM_DMA_CFGr_ENUM BCM56260_B0_CMIC_CMC2_CCM_DMA_CFGr_ENUM
#define CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr_ENUM BCM56260_B0_CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr_ENUM
#define CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr_ENUM BCM56260_B0_CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr_ENUM
#define CMIC_CMC2_CCM_DMA_ECCERR_ADDRr_ENUM BCM56260_B0_CMIC_CMC2_CCM_DMA_ECCERR_ADDRr_ENUM
#define CMIC_CMC2_CCM_DMA_ECCERR_CONTROLr_ENUM BCM56260_B0_CMIC_CMC2_CCM_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_CCM_DMA_ENTRY_COUNTr_ENUM BCM56260_B0_CMIC_CMC2_CCM_DMA_ENTRY_COUNTr_ENUM
#define CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM BCM56260_B0_CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM
#define CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM BCM56260_B0_CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM
#define CMIC_CMC2_CCM_DMA_STATr_ENUM BCM56260_B0_CMIC_CMC2_CCM_DMA_STATr_ENUM
#define CMIC_CMC2_CCM_DMA_STATUS_CLRr_ENUM BCM56260_B0_CMIC_CMC2_CCM_DMA_STATUS_CLRr_ENUM
#define CMIC_CMC2_CH0_COS_CTRL_RX_0r_ENUM BCM56260_B0_CMIC_CMC2_CH0_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC2_CH0_COS_CTRL_RX_1r_ENUM BCM56260_B0_CMIC_CMC2_CH0_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC2_CH0_DMA_CTRLr_ENUM BCM56260_B0_CMIC_CMC2_CH0_DMA_CTRLr_ENUM
#define CMIC_CMC2_CH0_DMA_CURR_DESCr_ENUM BCM56260_B0_CMIC_CMC2_CH0_DMA_CURR_DESCr_ENUM
#define CMIC_CMC2_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56260_B0_CMIC_CMC2_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC2_CH1_COS_CTRL_RX_0r_ENUM BCM56260_B0_CMIC_CMC2_CH1_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC2_CH1_COS_CTRL_RX_1r_ENUM BCM56260_B0_CMIC_CMC2_CH1_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC2_CH1_DMA_CTRLr_ENUM BCM56260_B0_CMIC_CMC2_CH1_DMA_CTRLr_ENUM
#define CMIC_CMC2_CH1_DMA_CURR_DESCr_ENUM BCM56260_B0_CMIC_CMC2_CH1_DMA_CURR_DESCr_ENUM
#define CMIC_CMC2_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56260_B0_CMIC_CMC2_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC2_CH2_COS_CTRL_RX_0r_ENUM BCM56260_B0_CMIC_CMC2_CH2_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC2_CH2_COS_CTRL_RX_1r_ENUM BCM56260_B0_CMIC_CMC2_CH2_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC2_CH2_DMA_CTRLr_ENUM BCM56260_B0_CMIC_CMC2_CH2_DMA_CTRLr_ENUM
#define CMIC_CMC2_CH2_DMA_CURR_DESCr_ENUM BCM56260_B0_CMIC_CMC2_CH2_DMA_CURR_DESCr_ENUM
#define CMIC_CMC2_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56260_B0_CMIC_CMC2_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC2_CH3_COS_CTRL_RX_0r_ENUM BCM56260_B0_CMIC_CMC2_CH3_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC2_CH3_COS_CTRL_RX_1r_ENUM BCM56260_B0_CMIC_CMC2_CH3_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC2_CH3_DMA_CTRLr_ENUM BCM56260_B0_CMIC_CMC2_CH3_DMA_CTRLr_ENUM
#define CMIC_CMC2_CH3_DMA_CURR_DESCr_ENUM BCM56260_B0_CMIC_CMC2_CH3_DMA_CURR_DESCr_ENUM
#define CMIC_CMC2_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56260_B0_CMIC_CMC2_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC2_CONFIGr_ENUM BCM56260_B0_CMIC_CMC2_CONFIGr_ENUM
#define CMIC_CMC2_DMA_CH0_DESC_HALT_ADDRr_ENUM BCM56260_B0_CMIC_CMC2_DMA_CH0_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC2_DMA_CH0_INTR_COALr_ENUM BCM56260_B0_CMIC_CMC2_DMA_CH0_INTR_COALr_ENUM
#define CMIC_CMC2_DMA_CH1_DESC_HALT_ADDRr_ENUM BCM56260_B0_CMIC_CMC2_DMA_CH1_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC2_DMA_CH1_INTR_COALr_ENUM BCM56260_B0_CMIC_CMC2_DMA_CH1_INTR_COALr_ENUM
#define CMIC_CMC2_DMA_CH2_DESC_HALT_ADDRr_ENUM BCM56260_B0_CMIC_CMC2_DMA_CH2_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC2_DMA_CH2_INTR_COALr_ENUM BCM56260_B0_CMIC_CMC2_DMA_CH2_INTR_COALr_ENUM
#define CMIC_CMC2_DMA_CH3_DESC_HALT_ADDRr_ENUM BCM56260_B0_CMIC_CMC2_DMA_CH3_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC2_DMA_CH3_INTR_COALr_ENUM BCM56260_B0_CMIC_CMC2_DMA_CH3_INTR_COALr_ENUM
#define CMIC_CMC2_DMA_DESC0r_ENUM BCM56260_B0_CMIC_CMC2_DMA_DESC0r_ENUM
#define CMIC_CMC2_DMA_DESC1r_ENUM BCM56260_B0_CMIC_CMC2_DMA_DESC1r_ENUM
#define CMIC_CMC2_DMA_DESC2r_ENUM BCM56260_B0_CMIC_CMC2_DMA_DESC2r_ENUM
#define CMIC_CMC2_DMA_DESC3r_ENUM BCM56260_B0_CMIC_CMC2_DMA_DESC3r_ENUM
#define CMIC_CMC2_DMA_STATr_ENUM BCM56260_B0_CMIC_CMC2_DMA_STATr_ENUM
#define CMIC_CMC2_DMA_STAT_CLRr_ENUM BCM56260_B0_CMIC_CMC2_DMA_STAT_CLRr_ENUM
#define CMIC_CMC2_DMA_STAT_HIr_ENUM BCM56260_B0_CMIC_CMC2_DMA_STAT_HIr_ENUM
#define CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM
#define CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM
#define CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM
#define CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM
#define CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM
#define CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM
#define CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM
#define CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_OPCODEr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_STATr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_STATr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_OPCODEr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_STATr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_STATr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_OPCODEr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_STATr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_STATr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_OPCODEr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_STATr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_STATr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM BCM56260_B0_CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC2_FSCHAN_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_FSCHAN_ADDRESSr_ENUM
#define CMIC_CMC2_FSCHAN_DATA32r_ENUM BCM56260_B0_CMIC_CMC2_FSCHAN_DATA32r_ENUM
#define CMIC_CMC2_FSCHAN_DATA64_HIr_ENUM BCM56260_B0_CMIC_CMC2_FSCHAN_DATA64_HIr_ENUM
#define CMIC_CMC2_FSCHAN_DATA64_LOr_ENUM BCM56260_B0_CMIC_CMC2_FSCHAN_DATA64_LOr_ENUM
#define CMIC_CMC2_FSCHAN_OPCODEr_ENUM BCM56260_B0_CMIC_CMC2_FSCHAN_OPCODEr_ENUM
#define CMIC_CMC2_FSCHAN_STATUSr_ENUM BCM56260_B0_CMIC_CMC2_FSCHAN_STATUSr_ENUM
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r_ENUM BCM56260_B0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r_ENUM
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r_ENUM BCM56260_B0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r_ENUM
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r_ENUM BCM56260_B0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r_ENUM
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_3r_ENUM BCM56260_B0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_3r_ENUM
#define CMIC_CMC2_IRQ_STAT0r_ENUM BCM56260_B0_CMIC_CMC2_IRQ_STAT0r_ENUM
#define CMIC_CMC2_IRQ_STAT1r_ENUM BCM56260_B0_CMIC_CMC2_IRQ_STAT1r_ENUM
#define CMIC_CMC2_IRQ_STAT2r_ENUM BCM56260_B0_CMIC_CMC2_IRQ_STAT2r_ENUM
#define CMIC_CMC2_IRQ_STAT3r_ENUM BCM56260_B0_CMIC_CMC2_IRQ_STAT3r_ENUM
#define CMIC_CMC2_IRQ_STAT4r_ENUM BCM56260_B0_CMIC_CMC2_IRQ_STAT4r_ENUM
#define CMIC_CMC2_IRQ_STAT5r_ENUM BCM56260_B0_CMIC_CMC2_IRQ_STAT5r_ENUM
#define CMIC_CMC2_IRQ_STAT6r_ENUM BCM56260_B0_CMIC_CMC2_IRQ_STAT6r_ENUM
#define CMIC_CMC2_MIIM_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_MIIM_ADDRESSr_ENUM
#define CMIC_CMC2_MIIM_CTRLr_ENUM BCM56260_B0_CMIC_CMC2_MIIM_CTRLr_ENUM
#define CMIC_CMC2_MIIM_PARAMr_ENUM BCM56260_B0_CMIC_CMC2_MIIM_PARAMr_ENUM
#define CMIC_CMC2_MIIM_READ_DATAr_ENUM BCM56260_B0_CMIC_CMC2_MIIM_READ_DATAr_ENUM
#define CMIC_CMC2_MIIM_STATr_ENUM BCM56260_B0_CMIC_CMC2_MIIM_STATr_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK0r_ENUM BCM56260_B0_CMIC_CMC2_PCIE_IRQ_MASK0r_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK1r_ENUM BCM56260_B0_CMIC_CMC2_PCIE_IRQ_MASK1r_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK2r_ENUM BCM56260_B0_CMIC_CMC2_PCIE_IRQ_MASK2r_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK3r_ENUM BCM56260_B0_CMIC_CMC2_PCIE_IRQ_MASK3r_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK4r_ENUM BCM56260_B0_CMIC_CMC2_PCIE_IRQ_MASK4r_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK5r_ENUM BCM56260_B0_CMIC_CMC2_PCIE_IRQ_MASK5r_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK6r_ENUM BCM56260_B0_CMIC_CMC2_PCIE_IRQ_MASK6r_ENUM
#define CMIC_CMC2_PCIE_MISCELr_ENUM BCM56260_B0_CMIC_CMC2_PCIE_MISCELr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH0_RXPKTr_ENUM BCM56260_B0_CMIC_CMC2_PKT_COUNT_CH0_RXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH0_TXPKTr_ENUM BCM56260_B0_CMIC_CMC2_PKT_COUNT_CH0_TXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH1_RXPKTr_ENUM BCM56260_B0_CMIC_CMC2_PKT_COUNT_CH1_RXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH1_TXPKTr_ENUM BCM56260_B0_CMIC_CMC2_PKT_COUNT_CH1_TXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH2_RXPKTr_ENUM BCM56260_B0_CMIC_CMC2_PKT_COUNT_CH2_RXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH2_TXPKTr_ENUM BCM56260_B0_CMIC_CMC2_PKT_COUNT_CH2_TXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH3_RXPKTr_ENUM BCM56260_B0_CMIC_CMC2_PKT_COUNT_CH3_RXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH3_TXPKTr_ENUM BCM56260_B0_CMIC_CMC2_PKT_COUNT_CH3_TXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_RXPKTr_ENUM BCM56260_B0_CMIC_CMC2_PKT_COUNT_RXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_TXPKTr_ENUM BCM56260_B0_CMIC_CMC2_PKT_COUNT_TXPKTr_ENUM
#define CMIC_CMC2_PROGRAMMABLE_COS_MASK0r_ENUM BCM56260_B0_CMIC_CMC2_PROGRAMMABLE_COS_MASK0r_ENUM
#define CMIC_CMC2_PROGRAMMABLE_COS_MASK1r_ENUM BCM56260_B0_CMIC_CMC2_PROGRAMMABLE_COS_MASK1r_ENUM
#define CMIC_CMC2_RCPU_IRQ_MASK0r_ENUM BCM56260_B0_CMIC_CMC2_RCPU_IRQ_MASK0r_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CONTROLr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_CONTROLr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_COUNTr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_ITER_COUNTr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_ITER_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_OPCODEr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_OPCODEr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_REQUESTr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_REQUESTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_STATUSr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_STATUSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_TIMERr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_TIMERr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_0r_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_1r_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_2r_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_2r_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CONTROLr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_CONTROLr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_COUNTr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_ITER_COUNTr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_ITER_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_OPCODEr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_OPCODEr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_REQUESTr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_REQUESTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_STATUSr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_STATUSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_TIMERr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_TIMERr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_0r_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_1r_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_2r_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_2r_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CONTROLr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_CONTROLr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_COUNTr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_ITER_COUNTr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_ITER_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_OPCODEr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_OPCODEr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_REQUESTr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_REQUESTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_STATUSr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_STATUSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_TIMERr_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_TIMERr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_0r_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_1r_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_2r_ENUM BCM56260_B0_CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_2r_ENUM
#define CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM BCM56260_B0_CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM
#define CMIC_CMC2_SCHAN_CTRLr_ENUM BCM56260_B0_CMIC_CMC2_SCHAN_CTRLr_ENUM
#define CMIC_CMC2_SCHAN_ERRr_ENUM BCM56260_B0_CMIC_CMC2_SCHAN_ERRr_ENUM
#define CMIC_CMC2_SCHAN_MESSAGEr_ENUM BCM56260_B0_CMIC_CMC2_SCHAN_MESSAGEr_ENUM
#define CMIC_CMC2_STATr_ENUM BCM56260_B0_CMIC_CMC2_STATr_ENUM
#define CMIC_CMC2_SW_INTR_CONFIGr_ENUM BCM56260_B0_CMIC_CMC2_SW_INTR_CONFIGr_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK0r_ENUM BCM56260_B0_CMIC_CMC2_UC0_IRQ_MASK0r_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK1r_ENUM BCM56260_B0_CMIC_CMC2_UC0_IRQ_MASK1r_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK2r_ENUM BCM56260_B0_CMIC_CMC2_UC0_IRQ_MASK2r_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK3r_ENUM BCM56260_B0_CMIC_CMC2_UC0_IRQ_MASK3r_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK4r_ENUM BCM56260_B0_CMIC_CMC2_UC0_IRQ_MASK4r_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK5r_ENUM BCM56260_B0_CMIC_CMC2_UC0_IRQ_MASK5r_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK6r_ENUM BCM56260_B0_CMIC_CMC2_UC0_IRQ_MASK6r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK0r_ENUM BCM56260_B0_CMIC_CMC2_UC1_IRQ_MASK0r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK1r_ENUM BCM56260_B0_CMIC_CMC2_UC1_IRQ_MASK1r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK2r_ENUM BCM56260_B0_CMIC_CMC2_UC1_IRQ_MASK2r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK3r_ENUM BCM56260_B0_CMIC_CMC2_UC1_IRQ_MASK3r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK4r_ENUM BCM56260_B0_CMIC_CMC2_UC1_IRQ_MASK4r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK5r_ENUM BCM56260_B0_CMIC_CMC2_UC1_IRQ_MASK5r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK6r_ENUM BCM56260_B0_CMIC_CMC2_UC1_IRQ_MASK6r_ENUM
#define CMIC_CMC_2BIT_ECC_ERROR_STATUSr_ENUM BCM56260_B0_CMIC_CMC_2BIT_ECC_ERROR_STATUSr_ENUM
#define CMIC_CMC_2BIT_ECC_ERROR_STATUS_MASKr_ENUM BCM56260_B0_CMIC_CMC_2BIT_ECC_ERROR_STATUS_MASKr_ENUM
#define CMIC_CMC_AXIIC_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC_AXIIC_TM_CONTROL_0r_ENUM
#define CMIC_CMC_AXIIC_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC_AXIIC_TM_CONTROL_1r_ENUM
#define CMIC_CMC_AXIIC_TM_CONTROL_2r_ENUM BCM56260_B0_CMIC_CMC_AXIIC_TM_CONTROL_2r_ENUM
#define CMIC_CMC_CCMDMA_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC_CCMDMA_TM_CONTROL_0r_ENUM
#define CMIC_CMC_CCMDMA_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC_CCMDMA_TM_CONTROL_1r_ENUM
#define CMIC_CMC_CCM_DMA_CFGr_ENUM BCM56260_B0_CMIC_CMC_CCM_DMA_CFGr_ENUM
#define CMIC_CMC_CCM_DMA_CUR_HOST0_ADDRr_ENUM BCM56260_B0_CMIC_CMC_CCM_DMA_CUR_HOST0_ADDRr_ENUM
#define CMIC_CMC_CCM_DMA_CUR_HOST1_ADDRr_ENUM BCM56260_B0_CMIC_CMC_CCM_DMA_CUR_HOST1_ADDRr_ENUM
#define CMIC_CMC_CCM_DMA_ECCERR_ADDRr_ENUM BCM56260_B0_CMIC_CMC_CCM_DMA_ECCERR_ADDRr_ENUM
#define CMIC_CMC_CCM_DMA_ECCERR_CONTROLr_ENUM BCM56260_B0_CMIC_CMC_CCM_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC_CCM_DMA_ENTRY_COUNTr_ENUM BCM56260_B0_CMIC_CMC_CCM_DMA_ENTRY_COUNTr_ENUM
#define CMIC_CMC_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM BCM56260_B0_CMIC_CMC_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM
#define CMIC_CMC_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM BCM56260_B0_CMIC_CMC_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM
#define CMIC_CMC_CCM_DMA_STATr_ENUM BCM56260_B0_CMIC_CMC_CCM_DMA_STATr_ENUM
#define CMIC_CMC_CCM_DMA_STATUS_CLRr_ENUM BCM56260_B0_CMIC_CMC_CCM_DMA_STATUS_CLRr_ENUM
#define CMIC_CMC_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56260_B0_CMIC_CMC_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56260_B0_CMIC_CMC_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56260_B0_CMIC_CMC_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56260_B0_CMIC_CMC_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC_CONFIGr_ENUM BCM56260_B0_CMIC_CMC_CONFIGr_ENUM
#define CMIC_CMC_COS_CTRL_RX_0r_ENUM BCM56260_B0_CMIC_CMC_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC_COS_CTRL_RX_1r_ENUM BCM56260_B0_CMIC_CMC_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC_DMA_CTRLr_ENUM BCM56260_B0_CMIC_CMC_DMA_CTRLr_ENUM
#define CMIC_CMC_DMA_CURR_DESCr_ENUM BCM56260_B0_CMIC_CMC_DMA_CURR_DESCr_ENUM
#define CMIC_CMC_DMA_DESCr_ENUM BCM56260_B0_CMIC_CMC_DMA_DESCr_ENUM
#define CMIC_CMC_DMA_DESC_HALT_ADDRr_ENUM BCM56260_B0_CMIC_CMC_DMA_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC_DMA_INTR_COALr_ENUM BCM56260_B0_CMIC_CMC_DMA_INTR_COALr_ENUM
#define CMIC_CMC_DMA_STATr_ENUM BCM56260_B0_CMIC_CMC_DMA_STATr_ENUM
#define CMIC_CMC_DMA_STAT_CLRr_ENUM BCM56260_B0_CMIC_CMC_DMA_STAT_CLRr_ENUM
#define CMIC_CMC_DMA_STAT_HIr_ENUM BCM56260_B0_CMIC_CMC_DMA_STAT_HIr_ENUM
#define CMIC_CMC_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM
#define CMIC_CMC_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM
#define CMIC_CMC_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM
#define CMIC_CMC_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM
#define CMIC_CMC_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM
#define CMIC_CMC_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM
#define CMIC_CMC_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM
#define CMIC_CMC_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM
#define CMIC_CMC_FIFO_RD_DMA_CFGr_ENUM BCM56260_B0_CMIC_CMC_FIFO_RD_DMA_CFGr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56260_B0_CMIC_CMC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC_FIFO_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_ECCERR_CONTROLr_ENUM BCM56260_B0_CMIC_CMC_FIFO_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC_FIFO_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56260_B0_CMIC_CMC_FIFO_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56260_B0_CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56260_B0_CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_OPCODEr_ENUM BCM56260_B0_CMIC_CMC_FIFO_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC_FIFO_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_STATr_ENUM BCM56260_B0_CMIC_CMC_FIFO_RD_DMA_STATr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_STAT_CLRr_ENUM BCM56260_B0_CMIC_CMC_FIFO_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC_FSCHAN_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC_FSCHAN_ADDRESSr_ENUM
#define CMIC_CMC_FSCHAN_DATA32r_ENUM BCM56260_B0_CMIC_CMC_FSCHAN_DATA32r_ENUM
#define CMIC_CMC_FSCHAN_DATA64_HIr_ENUM BCM56260_B0_CMIC_CMC_FSCHAN_DATA64_HIr_ENUM
#define CMIC_CMC_FSCHAN_DATA64_LOr_ENUM BCM56260_B0_CMIC_CMC_FSCHAN_DATA64_LOr_ENUM
#define CMIC_CMC_FSCHAN_OPCODEr_ENUM BCM56260_B0_CMIC_CMC_FSCHAN_OPCODEr_ENUM
#define CMIC_CMC_FSCHAN_STATUSr_ENUM BCM56260_B0_CMIC_CMC_FSCHAN_STATUSr_ENUM
#define CMIC_CMC_HOSTMEM_ADDR_REMAPr_ENUM BCM56260_B0_CMIC_CMC_HOSTMEM_ADDR_REMAPr_ENUM
#define CMIC_CMC_IRQ_STAT0r_ENUM BCM56260_B0_CMIC_CMC_IRQ_STAT0r_ENUM
#define CMIC_CMC_IRQ_STAT1r_ENUM BCM56260_B0_CMIC_CMC_IRQ_STAT1r_ENUM
#define CMIC_CMC_IRQ_STAT2r_ENUM BCM56260_B0_CMIC_CMC_IRQ_STAT2r_ENUM
#define CMIC_CMC_IRQ_STAT3r_ENUM BCM56260_B0_CMIC_CMC_IRQ_STAT3r_ENUM
#define CMIC_CMC_IRQ_STAT4r_ENUM BCM56260_B0_CMIC_CMC_IRQ_STAT4r_ENUM
#define CMIC_CMC_IRQ_STAT5r_ENUM BCM56260_B0_CMIC_CMC_IRQ_STAT5r_ENUM
#define CMIC_CMC_IRQ_STAT6r_ENUM BCM56260_B0_CMIC_CMC_IRQ_STAT6r_ENUM
#define CMIC_CMC_MIIM_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC_MIIM_ADDRESSr_ENUM
#define CMIC_CMC_MIIM_CTRLr_ENUM BCM56260_B0_CMIC_CMC_MIIM_CTRLr_ENUM
#define CMIC_CMC_MIIM_PARAMr_ENUM BCM56260_B0_CMIC_CMC_MIIM_PARAMr_ENUM
#define CMIC_CMC_MIIM_READ_DATAr_ENUM BCM56260_B0_CMIC_CMC_MIIM_READ_DATAr_ENUM
#define CMIC_CMC_MIIM_STATr_ENUM BCM56260_B0_CMIC_CMC_MIIM_STATr_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK0r_ENUM BCM56260_B0_CMIC_CMC_PCIE_IRQ_MASK0r_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK1r_ENUM BCM56260_B0_CMIC_CMC_PCIE_IRQ_MASK1r_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK2r_ENUM BCM56260_B0_CMIC_CMC_PCIE_IRQ_MASK2r_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK3r_ENUM BCM56260_B0_CMIC_CMC_PCIE_IRQ_MASK3r_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK4r_ENUM BCM56260_B0_CMIC_CMC_PCIE_IRQ_MASK4r_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK5r_ENUM BCM56260_B0_CMIC_CMC_PCIE_IRQ_MASK5r_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK6r_ENUM BCM56260_B0_CMIC_CMC_PCIE_IRQ_MASK6r_ENUM
#define CMIC_CMC_PCIE_MISCELr_ENUM BCM56260_B0_CMIC_CMC_PCIE_MISCELr_ENUM
#define CMIC_CMC_PKT_COUNT_CH0_RXPKTr_ENUM BCM56260_B0_CMIC_CMC_PKT_COUNT_CH0_RXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH0_TXPKTr_ENUM BCM56260_B0_CMIC_CMC_PKT_COUNT_CH0_TXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH1_RXPKTr_ENUM BCM56260_B0_CMIC_CMC_PKT_COUNT_CH1_RXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH1_TXPKTr_ENUM BCM56260_B0_CMIC_CMC_PKT_COUNT_CH1_TXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH2_RXPKTr_ENUM BCM56260_B0_CMIC_CMC_PKT_COUNT_CH2_RXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH2_TXPKTr_ENUM BCM56260_B0_CMIC_CMC_PKT_COUNT_CH2_TXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH3_RXPKTr_ENUM BCM56260_B0_CMIC_CMC_PKT_COUNT_CH3_RXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH3_TXPKTr_ENUM BCM56260_B0_CMIC_CMC_PKT_COUNT_CH3_TXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_RXPKTr_ENUM BCM56260_B0_CMIC_CMC_PKT_COUNT_RXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_TXPKTr_ENUM BCM56260_B0_CMIC_CMC_PKT_COUNT_TXPKTr_ENUM
#define CMIC_CMC_PROGRAMMABLE_COS_MASK0r_ENUM BCM56260_B0_CMIC_CMC_PROGRAMMABLE_COS_MASK0r_ENUM
#define CMIC_CMC_PROGRAMMABLE_COS_MASK1r_ENUM BCM56260_B0_CMIC_CMC_PROGRAMMABLE_COS_MASK1r_ENUM
#define CMIC_CMC_RCPU_IRQ_MASK0r_ENUM BCM56260_B0_CMIC_CMC_RCPU_IRQ_MASK0r_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CONTROLr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_CONTROLr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_COUNTr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_ITER_COUNTr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_ITER_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_OPCODEr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_OPCODEr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_REQUESTr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_REQUESTr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_STATUSr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_STATUSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_TIMERr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_TIMERr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_TM_CONTROL_0r_ENUM
#define CMIC_CMC_SBUSDMA_CH0_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_TM_CONTROL_1r_ENUM
#define CMIC_CMC_SBUSDMA_CH0_TM_CONTROL_2r_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH0_TM_CONTROL_2r_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CONTROLr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_CONTROLr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_COUNTr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_ITER_COUNTr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_ITER_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_OPCODEr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_OPCODEr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_REQUESTr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_REQUESTr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_STATUSr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_STATUSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_TIMERr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_TIMERr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_TM_CONTROL_0r_ENUM
#define CMIC_CMC_SBUSDMA_CH1_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_TM_CONTROL_1r_ENUM
#define CMIC_CMC_SBUSDMA_CH1_TM_CONTROL_2r_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH1_TM_CONTROL_2r_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CONTROLr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_CONTROLr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_COUNTr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_ITER_COUNTr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_ITER_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_OPCODEr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_OPCODEr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_REQUESTr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_REQUESTr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_STATUSr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_STATUSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_TIMERr_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_TIMERr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_TM_CONTROL_0r_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_TM_CONTROL_0r_ENUM
#define CMIC_CMC_SBUSDMA_CH2_TM_CONTROL_1r_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_TM_CONTROL_1r_ENUM
#define CMIC_CMC_SBUSDMA_CH2_TM_CONTROL_2r_ENUM BCM56260_B0_CMIC_CMC_SBUSDMA_CH2_TM_CONTROL_2r_ENUM
#define CMIC_CMC_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM BCM56260_B0_CMIC_CMC_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM
#define CMIC_CMC_SCHAN_CTRLr_ENUM BCM56260_B0_CMIC_CMC_SCHAN_CTRLr_ENUM
#define CMIC_CMC_SCHAN_ERRr_ENUM BCM56260_B0_CMIC_CMC_SCHAN_ERRr_ENUM
#define CMIC_CMC_SCHAN_MESSAGEr_ENUM BCM56260_B0_CMIC_CMC_SCHAN_MESSAGEr_ENUM
#define CMIC_CMC_STATr_ENUM BCM56260_B0_CMIC_CMC_STATr_ENUM
#define CMIC_CMC_SW_INTR_CONFIGr_ENUM BCM56260_B0_CMIC_CMC_SW_INTR_CONFIGr_ENUM
#define CMIC_CMC_UC0_IRQ_MASK0r_ENUM BCM56260_B0_CMIC_CMC_UC0_IRQ_MASK0r_ENUM
#define CMIC_CMC_UC0_IRQ_MASK1r_ENUM BCM56260_B0_CMIC_CMC_UC0_IRQ_MASK1r_ENUM
#define CMIC_CMC_UC0_IRQ_MASK2r_ENUM BCM56260_B0_CMIC_CMC_UC0_IRQ_MASK2r_ENUM
#define CMIC_CMC_UC0_IRQ_MASK3r_ENUM BCM56260_B0_CMIC_CMC_UC0_IRQ_MASK3r_ENUM
#define CMIC_CMC_UC0_IRQ_MASK4r_ENUM BCM56260_B0_CMIC_CMC_UC0_IRQ_MASK4r_ENUM
#define CMIC_CMC_UC0_IRQ_MASK5r_ENUM BCM56260_B0_CMIC_CMC_UC0_IRQ_MASK5r_ENUM
#define CMIC_CMC_UC0_IRQ_MASK6r_ENUM BCM56260_B0_CMIC_CMC_UC0_IRQ_MASK6r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK0r_ENUM BCM56260_B0_CMIC_CMC_UC1_IRQ_MASK0r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK1r_ENUM BCM56260_B0_CMIC_CMC_UC1_IRQ_MASK1r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK2r_ENUM BCM56260_B0_CMIC_CMC_UC1_IRQ_MASK2r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK3r_ENUM BCM56260_B0_CMIC_CMC_UC1_IRQ_MASK3r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK4r_ENUM BCM56260_B0_CMIC_CMC_UC1_IRQ_MASK4r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK5r_ENUM BCM56260_B0_CMIC_CMC_UC1_IRQ_MASK5r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK6r_ENUM BCM56260_B0_CMIC_CMC_UC1_IRQ_MASK6r_ENUM
#define CMIC_COMMON_BSPI_BIGENDIANr_ENUM BCM56260_B0_CMIC_COMMON_BSPI_BIGENDIANr_ENUM
#define CMIC_COMMON_I2C_PIO_ENDIANESSr_ENUM BCM56260_B0_CMIC_COMMON_I2C_PIO_ENDIANESSr_ENUM
#define CMIC_COMMON_MIIM_ADDRESSr_ENUM BCM56260_B0_CMIC_COMMON_MIIM_ADDRESSr_ENUM
#define CMIC_COMMON_MIIM_CTRLr_ENUM BCM56260_B0_CMIC_COMMON_MIIM_CTRLr_ENUM
#define CMIC_COMMON_MIIM_PARAMr_ENUM BCM56260_B0_CMIC_COMMON_MIIM_PARAMr_ENUM
#define CMIC_COMMON_MIIM_READ_DATAr_ENUM BCM56260_B0_CMIC_COMMON_MIIM_READ_DATAr_ENUM
#define CMIC_COMMON_MIIM_STATr_ENUM BCM56260_B0_CMIC_COMMON_MIIM_STATr_ENUM
#define CMIC_COMMON_PCIE_PIO_ENDIANESSr_ENUM BCM56260_B0_CMIC_COMMON_PCIE_PIO_ENDIANESSr_ENUM
#define CMIC_COMMON_RPE_PIO_ENDIANESSr_ENUM BCM56260_B0_CMIC_COMMON_RPE_PIO_ENDIANESSr_ENUM
#define CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM BCM56260_B0_CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM
#define CMIC_COMMON_SCHAN_CTRLr_ENUM BCM56260_B0_CMIC_COMMON_SCHAN_CTRLr_ENUM
#define CMIC_COMMON_SCHAN_ERRr_ENUM BCM56260_B0_CMIC_COMMON_SCHAN_ERRr_ENUM
#define CMIC_COMMON_SCHAN_MESSAGEr_ENUM BCM56260_B0_CMIC_COMMON_SCHAN_MESSAGEr_ENUM
#define CMIC_COMMON_SPI_PIO_ENDIANESSr_ENUM BCM56260_B0_CMIC_COMMON_SPI_PIO_ENDIANESSr_ENUM
#define CMIC_COMMON_STRAP_STATUS_0r_ENUM BCM56260_B0_CMIC_COMMON_STRAP_STATUS_0r_ENUM
#define CMIC_COMMON_STRAP_STATUS_1r_ENUM BCM56260_B0_CMIC_COMMON_STRAP_STATUS_1r_ENUM
#define CMIC_COMMON_UC0_PIO_ENDIANESSr_ENUM BCM56260_B0_CMIC_COMMON_UC0_PIO_ENDIANESSr_ENUM
#define CMIC_COMMON_UC1_PIO_ENDIANESSr_ENUM BCM56260_B0_CMIC_COMMON_UC1_PIO_ENDIANESSr_ENUM
#define CMIC_CPS_RESETr_ENUM BCM56260_B0_CMIC_CPS_RESETr_ENUM
#define CMIC_DEV_REV_IDr_ENUM BCM56260_B0_CMIC_DEV_REV_IDr_ENUM
#define CMIC_FINE_GRAIN_COUNTERS_CTRLr_ENUM BCM56260_B0_CMIC_FINE_GRAIN_COUNTERS_CTRLr_ENUM
#define CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr_ENUM BCM56260_B0_CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr_ENUM
#define CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr_ENUM BCM56260_B0_CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr_ENUM
#define CMIC_FSCHAN_ADDRESSr_ENUM BCM56260_B0_CMIC_FSCHAN_ADDRESSr_ENUM
#define CMIC_FSCHAN_DATA32r_ENUM BCM56260_B0_CMIC_FSCHAN_DATA32r_ENUM
#define CMIC_FSCHAN_DATA64_HIr_ENUM BCM56260_B0_CMIC_FSCHAN_DATA64_HIr_ENUM
#define CMIC_FSCHAN_DATA64_LOr_ENUM BCM56260_B0_CMIC_FSCHAN_DATA64_LOr_ENUM
#define CMIC_FSCHAN_OPCODEr_ENUM BCM56260_B0_CMIC_FSCHAN_OPCODEr_ENUM
#define CMIC_FSCHAN_STATUSr_ENUM BCM56260_B0_CMIC_FSCHAN_STATUSr_ENUM
#define CMIC_FSRF_STBY_CONTROLr_ENUM BCM56260_B0_CMIC_FSRF_STBY_CONTROLr_ENUM
#define CMIC_GP_AUX_SELr_ENUM BCM56260_B0_CMIC_GP_AUX_SELr_ENUM
#define CMIC_GP_DATA_INr_ENUM BCM56260_B0_CMIC_GP_DATA_INr_ENUM
#define CMIC_GP_DATA_OUTr_ENUM BCM56260_B0_CMIC_GP_DATA_OUTr_ENUM
#define CMIC_GP_INIT_VALr_ENUM BCM56260_B0_CMIC_GP_INIT_VALr_ENUM
#define CMIC_GP_INT_CLRr_ENUM BCM56260_B0_CMIC_GP_INT_CLRr_ENUM
#define CMIC_GP_INT_DEr_ENUM BCM56260_B0_CMIC_GP_INT_DEr_ENUM
#define CMIC_GP_INT_EDGEr_ENUM BCM56260_B0_CMIC_GP_INT_EDGEr_ENUM
#define CMIC_GP_INT_MSKr_ENUM BCM56260_B0_CMIC_GP_INT_MSKr_ENUM
#define CMIC_GP_INT_MSTATr_ENUM BCM56260_B0_CMIC_GP_INT_MSTATr_ENUM
#define CMIC_GP_INT_STATr_ENUM BCM56260_B0_CMIC_GP_INT_STATr_ENUM
#define CMIC_GP_INT_TYPEr_ENUM BCM56260_B0_CMIC_GP_INT_TYPEr_ENUM
#define CMIC_GP_OUT_ENr_ENUM BCM56260_B0_CMIC_GP_OUT_ENr_ENUM
#define CMIC_GP_PAD_RESr_ENUM BCM56260_B0_CMIC_GP_PAD_RESr_ENUM
#define CMIC_GP_PRB_ENABLEr_ENUM BCM56260_B0_CMIC_GP_PRB_ENABLEr_ENUM
#define CMIC_GP_PRB_OEr_ENUM BCM56260_B0_CMIC_GP_PRB_OEr_ENUM
#define CMIC_GP_RES_ENr_ENUM BCM56260_B0_CMIC_GP_RES_ENr_ENUM
#define CMIC_GP_TEST_ENABLEr_ENUM BCM56260_B0_CMIC_GP_TEST_ENABLEr_ENUM
#define CMIC_GP_TEST_INPUTr_ENUM BCM56260_B0_CMIC_GP_TEST_INPUTr_ENUM
#define CMIC_GP_TEST_OUTPUTr_ENUM BCM56260_B0_CMIC_GP_TEST_OUTPUTr_ENUM
#define CMIC_I2CM_SMBUS_ADDRESSr_ENUM BCM56260_B0_CMIC_I2CM_SMBUS_ADDRESSr_ENUM
#define CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr_ENUM BCM56260_B0_CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr_ENUM
#define CMIC_I2CM_SMBUS_CONFIGr_ENUM BCM56260_B0_CMIC_I2CM_SMBUS_CONFIGr_ENUM
#define CMIC_I2CM_SMBUS_EVENT_ENABLEr_ENUM BCM56260_B0_CMIC_I2CM_SMBUS_EVENT_ENABLEr_ENUM
#define CMIC_I2CM_SMBUS_EVENT_STATUSr_ENUM BCM56260_B0_CMIC_I2CM_SMBUS_EVENT_STATUSr_ENUM
#define CMIC_I2CM_SMBUS_MASTER_COMMANDr_ENUM BCM56260_B0_CMIC_I2CM_SMBUS_MASTER_COMMANDr_ENUM
#define CMIC_I2CM_SMBUS_MASTER_DATA_READr_ENUM BCM56260_B0_CMIC_I2CM_SMBUS_MASTER_DATA_READr_ENUM
#define CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr_ENUM BCM56260_B0_CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr_ENUM
#define CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr_ENUM BCM56260_B0_CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr_ENUM
#define CMIC_I2CM_SMBUS_SLAVE_COMMANDr_ENUM BCM56260_B0_CMIC_I2CM_SMBUS_SLAVE_COMMANDr_ENUM
#define CMIC_I2CM_SMBUS_SLAVE_DATA_READr_ENUM BCM56260_B0_CMIC_I2CM_SMBUS_SLAVE_DATA_READr_ENUM
#define CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr_ENUM BCM56260_B0_CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr_ENUM
#define CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr_ENUM BCM56260_B0_CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr_ENUM
#define CMIC_I2CM_SMBUS_TIMING_CONFIGr_ENUM BCM56260_B0_CMIC_I2CM_SMBUS_TIMING_CONFIGr_ENUM
#define CMIC_INTR_PKT_PACING_DELAYr_ENUM BCM56260_B0_CMIC_INTR_PKT_PACING_DELAYr_ENUM
#define CMIC_LEDUP0_CLK_DIVr_ENUM BCM56260_B0_CMIC_LEDUP0_CLK_DIVr_ENUM
#define CMIC_LEDUP0_CLK_PARAMSr_ENUM BCM56260_B0_CMIC_LEDUP0_CLK_PARAMSr_ENUM
#define CMIC_LEDUP0_CTRLr_ENUM BCM56260_B0_CMIC_LEDUP0_CTRLr_ENUM
#define CMIC_LEDUP0_DATA_RAMr_ENUM BCM56260_B0_CMIC_LEDUP0_DATA_RAMr_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAPr_ENUM BCM56260_B0_CMIC_LEDUP0_PORT_ORDER_REMAPr_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r_ENUM BCM56260_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r_ENUM BCM56260_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r_ENUM BCM56260_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r_ENUM BCM56260_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r_ENUM BCM56260_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r_ENUM BCM56260_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r_ENUM BCM56260_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r_ENUM BCM56260_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r_ENUM BCM56260_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r_ENUM BCM56260_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r_ENUM BCM56260_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r_ENUM BCM56260_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r_ENUM BCM56260_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r_ENUM BCM56260_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r_ENUM BCM56260_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r_ENUM BCM56260_B0_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r_ENUM
#define CMIC_LEDUP0_PROGRAM_RAMr_ENUM BCM56260_B0_CMIC_LEDUP0_PROGRAM_RAMr_ENUM
#define CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM BCM56260_B0_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM
#define CMIC_LEDUP0_SCANOUT_COUNT_UPPERr_ENUM BCM56260_B0_CMIC_LEDUP0_SCANOUT_COUNT_UPPERr_ENUM
#define CMIC_LEDUP0_STATUSr_ENUM BCM56260_B0_CMIC_LEDUP0_STATUSr_ENUM
#define CMIC_LEDUP0_TM_CONTROLr_ENUM BCM56260_B0_CMIC_LEDUP0_TM_CONTROLr_ENUM
#define CMIC_LEDUP1_CLK_DIVr_ENUM BCM56260_B0_CMIC_LEDUP1_CLK_DIVr_ENUM
#define CMIC_LEDUP1_CLK_PARAMSr_ENUM BCM56260_B0_CMIC_LEDUP1_CLK_PARAMSr_ENUM
#define CMIC_LEDUP1_CTRLr_ENUM BCM56260_B0_CMIC_LEDUP1_CTRLr_ENUM
#define CMIC_LEDUP1_DATA_RAMr_ENUM BCM56260_B0_CMIC_LEDUP1_DATA_RAMr_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAPr_ENUM BCM56260_B0_CMIC_LEDUP1_PORT_ORDER_REMAPr_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r_ENUM BCM56260_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r_ENUM BCM56260_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r_ENUM BCM56260_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r_ENUM BCM56260_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r_ENUM BCM56260_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r_ENUM BCM56260_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r_ENUM BCM56260_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r_ENUM BCM56260_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r_ENUM BCM56260_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r_ENUM BCM56260_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r_ENUM BCM56260_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r_ENUM BCM56260_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r_ENUM BCM56260_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r_ENUM BCM56260_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r_ENUM BCM56260_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r_ENUM BCM56260_B0_CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r_ENUM
#define CMIC_LEDUP1_PROGRAM_RAMr_ENUM BCM56260_B0_CMIC_LEDUP1_PROGRAM_RAMr_ENUM
#define CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM BCM56260_B0_CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM
#define CMIC_LEDUP1_SCANOUT_COUNT_UPPERr_ENUM BCM56260_B0_CMIC_LEDUP1_SCANOUT_COUNT_UPPERr_ENUM
#define CMIC_LEDUP1_STATUSr_ENUM BCM56260_B0_CMIC_LEDUP1_STATUSr_ENUM
#define CMIC_LEDUP1_TM_CONTROLr_ENUM BCM56260_B0_CMIC_LEDUP1_TM_CONTROLr_ENUM
#define CMIC_LEDUP2_CLK_DIVr_ENUM BCM56260_B0_CMIC_LEDUP2_CLK_DIVr_ENUM
#define CMIC_LEDUP2_CLK_PARAMSr_ENUM BCM56260_B0_CMIC_LEDUP2_CLK_PARAMSr_ENUM
#define CMIC_LEDUP2_CTRLr_ENUM BCM56260_B0_CMIC_LEDUP2_CTRLr_ENUM
#define CMIC_LEDUP2_DATA_RAMr_ENUM BCM56260_B0_CMIC_LEDUP2_DATA_RAMr_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAPr_ENUM BCM56260_B0_CMIC_LEDUP2_PORT_ORDER_REMAPr_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_0_3r_ENUM BCM56260_B0_CMIC_LEDUP2_PORT_ORDER_REMAP_0_3r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_12_15r_ENUM BCM56260_B0_CMIC_LEDUP2_PORT_ORDER_REMAP_12_15r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_16_19r_ENUM BCM56260_B0_CMIC_LEDUP2_PORT_ORDER_REMAP_16_19r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_20_23r_ENUM BCM56260_B0_CMIC_LEDUP2_PORT_ORDER_REMAP_20_23r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_24_27r_ENUM BCM56260_B0_CMIC_LEDUP2_PORT_ORDER_REMAP_24_27r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_28_31r_ENUM BCM56260_B0_CMIC_LEDUP2_PORT_ORDER_REMAP_28_31r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_32_35r_ENUM BCM56260_B0_CMIC_LEDUP2_PORT_ORDER_REMAP_32_35r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_36_39r_ENUM BCM56260_B0_CMIC_LEDUP2_PORT_ORDER_REMAP_36_39r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_40_43r_ENUM BCM56260_B0_CMIC_LEDUP2_PORT_ORDER_REMAP_40_43r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_44_47r_ENUM BCM56260_B0_CMIC_LEDUP2_PORT_ORDER_REMAP_44_47r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_48_51r_ENUM BCM56260_B0_CMIC_LEDUP2_PORT_ORDER_REMAP_48_51r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_4_7r_ENUM BCM56260_B0_CMIC_LEDUP2_PORT_ORDER_REMAP_4_7r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_52_55r_ENUM BCM56260_B0_CMIC_LEDUP2_PORT_ORDER_REMAP_52_55r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_56_59r_ENUM BCM56260_B0_CMIC_LEDUP2_PORT_ORDER_REMAP_56_59r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_60_63r_ENUM BCM56260_B0_CMIC_LEDUP2_PORT_ORDER_REMAP_60_63r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_8_11r_ENUM BCM56260_B0_CMIC_LEDUP2_PORT_ORDER_REMAP_8_11r_ENUM
#define CMIC_LEDUP2_PROGRAM_RAMr_ENUM BCM56260_B0_CMIC_LEDUP2_PROGRAM_RAMr_ENUM
#define CMIC_LEDUP2_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM BCM56260_B0_CMIC_LEDUP2_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM
#define CMIC_LEDUP2_SCANOUT_COUNT_UPPERr_ENUM BCM56260_B0_CMIC_LEDUP2_SCANOUT_COUNT_UPPERr_ENUM
#define CMIC_LEDUP2_STATUSr_ENUM BCM56260_B0_CMIC_LEDUP2_STATUSr_ENUM
#define CMIC_LEDUP2_TM_CONTROLr_ENUM BCM56260_B0_CMIC_LEDUP2_TM_CONTROLr_ENUM
#define CMIC_MIIM_AUTO_SCAN_ADDRESSr_ENUM BCM56260_B0_CMIC_MIIM_AUTO_SCAN_ADDRESSr_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_109_100r_ENUM BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_109_100r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_119_110r_ENUM BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_119_110r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_129_120r_ENUM BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_129_120r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_139_130r_ENUM BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_139_130r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_149_140r_ENUM BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_149_140r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_159_150r_ENUM BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_159_150r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_169_160r_ENUM BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_169_160r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_179_170r_ENUM BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_179_170r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_189_180r_ENUM BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_189_180r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_191_190r_ENUM BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_191_190r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_19_10r_ENUM BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_19_10r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_29_20r_ENUM BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_29_20r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_39_30r_ENUM BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_39_30r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_49_40r_ENUM BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_49_40r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_59_50r_ENUM BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_59_50r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_69_60r_ENUM BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_69_60r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_79_70r_ENUM BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_79_70r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_89_80r_ENUM BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_89_80r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_99_90r_ENUM BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_99_90r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_9_0r_ENUM BCM56260_B0_CMIC_MIIM_BUS_SEL_MAP_9_0r_ENUM
#define CMIC_MIIM_CLR_SCAN_STATUSr_ENUM BCM56260_B0_CMIC_MIIM_CLR_SCAN_STATUSr_ENUM
#define CMIC_MIIM_CONFIGr_ENUM BCM56260_B0_CMIC_MIIM_CONFIGr_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_131_128r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_131_128r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_135_132r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_135_132r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_139_136r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_139_136r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_143_140r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_143_140r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_147_144r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_147_144r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_151_148r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_151_148r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_155_152r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_155_152r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_159_156r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_159_156r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_163_160r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_163_160r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_167_164r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_167_164r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_171_168r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_171_168r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_175_172r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_175_172r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_179_176r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_179_176r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_183_180r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_183_180r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_187_184r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_187_184r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_191_188r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_191_188r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96r_ENUM BCM56260_B0_CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96r_ENUM
#define CMIC_MIIM_INT_SEL_MAP_0r_ENUM BCM56260_B0_CMIC_MIIM_INT_SEL_MAP_0r_ENUM
#define CMIC_MIIM_INT_SEL_MAP_1r_ENUM BCM56260_B0_CMIC_MIIM_INT_SEL_MAP_1r_ENUM
#define CMIC_MIIM_INT_SEL_MAP_2r_ENUM BCM56260_B0_CMIC_MIIM_INT_SEL_MAP_2r_ENUM
#define CMIC_MIIM_INT_SEL_MAP_3r_ENUM BCM56260_B0_CMIC_MIIM_INT_SEL_MAP_3r_ENUM
#define CMIC_MIIM_INT_SEL_MAP_4r_ENUM BCM56260_B0_CMIC_MIIM_INT_SEL_MAP_4r_ENUM
#define CMIC_MIIM_INT_SEL_MAP_5r_ENUM BCM56260_B0_CMIC_MIIM_INT_SEL_MAP_5r_ENUM
#define CMIC_MIIM_LINK_STATUS_0r_ENUM BCM56260_B0_CMIC_MIIM_LINK_STATUS_0r_ENUM
#define CMIC_MIIM_LINK_STATUS_1r_ENUM BCM56260_B0_CMIC_MIIM_LINK_STATUS_1r_ENUM
#define CMIC_MIIM_LINK_STATUS_2r_ENUM BCM56260_B0_CMIC_MIIM_LINK_STATUS_2r_ENUM
#define CMIC_MIIM_LINK_STATUS_3r_ENUM BCM56260_B0_CMIC_MIIM_LINK_STATUS_3r_ENUM
#define CMIC_MIIM_LINK_STATUS_4r_ENUM BCM56260_B0_CMIC_MIIM_LINK_STATUS_4r_ENUM
#define CMIC_MIIM_LINK_STATUS_5r_ENUM BCM56260_B0_CMIC_MIIM_LINK_STATUS_5r_ENUM
#define CMIC_MIIM_PAUSE_MIIM_ADDRESSr_ENUM BCM56260_B0_CMIC_MIIM_PAUSE_MIIM_ADDRESSr_ENUM
#define CMIC_MIIM_PAUSE_SCAN_PORTS_0r_ENUM BCM56260_B0_CMIC_MIIM_PAUSE_SCAN_PORTS_0r_ENUM
#define CMIC_MIIM_PAUSE_SCAN_PORTS_1r_ENUM BCM56260_B0_CMIC_MIIM_PAUSE_SCAN_PORTS_1r_ENUM
#define CMIC_MIIM_PAUSE_SCAN_PORTS_2r_ENUM BCM56260_B0_CMIC_MIIM_PAUSE_SCAN_PORTS_2r_ENUM
#define CMIC_MIIM_PAUSE_SCAN_PORTS_3r_ENUM BCM56260_B0_CMIC_MIIM_PAUSE_SCAN_PORTS_3r_ENUM
#define CMIC_MIIM_PAUSE_SCAN_PORTS_4r_ENUM BCM56260_B0_CMIC_MIIM_PAUSE_SCAN_PORTS_4r_ENUM
#define CMIC_MIIM_PAUSE_SCAN_PORTS_5r_ENUM BCM56260_B0_CMIC_MIIM_PAUSE_SCAN_PORTS_5r_ENUM
#define CMIC_MIIM_PROTOCOL_MAP_0r_ENUM BCM56260_B0_CMIC_MIIM_PROTOCOL_MAP_0r_ENUM
#define CMIC_MIIM_PROTOCOL_MAP_1r_ENUM BCM56260_B0_CMIC_MIIM_PROTOCOL_MAP_1r_ENUM
#define CMIC_MIIM_PROTOCOL_MAP_2r_ENUM BCM56260_B0_CMIC_MIIM_PROTOCOL_MAP_2r_ENUM
#define CMIC_MIIM_PROTOCOL_MAP_3r_ENUM BCM56260_B0_CMIC_MIIM_PROTOCOL_MAP_3r_ENUM
#define CMIC_MIIM_PROTOCOL_MAP_4r_ENUM BCM56260_B0_CMIC_MIIM_PROTOCOL_MAP_4r_ENUM
#define CMIC_MIIM_PROTOCOL_MAP_5r_ENUM BCM56260_B0_CMIC_MIIM_PROTOCOL_MAP_5r_ENUM
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_0r_ENUM BCM56260_B0_CMIC_MIIM_RX_PAUSE_CAPABILITY_0r_ENUM
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_1r_ENUM BCM56260_B0_CMIC_MIIM_RX_PAUSE_CAPABILITY_1r_ENUM
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_2r_ENUM BCM56260_B0_CMIC_MIIM_RX_PAUSE_CAPABILITY_2r_ENUM
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_3r_ENUM BCM56260_B0_CMIC_MIIM_RX_PAUSE_CAPABILITY_3r_ENUM
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_4r_ENUM BCM56260_B0_CMIC_MIIM_RX_PAUSE_CAPABILITY_4r_ENUM
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_5r_ENUM BCM56260_B0_CMIC_MIIM_RX_PAUSE_CAPABILITY_5r_ENUM
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r_ENUM BCM56260_B0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r_ENUM
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r_ENUM BCM56260_B0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r_ENUM
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r_ENUM BCM56260_B0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r_ENUM
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3r_ENUM BCM56260_B0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3r_ENUM
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_4r_ENUM BCM56260_B0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_4r_ENUM
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_5r_ENUM BCM56260_B0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_5r_ENUM
#define CMIC_MIIM_RX_PAUSE_STATUS_0r_ENUM BCM56260_B0_CMIC_MIIM_RX_PAUSE_STATUS_0r_ENUM
#define CMIC_MIIM_RX_PAUSE_STATUS_1r_ENUM BCM56260_B0_CMIC_MIIM_RX_PAUSE_STATUS_1r_ENUM
#define CMIC_MIIM_RX_PAUSE_STATUS_2r_ENUM BCM56260_B0_CMIC_MIIM_RX_PAUSE_STATUS_2r_ENUM
#define CMIC_MIIM_RX_PAUSE_STATUS_3r_ENUM BCM56260_B0_CMIC_MIIM_RX_PAUSE_STATUS_3r_ENUM
#define CMIC_MIIM_RX_PAUSE_STATUS_4r_ENUM BCM56260_B0_CMIC_MIIM_RX_PAUSE_STATUS_4r_ENUM
#define CMIC_MIIM_RX_PAUSE_STATUS_5r_ENUM BCM56260_B0_CMIC_MIIM_RX_PAUSE_STATUS_5r_ENUM
#define CMIC_MIIM_SCAN_CTRLr_ENUM BCM56260_B0_CMIC_MIIM_SCAN_CTRLr_ENUM
#define CMIC_MIIM_SCAN_PORTS_0r_ENUM BCM56260_B0_CMIC_MIIM_SCAN_PORTS_0r_ENUM
#define CMIC_MIIM_SCAN_PORTS_1r_ENUM BCM56260_B0_CMIC_MIIM_SCAN_PORTS_1r_ENUM
#define CMIC_MIIM_SCAN_PORTS_2r_ENUM BCM56260_B0_CMIC_MIIM_SCAN_PORTS_2r_ENUM
#define CMIC_MIIM_SCAN_PORTS_3r_ENUM BCM56260_B0_CMIC_MIIM_SCAN_PORTS_3r_ENUM
#define CMIC_MIIM_SCAN_PORTS_4r_ENUM BCM56260_B0_CMIC_MIIM_SCAN_PORTS_4r_ENUM
#define CMIC_MIIM_SCAN_PORTS_5r_ENUM BCM56260_B0_CMIC_MIIM_SCAN_PORTS_5r_ENUM
#define CMIC_MIIM_SCAN_STATUSr_ENUM BCM56260_B0_CMIC_MIIM_SCAN_STATUSr_ENUM
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_0r_ENUM BCM56260_B0_CMIC_MIIM_TX_PAUSE_CAPABILITY_0r_ENUM
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_1r_ENUM BCM56260_B0_CMIC_MIIM_TX_PAUSE_CAPABILITY_1r_ENUM
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_2r_ENUM BCM56260_B0_CMIC_MIIM_TX_PAUSE_CAPABILITY_2r_ENUM
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_3r_ENUM BCM56260_B0_CMIC_MIIM_TX_PAUSE_CAPABILITY_3r_ENUM
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_4r_ENUM BCM56260_B0_CMIC_MIIM_TX_PAUSE_CAPABILITY_4r_ENUM
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_5r_ENUM BCM56260_B0_CMIC_MIIM_TX_PAUSE_CAPABILITY_5r_ENUM
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r_ENUM BCM56260_B0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r_ENUM
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r_ENUM BCM56260_B0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r_ENUM
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r_ENUM BCM56260_B0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r_ENUM
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3r_ENUM BCM56260_B0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3r_ENUM
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_4r_ENUM BCM56260_B0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_4r_ENUM
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_5r_ENUM BCM56260_B0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_5r_ENUM
#define CMIC_MIIM_TX_PAUSE_STATUS_0r_ENUM BCM56260_B0_CMIC_MIIM_TX_PAUSE_STATUS_0r_ENUM
#define CMIC_MIIM_TX_PAUSE_STATUS_1r_ENUM BCM56260_B0_CMIC_MIIM_TX_PAUSE_STATUS_1r_ENUM
#define CMIC_MIIM_TX_PAUSE_STATUS_2r_ENUM BCM56260_B0_CMIC_MIIM_TX_PAUSE_STATUS_2r_ENUM
#define CMIC_MIIM_TX_PAUSE_STATUS_3r_ENUM BCM56260_B0_CMIC_MIIM_TX_PAUSE_STATUS_3r_ENUM
#define CMIC_MIIM_TX_PAUSE_STATUS_4r_ENUM BCM56260_B0_CMIC_MIIM_TX_PAUSE_STATUS_4r_ENUM
#define CMIC_MIIM_TX_PAUSE_STATUS_5r_ENUM BCM56260_B0_CMIC_MIIM_TX_PAUSE_STATUS_5r_ENUM
#define CMIC_MISC_CONTROLr_ENUM BCM56260_B0_CMIC_MISC_CONTROLr_ENUM
#define CMIC_MISC_STATUSr_ENUM BCM56260_B0_CMIC_MISC_STATUSr_ENUM
#define CMIC_MMU_COSLC_COUNT_ADDRr_ENUM BCM56260_B0_CMIC_MMU_COSLC_COUNT_ADDRr_ENUM
#define CMIC_MMU_COSLC_COUNT_DATAr_ENUM BCM56260_B0_CMIC_MMU_COSLC_COUNT_DATAr_ENUM
#define CMIC_OVERRIDE_STRAPr_ENUM BCM56260_B0_CMIC_OVERRIDE_STRAPr_ENUM
#define CMIC_PCIE_CONFIGr_ENUM BCM56260_B0_CMIC_PCIE_CONFIGr_ENUM
#define CMIC_PCIE_ERROR_STATUSr_ENUM BCM56260_B0_CMIC_PCIE_ERROR_STATUSr_ENUM
#define CMIC_PCIE_ERROR_STATUS_CLRr_ENUM BCM56260_B0_CMIC_PCIE_ERROR_STATUS_CLRr_ENUM
#define CMIC_PCIE_USERIF_PURGE_CONTROLr_ENUM BCM56260_B0_CMIC_PCIE_USERIF_PURGE_CONTROLr_ENUM
#define CMIC_PCIE_USERIF_PURGE_STATUSr_ENUM BCM56260_B0_CMIC_PCIE_USERIF_PURGE_STATUSr_ENUM
#define CMIC_PCIE_USERIF_STATUSr_ENUM BCM56260_B0_CMIC_PCIE_USERIF_STATUSr_ENUM
#define CMIC_PCIE_USERIF_STATUS_CLRr_ENUM BCM56260_B0_CMIC_PCIE_USERIF_STATUS_CLRr_ENUM
#define CMIC_PCIE_USERIF_STATUS_MASKr_ENUM BCM56260_B0_CMIC_PCIE_USERIF_STATUS_MASKr_ENUM
#define CMIC_PCIE_USERIF_TIMEOUTr_ENUM BCM56260_B0_CMIC_PCIE_USERIF_TIMEOUTr_ENUM
#define CMIC_PIO_IC_AR_ARB_MIr_ENUM BCM56260_B0_CMIC_PIO_IC_AR_ARB_MIr_ENUM
#define CMIC_PIO_IC_AR_ARB_MI0r_ENUM BCM56260_B0_CMIC_PIO_IC_AR_ARB_MI0r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI1r_ENUM BCM56260_B0_CMIC_PIO_IC_AR_ARB_MI1r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI2r_ENUM BCM56260_B0_CMIC_PIO_IC_AR_ARB_MI2r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI3r_ENUM BCM56260_B0_CMIC_PIO_IC_AR_ARB_MI3r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI4r_ENUM BCM56260_B0_CMIC_PIO_IC_AR_ARB_MI4r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI5r_ENUM BCM56260_B0_CMIC_PIO_IC_AR_ARB_MI5r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI6r_ENUM BCM56260_B0_CMIC_PIO_IC_AR_ARB_MI6r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI7r_ENUM BCM56260_B0_CMIC_PIO_IC_AR_ARB_MI7r_ENUM
#define CMIC_PIO_IC_AW_ARB_MIr_ENUM BCM56260_B0_CMIC_PIO_IC_AW_ARB_MIr_ENUM
#define CMIC_PIO_IC_AW_ARB_MI0r_ENUM BCM56260_B0_CMIC_PIO_IC_AW_ARB_MI0r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI1r_ENUM BCM56260_B0_CMIC_PIO_IC_AW_ARB_MI1r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI2r_ENUM BCM56260_B0_CMIC_PIO_IC_AW_ARB_MI2r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI3r_ENUM BCM56260_B0_CMIC_PIO_IC_AW_ARB_MI3r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI4r_ENUM BCM56260_B0_CMIC_PIO_IC_AW_ARB_MI4r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI5r_ENUM BCM56260_B0_CMIC_PIO_IC_AW_ARB_MI5r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI6r_ENUM BCM56260_B0_CMIC_PIO_IC_AW_ARB_MI6r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI7r_ENUM BCM56260_B0_CMIC_PIO_IC_AW_ARB_MI7r_ENUM
#define CMIC_PIO_IC_CFG_REG_0r_ENUM BCM56260_B0_CMIC_PIO_IC_CFG_REG_0r_ENUM
#define CMIC_PIO_IC_CFG_REG_1r_ENUM BCM56260_B0_CMIC_PIO_IC_CFG_REG_1r_ENUM
#define CMIC_PIO_IC_CFG_REG_2r_ENUM BCM56260_B0_CMIC_PIO_IC_CFG_REG_2r_ENUM
#define CMIC_PIO_IC_ID_REGr_ENUM BCM56260_B0_CMIC_PIO_IC_ID_REGr_ENUM
#define CMIC_PIO_IC_ID_REG_0r_ENUM BCM56260_B0_CMIC_PIO_IC_ID_REG_0r_ENUM
#define CMIC_PIO_IC_ID_REG_1r_ENUM BCM56260_B0_CMIC_PIO_IC_ID_REG_1r_ENUM
#define CMIC_PIO_IC_ID_REG_2r_ENUM BCM56260_B0_CMIC_PIO_IC_ID_REG_2r_ENUM
#define CMIC_PIO_IC_ID_REG_3r_ENUM BCM56260_B0_CMIC_PIO_IC_ID_REG_3r_ENUM
#define CMIC_PIO_IC_PER_REGr_ENUM BCM56260_B0_CMIC_PIO_IC_PER_REGr_ENUM
#define CMIC_PIO_IC_PER_REG_0r_ENUM BCM56260_B0_CMIC_PIO_IC_PER_REG_0r_ENUM
#define CMIC_PIO_IC_PER_REG_1r_ENUM BCM56260_B0_CMIC_PIO_IC_PER_REG_1r_ENUM
#define CMIC_PIO_IC_PER_REG_2r_ENUM BCM56260_B0_CMIC_PIO_IC_PER_REG_2r_ENUM
#define CMIC_PIO_IC_PER_REG_3r_ENUM BCM56260_B0_CMIC_PIO_IC_PER_REG_3r_ENUM
#define CMIC_PIO_MCS_ACCESS_PAGEr_ENUM BCM56260_B0_CMIC_PIO_MCS_ACCESS_PAGEr_ENUM
#define CMIC_PKT_COSr_ENUM BCM56260_B0_CMIC_PKT_COSr_ENUM
#define CMIC_PKT_COS_0r_ENUM BCM56260_B0_CMIC_PKT_COS_0r_ENUM
#define CMIC_PKT_COS_1r_ENUM BCM56260_B0_CMIC_PKT_COS_1r_ENUM
#define CMIC_PKT_COS_QUEUES_HIr_ENUM BCM56260_B0_CMIC_PKT_COS_QUEUES_HIr_ENUM
#define CMIC_PKT_COS_QUEUES_LOr_ENUM BCM56260_B0_CMIC_PKT_COS_QUEUES_LOr_ENUM
#define CMIC_PKT_COUNT_FROMCPUr_ENUM BCM56260_B0_CMIC_PKT_COUNT_FROMCPUr_ENUM
#define CMIC_PKT_COUNT_FROMCPU_MHr_ENUM BCM56260_B0_CMIC_PKT_COUNT_FROMCPU_MHr_ENUM
#define CMIC_PKT_COUNT_INTRr_ENUM BCM56260_B0_CMIC_PKT_COUNT_INTRr_ENUM
#define CMIC_PKT_COUNT_PIOr_ENUM BCM56260_B0_CMIC_PKT_COUNT_PIOr_ENUM
#define CMIC_PKT_COUNT_PIO_REPLYr_ENUM BCM56260_B0_CMIC_PKT_COUNT_PIO_REPLYr_ENUM
#define CMIC_PKT_COUNT_SCHANr_ENUM BCM56260_B0_CMIC_PKT_COUNT_SCHANr_ENUM
#define CMIC_PKT_COUNT_SCHAN_REPr_ENUM BCM56260_B0_CMIC_PKT_COUNT_SCHAN_REPr_ENUM
#define CMIC_PKT_COUNT_TOCPUDr_ENUM BCM56260_B0_CMIC_PKT_COUNT_TOCPUDr_ENUM
#define CMIC_PKT_COUNT_TOCPUDMr_ENUM BCM56260_B0_CMIC_PKT_COUNT_TOCPUDMr_ENUM
#define CMIC_PKT_COUNT_TOCPUEr_ENUM BCM56260_B0_CMIC_PKT_COUNT_TOCPUEr_ENUM
#define CMIC_PKT_COUNT_TOCPUEMr_ENUM BCM56260_B0_CMIC_PKT_COUNT_TOCPUEMr_ENUM
#define CMIC_PKT_CTRLr_ENUM BCM56260_B0_CMIC_PKT_CTRLr_ENUM
#define CMIC_PKT_ETHER_SIGr_ENUM BCM56260_B0_CMIC_PKT_ETHER_SIGr_ENUM
#define CMIC_PKT_LMAC0_HIr_ENUM BCM56260_B0_CMIC_PKT_LMAC0_HIr_ENUM
#define CMIC_PKT_LMAC0_LOr_ENUM BCM56260_B0_CMIC_PKT_LMAC0_LOr_ENUM
#define CMIC_PKT_LMAC1_HIr_ENUM BCM56260_B0_CMIC_PKT_LMAC1_HIr_ENUM
#define CMIC_PKT_LMAC1_LOr_ENUM BCM56260_B0_CMIC_PKT_LMAC1_LOr_ENUM
#define CMIC_PKT_LMAC_HIr_ENUM BCM56260_B0_CMIC_PKT_LMAC_HIr_ENUM
#define CMIC_PKT_LMAC_LOr_ENUM BCM56260_B0_CMIC_PKT_LMAC_LOr_ENUM
#define CMIC_PKT_PORTS_0r_ENUM BCM56260_B0_CMIC_PKT_PORTS_0r_ENUM
#define CMIC_PKT_PORTS_1r_ENUM BCM56260_B0_CMIC_PKT_PORTS_1r_ENUM
#define CMIC_PKT_PORTS_2r_ENUM BCM56260_B0_CMIC_PKT_PORTS_2r_ENUM
#define CMIC_PKT_PORTS_3r_ENUM BCM56260_B0_CMIC_PKT_PORTS_3r_ENUM
#define CMIC_PKT_PORTS_4r_ENUM BCM56260_B0_CMIC_PKT_PORTS_4r_ENUM
#define CMIC_PKT_PORTS_5r_ENUM BCM56260_B0_CMIC_PKT_PORTS_5r_ENUM
#define CMIC_PKT_PORTS_6r_ENUM BCM56260_B0_CMIC_PKT_PORTS_6r_ENUM
#define CMIC_PKT_PORTS_7r_ENUM BCM56260_B0_CMIC_PKT_PORTS_7r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRYr_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRYr_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r_ENUM BCM56260_B0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r_ENUM
#define CMIC_PKT_REASON_0_TYPEr_ENUM BCM56260_B0_CMIC_PKT_REASON_0_TYPEr_ENUM
#define CMIC_PKT_REASON_1_TYPEr_ENUM BCM56260_B0_CMIC_PKT_REASON_1_TYPEr_ENUM
#define CMIC_PKT_REASON_2_TYPEr_ENUM BCM56260_B0_CMIC_PKT_REASON_2_TYPEr_ENUM
#define CMIC_PKT_REASON_DIRECT_0_TYPEr_ENUM BCM56260_B0_CMIC_PKT_REASON_DIRECT_0_TYPEr_ENUM
#define CMIC_PKT_REASON_DIRECT_1_TYPEr_ENUM BCM56260_B0_CMIC_PKT_REASON_DIRECT_1_TYPEr_ENUM
#define CMIC_PKT_REASON_DIRECT_2_TYPEr_ENUM BCM56260_B0_CMIC_PKT_REASON_DIRECT_2_TYPEr_ENUM
#define CMIC_PKT_REASON_MINI_0_TYPEr_ENUM BCM56260_B0_CMIC_PKT_REASON_MINI_0_TYPEr_ENUM
#define CMIC_PKT_REASON_MINI_1_TYPEr_ENUM BCM56260_B0_CMIC_PKT_REASON_MINI_1_TYPEr_ENUM
#define CMIC_PKT_REASON_MINI_2_TYPEr_ENUM BCM56260_B0_CMIC_PKT_REASON_MINI_2_TYPEr_ENUM
#define CMIC_PKT_RMACr_ENUM BCM56260_B0_CMIC_PKT_RMACr_ENUM
#define CMIC_PKT_RMAC_HIr_ENUM BCM56260_B0_CMIC_PKT_RMAC_HIr_ENUM
#define CMIC_PKT_RMH0r_ENUM BCM56260_B0_CMIC_PKT_RMH0r_ENUM
#define CMIC_PKT_RMH1r_ENUM BCM56260_B0_CMIC_PKT_RMH1r_ENUM
#define CMIC_PKT_RMH2r_ENUM BCM56260_B0_CMIC_PKT_RMH2r_ENUM
#define CMIC_PKT_RMH3r_ENUM BCM56260_B0_CMIC_PKT_RMH3r_ENUM
#define CMIC_PKT_VLANr_ENUM BCM56260_B0_CMIC_PKT_VLANr_ENUM
#define CMIC_RATE_ADJUSTr_ENUM BCM56260_B0_CMIC_RATE_ADJUSTr_ENUM
#define CMIC_RATE_ADJUST_INT_MDIOr_ENUM BCM56260_B0_CMIC_RATE_ADJUST_INT_MDIOr_ENUM
#define CMIC_RPE0_MAX_CELL_LIMITr_ENUM BCM56260_B0_CMIC_RPE0_MAX_CELL_LIMITr_ENUM
#define CMIC_RPE1_MAX_CELL_LIMITr_ENUM BCM56260_B0_CMIC_RPE1_MAX_CELL_LIMITr_ENUM
#define CMIC_RPE_DEBUGr_ENUM BCM56260_B0_CMIC_RPE_DEBUGr_ENUM
#define CMIC_RPE_IRQ_STAT0r_ENUM BCM56260_B0_CMIC_RPE_IRQ_STAT0r_ENUM
#define CMIC_RPE_IRQ_STAT1r_ENUM BCM56260_B0_CMIC_RPE_IRQ_STAT1r_ENUM
#define CMIC_RPE_IRQ_STAT2r_ENUM BCM56260_B0_CMIC_RPE_IRQ_STAT2r_ENUM
#define CMIC_RPE_IRQ_STAT3r_ENUM BCM56260_B0_CMIC_RPE_IRQ_STAT3r_ENUM
#define CMIC_RPE_IRQ_STAT4r_ENUM BCM56260_B0_CMIC_RPE_IRQ_STAT4r_ENUM
#define CMIC_RPE_IRQ_STAT5r_ENUM BCM56260_B0_CMIC_RPE_IRQ_STAT5r_ENUM
#define CMIC_RPE_IRQ_STAT6r_ENUM BCM56260_B0_CMIC_RPE_IRQ_STAT6r_ENUM
#define CMIC_RPE_MAX_CELL_LIMITr_ENUM BCM56260_B0_CMIC_RPE_MAX_CELL_LIMITr_ENUM
#define CMIC_RPE_MIIM_ADDRESSr_ENUM BCM56260_B0_CMIC_RPE_MIIM_ADDRESSr_ENUM
#define CMIC_RPE_MIIM_CTRLr_ENUM BCM56260_B0_CMIC_RPE_MIIM_CTRLr_ENUM
#define CMIC_RPE_MIIM_PARAMr_ENUM BCM56260_B0_CMIC_RPE_MIIM_PARAMr_ENUM
#define CMIC_RPE_MIIM_READ_DATAr_ENUM BCM56260_B0_CMIC_RPE_MIIM_READ_DATAr_ENUM
#define CMIC_RPE_MIIM_STATr_ENUM BCM56260_B0_CMIC_RPE_MIIM_STATr_ENUM
#define CMIC_RPE_PCIE_IRQ_MASK0r_ENUM BCM56260_B0_CMIC_RPE_PCIE_IRQ_MASK0r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK0r_ENUM BCM56260_B0_CMIC_RPE_RCPU_IRQ_MASK0r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK1r_ENUM BCM56260_B0_CMIC_RPE_RCPU_IRQ_MASK1r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK2r_ENUM BCM56260_B0_CMIC_RPE_RCPU_IRQ_MASK2r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK3r_ENUM BCM56260_B0_CMIC_RPE_RCPU_IRQ_MASK3r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK4r_ENUM BCM56260_B0_CMIC_RPE_RCPU_IRQ_MASK4r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK5r_ENUM BCM56260_B0_CMIC_RPE_RCPU_IRQ_MASK5r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK6r_ENUM BCM56260_B0_CMIC_RPE_RCPU_IRQ_MASK6r_ENUM
#define CMIC_RPE_STATr_ENUM BCM56260_B0_CMIC_RPE_STATr_ENUM
#define CMIC_RPE_STAT_CLRr_ENUM BCM56260_B0_CMIC_RPE_STAT_CLRr_ENUM
#define CMIC_RPE_SW_INTR_CONFIGr_ENUM BCM56260_B0_CMIC_RPE_SW_INTR_CONFIGr_ENUM
#define CMIC_RPE_UC0_IRQ_MASK0r_ENUM BCM56260_B0_CMIC_RPE_UC0_IRQ_MASK0r_ENUM
#define CMIC_RPE_UC1_IRQ_MASK0r_ENUM BCM56260_B0_CMIC_RPE_UC1_IRQ_MASK0r_ENUM
#define CMIC_RXBUF_BLOCK_DATABUF_ALLOCr_ENUM BCM56260_B0_CMIC_RXBUF_BLOCK_DATABUF_ALLOCr_ENUM
#define CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr_ENUM BCM56260_B0_CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr_ENUM
#define CMIC_RXBUF_CONFIGr_ENUM BCM56260_B0_CMIC_RXBUF_CONFIGr_ENUM
#define CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM BCM56260_B0_CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM
#define CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM BCM56260_B0_CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM
#define CMIC_RXBUF_DATABUF_TMr_ENUM BCM56260_B0_CMIC_RXBUF_DATABUF_TMr_ENUM
#define CMIC_RXBUF_DATABUF_TM_0r_ENUM BCM56260_B0_CMIC_RXBUF_DATABUF_TM_0r_ENUM
#define CMIC_RXBUF_DATABUF_TM_1r_ENUM BCM56260_B0_CMIC_RXBUF_DATABUF_TM_1r_ENUM
#define CMIC_RXBUF_DATABUF_TM_2r_ENUM BCM56260_B0_CMIC_RXBUF_DATABUF_TM_2r_ENUM
#define CMIC_RXBUF_ECCERR_CONTROLr_ENUM BCM56260_B0_CMIC_RXBUF_ECCERR_CONTROLr_ENUM
#define CMIC_RXBUF_EP_BUF_DEPTHr_ENUM BCM56260_B0_CMIC_RXBUF_EP_BUF_DEPTHr_ENUM
#define CMIC_RXBUF_EP_MAX_CREDr_ENUM BCM56260_B0_CMIC_RXBUF_EP_MAX_CREDr_ENUM
#define CMIC_RXBUF_EP_RLS_CREDr_ENUM BCM56260_B0_CMIC_RXBUF_EP_RLS_CREDr_ENUM
#define CMIC_RXBUF_STATBUF_TM_0r_ENUM BCM56260_B0_CMIC_RXBUF_STATBUF_TM_0r_ENUM
#define CMIC_RXBUF_STATBUF_TM_1r_ENUM BCM56260_B0_CMIC_RXBUF_STATBUF_TM_1r_ENUM
#define CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr_ENUM BCM56260_B0_CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr_ENUM
#define CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr_ENUM BCM56260_B0_CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr_ENUM
#define CMIC_SBUS_RING_MAPr_ENUM BCM56260_B0_CMIC_SBUS_RING_MAPr_ENUM
#define CMIC_SBUS_RING_MAP_0_7r_ENUM BCM56260_B0_CMIC_SBUS_RING_MAP_0_7r_ENUM
#define CMIC_SBUS_RING_MAP_104_111r_ENUM BCM56260_B0_CMIC_SBUS_RING_MAP_104_111r_ENUM
#define CMIC_SBUS_RING_MAP_112_119r_ENUM BCM56260_B0_CMIC_SBUS_RING_MAP_112_119r_ENUM
#define CMIC_SBUS_RING_MAP_120_127r_ENUM BCM56260_B0_CMIC_SBUS_RING_MAP_120_127r_ENUM
#define CMIC_SBUS_RING_MAP_16_23r_ENUM BCM56260_B0_CMIC_SBUS_RING_MAP_16_23r_ENUM
#define CMIC_SBUS_RING_MAP_24_31r_ENUM BCM56260_B0_CMIC_SBUS_RING_MAP_24_31r_ENUM
#define CMIC_SBUS_RING_MAP_32_39r_ENUM BCM56260_B0_CMIC_SBUS_RING_MAP_32_39r_ENUM
#define CMIC_SBUS_RING_MAP_40_47r_ENUM BCM56260_B0_CMIC_SBUS_RING_MAP_40_47r_ENUM
#define CMIC_SBUS_RING_MAP_48_55r_ENUM BCM56260_B0_CMIC_SBUS_RING_MAP_48_55r_ENUM
#define CMIC_SBUS_RING_MAP_56_63r_ENUM BCM56260_B0_CMIC_SBUS_RING_MAP_56_63r_ENUM
#define CMIC_SBUS_RING_MAP_64_71r_ENUM BCM56260_B0_CMIC_SBUS_RING_MAP_64_71r_ENUM
#define CMIC_SBUS_RING_MAP_72_79r_ENUM BCM56260_B0_CMIC_SBUS_RING_MAP_72_79r_ENUM
#define CMIC_SBUS_RING_MAP_80_87r_ENUM BCM56260_B0_CMIC_SBUS_RING_MAP_80_87r_ENUM
#define CMIC_SBUS_RING_MAP_88_95r_ENUM BCM56260_B0_CMIC_SBUS_RING_MAP_88_95r_ENUM
#define CMIC_SBUS_RING_MAP_8_15r_ENUM BCM56260_B0_CMIC_SBUS_RING_MAP_8_15r_ENUM
#define CMIC_SBUS_RING_MAP_96_103r_ENUM BCM56260_B0_CMIC_SBUS_RING_MAP_96_103r_ENUM
#define CMIC_SBUS_TIMEOUTr_ENUM BCM56260_B0_CMIC_SBUS_TIMEOUTr_ENUM
#define CMIC_SCHAN_RCPU_RPIO_MESSAGEr_ENUM BCM56260_B0_CMIC_SCHAN_RCPU_RPIO_MESSAGEr_ENUM
#define CMIC_SEMAPHOREr_ENUM BCM56260_B0_CMIC_SEMAPHOREr_ENUM
#define CMIC_SEMAPHORE_1r_ENUM BCM56260_B0_CMIC_SEMAPHORE_1r_ENUM
#define CMIC_SEMAPHORE_10r_ENUM BCM56260_B0_CMIC_SEMAPHORE_10r_ENUM
#define CMIC_SEMAPHORE_10_SHADOWr_ENUM BCM56260_B0_CMIC_SEMAPHORE_10_SHADOWr_ENUM
#define CMIC_SEMAPHORE_11r_ENUM BCM56260_B0_CMIC_SEMAPHORE_11r_ENUM
#define CMIC_SEMAPHORE_11_SHADOWr_ENUM BCM56260_B0_CMIC_SEMAPHORE_11_SHADOWr_ENUM
#define CMIC_SEMAPHORE_12r_ENUM BCM56260_B0_CMIC_SEMAPHORE_12r_ENUM
#define CMIC_SEMAPHORE_12_SHADOWr_ENUM BCM56260_B0_CMIC_SEMAPHORE_12_SHADOWr_ENUM
#define CMIC_SEMAPHORE_13r_ENUM BCM56260_B0_CMIC_SEMAPHORE_13r_ENUM
#define CMIC_SEMAPHORE_13_SHADOWr_ENUM BCM56260_B0_CMIC_SEMAPHORE_13_SHADOWr_ENUM
#define CMIC_SEMAPHORE_14r_ENUM BCM56260_B0_CMIC_SEMAPHORE_14r_ENUM
#define CMIC_SEMAPHORE_14_SHADOWr_ENUM BCM56260_B0_CMIC_SEMAPHORE_14_SHADOWr_ENUM
#define CMIC_SEMAPHORE_15r_ENUM BCM56260_B0_CMIC_SEMAPHORE_15r_ENUM
#define CMIC_SEMAPHORE_15_SHADOWr_ENUM BCM56260_B0_CMIC_SEMAPHORE_15_SHADOWr_ENUM
#define CMIC_SEMAPHORE_16r_ENUM BCM56260_B0_CMIC_SEMAPHORE_16r_ENUM
#define CMIC_SEMAPHORE_16_SHADOWr_ENUM BCM56260_B0_CMIC_SEMAPHORE_16_SHADOWr_ENUM
#define CMIC_SEMAPHORE_17r_ENUM BCM56260_B0_CMIC_SEMAPHORE_17r_ENUM
#define CMIC_SEMAPHORE_17_SHADOWr_ENUM BCM56260_B0_CMIC_SEMAPHORE_17_SHADOWr_ENUM
#define CMIC_SEMAPHORE_18r_ENUM BCM56260_B0_CMIC_SEMAPHORE_18r_ENUM
#define CMIC_SEMAPHORE_18_SHADOWr_ENUM BCM56260_B0_CMIC_SEMAPHORE_18_SHADOWr_ENUM
#define CMIC_SEMAPHORE_19r_ENUM BCM56260_B0_CMIC_SEMAPHORE_19r_ENUM
#define CMIC_SEMAPHORE_19_SHADOWr_ENUM BCM56260_B0_CMIC_SEMAPHORE_19_SHADOWr_ENUM
#define CMIC_SEMAPHORE_1_SHADOWr_ENUM BCM56260_B0_CMIC_SEMAPHORE_1_SHADOWr_ENUM
#define CMIC_SEMAPHORE_2r_ENUM BCM56260_B0_CMIC_SEMAPHORE_2r_ENUM
#define CMIC_SEMAPHORE_20r_ENUM BCM56260_B0_CMIC_SEMAPHORE_20r_ENUM
#define CMIC_SEMAPHORE_20_SHADOWr_ENUM BCM56260_B0_CMIC_SEMAPHORE_20_SHADOWr_ENUM
#define CMIC_SEMAPHORE_21r_ENUM BCM56260_B0_CMIC_SEMAPHORE_21r_ENUM
#define CMIC_SEMAPHORE_21_SHADOWr_ENUM BCM56260_B0_CMIC_SEMAPHORE_21_SHADOWr_ENUM
#define CMIC_SEMAPHORE_22r_ENUM BCM56260_B0_CMIC_SEMAPHORE_22r_ENUM
#define CMIC_SEMAPHORE_22_SHADOWr_ENUM BCM56260_B0_CMIC_SEMAPHORE_22_SHADOWr_ENUM
#define CMIC_SEMAPHORE_23r_ENUM BCM56260_B0_CMIC_SEMAPHORE_23r_ENUM
#define CMIC_SEMAPHORE_23_SHADOWr_ENUM BCM56260_B0_CMIC_SEMAPHORE_23_SHADOWr_ENUM
#define CMIC_SEMAPHORE_24r_ENUM BCM56260_B0_CMIC_SEMAPHORE_24r_ENUM
#define CMIC_SEMAPHORE_24_SHADOWr_ENUM BCM56260_B0_CMIC_SEMAPHORE_24_SHADOWr_ENUM
#define CMIC_SEMAPHORE_25r_ENUM BCM56260_B0_CMIC_SEMAPHORE_25r_ENUM
#define CMIC_SEMAPHORE_25_SHADOWr_ENUM BCM56260_B0_CMIC_SEMAPHORE_25_SHADOWr_ENUM
#define CMIC_SEMAPHORE_26r_ENUM BCM56260_B0_CMIC_SEMAPHORE_26r_ENUM
#define CMIC_SEMAPHORE_26_SHADOWr_ENUM BCM56260_B0_CMIC_SEMAPHORE_26_SHADOWr_ENUM
#define CMIC_SEMAPHORE_27r_ENUM BCM56260_B0_CMIC_SEMAPHORE_27r_ENUM
#define CMIC_SEMAPHORE_27_SHADOWr_ENUM BCM56260_B0_CMIC_SEMAPHORE_27_SHADOWr_ENUM
#define CMIC_SEMAPHORE_28r_ENUM BCM56260_B0_CMIC_SEMAPHORE_28r_ENUM
#define CMIC_SEMAPHORE_28_SHADOWr_ENUM BCM56260_B0_CMIC_SEMAPHORE_28_SHADOWr_ENUM
#define CMIC_SEMAPHORE_29r_ENUM BCM56260_B0_CMIC_SEMAPHORE_29r_ENUM
#define CMIC_SEMAPHORE_29_SHADOWr_ENUM BCM56260_B0_CMIC_SEMAPHORE_29_SHADOWr_ENUM
#define CMIC_SEMAPHORE_2_SHADOWr_ENUM BCM56260_B0_CMIC_SEMAPHORE_2_SHADOWr_ENUM
#define CMIC_SEMAPHORE_3r_ENUM BCM56260_B0_CMIC_SEMAPHORE_3r_ENUM
#define CMIC_SEMAPHORE_30r_ENUM BCM56260_B0_CMIC_SEMAPHORE_30r_ENUM
#define CMIC_SEMAPHORE_30_SHADOWr_ENUM BCM56260_B0_CMIC_SEMAPHORE_30_SHADOWr_ENUM
#define CMIC_SEMAPHORE_31r_ENUM BCM56260_B0_CMIC_SEMAPHORE_31r_ENUM
#define CMIC_SEMAPHORE_31_SHADOWr_ENUM BCM56260_B0_CMIC_SEMAPHORE_31_SHADOWr_ENUM
#define CMIC_SEMAPHORE_32r_ENUM BCM56260_B0_CMIC_SEMAPHORE_32r_ENUM
#define CMIC_SEMAPHORE_32_SHADOWr_ENUM BCM56260_B0_CMIC_SEMAPHORE_32_SHADOWr_ENUM
#define CMIC_SEMAPHORE_3_SHADOWr_ENUM BCM56260_B0_CMIC_SEMAPHORE_3_SHADOWr_ENUM
#define CMIC_SEMAPHORE_4r_ENUM BCM56260_B0_CMIC_SEMAPHORE_4r_ENUM
#define CMIC_SEMAPHORE_4_SHADOWr_ENUM BCM56260_B0_CMIC_SEMAPHORE_4_SHADOWr_ENUM
#define CMIC_SEMAPHORE_5r_ENUM BCM56260_B0_CMIC_SEMAPHORE_5r_ENUM
#define CMIC_SEMAPHORE_5_SHADOWr_ENUM BCM56260_B0_CMIC_SEMAPHORE_5_SHADOWr_ENUM
#define CMIC_SEMAPHORE_6r_ENUM BCM56260_B0_CMIC_SEMAPHORE_6r_ENUM
#define CMIC_SEMAPHORE_6_SHADOWr_ENUM BCM56260_B0_CMIC_SEMAPHORE_6_SHADOWr_ENUM
#define CMIC_SEMAPHORE_7r_ENUM BCM56260_B0_CMIC_SEMAPHORE_7r_ENUM
#define CMIC_SEMAPHORE_7_SHADOWr_ENUM BCM56260_B0_CMIC_SEMAPHORE_7_SHADOWr_ENUM
#define CMIC_SEMAPHORE_8r_ENUM BCM56260_B0_CMIC_SEMAPHORE_8r_ENUM
#define CMIC_SEMAPHORE_8_SHADOWr_ENUM BCM56260_B0_CMIC_SEMAPHORE_8_SHADOWr_ENUM
#define CMIC_SEMAPHORE_9r_ENUM BCM56260_B0_CMIC_SEMAPHORE_9r_ENUM
#define CMIC_SEMAPHORE_9_SHADOWr_ENUM BCM56260_B0_CMIC_SEMAPHORE_9_SHADOWr_ENUM
#define CMIC_SEMAPHORE_SHADOWr_ENUM BCM56260_B0_CMIC_SEMAPHORE_SHADOWr_ENUM
#define CMIC_SRAM_TM0_CONTROLr_ENUM BCM56260_B0_CMIC_SRAM_TM0_CONTROLr_ENUM
#define CMIC_SRAM_TM1_CONTROLr_ENUM BCM56260_B0_CMIC_SRAM_TM1_CONTROLr_ENUM
#define CMIC_SRAM_TM2_CONTROLr_ENUM BCM56260_B0_CMIC_SRAM_TM2_CONTROLr_ENUM
#define CMIC_SRAM_TM3_CONTROLr_ENUM BCM56260_B0_CMIC_SRAM_TM3_CONTROLr_ENUM
#define CMIC_SW_RSTr_ENUM BCM56260_B0_CMIC_SW_RSTr_ENUM
#define CMIC_TIM0_TIMER1BGLOADr_ENUM BCM56260_B0_CMIC_TIM0_TIMER1BGLOADr_ENUM
#define CMIC_TIM0_TIMER1CONTROLr_ENUM BCM56260_B0_CMIC_TIM0_TIMER1CONTROLr_ENUM
#define CMIC_TIM0_TIMER1INTCLRr_ENUM BCM56260_B0_CMIC_TIM0_TIMER1INTCLRr_ENUM
#define CMIC_TIM0_TIMER1LOADr_ENUM BCM56260_B0_CMIC_TIM0_TIMER1LOADr_ENUM
#define CMIC_TIM0_TIMER1MISr_ENUM BCM56260_B0_CMIC_TIM0_TIMER1MISr_ENUM
#define CMIC_TIM0_TIMER1RISr_ENUM BCM56260_B0_CMIC_TIM0_TIMER1RISr_ENUM
#define CMIC_TIM0_TIMER1VALUEr_ENUM BCM56260_B0_CMIC_TIM0_TIMER1VALUEr_ENUM
#define CMIC_TIM0_TIMER2BGLOADr_ENUM BCM56260_B0_CMIC_TIM0_TIMER2BGLOADr_ENUM
#define CMIC_TIM0_TIMER2CONTROLr_ENUM BCM56260_B0_CMIC_TIM0_TIMER2CONTROLr_ENUM
#define CMIC_TIM0_TIMER2INTCLRr_ENUM BCM56260_B0_CMIC_TIM0_TIMER2INTCLRr_ENUM
#define CMIC_TIM0_TIMER2LOADr_ENUM BCM56260_B0_CMIC_TIM0_TIMER2LOADr_ENUM
#define CMIC_TIM0_TIMER2MISr_ENUM BCM56260_B0_CMIC_TIM0_TIMER2MISr_ENUM
#define CMIC_TIM0_TIMER2RISr_ENUM BCM56260_B0_CMIC_TIM0_TIMER2RISr_ENUM
#define CMIC_TIM0_TIMER2VALUEr_ENUM BCM56260_B0_CMIC_TIM0_TIMER2VALUEr_ENUM
#define CMIC_TIM0_TIMERBGLOADr_ENUM BCM56260_B0_CMIC_TIM0_TIMERBGLOADr_ENUM
#define CMIC_TIM0_TIMERCONTROLr_ENUM BCM56260_B0_CMIC_TIM0_TIMERCONTROLr_ENUM
#define CMIC_TIM0_TIMERITCRr_ENUM BCM56260_B0_CMIC_TIM0_TIMERITCRr_ENUM
#define CMIC_TIM0_TIMERITOPr_ENUM BCM56260_B0_CMIC_TIM0_TIMERITOPr_ENUM
#define CMIC_TIM0_TIMERINTCLRr_ENUM BCM56260_B0_CMIC_TIM0_TIMERINTCLRr_ENUM
#define CMIC_TIM0_TIMERLOADr_ENUM BCM56260_B0_CMIC_TIM0_TIMERLOADr_ENUM
#define CMIC_TIM0_TIMERMISr_ENUM BCM56260_B0_CMIC_TIM0_TIMERMISr_ENUM
#define CMIC_TIM0_TIMERPCELLID0r_ENUM BCM56260_B0_CMIC_TIM0_TIMERPCELLID0r_ENUM
#define CMIC_TIM0_TIMERPCELLID1r_ENUM BCM56260_B0_CMIC_TIM0_TIMERPCELLID1r_ENUM
#define CMIC_TIM0_TIMERPCELLID2r_ENUM BCM56260_B0_CMIC_TIM0_TIMERPCELLID2r_ENUM
#define CMIC_TIM0_TIMERPCELLID3r_ENUM BCM56260_B0_CMIC_TIM0_TIMERPCELLID3r_ENUM
#define CMIC_TIM0_TIMERPERIPHID0r_ENUM BCM56260_B0_CMIC_TIM0_TIMERPERIPHID0r_ENUM
#define CMIC_TIM0_TIMERPERIPHID1r_ENUM BCM56260_B0_CMIC_TIM0_TIMERPERIPHID1r_ENUM
#define CMIC_TIM0_TIMERPERIPHID2r_ENUM BCM56260_B0_CMIC_TIM0_TIMERPERIPHID2r_ENUM
#define CMIC_TIM0_TIMERPERIPHID3r_ENUM BCM56260_B0_CMIC_TIM0_TIMERPERIPHID3r_ENUM
#define CMIC_TIM0_TIMERRISr_ENUM BCM56260_B0_CMIC_TIM0_TIMERRISr_ENUM
#define CMIC_TIM0_TIMERVALUEr_ENUM BCM56260_B0_CMIC_TIM0_TIMERVALUEr_ENUM
#define CMIC_TIM1_TIMER1BGLOADr_ENUM BCM56260_B0_CMIC_TIM1_TIMER1BGLOADr_ENUM
#define CMIC_TIM1_TIMER1CONTROLr_ENUM BCM56260_B0_CMIC_TIM1_TIMER1CONTROLr_ENUM
#define CMIC_TIM1_TIMER1INTCLRr_ENUM BCM56260_B0_CMIC_TIM1_TIMER1INTCLRr_ENUM
#define CMIC_TIM1_TIMER1LOADr_ENUM BCM56260_B0_CMIC_TIM1_TIMER1LOADr_ENUM
#define CMIC_TIM1_TIMER1MISr_ENUM BCM56260_B0_CMIC_TIM1_TIMER1MISr_ENUM
#define CMIC_TIM1_TIMER1RISr_ENUM BCM56260_B0_CMIC_TIM1_TIMER1RISr_ENUM
#define CMIC_TIM1_TIMER1VALUEr_ENUM BCM56260_B0_CMIC_TIM1_TIMER1VALUEr_ENUM
#define CMIC_TIM1_TIMER2BGLOADr_ENUM BCM56260_B0_CMIC_TIM1_TIMER2BGLOADr_ENUM
#define CMIC_TIM1_TIMER2CONTROLr_ENUM BCM56260_B0_CMIC_TIM1_TIMER2CONTROLr_ENUM
#define CMIC_TIM1_TIMER2INTCLRr_ENUM BCM56260_B0_CMIC_TIM1_TIMER2INTCLRr_ENUM
#define CMIC_TIM1_TIMER2LOADr_ENUM BCM56260_B0_CMIC_TIM1_TIMER2LOADr_ENUM
#define CMIC_TIM1_TIMER2MISr_ENUM BCM56260_B0_CMIC_TIM1_TIMER2MISr_ENUM
#define CMIC_TIM1_TIMER2RISr_ENUM BCM56260_B0_CMIC_TIM1_TIMER2RISr_ENUM
#define CMIC_TIM1_TIMER2VALUEr_ENUM BCM56260_B0_CMIC_TIM1_TIMER2VALUEr_ENUM
#define CMIC_TIM1_TIMERBGLOADr_ENUM BCM56260_B0_CMIC_TIM1_TIMERBGLOADr_ENUM
#define CMIC_TIM1_TIMERCONTROLr_ENUM BCM56260_B0_CMIC_TIM1_TIMERCONTROLr_ENUM
#define CMIC_TIM1_TIMERITCRr_ENUM BCM56260_B0_CMIC_TIM1_TIMERITCRr_ENUM
#define CMIC_TIM1_TIMERITOPr_ENUM BCM56260_B0_CMIC_TIM1_TIMERITOPr_ENUM
#define CMIC_TIM1_TIMERINTCLRr_ENUM BCM56260_B0_CMIC_TIM1_TIMERINTCLRr_ENUM
#define CMIC_TIM1_TIMERLOADr_ENUM BCM56260_B0_CMIC_TIM1_TIMERLOADr_ENUM
#define CMIC_TIM1_TIMERMISr_ENUM BCM56260_B0_CMIC_TIM1_TIMERMISr_ENUM
#define CMIC_TIM1_TIMERPCELLID0r_ENUM BCM56260_B0_CMIC_TIM1_TIMERPCELLID0r_ENUM
#define CMIC_TIM1_TIMERPCELLID1r_ENUM BCM56260_B0_CMIC_TIM1_TIMERPCELLID1r_ENUM
#define CMIC_TIM1_TIMERPCELLID2r_ENUM BCM56260_B0_CMIC_TIM1_TIMERPCELLID2r_ENUM
#define CMIC_TIM1_TIMERPCELLID3r_ENUM BCM56260_B0_CMIC_TIM1_TIMERPCELLID3r_ENUM
#define CMIC_TIM1_TIMERPERIPHID0r_ENUM BCM56260_B0_CMIC_TIM1_TIMERPERIPHID0r_ENUM
#define CMIC_TIM1_TIMERPERIPHID1r_ENUM BCM56260_B0_CMIC_TIM1_TIMERPERIPHID1r_ENUM
#define CMIC_TIM1_TIMERPERIPHID2r_ENUM BCM56260_B0_CMIC_TIM1_TIMERPERIPHID2r_ENUM
#define CMIC_TIM1_TIMERPERIPHID3r_ENUM BCM56260_B0_CMIC_TIM1_TIMERPERIPHID3r_ENUM
#define CMIC_TIM1_TIMERRISr_ENUM BCM56260_B0_CMIC_TIM1_TIMERRISr_ENUM
#define CMIC_TIM1_TIMERVALUEr_ENUM BCM56260_B0_CMIC_TIM1_TIMERVALUEr_ENUM
#define CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRLr_ENUM BCM56260_B0_CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRLr_ENUM BCM56260_B0_CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_BROADSYNC_CLK_COUNT_CTRLr_ENUM BCM56260_B0_CMIC_TIMESYNC_BROADSYNC_CLK_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_CAPTURE_STATUS_1r_ENUM BCM56260_B0_CMIC_TIMESYNC_CAPTURE_STATUS_1r_ENUM
#define CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1r_ENUM BCM56260_B0_CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1r_ENUM
#define CMIC_TIMESYNC_COUNTER_CONFIG_SELECTr_ENUM BCM56260_B0_CMIC_TIMESYNC_COUNTER_CONFIG_SELECTr_ENUM
#define CMIC_TIMESYNC_FIFO_STATUSr_ENUM BCM56260_B0_CMIC_TIMESYNC_FIFO_STATUSr_ENUM
#define CMIC_TIMESYNC_GPIO_0_CTRLr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_0_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_0_INPUT_DIVISORr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_0_INPUT_DIVISORr_ENUM
#define CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLEr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLEr_ENUM
#define CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr_ENUM
#define CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr_ENUM
#define CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRLr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_1_CTRLr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_1_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_1_INPUT_DIVISORr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_1_INPUT_DIVISORr_ENUM
#define CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLEr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLEr_ENUM
#define CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr_ENUM
#define CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr_ENUM
#define CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRLr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_2_CTRLr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_2_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_2_INPUT_DIVISORr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_2_INPUT_DIVISORr_ENUM
#define CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLEr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLEr_ENUM
#define CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr_ENUM
#define CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr_ENUM
#define CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRLr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_3_CTRLr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_3_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_3_INPUT_DIVISORr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_3_INPUT_DIVISORr_ENUM
#define CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLEr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLEr_ENUM
#define CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr_ENUM
#define CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr_ENUM
#define CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRLr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_4_CTRLr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_4_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_4_INPUT_DIVISORr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_4_INPUT_DIVISORr_ENUM
#define CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLEr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLEr_ENUM
#define CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr_ENUM
#define CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr_ENUM
#define CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRLr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_5_CTRLr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_5_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_5_INPUT_DIVISORr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_5_INPUT_DIVISORr_ENUM
#define CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLEr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLEr_ENUM
#define CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr_ENUM
#define CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr_ENUM
#define CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRLr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_CTRLr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_DOWN_EVENT_CTRLr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_INPUT_DIVISORr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_INPUT_DIVISORr_ENUM
#define CMIC_TIMESYNC_GPIO_OUTPUT_ENABLEr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_OUTPUT_ENABLEr_ENUM
#define CMIC_TIMESYNC_GPIO_PHASE_ADJUST_LOWERr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_PHASE_ADJUST_LOWERr_ENUM
#define CMIC_TIMESYNC_GPIO_PHASE_ADJUST_UPPERr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_PHASE_ADJUST_UPPERr_ENUM
#define CMIC_TIMESYNC_GPIO_UP_EVENT_CTRLr_ENUM BCM56260_B0_CMIC_TIMESYNC_GPIO_UP_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWERr_ENUM BCM56260_B0_CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWERr_ENUM
#define CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPERr_ENUM BCM56260_B0_CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPERr_ENUM
#define CMIC_TIMESYNC_INTERRUPT_CLRr_ENUM BCM56260_B0_CMIC_TIMESYNC_INTERRUPT_CLRr_ENUM
#define CMIC_TIMESYNC_INTERRUPT_ENABLEr_ENUM BCM56260_B0_CMIC_TIMESYNC_INTERRUPT_ENABLEr_ENUM
#define CMIC_TIMESYNC_INTERRUPT_STATUSr_ENUM BCM56260_B0_CMIC_TIMESYNC_INTERRUPT_STATUSr_ENUM
#define CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRLr_ENUM BCM56260_B0_CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRLr_ENUM BCM56260_B0_CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRLr_ENUM BCM56260_B0_CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRLr_ENUM BCM56260_B0_CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRLr_ENUM BCM56260_B0_CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_SYNCE_CLK_COUNT_CTRLr_ENUM BCM56260_B0_CMIC_TIMESYNC_SYNCE_CLK_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_TIME_CAPTURE_CONTROLr_ENUM BCM56260_B0_CMIC_TIMESYNC_TIME_CAPTURE_CONTROLr_ENUM
#define CMIC_TIMESYNC_TIME_CAPTURE_MODEr_ENUM BCM56260_B0_CMIC_TIMESYNC_TIME_CAPTURE_MODEr_ENUM
#define CMIC_TIMESYNC_TMr_ENUM BCM56260_B0_CMIC_TIMESYNC_TMr_ENUM
#define CMIC_TIMESYNC_TS0_COUNTER_ENABLEr_ENUM BCM56260_B0_CMIC_TIMESYNC_TS0_COUNTER_ENABLEr_ENUM
#define CMIC_TIMESYNC_TS0_FREQ_CTRL_FRACr_ENUM BCM56260_B0_CMIC_TIMESYNC_TS0_FREQ_CTRL_FRACr_ENUM
#define CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWERr_ENUM BCM56260_B0_CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWERr_ENUM
#define CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPERr_ENUM BCM56260_B0_CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPERr_ENUM
#define CMIC_TIMESYNC_TS1_COUNTER_ENABLEr_ENUM BCM56260_B0_CMIC_TIMESYNC_TS1_COUNTER_ENABLEr_ENUM
#define CMIC_TIMESYNC_TS1_FREQ_CTRL_FRACr_ENUM BCM56260_B0_CMIC_TIMESYNC_TS1_FREQ_CTRL_FRACr_ENUM
#define CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWERr_ENUM BCM56260_B0_CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWERr_ENUM
#define CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPERr_ENUM BCM56260_B0_CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPERr_ENUM
#define CMIC_TIMESYNC_TS_COUNTER_ENABLEr_ENUM BCM56260_B0_CMIC_TIMESYNC_TS_COUNTER_ENABLEr_ENUM
#define CMIC_TIMESYNC_TS_FREQ_CTRL_FRACr_ENUM BCM56260_B0_CMIC_TIMESYNC_TS_FREQ_CTRL_FRACr_ENUM
#define CMIC_TIMESYNC_TS_FREQ_CTRL_LOWERr_ENUM BCM56260_B0_CMIC_TIMESYNC_TS_FREQ_CTRL_LOWERr_ENUM
#define CMIC_TIMESYNC_TS_FREQ_CTRL_UPPERr_ENUM BCM56260_B0_CMIC_TIMESYNC_TS_FREQ_CTRL_UPPERr_ENUM
#define CMIC_TXBUF_CMC0_PKT_CNTr_ENUM BCM56260_B0_CMIC_TXBUF_CMC0_PKT_CNTr_ENUM
#define CMIC_TXBUF_CMC1_PKT_CNTr_ENUM BCM56260_B0_CMIC_TXBUF_CMC1_PKT_CNTr_ENUM
#define CMIC_TXBUF_CMC2_PKT_CNTr_ENUM BCM56260_B0_CMIC_TXBUF_CMC2_PKT_CNTr_ENUM
#define CMIC_TXBUF_CMC_PKT_CNTr_ENUM BCM56260_B0_CMIC_TXBUF_CMC_PKT_CNTr_ENUM
#define CMIC_TXBUF_CONFIGr_ENUM BCM56260_B0_CMIC_TXBUF_CONFIGr_ENUM
#define CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM BCM56260_B0_CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM
#define CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM BCM56260_B0_CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM
#define CMIC_TXBUF_DATABUF_TM_0r_ENUM BCM56260_B0_CMIC_TXBUF_DATABUF_TM_0r_ENUM
#define CMIC_TXBUF_DATABUF_TM_1r_ENUM BCM56260_B0_CMIC_TXBUF_DATABUF_TM_1r_ENUM
#define CMIC_TXBUF_DEBUGr_ENUM BCM56260_B0_CMIC_TXBUF_DEBUGr_ENUM
#define CMIC_TXBUF_ECCERR_CONTROLr_ENUM BCM56260_B0_CMIC_TXBUF_ECCERR_CONTROLr_ENUM
#define CMIC_TXBUF_IP_BUF_DEPTHr_ENUM BCM56260_B0_CMIC_TXBUF_IP_BUF_DEPTHr_ENUM
#define CMIC_TXBUF_IP_CREDr_ENUM BCM56260_B0_CMIC_TXBUF_IP_CREDr_ENUM
#define CMIC_TXBUF_MAX_BUF_LIMITSr_ENUM BCM56260_B0_CMIC_TXBUF_MAX_BUF_LIMITSr_ENUM
#define CMIC_TXBUF_MHDRBUF_TM_0r_ENUM BCM56260_B0_CMIC_TXBUF_MHDRBUF_TM_0r_ENUM
#define CMIC_TXBUF_MIN_BUF_LIMITSr_ENUM BCM56260_B0_CMIC_TXBUF_MIN_BUF_LIMITSr_ENUM
#define CMIC_TXBUF_RPE_PKT_CNTr_ENUM BCM56260_B0_CMIC_TXBUF_RPE_PKT_CNTr_ENUM
#define CMIC_TXBUF_STATr_ENUM BCM56260_B0_CMIC_TXBUF_STATr_ENUM
#define CMIC_TXBUF_STAT_CLRr_ENUM BCM56260_B0_CMIC_TXBUF_STAT_CLRr_ENUM
#define CMIC_UC0_CONFIGr_ENUM BCM56260_B0_CMIC_UC0_CONFIGr_ENUM
#define CMIC_UC1_CONFIGr_ENUM BCM56260_B0_CMIC_UC1_CONFIGr_ENUM
#define CMIC_UC_CONFIGr_ENUM BCM56260_B0_CMIC_UC_CONFIGr_ENUM
#define COE_FLOW_CONTROL_CONFIGr_ENUM BCM56260_B0_COE_FLOW_CONTROL_CONFIGr_ENUM
#define COE_VLAN_PAUSE_RX_DA_LSr_ENUM BCM56260_B0_COE_VLAN_PAUSE_RX_DA_LSr_ENUM
#define COE_VLAN_PAUSE_RX_DA_MSr_ENUM BCM56260_B0_COE_VLAN_PAUSE_RX_DA_MSr_ENUM
#define COE_VLAN_PAUSE_RX_ETHER_TYPEr_ENUM BCM56260_B0_COE_VLAN_PAUSE_RX_ETHER_TYPEr_ENUM
#define COE_VLAN_PAUSE_RX_OPCODEr_ENUM BCM56260_B0_COE_VLAN_PAUSE_RX_OPCODEr_ENUM
#define COLOR_AWAREr_ENUM BCM56260_B0_COLOR_AWAREr_ENUM
#define CONGESTION_STATE_BYTESr_ENUM BCM56260_B0_CONGESTION_STATE_BYTESr_ENUM
#define COS_MAP_SELm_ENUM BCM56260_B0_COS_MAP_SELm_ENUM
#define CPB_PARITY_CONTROLr_ENUM BCM56260_B0_CPB_PARITY_CONTROLr_ENUM
#define CPU_CONTROL_0r_ENUM BCM56260_B0_CPU_CONTROL_0r_ENUM
#define CPU_CONTROL_1r_ENUM BCM56260_B0_CPU_CONTROL_1r_ENUM
#define CPU_CONTROL_Mr_ENUM BCM56260_B0_CPU_CONTROL_Mr_ENUM
#define CPU_COS_CAM_BIST_CONFIGr_ENUM BCM56260_B0_CPU_COS_CAM_BIST_CONFIGr_ENUM
#define CPU_COS_CAM_BIST_DBG_DATAr_ENUM BCM56260_B0_CPU_COS_CAM_BIST_DBG_DATAr_ENUM
#define CPU_COS_CAM_BIST_STATUSr_ENUM BCM56260_B0_CPU_COS_CAM_BIST_STATUSr_ENUM
#define CPU_COS_CAM_DBGCTRLr_ENUM BCM56260_B0_CPU_COS_CAM_DBGCTRLr_ENUM
#define CPU_COS_MAPm_ENUM BCM56260_B0_CPU_COS_MAPm_ENUM
#define CPU_COS_MAP_DATA_ONLYm_ENUM BCM56260_B0_CPU_COS_MAP_DATA_ONLYm_ENUM
#define CPU_COS_MAP_ONLYm_ENUM BCM56260_B0_CPU_COS_MAP_ONLYm_ENUM
#define CPU_PBMm_ENUM BCM56260_B0_CPU_PBMm_ENUM
#define CPU_PBM_2m_ENUM BCM56260_B0_CPU_PBM_2m_ENUM
#define CPU_TS_MAPm_ENUM BCM56260_B0_CPU_TS_MAPm_ENUM
#define CPU_TS_PARITY_CONTROLr_ENUM BCM56260_B0_CPU_TS_PARITY_CONTROLr_ENUM
#define CTR_DEQ_DEBUGr_ENUM BCM56260_B0_CTR_DEQ_DEBUGr_ENUM
#define CTR_DEQ_DTYPE_TBL0r_ENUM BCM56260_B0_CTR_DEQ_DTYPE_TBL0r_ENUM
#define CTR_DEQ_DTYPE_TBL1r_ENUM BCM56260_B0_CTR_DEQ_DTYPE_TBL1r_ENUM
#define CTR_DEQ_S1_STATS_ENr_ENUM BCM56260_B0_CTR_DEQ_S1_STATS_ENr_ENUM
#define CTR_DEQ_STATS_CFGr_ENUM BCM56260_B0_CTR_DEQ_STATS_CFGr_ENUM
#define CTR_DEQ_STATUS_MEMm_ENUM BCM56260_B0_CTR_DEQ_STATUS_MEMm_ENUM
#define CTR_ECC_DEBUGr_ENUM BCM56260_B0_CTR_ECC_DEBUGr_ENUM
#define CTR_ENQ_DEBUGr_ENUM BCM56260_B0_CTR_ENQ_DEBUGr_ENUM
#define CTR_ENQ_STATS_CFGr_ENUM BCM56260_B0_CTR_ENQ_STATS_CFGr_ENUM
#define CTR_ERRORr_ENUM BCM56260_B0_CTR_ERRORr_ENUM
#define CTR_ERROR_MASKr_ENUM BCM56260_B0_CTR_ERROR_MASKr_ENUM
#define CTR_FLEX_CNT_ECC_STATUSr_ENUM BCM56260_B0_CTR_FLEX_CNT_ECC_STATUSr_ENUM
#define CTR_FLEX_COUNT_0m_ENUM BCM56260_B0_CTR_FLEX_COUNT_0m_ENUM
#define CTR_FLEX_COUNT_1m_ENUM BCM56260_B0_CTR_FLEX_COUNT_1m_ENUM
#define CTR_FLEX_COUNT_2m_ENUM BCM56260_B0_CTR_FLEX_COUNT_2m_ENUM
#define CTR_FLEX_COUNT_3m_ENUM BCM56260_B0_CTR_FLEX_COUNT_3m_ENUM
#define CTR_FLEX_COUNT_4m_ENUM BCM56260_B0_CTR_FLEX_COUNT_4m_ENUM
#define CTR_FLEX_COUNT_5m_ENUM BCM56260_B0_CTR_FLEX_COUNT_5m_ENUM
#define CTR_MEM_TMr_ENUM BCM56260_B0_CTR_MEM_TMr_ENUM
#define CTR_Q_STATS_MAPr_ENUM BCM56260_B0_CTR_Q_STATS_MAPr_ENUM
#define CTR_SEGMENT_STARTr_ENUM BCM56260_B0_CTR_SEGMENT_STARTr_ENUM
#define CTR_SYS_CONTROLr_ENUM BCM56260_B0_CTR_SYS_CONTROLr_ENUM
#define DEBUG0_EXTr_ENUM BCM56260_B0_DEBUG0_EXTr_ENUM
#define DEBUG0_INTr_ENUM BCM56260_B0_DEBUG0_INTr_ENUM
#define DEBUG1_EXTr_ENUM BCM56260_B0_DEBUG1_EXTr_ENUM
#define DEBUG1_INTr_ENUM BCM56260_B0_DEBUG1_INTr_ENUM
#define DEBUG2_EXTr_ENUM BCM56260_B0_DEBUG2_EXTr_ENUM
#define DEBUG2_INTr_ENUM BCM56260_B0_DEBUG2_INTr_ENUM
#define DEBUG_TOQ_QUEUE_STATEr_ENUM BCM56260_B0_DEBUG_TOQ_QUEUE_STATEr_ENUM
#define DEQ_CCBE_CONTROL_DATA_REPLICATION_ERROR_CODE_DEBUGr_ENUM BCM56260_B0_DEQ_CCBE_CONTROL_DATA_REPLICATION_ERROR_CODE_DEBUGr_ENUM
#define DEQ_CCBE_TRACE_IF_CAPT_0r_ENUM BCM56260_B0_DEQ_CCBE_TRACE_IF_CAPT_0r_ENUM
#define DEQ_CCBE_TRACE_IF_CAPT_1r_ENUM BCM56260_B0_DEQ_CCBE_TRACE_IF_CAPT_1r_ENUM
#define DEQ_CCBE_TRACE_IF_CONTROLr_ENUM BCM56260_B0_DEQ_CCBE_TRACE_IF_CONTROLr_ENUM
#define DEQ_CCBE_TRACE_IF_COUNTERr_ENUM BCM56260_B0_DEQ_CCBE_TRACE_IF_COUNTERr_ENUM
#define DEQ_CCBE_TRACE_IF_MASK_FIELD_0r_ENUM BCM56260_B0_DEQ_CCBE_TRACE_IF_MASK_FIELD_0r_ENUM
#define DEQ_CCBE_TRACE_IF_MASK_FIELD_1r_ENUM BCM56260_B0_DEQ_CCBE_TRACE_IF_MASK_FIELD_1r_ENUM
#define DEQ_CCBE_TRACE_IF_VALUE_FIELD_0r_ENUM BCM56260_B0_DEQ_CCBE_TRACE_IF_VALUE_FIELD_0r_ENUM
#define DEQ_CCBE_TRACE_IF_VALUE_FIELD_1r_ENUM BCM56260_B0_DEQ_CCBE_TRACE_IF_VALUE_FIELD_1r_ENUM
#define DEQ_CELL_CLASSIFICATION_EXT_ERROR_CODE_DEBUGr_ENUM BCM56260_B0_DEQ_CELL_CLASSIFICATION_EXT_ERROR_CODE_DEBUGr_ENUM
#define DEQ_CELL_CLASSIFICATION_INT_ERROR_CODE_DEBUGr_ENUM BCM56260_B0_DEQ_CELL_CLASSIFICATION_INT_ERROR_CODE_DEBUGr_ENUM
#define DEQ_CELL_RECONSTRUCTION_32B_RESIDUAL_BUFFER_ECC_STATUS_DEBUGr_ENUM BCM56260_B0_DEQ_CELL_RECONSTRUCTION_32B_RESIDUAL_BUFFER_ECC_STATUS_DEBUGr_ENUM
#define DEQ_CELL_RECONSTRUCTION_32B_RESIDUAL_BUFFER_MEMORY_DEBUGr_ENUM BCM56260_B0_DEQ_CELL_RECONSTRUCTION_32B_RESIDUAL_BUFFER_MEMORY_DEBUGr_ENUM
#define DEQ_CELL_REP_BUFFER_WATERMARK_DEBUGr_ENUM BCM56260_B0_DEQ_CELL_REP_BUFFER_WATERMARK_DEBUGr_ENUM
#define DEQ_CFGr_ENUM BCM56260_B0_DEQ_CFGr_ENUM
#define DEQ_ECC_DEBUGr_ENUM BCM56260_B0_DEQ_ECC_DEBUGr_ENUM
#define DEQ_ECC_DEBUG_0r_ENUM BCM56260_B0_DEQ_ECC_DEBUG_0r_ENUM
#define DEQ_EFIFO_CCBE_CONTROL_DATA_MEMORY_DEBUGr_ENUM BCM56260_B0_DEQ_EFIFO_CCBE_CONTROL_DATA_MEMORY_DEBUGr_ENUM
#define DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_DEBUGr_ENUM BCM56260_B0_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_DEBUGr_ENUM
#define DEQ_EFIFO_CFGr_ENUM BCM56260_B0_DEQ_EFIFO_CFGr_ENUM
#define DEQ_EFIFO_CFG_COMPLETEr_ENUM BCM56260_B0_DEQ_EFIFO_CFG_COMPLETEr_ENUM
#define DEQ_EFIFO_EMPTY_FULL_STATUS_DEBUGr_ENUM BCM56260_B0_DEQ_EFIFO_EMPTY_FULL_STATUS_DEBUGr_ENUM
#define DEQ_EFIFO_STATUS_DEBUGr_ENUM BCM56260_B0_DEQ_EFIFO_STATUS_DEBUGr_ENUM
#define DEQ_EFIFO_WATERMARK_DEBUGr_ENUM BCM56260_B0_DEQ_EFIFO_WATERMARK_DEBUGr_ENUM
#define DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_ECC_STATUS_DEBUGr_ENUM BCM56260_B0_DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_ECC_STATUS_DEBUGr_ENUM
#define DEQ_EGRESS_FIFO_OVERFLOW_ERROR_PORT_DEBUGr_ENUM BCM56260_B0_DEQ_EGRESS_FIFO_OVERFLOW_ERROR_PORT_DEBUGr_ENUM
#define DEQ_EGRESS_FIFO_UNDERRUN_ERROR_PORT_DEBUGr_ENUM BCM56260_B0_DEQ_EGRESS_FIFO_UNDERRUN_ERROR_PORT_DEBUGr_ENUM
#define DEQ_EP_REDIRECT_BUFFER_0_ECC_STATUS_DEBUGr_ENUM BCM56260_B0_DEQ_EP_REDIRECT_BUFFER_0_ECC_STATUS_DEBUGr_ENUM
#define DEQ_EP_REDIRECT_BUFFER_1_ECC_STATUS_DEBUGr_ENUM BCM56260_B0_DEQ_EP_REDIRECT_BUFFER_1_ECC_STATUS_DEBUGr_ENUM
#define DEQ_EP_REDIRECT_BUFFER_2_ECC_STATUS_DEBUGr_ENUM BCM56260_B0_DEQ_EP_REDIRECT_BUFFER_2_ECC_STATUS_DEBUGr_ENUM
#define DEQ_EP_REDIRECT_BUFFER_ECC_STATUS_DEBUGr_ENUM BCM56260_B0_DEQ_EP_REDIRECT_BUFFER_ECC_STATUS_DEBUGr_ENUM
#define DEQ_EP_REDIRECT_BUFFER_MEMORY_0_DEBUGr_ENUM BCM56260_B0_DEQ_EP_REDIRECT_BUFFER_MEMORY_0_DEBUGr_ENUM
#define DEQ_EP_REDIRECT_BUFFER_MEMORY_1_DEBUGr_ENUM BCM56260_B0_DEQ_EP_REDIRECT_BUFFER_MEMORY_1_DEBUGr_ENUM
#define DEQ_EP_REDIRECT_BUFFER_MEMORY_2_DEBUGr_ENUM BCM56260_B0_DEQ_EP_REDIRECT_BUFFER_MEMORY_2_DEBUGr_ENUM
#define DEQ_EP_REDIRECT_BUFFER_MEMORY_DEBUGr_ENUM BCM56260_B0_DEQ_EP_REDIRECT_BUFFER_MEMORY_DEBUGr_ENUM
#define DEQ_ERRORr_ENUM BCM56260_B0_DEQ_ERRORr_ENUM
#define DEQ_ERROR_0r_ENUM BCM56260_B0_DEQ_ERROR_0r_ENUM
#define DEQ_ERROR_1r_ENUM BCM56260_B0_DEQ_ERROR_1r_ENUM
#define DEQ_ERROR_2r_ENUM BCM56260_B0_DEQ_ERROR_2r_ENUM
#define DEQ_ERROR_MASK_0r_ENUM BCM56260_B0_DEQ_ERROR_MASK_0r_ENUM
#define DEQ_ERROR_MASK_1r_ENUM BCM56260_B0_DEQ_ERROR_MASK_1r_ENUM
#define DEQ_ERROR_MASK_2r_ENUM BCM56260_B0_DEQ_ERROR_MASK_2r_ENUM
#define DEQ_GLOBAL_1B_ECC_ERROR_COUNT_DEBUGr_ENUM BCM56260_B0_DEQ_GLOBAL_1B_ECC_ERROR_COUNT_DEBUGr_ENUM
#define DEQ_GLOBAL_2B_ECC_ERROR_COUNT_DEBUGr_ENUM BCM56260_B0_DEQ_GLOBAL_2B_ECC_ERROR_COUNT_DEBUGr_ENUM
#define DEQ_GLOBAL_B_ECC_ERROR_COUNT_DEBUGr_ENUM BCM56260_B0_DEQ_GLOBAL_B_ECC_ERROR_COUNT_DEBUGr_ENUM
#define DEQ_GLOBAL_CELL_COUNT_DEBUGr_ENUM BCM56260_B0_DEQ_GLOBAL_CELL_COUNT_DEBUGr_ENUM
#define DEQ_GLOBAL_PKT_AGED_COUNT_DEBUGr_ENUM BCM56260_B0_DEQ_GLOBAL_PKT_AGED_COUNT_DEBUGr_ENUM
#define DEQ_GLOBAL_PKT_AGED_MARKED_COUNT_DEBUGr_ENUM BCM56260_B0_DEQ_GLOBAL_PKT_AGED_MARKED_COUNT_DEBUGr_ENUM
#define DEQ_GLOBAL_PKT_COUNT_DEBUGr_ENUM BCM56260_B0_DEQ_GLOBAL_PKT_COUNT_DEBUGr_ENUM
#define DEQ_GLOBAL_PKT_MARKED_COUNT_DEBUGr_ENUM BCM56260_B0_DEQ_GLOBAL_PKT_MARKED_COUNT_DEBUGr_ENUM
#define DEQ_GLOBAL_RD_REQ_RSP_COUNT_DEBUGr_ENUM BCM56260_B0_DEQ_GLOBAL_RD_REQ_RSP_COUNT_DEBUGr_ENUM
#define DEQ_MISCELLANEOUS_CFG_DEBUGr_ENUM BCM56260_B0_DEQ_MISCELLANEOUS_CFG_DEBUGr_ENUM
#define DEQ_PST_EGRESS_FIFO_ECC_VERIFICATION_EXT_ECC_STATUS_DEBUGr_ENUM BCM56260_B0_DEQ_PST_EGRESS_FIFO_ECC_VERIFICATION_EXT_ECC_STATUS_DEBUGr_ENUM
#define DEQ_PST_EGRESS_FIFO_ECC_VERIFICATION_INT_ECC_STATUS_DEBUGr_ENUM BCM56260_B0_DEQ_PST_EGRESS_FIFO_ECC_VERIFICATION_INT_ECC_STATUS_DEBUGr_ENUM
#define DEQ_RDE_TRACE_IF_CAPT_0r_ENUM BCM56260_B0_DEQ_RDE_TRACE_IF_CAPT_0r_ENUM
#define DEQ_RDE_TRACE_IF_CAPT_1r_ENUM BCM56260_B0_DEQ_RDE_TRACE_IF_CAPT_1r_ENUM
#define DEQ_RDE_TRACE_IF_CONTROLr_ENUM BCM56260_B0_DEQ_RDE_TRACE_IF_CONTROLr_ENUM
#define DEQ_RDE_TRACE_IF_COUNTERr_ENUM BCM56260_B0_DEQ_RDE_TRACE_IF_COUNTERr_ENUM
#define DEQ_RDE_TRACE_IF_MASK_FIELD_0r_ENUM BCM56260_B0_DEQ_RDE_TRACE_IF_MASK_FIELD_0r_ENUM
#define DEQ_RDE_TRACE_IF_MASK_FIELD_1r_ENUM BCM56260_B0_DEQ_RDE_TRACE_IF_MASK_FIELD_1r_ENUM
#define DEQ_RDE_TRACE_IF_VALUE_FIELD_0r_ENUM BCM56260_B0_DEQ_RDE_TRACE_IF_VALUE_FIELD_0r_ENUM
#define DEQ_RDE_TRACE_IF_VALUE_FIELD_1r_ENUM BCM56260_B0_DEQ_RDE_TRACE_IF_VALUE_FIELD_1r_ENUM
#define DEQ_RD_CTRL_CELL_REP_INFO_BUFFER_MEMORY_DEBUGr_ENUM BCM56260_B0_DEQ_RD_CTRL_CELL_REP_INFO_BUFFER_MEMORY_DEBUGr_ENUM
#define DEQ_RD_CTRL_EXT_CELL_REP_INFO_BUFFER_CFGr_ENUM BCM56260_B0_DEQ_RD_CTRL_EXT_CELL_REP_INFO_BUFFER_CFGr_ENUM
#define DEQ_RD_CTRL_RD_REQ_LATENCY_WATERMARK_DEBUGr_ENUM BCM56260_B0_DEQ_RD_CTRL_RD_REQ_LATENCY_WATERMARK_DEBUGr_ENUM
#define DEQ_TOQ_CELL_REP_INFO_BUFFER_ECC_STATUS_DEBUGr_ENUM BCM56260_B0_DEQ_TOQ_CELL_REP_INFO_BUFFER_ECC_STATUS_DEBUGr_ENUM
#define DEQ_TOQ_CREDIT_INITIALIZATION_COMPLETEr_ENUM BCM56260_B0_DEQ_TOQ_CREDIT_INITIALIZATION_COMPLETEr_ENUM
#define DEST_PORT_CFG_0r_ENUM BCM56260_B0_DEST_PORT_CFG_0r_ENUM
#define DEVICE_STREAM_ID_TO_PP_PORT_MAPm_ENUM BCM56260_B0_DEVICE_STREAM_ID_TO_PP_PORT_MAPm_ENUM
#define DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_ENUM BCM56260_B0_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_ENUM
#define DLB_HGT_FLOWSET_PORT_PARITY_CONTROLr_ENUM BCM56260_B0_DLB_HGT_FLOWSET_PORT_PARITY_CONTROLr_ENUM
#define DLB_HGT_FLOWSET_PORT_PARITY_STATUS_INTRr_ENUM BCM56260_B0_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_INTRr_ENUM
#define DLB_HGT_FLOWSET_PORT_PARITY_STATUS_NACKr_ENUM BCM56260_B0_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_NACKr_ENUM
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_CONTROLr_ENUM BCM56260_B0_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_CONTROLr_ENUM
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_ENUM BCM56260_B0_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_ENUM
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_NACKr_ENUM BCM56260_B0_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_NACKr_ENUM
#define DLB_HGT_FLOWSET_TIMESTAMP_PARITY_CONTROLr_ENUM BCM56260_B0_DLB_HGT_FLOWSET_TIMESTAMP_PARITY_CONTROLr_ENUM
#define DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_INTRr_ENUM BCM56260_B0_DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_INTRr_ENUM
#define DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_NACKr_ENUM BCM56260_B0_DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_NACKr_ENUM
#define DOS_CONTROLr_ENUM BCM56260_B0_DOS_CONTROLr_ENUM
#define DOS_CONTROL_2r_ENUM BCM56260_B0_DOS_CONTROL_2r_ENUM
#define DOS_CONTROL_3r_ENUM BCM56260_B0_DOS_CONTROL_3r_ENUM
#define DROP_CONTROL_0r_ENUM BCM56260_B0_DROP_CONTROL_0r_ENUM
#define DSCP_TABLEm_ENUM BCM56260_B0_DSCP_TABLEm_ENUM
#define DSCP_TABLE_PARITY_CONTROLr_ENUM BCM56260_B0_DSCP_TABLE_PARITY_CONTROLr_ENUM
#define DYNAMIC_PORT_RECFG_VECTOR_CFG_29_00r_ENUM BCM56260_B0_DYNAMIC_PORT_RECFG_VECTOR_CFG_29_00r_ENUM
#define E2ECC_HOL_ENr_ENUM BCM56260_B0_E2ECC_HOL_ENr_ENUM
#define E2ECC_MAX_TX_TIMERr_ENUM BCM56260_B0_E2ECC_MAX_TX_TIMERr_ENUM
#define E2ECC_MIN_TX_TIMERr_ENUM BCM56260_B0_E2ECC_MIN_TX_TIMERr_ENUM
#define E2ECC_TX_ENABLE_BMPr_ENUM BCM56260_B0_E2ECC_TX_ENABLE_BMPr_ENUM
#define E2ECC_TX_MODEr_ENUM BCM56260_B0_E2ECC_TX_MODEr_ENUM
#define E2EFCEMA_CNT_DISC_LIMITr_ENUM BCM56260_B0_E2EFCEMA_CNT_DISC_LIMITr_ENUM
#define E2EFCEMA_CNT_RESET_LIMITr_ENUM BCM56260_B0_E2EFCEMA_CNT_RESET_LIMITr_ENUM
#define E2EFCEMA_CNT_SET_LIMITr_ENUM BCM56260_B0_E2EFCEMA_CNT_SET_LIMITr_ENUM
#define E2EFCEMA_CNT_VALr_ENUM BCM56260_B0_E2EFCEMA_CNT_VALr_ENUM
#define E2EFCEMA_TX_RMT_DISC0r_ENUM BCM56260_B0_E2EFCEMA_TX_RMT_DISC0r_ENUM
#define E2EFCEMA_TX_RMT_DISC1r_ENUM BCM56260_B0_E2EFCEMA_TX_RMT_DISC1r_ENUM
#define E2EFCEMA_TX_RMT_IBP0r_ENUM BCM56260_B0_E2EFCEMA_TX_RMT_IBP0r_ENUM
#define E2EFCEMA_TX_RMT_IBP1r_ENUM BCM56260_B0_E2EFCEMA_TX_RMT_IBP1r_ENUM
#define E2EFCEXT_CNT_DISC_LIMITr_ENUM BCM56260_B0_E2EFCEXT_CNT_DISC_LIMITr_ENUM
#define E2EFCEXT_CNT_RESET_LIMITr_ENUM BCM56260_B0_E2EFCEXT_CNT_RESET_LIMITr_ENUM
#define E2EFCEXT_CNT_SET_LIMITr_ENUM BCM56260_B0_E2EFCEXT_CNT_SET_LIMITr_ENUM
#define E2EFCEXT_CNT_VALr_ENUM BCM56260_B0_E2EFCEXT_CNT_VALr_ENUM
#define E2EFCEXT_TX_RMT_DISC0r_ENUM BCM56260_B0_E2EFCEXT_TX_RMT_DISC0r_ENUM
#define E2EFCEXT_TX_RMT_DISC1r_ENUM BCM56260_B0_E2EFCEXT_TX_RMT_DISC1r_ENUM
#define E2EFCEXT_TX_RMT_IBP0r_ENUM BCM56260_B0_E2EFCEXT_TX_RMT_IBP0r_ENUM
#define E2EFCEXT_TX_RMT_IBP1r_ENUM BCM56260_B0_E2EFCEXT_TX_RMT_IBP1r_ENUM
#define E2EFCINT_CNT_DISC_LIMITr_ENUM BCM56260_B0_E2EFCINT_CNT_DISC_LIMITr_ENUM
#define E2EFCINT_CNT_RESET_LIMITr_ENUM BCM56260_B0_E2EFCINT_CNT_RESET_LIMITr_ENUM
#define E2EFCINT_CNT_SET_LIMITr_ENUM BCM56260_B0_E2EFCINT_CNT_SET_LIMITr_ENUM
#define E2EFCINT_CNT_VALr_ENUM BCM56260_B0_E2EFCINT_CNT_VALr_ENUM
#define E2EFCINT_TX_RMT_DISC0r_ENUM BCM56260_B0_E2EFCINT_TX_RMT_DISC0r_ENUM
#define E2EFCINT_TX_RMT_DISC1r_ENUM BCM56260_B0_E2EFCINT_TX_RMT_DISC1r_ENUM
#define E2EFCINT_TX_RMT_IBP0r_ENUM BCM56260_B0_E2EFCINT_TX_RMT_IBP0r_ENUM
#define E2EFCINT_TX_RMT_IBP1r_ENUM BCM56260_B0_E2EFCINT_TX_RMT_IBP1r_ENUM
#define E2EFCQEN_CNT_DISC_LIMITr_ENUM BCM56260_B0_E2EFCQEN_CNT_DISC_LIMITr_ENUM
#define E2EFCQEN_CNT_RESET_LIMITr_ENUM BCM56260_B0_E2EFCQEN_CNT_RESET_LIMITr_ENUM
#define E2EFCQEN_CNT_SET_LIMITr_ENUM BCM56260_B0_E2EFCQEN_CNT_SET_LIMITr_ENUM
#define E2EFCQEN_CNT_VALr_ENUM BCM56260_B0_E2EFCQEN_CNT_VALr_ENUM
#define E2EFCQEN_TX_RMT_DISC0r_ENUM BCM56260_B0_E2EFCQEN_TX_RMT_DISC0r_ENUM
#define E2EFCQEN_TX_RMT_DISC1r_ENUM BCM56260_B0_E2EFCQEN_TX_RMT_DISC1r_ENUM
#define E2EFCQEN_TX_RMT_IBP0r_ENUM BCM56260_B0_E2EFCQEN_TX_RMT_IBP0r_ENUM
#define E2EFCQEN_TX_RMT_IBP1r_ENUM BCM56260_B0_E2EFCQEN_TX_RMT_IBP1r_ENUM
#define E2EFCRQE_CNT_DISC_LIMITr_ENUM BCM56260_B0_E2EFCRQE_CNT_DISC_LIMITr_ENUM
#define E2EFCRQE_CNT_RESET_LIMITr_ENUM BCM56260_B0_E2EFCRQE_CNT_RESET_LIMITr_ENUM
#define E2EFCRQE_CNT_SET_LIMITr_ENUM BCM56260_B0_E2EFCRQE_CNT_SET_LIMITr_ENUM
#define E2EFCRQE_CNT_VALr_ENUM BCM56260_B0_E2EFCRQE_CNT_VALr_ENUM
#define E2EFCRQE_TX_RMT_DISC0r_ENUM BCM56260_B0_E2EFCRQE_TX_RMT_DISC0r_ENUM
#define E2EFCRQE_TX_RMT_DISC1r_ENUM BCM56260_B0_E2EFCRQE_TX_RMT_DISC1r_ENUM
#define E2EFCRQE_TX_RMT_IBP0r_ENUM BCM56260_B0_E2EFCRQE_TX_RMT_IBP0r_ENUM
#define E2EFCRQE_TX_RMT_IBP1r_ENUM BCM56260_B0_E2EFCRQE_TX_RMT_IBP1r_ENUM
#define E2EFC_CNT_ATTRr_ENUM BCM56260_B0_E2EFC_CNT_ATTRr_ENUM
#define E2EFC_CONFIGr_ENUM BCM56260_B0_E2EFC_CONFIGr_ENUM
#define E2EFC_HIGIG_PORTSr_ENUM BCM56260_B0_E2EFC_HIGIG_PORTSr_ENUM
#define E2EFC_IBP_ENr_ENUM BCM56260_B0_E2EFC_IBP_ENr_ENUM
#define E2EFC_MAX_TX_TIMERr_ENUM BCM56260_B0_E2EFC_MAX_TX_TIMERr_ENUM
#define E2EFC_MIN_TX_TIMERr_ENUM BCM56260_B0_E2EFC_MIN_TX_TIMERr_ENUM
#define E2EFC_PORT_MAPPINGr_ENUM BCM56260_B0_E2EFC_PORT_MAPPINGr_ENUM
#define E2EFC_PORT_MAPPING_CONFIGr_ENUM BCM56260_B0_E2EFC_PORT_MAPPING_CONFIGr_ENUM
#define E2EFC_RMOD_CFGr_ENUM BCM56260_B0_E2EFC_RMOD_CFGr_ENUM
#define E2EFC_RX_RMODIDr_ENUM BCM56260_B0_E2EFC_RX_RMODIDr_ENUM
#define E2EFC_RX_RMODID_0r_ENUM BCM56260_B0_E2EFC_RX_RMODID_0r_ENUM
#define E2EFC_RX_RMODID_1r_ENUM BCM56260_B0_E2EFC_RX_RMODID_1r_ENUM
#define E2EFC_RX_RMT_IBP0r_ENUM BCM56260_B0_E2EFC_RX_RMT_IBP0r_ENUM
#define E2EFC_RX_RMT_IBP1r_ENUM BCM56260_B0_E2EFC_RX_RMT_IBP1r_ENUM
#define E2EFC_RX_RMT_TIMEOUTr_ENUM BCM56260_B0_E2EFC_RX_RMT_TIMEOUTr_ENUM
#define E2EFC_TX_RMODIDr_ENUM BCM56260_B0_E2EFC_TX_RMODIDr_ENUM
#define E2EFC_TX_RMODID_0r_ENUM BCM56260_B0_E2EFC_TX_RMODID_0r_ENUM
#define E2EFC_TX_RMODID_1r_ENUM BCM56260_B0_E2EFC_TX_RMODID_1r_ENUM
#define E2E_DROP_COUNTr_ENUM BCM56260_B0_E2E_DROP_COUNTr_ENUM
#define E2E_HOL_RX_DA_LSr_ENUM BCM56260_B0_E2E_HOL_RX_DA_LSr_ENUM
#define E2E_HOL_RX_DA_MSr_ENUM BCM56260_B0_E2E_HOL_RX_DA_MSr_ENUM
#define E2E_HOL_RX_LENGTH_TYPEr_ENUM BCM56260_B0_E2E_HOL_RX_LENGTH_TYPEr_ENUM
#define E2E_HOL_RX_OPCODEr_ENUM BCM56260_B0_E2E_HOL_RX_OPCODEr_ENUM
#define E2E_HOL_STATUSm_ENUM BCM56260_B0_E2E_HOL_STATUSm_ENUM
#define E2E_HOL_STATUS_1m_ENUM BCM56260_B0_E2E_HOL_STATUS_1m_ENUM
#define E2E_HOL_STATUS_1_PARITY_CONTROLr_ENUM BCM56260_B0_E2E_HOL_STATUS_1_PARITY_CONTROLr_ENUM
#define E2E_HOL_STATUS_PARITY_CONTROLr_ENUM BCM56260_B0_E2E_HOL_STATUS_PARITY_CONTROLr_ENUM
#define E2E_IBP_RX_DA_LSr_ENUM BCM56260_B0_E2E_IBP_RX_DA_LSr_ENUM
#define E2E_IBP_RX_DA_MSr_ENUM BCM56260_B0_E2E_IBP_RX_DA_MSr_ENUM
#define E2E_IBP_RX_LENGTH_TYPEr_ENUM BCM56260_B0_E2E_IBP_RX_LENGTH_TYPEr_ENUM
#define E2E_IBP_RX_OPCODEr_ENUM BCM56260_B0_E2E_IBP_RX_OPCODEr_ENUM
#define ECC_ERROR_SINGLE_BIT_ERROR_CNTr_ENUM BCM56260_B0_ECC_ERROR_SINGLE_BIT_ERROR_CNTr_ENUM
#define ECC_ERR_PTR_CTR_EXTr_ENUM BCM56260_B0_ECC_ERR_PTR_CTR_EXTr_ENUM
#define ECC_ERR_PTR_CTR_INTr_ENUM BCM56260_B0_ECC_ERR_PTR_CTR_INTr_ENUM
#define ECC_ERR_PTR_EXP_EXTr_ENUM BCM56260_B0_ECC_ERR_PTR_EXP_EXTr_ENUM
#define ECC_ERR_PTR_EXP_INTr_ENUM BCM56260_B0_ECC_ERR_PTR_EXP_INTr_ENUM
#define ECC_ERR_PTR_LMT_EXTr_ENUM BCM56260_B0_ECC_ERR_PTR_LMT_EXTr_ENUM
#define ECC_ERR_PTR_LMT_INTr_ENUM BCM56260_B0_ECC_ERR_PTR_LMT_INTr_ENUM
#define EDATABUF_DBG_MMU_INTF_RESETr_ENUM BCM56260_B0_EDATABUF_DBG_MMU_INTF_RESETr_ENUM
#define EDATABUF_DBG_PORT_INTF_RESETr_ENUM BCM56260_B0_EDATABUF_DBG_PORT_INTF_RESETr_ENUM
#define EDATABUF_MIN_STARTCNTr_ENUM BCM56260_B0_EDATABUF_MIN_STARTCNTr_ENUM
#define EFPMOD_RAM_CONTROL_0r_ENUM BCM56260_B0_EFPMOD_RAM_CONTROL_0r_ENUM
#define EFP_CAM_BIST_CONFIGr_ENUM BCM56260_B0_EFP_CAM_BIST_CONFIGr_ENUM
#define EFP_CAM_BIST_CONTROLr_ENUM BCM56260_B0_EFP_CAM_BIST_CONTROLr_ENUM
#define EFP_CAM_BIST_DBG_DATAr_ENUM BCM56260_B0_EFP_CAM_BIST_DBG_DATAr_ENUM
#define EFP_CAM_BIST_STATUSr_ENUM BCM56260_B0_EFP_CAM_BIST_STATUSr_ENUM
#define EFP_CLASSID_SELECTORr_ENUM BCM56260_B0_EFP_CLASSID_SELECTORr_ENUM
#define EFP_COUNTER_TABLEm_ENUM BCM56260_B0_EFP_COUNTER_TABLEm_ENUM
#define EFP_KEY4_DVP_SELECTORr_ENUM BCM56260_B0_EFP_KEY4_DVP_SELECTORr_ENUM
#define EFP_KEY4_MDL_SELECTORr_ENUM BCM56260_B0_EFP_KEY4_MDL_SELECTORr_ENUM
#define EFP_METER_CONTROLr_ENUM BCM56260_B0_EFP_METER_CONTROLr_ENUM
#define EFP_METER_PARITY_CONTROLr_ENUM BCM56260_B0_EFP_METER_PARITY_CONTROLr_ENUM
#define EFP_METER_TABLEm_ENUM BCM56260_B0_EFP_METER_TABLEm_ENUM
#define EFP_POLICY_PARITY_CONTROLr_ENUM BCM56260_B0_EFP_POLICY_PARITY_CONTROLr_ENUM
#define EFP_POLICY_TABLEm_ENUM BCM56260_B0_EFP_POLICY_TABLEm_ENUM
#define EFP_RAM_CONTROL_0r_ENUM BCM56260_B0_EFP_RAM_CONTROL_0r_ENUM
#define EFP_RAM_CONTROL_1r_ENUM BCM56260_B0_EFP_RAM_CONTROL_1r_ENUM
#define EFP_SLICE0_RAM_CONTROLr_ENUM BCM56260_B0_EFP_SLICE0_RAM_CONTROLr_ENUM
#define EFP_SLICE1_RAM_CONTROLr_ENUM BCM56260_B0_EFP_SLICE1_RAM_CONTROLr_ENUM
#define EFP_SLICE2_RAM_CONTROLr_ENUM BCM56260_B0_EFP_SLICE2_RAM_CONTROLr_ENUM
#define EFP_SLICE3_RAM_CONTROLr_ENUM BCM56260_B0_EFP_SLICE3_RAM_CONTROLr_ENUM
#define EFP_SLICE_CONTROLr_ENUM BCM56260_B0_EFP_SLICE_CONTROLr_ENUM
#define EFP_SLICE_MAPr_ENUM BCM56260_B0_EFP_SLICE_MAPr_ENUM
#define EFP_SLICE_RAM_CONTROLr_ENUM BCM56260_B0_EFP_SLICE_RAM_CONTROLr_ENUM
#define EFP_TCAMm_ENUM BCM56260_B0_EFP_TCAMm_ENUM
#define EFP_TCAM_BLKSELr_ENUM BCM56260_B0_EFP_TCAM_BLKSELr_ENUM
#define EGRESS_PACKET_BUFFER_CONTROL_INFOr_ENUM BCM56260_B0_EGRESS_PACKET_BUFFER_CONTROL_INFOr_ENUM
#define EGR_1588OMPLSr_ENUM BCM56260_B0_EGR_1588OMPLSr_ENUM
#define EGR_1588_EGRESS_CTRLr_ENUM BCM56260_B0_EGR_1588_EGRESS_CTRLr_ENUM
#define EGR_1588_INGRESS_CTRLr_ENUM BCM56260_B0_EGR_1588_INGRESS_CTRLr_ENUM
#define EGR_1588_LINK_DELAY_64r_ENUM BCM56260_B0_EGR_1588_LINK_DELAY_64r_ENUM
#define EGR_1588_LINK_DELAY_64_PARITY_CONTROLr_ENUM BCM56260_B0_EGR_1588_LINK_DELAY_64_PARITY_CONTROLr_ENUM
#define EGR_1588_LINK_DELAY_64_PARITY_STATUS_INTRr_ENUM BCM56260_B0_EGR_1588_LINK_DELAY_64_PARITY_STATUS_INTRr_ENUM
#define EGR_1588_LINK_DELAY_64_PARITY_STATUS_NACKr_ENUM BCM56260_B0_EGR_1588_LINK_DELAY_64_PARITY_STATUS_NACKr_ENUM
#define EGR_1588_PARSING_CONTROLr_ENUM BCM56260_B0_EGR_1588_PARSING_CONTROLr_ENUM
#define EGR_1588_SAm_ENUM BCM56260_B0_EGR_1588_SAm_ENUM
#define EGR_1588_SA_PARITY_CONTROLr_ENUM BCM56260_B0_EGR_1588_SA_PARITY_CONTROLr_ENUM
#define EGR_1588_TIMER_DEBUGr_ENUM BCM56260_B0_EGR_1588_TIMER_DEBUGr_ENUM
#define EGR_1588_TIMER_VALUEr_ENUM BCM56260_B0_EGR_1588_TIMER_VALUEr_ENUM
#define EGR_ARB_TIMEOUT_CONTROLr_ENUM BCM56260_B0_EGR_ARB_TIMEOUT_CONTROLr_ENUM
#define EGR_BYPASS_CTRLr_ENUM BCM56260_B0_EGR_BYPASS_CTRLr_ENUM
#define EGR_CONFIGr_ENUM BCM56260_B0_EGR_CONFIGr_ENUM
#define EGR_CONFIG_1r_ENUM BCM56260_B0_EGR_CONFIG_1r_ENUM
#define EGR_COS_MAPm_ENUM BCM56260_B0_EGR_COS_MAPm_ENUM
#define EGR_COUNTER_CONTROLr_ENUM BCM56260_B0_EGR_COUNTER_CONTROLr_ENUM
#define EGR_CPU_CONTROLr_ENUM BCM56260_B0_EGR_CPU_CONTROLr_ENUM
#define EGR_CPU_CONTROL_1_64r_ENUM BCM56260_B0_EGR_CPU_CONTROL_1_64r_ENUM
#define EGR_CPU_CONTROL_2_64r_ENUM BCM56260_B0_EGR_CPU_CONTROL_2_64r_ENUM
#define EGR_CPU_COS_MAPm_ENUM BCM56260_B0_EGR_CPU_COS_MAPm_ENUM
#define EGR_DATABUF_CM_RAM_CTRLr_ENUM BCM56260_B0_EGR_DATABUF_CM_RAM_CTRLr_ENUM
#define EGR_DATABUF_FC0_RAM_CTRLr_ENUM BCM56260_B0_EGR_DATABUF_FC0_RAM_CTRLr_ENUM
#define EGR_DATABUF_FC1_RAM_CTRLr_ENUM BCM56260_B0_EGR_DATABUF_FC1_RAM_CTRLr_ENUM
#define EGR_DATABUF_FC_RAM_CTRLr_ENUM BCM56260_B0_EGR_DATABUF_FC_RAM_CTRLr_ENUM
#define EGR_DATABUF_LP_RAM_CTRLr_ENUM BCM56260_B0_EGR_DATABUF_LP_RAM_CTRLr_ENUM
#define EGR_DATABUF_RAM_CONTROL_1r_ENUM BCM56260_B0_EGR_DATABUF_RAM_CONTROL_1r_ENUM
#define EGR_DATABUF_RAM_CONTROL_2r_ENUM BCM56260_B0_EGR_DATABUF_RAM_CONTROL_2r_ENUM
#define EGR_DATABUF_RESI_RAM_CTRLr_ENUM BCM56260_B0_EGR_DATABUF_RESI_RAM_CTRLr_ENUM
#define EGR_DATABUF_XQ1_RAM_CTRLr_ENUM BCM56260_B0_EGR_DATABUF_XQ1_RAM_CTRLr_ENUM
#define EGR_DATABUF_XQ2_RAM_CTRLr_ENUM BCM56260_B0_EGR_DATABUF_XQ2_RAM_CTRLr_ENUM
#define EGR_DATABUF_XQ3_RAM_CTRLr_ENUM BCM56260_B0_EGR_DATABUF_XQ3_RAM_CTRLr_ENUM
#define EGR_DATABUF_XQ4_RAM_CTRLr_ENUM BCM56260_B0_EGR_DATABUF_XQ4_RAM_CTRLr_ENUM
#define EGR_DATABUF_XQ5_RAM_CTRLr_ENUM BCM56260_B0_EGR_DATABUF_XQ5_RAM_CTRLr_ENUM
#define EGR_DATABUF_XQ6_RAM_CTRLr_ENUM BCM56260_B0_EGR_DATABUF_XQ6_RAM_CTRLr_ENUM
#define EGR_DATABUF_XQ7_RAM_CTRLr_ENUM BCM56260_B0_EGR_DATABUF_XQ7_RAM_CTRLr_ENUM
#define EGR_DATABUF_XQ8_RAM_CTRLr_ENUM BCM56260_B0_EGR_DATABUF_XQ8_RAM_CTRLr_ENUM
#define EGR_DATABUF_XQ9_RAM_CTRLr_ENUM BCM56260_B0_EGR_DATABUF_XQ9_RAM_CTRLr_ENUM
#define EGR_DATABUF_XQ_RAM_CTRLr_ENUM BCM56260_B0_EGR_DATABUF_XQ_RAM_CTRLr_ENUM
#define EGR_DBGr_ENUM BCM56260_B0_EGR_DBGr_ENUM
#define EGR_DNX_HEADERm_ENUM BCM56260_B0_EGR_DNX_HEADERm_ENUM
#define EGR_DROP_VECTORr_ENUM BCM56260_B0_EGR_DROP_VECTORr_ENUM
#define EGR_DSCP_ECN_MAPm_ENUM BCM56260_B0_EGR_DSCP_ECN_MAPm_ENUM
#define EGR_DSCP_TABLEm_ENUM BCM56260_B0_EGR_DSCP_TABLEm_ENUM
#define EGR_DVP_ATTRIBUTEm_ENUM BCM56260_B0_EGR_DVP_ATTRIBUTEm_ENUM
#define EGR_EDATABUF_PARITY_CONTROLr_ENUM BCM56260_B0_EGR_EDATABUF_PARITY_CONTROLr_ENUM
#define EGR_EDBIL_PKT_BYTESr_ENUM BCM56260_B0_EGR_EDBIL_PKT_BYTESr_ENUM
#define EGR_EDBIL_STATUSr_ENUM BCM56260_B0_EGR_EDBIL_STATUSr_ENUM
#define EGR_EFPMOD_PARITY_CONTROLr_ENUM BCM56260_B0_EGR_EFPMOD_PARITY_CONTROLr_ENUM
#define EGR_EFPPARS_RAM_CONTROLr_ENUM BCM56260_B0_EGR_EFPPARS_RAM_CONTROLr_ENUM
#define EGR_EHCPM_ECC_PARITY_CONTROLr_ENUM BCM56260_B0_EGR_EHCPM_ECC_PARITY_CONTROLr_ENUM
#define EGR_EHCPM_RAM_CONTROLr_ENUM BCM56260_B0_EGR_EHCPM_RAM_CONTROLr_ENUM
#define EGR_EHCPM_RAM_CONTROL_1r_ENUM BCM56260_B0_EGR_EHCPM_RAM_CONTROL_1r_ENUM
#define EGR_EL3_ECC_PARITY_CONTROLr_ENUM BCM56260_B0_EGR_EL3_ECC_PARITY_CONTROLr_ENUM
#define EGR_EL3_PM_CONTROLr_ENUM BCM56260_B0_EGR_EL3_PM_CONTROLr_ENUM
#define EGR_EL3_RAM_CONTROL_2_64r_ENUM BCM56260_B0_EGR_EL3_RAM_CONTROL_2_64r_ENUM
#define EGR_EL3_RAM_CONTROL_3r_ENUM BCM56260_B0_EGR_EL3_RAM_CONTROL_3r_ENUM
#define EGR_EL3_RAM_CONTROL_64r_ENUM BCM56260_B0_EGR_EL3_RAM_CONTROL_64r_ENUM
#define EGR_EL3_STBY_CONTROLr_ENUM BCM56260_B0_EGR_EL3_STBY_CONTROLr_ENUM
#define EGR_EM_MTP_INDEXm_ENUM BCM56260_B0_EGR_EM_MTP_INDEXm_ENUM
#define EGR_ENABLEm_ENUM BCM56260_B0_EGR_ENABLEm_ENUM
#define EGR_EPMOD_PARITY_CONTROLr_ENUM BCM56260_B0_EGR_EPMOD_PARITY_CONTROLr_ENUM
#define EGR_EPMOD_PLB_PARITY_STATUS_INTRr_ENUM BCM56260_B0_EGR_EPMOD_PLB_PARITY_STATUS_INTRr_ENUM
#define EGR_EPMOD_RAM_CONTROL_0r_ENUM BCM56260_B0_EGR_EPMOD_RAM_CONTROL_0r_ENUM
#define EGR_EPMOD_RAM_CONTROL_1r_ENUM BCM56260_B0_EGR_EPMOD_RAM_CONTROL_1r_ENUM
#define EGR_EP_REDIRECT_EM_MTP_INDEXm_ENUM BCM56260_B0_EGR_EP_REDIRECT_EM_MTP_INDEXm_ENUM
#define EGR_ETAG_MULTICAST_RANGEr_ENUM BCM56260_B0_EGR_ETAG_MULTICAST_RANGEr_ENUM
#define EGR_FLEXIBLE_IPV6_EXT_HDRr_ENUM BCM56260_B0_EGR_FLEXIBLE_IPV6_EXT_HDRr_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_0m_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_0m_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_1m_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_1m_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_2m_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_2m_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_3m_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_3m_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_4m_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_4m_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_5m_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_5m_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_6m_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_6m_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_7m_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_7m_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_1r_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_1r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_2r_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_2r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_3r_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_3r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_4r_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_4r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_5r_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_5r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_6r_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_6r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_7r_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_7r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1r_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2r_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3r_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4r_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5r_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6r_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7r_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0r_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1r_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2r_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3r_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4r_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5r_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6r_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7r_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7r_ENUM
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_ENUM
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r_ENUM
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r_ENUM
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r_ENUM
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r_ENUM
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r_ENUM
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r_ENUM
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r_ENUM BCM56260_B0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_0m_ENUM BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_0m_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_1m_ENUM BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_1m_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_2m_ENUM BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_2m_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_3m_ENUM BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_3m_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_4m_ENUM BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_4m_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_5m_ENUM BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_5m_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_6m_ENUM BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_6m_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_7m_ENUM BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_7m_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_ENUM BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1r_ENUM BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2r_ENUM BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_3r_ENUM BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_3r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_4r_ENUM BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_4r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_5r_ENUM BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_5r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_6r_ENUM BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_6r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_7r_ENUM BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_7r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_ENUM BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1r_ENUM BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2r_ENUM BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3r_ENUM BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4r_ENUM BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5r_ENUM BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6r_ENUM BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7r_ENUM BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0r_ENUM BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1r_ENUM BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2r_ENUM BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3r_ENUM BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4r_ENUM BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5r_ENUM BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6r_ENUM BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7r_ENUM BCM56260_B0_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_ENUM BCM56260_B0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r_ENUM BCM56260_B0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r_ENUM BCM56260_B0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r_ENUM BCM56260_B0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r_ENUM BCM56260_B0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r_ENUM BCM56260_B0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r_ENUM BCM56260_B0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r_ENUM BCM56260_B0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r_ENUM
#define EGR_FLEX_CTR_PKT_PRI_MAPm_ENUM BCM56260_B0_EGR_FLEX_CTR_PKT_PRI_MAPm_ENUM
#define EGR_FLEX_CTR_PKT_RES_MAPm_ENUM BCM56260_B0_EGR_FLEX_CTR_PKT_RES_MAPm_ENUM
#define EGR_FLEX_CTR_PORT_MAPm_ENUM BCM56260_B0_EGR_FLEX_CTR_PORT_MAPm_ENUM
#define EGR_FLEX_CTR_PRI_CNG_MAPm_ENUM BCM56260_B0_EGR_FLEX_CTR_PRI_CNG_MAPm_ENUM
#define EGR_FLEX_CTR_TOS_MAPm_ENUM BCM56260_B0_EGR_FLEX_CTR_TOS_MAPm_ENUM
#define EGR_FRAGMENT_ID_TABLEm_ENUM BCM56260_B0_EGR_FRAGMENT_ID_TABLEm_ENUM
#define EGR_GPP_ATTRIBUTESm_ENUM BCM56260_B0_EGR_GPP_ATTRIBUTESm_ENUM
#define EGR_GPP_ATTRIBUTES_MODBASEm_ENUM BCM56260_B0_EGR_GPP_ATTRIBUTES_MODBASEm_ENUM
#define EGR_HG_EH_CONTROL_64r_ENUM BCM56260_B0_EGR_HG_EH_CONTROL_64r_ENUM
#define EGR_HG_HDR_PROT_STATUS_TX_CONTROLr_ENUM BCM56260_B0_EGR_HG_HDR_PROT_STATUS_TX_CONTROLr_ENUM
#define EGR_HG_PPD0_RX_VC_LABEL_OVERLAY_CONTROLr_ENUM BCM56260_B0_EGR_HG_PPD0_RX_VC_LABEL_OVERLAY_CONTROLr_ENUM
#define EGR_HG_PPD0_TX_VC_LABEL_OVERLAY_CONTROLr_ENUM BCM56260_B0_EGR_HG_PPD0_TX_VC_LABEL_OVERLAY_CONTROLr_ENUM
#define EGR_HW_RESET_CONTROL_0r_ENUM BCM56260_B0_EGR_HW_RESET_CONTROL_0r_ENUM
#define EGR_HW_RESET_CONTROL_1r_ENUM BCM56260_B0_EGR_HW_RESET_CONTROL_1r_ENUM
#define EGR_IM_MTP_INDEXm_ENUM BCM56260_B0_EGR_IM_MTP_INDEXm_ENUM
#define EGR_INGRESS_PORT_TPID_SELECTr_ENUM BCM56260_B0_EGR_INGRESS_PORT_TPID_SELECTr_ENUM
#define EGR_INTR1_ENABLEr_ENUM BCM56260_B0_EGR_INTR1_ENABLEr_ENUM
#define EGR_INTR1_STATUSr_ENUM BCM56260_B0_EGR_INTR1_STATUSr_ENUM
#define EGR_IPMCm_ENUM BCM56260_B0_EGR_IPMCm_ENUM
#define EGR_IPMC_CFG2r_ENUM BCM56260_B0_EGR_IPMC_CFG2r_ENUM
#define EGR_IP_TUNNELm_ENUM BCM56260_B0_EGR_IP_TUNNELm_ENUM
#define EGR_IP_TUNNEL_IPV6m_ENUM BCM56260_B0_EGR_IP_TUNNEL_IPV6m_ENUM
#define EGR_IP_TUNNEL_MPLSm_ENUM BCM56260_B0_EGR_IP_TUNNEL_MPLSm_ENUM
#define EGR_L3_INTFm_ENUM BCM56260_B0_EGR_L3_INTFm_ENUM
#define EGR_L3_NEXT_HOPm_ENUM BCM56260_B0_EGR_L3_NEXT_HOPm_ENUM
#define EGR_L3_TUNNEL_PFM_VIDr_ENUM BCM56260_B0_EGR_L3_TUNNEL_PFM_VIDr_ENUM
#define EGR_LLTAG_TPIDr_ENUM BCM56260_B0_EGR_LLTAG_TPIDr_ENUM
#define EGR_LLTAG_TPID_2r_ENUM BCM56260_B0_EGR_LLTAG_TPID_2r_ENUM
#define EGR_LMFC_EOP_BUFFER_0_PARITY_CONTROLr_ENUM BCM56260_B0_EGR_LMFC_EOP_BUFFER_0_PARITY_CONTROLr_ENUM
#define EGR_LMFC_EOP_BUFFER_1_PARITY_CONTROLr_ENUM BCM56260_B0_EGR_LMFC_EOP_BUFFER_1_PARITY_CONTROLr_ENUM
#define EGR_LMFC_EOP_BUFFER_2_PARITY_CONTROLr_ENUM BCM56260_B0_EGR_LMFC_EOP_BUFFER_2_PARITY_CONTROLr_ENUM
#define EGR_LMFC_EOP_BUFFER_PARITY_CONTROLr_ENUM BCM56260_B0_EGR_LMFC_EOP_BUFFER_PARITY_CONTROLr_ENUM
#define EGR_LM_COUNTER_CONTROLm_ENUM BCM56260_B0_EGR_LM_COUNTER_CONTROLm_ENUM
#define EGR_LM_RAM_CONTROL_0_64r_ENUM BCM56260_B0_EGR_LM_RAM_CONTROL_0_64r_ENUM
#define EGR_LM_RAM_CONTROL_1r_ENUM BCM56260_B0_EGR_LM_RAM_CONTROL_1r_ENUM
#define EGR_MAC_DA_PROFILEm_ENUM BCM56260_B0_EGR_MAC_DA_PROFILEm_ENUM
#define EGR_MAP_MHm_ENUM BCM56260_B0_EGR_MAP_MHm_ENUM
#define EGR_MASKm_ENUM BCM56260_B0_EGR_MASKm_ENUM
#define EGR_MASK_ECC_CONTROLr_ENUM BCM56260_B0_EGR_MASK_ECC_CONTROLr_ENUM
#define EGR_MASK_MODBASEm_ENUM BCM56260_B0_EGR_MASK_MODBASEm_ENUM
#define EGR_MASK_MODBASE_PARITY_CONTROLr_ENUM BCM56260_B0_EGR_MASK_MODBASE_PARITY_CONTROLr_ENUM
#define EGR_MAX_USED_ENTRIESm_ENUM BCM56260_B0_EGR_MAX_USED_ENTRIESm_ENUM
#define EGR_MA_INDEXm_ENUM BCM56260_B0_EGR_MA_INDEXm_ENUM
#define EGR_MA_INDEX_ECC_CONTROLr_ENUM BCM56260_B0_EGR_MA_INDEX_ECC_CONTROLr_ENUM
#define EGR_MC_CONTROL_1r_ENUM BCM56260_B0_EGR_MC_CONTROL_1r_ENUM
#define EGR_MC_CONTROL_2r_ENUM BCM56260_B0_EGR_MC_CONTROL_2r_ENUM
#define EGR_MIM_ETHERTYPEr_ENUM BCM56260_B0_EGR_MIM_ETHERTYPEr_ENUM
#define EGR_MIRROR_ENCAP_CONTROLm_ENUM BCM56260_B0_EGR_MIRROR_ENCAP_CONTROLm_ENUM
#define EGR_MIRROR_ENCAP_DATA_1m_ENUM BCM56260_B0_EGR_MIRROR_ENCAP_DATA_1m_ENUM
#define EGR_MIRROR_ENCAP_DATA_2m_ENUM BCM56260_B0_EGR_MIRROR_ENCAP_DATA_2m_ENUM
#define EGR_MIRROR_SELECTr_ENUM BCM56260_B0_EGR_MIRROR_SELECTr_ENUM
#define EGR_MMU_REQUESTSm_ENUM BCM56260_B0_EGR_MMU_REQUESTSm_ENUM
#define EGR_MODMAP_CTRLr_ENUM BCM56260_B0_EGR_MODMAP_CTRLr_ENUM
#define EGR_MOD_MAP_TABLEm_ENUM BCM56260_B0_EGR_MOD_MAP_TABLEm_ENUM
#define EGR_MPLS_ENTROPY_LABEL_CONTROLr_ENUM BCM56260_B0_EGR_MPLS_ENTROPY_LABEL_CONTROLr_ENUM
#define EGR_MPLS_EXP_MAPPING_1m_ENUM BCM56260_B0_EGR_MPLS_EXP_MAPPING_1m_ENUM
#define EGR_MPLS_EXP_MAPPING_2m_ENUM BCM56260_B0_EGR_MPLS_EXP_MAPPING_2m_ENUM
#define EGR_MPLS_EXP_PRI_MAPPINGm_ENUM BCM56260_B0_EGR_MPLS_EXP_PRI_MAPPINGm_ENUM
#define EGR_MPLS_PRI_MAPPINGm_ENUM BCM56260_B0_EGR_MPLS_PRI_MAPPINGm_ENUM
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLEm_ENUM BCM56260_B0_EGR_MPLS_VC_AND_SWAP_LABEL_TABLEm_ENUM
#define EGR_MP_GROUPm_ENUM BCM56260_B0_EGR_MP_GROUPm_ENUM
#define EGR_MP_GROUP_ECC_CONTROLr_ENUM BCM56260_B0_EGR_MP_GROUP_ECC_CONTROLr_ENUM
#define EGR_MP_GROUP_HASH_CONTROLr_ENUM BCM56260_B0_EGR_MP_GROUP_HASH_CONTROLr_ENUM
#define EGR_MTUr_ENUM BCM56260_B0_EGR_MTUr_ENUM
#define EGR_NETWORK_PRUNE_CONTROLm_ENUM BCM56260_B0_EGR_NETWORK_PRUNE_CONTROLm_ENUM
#define EGR_NIV_CONFIGr_ENUM BCM56260_B0_EGR_NIV_CONFIGr_ENUM
#define EGR_NIV_ETHERTYPEr_ENUM BCM56260_B0_EGR_NIV_ETHERTYPEr_ENUM
#define EGR_NIV_ETHERTYPE_2r_ENUM BCM56260_B0_EGR_NIV_ETHERTYPE_2r_ENUM
#define EGR_OAMP_CONTROLr_ENUM BCM56260_B0_EGR_OAMP_CONTROLr_ENUM
#define EGR_OAM_CONTROLr_ENUM BCM56260_B0_EGR_OAM_CONTROLr_ENUM
#define EGR_OAM_COPYTO_CPU_CONTROLr_ENUM BCM56260_B0_EGR_OAM_COPYTO_CPU_CONTROLr_ENUM
#define EGR_OAM_C_INTERFACE_DROP_CONTROL_64r_ENUM BCM56260_B0_EGR_OAM_C_INTERFACE_DROP_CONTROL_64r_ENUM
#define EGR_OAM_DGLP_PROFILEm_ENUM BCM56260_B0_EGR_OAM_DGLP_PROFILEm_ENUM
#define EGR_OAM_ERROR_CONTROLr_ENUM BCM56260_B0_EGR_OAM_ERROR_CONTROLr_ENUM
#define EGR_OAM_FLEXIBLE_DOMAIN_CONTROLm_ENUM BCM56260_B0_EGR_OAM_FLEXIBLE_DOMAIN_CONTROLm_ENUM
#define EGR_OAM_FLEXIBLE_DOMAIN_CONTROL_PARITY_CONTROLr_ENUM BCM56260_B0_EGR_OAM_FLEXIBLE_DOMAIN_CONTROL_PARITY_CONTROLr_ENUM
#define EGR_OAM_INTF_PROC_SELECT_CONTROL_64r_ENUM BCM56260_B0_EGR_OAM_INTF_PROC_SELECT_CONTROL_64r_ENUM
#define EGR_OAM_KEY_SELECT_CONTROL_64r_ENUM BCM56260_B0_EGR_OAM_KEY_SELECT_CONTROL_64r_ENUM
#define EGR_OAM_LM_CNG_CONTROLr_ENUM BCM56260_B0_EGR_OAM_LM_CNG_CONTROLr_ENUM
#define EGR_OAM_LM_COUNTERS_0m_ENUM BCM56260_B0_EGR_OAM_LM_COUNTERS_0m_ENUM
#define EGR_OAM_LM_COUNTERS_0_ECC_CONTROLr_ENUM BCM56260_B0_EGR_OAM_LM_COUNTERS_0_ECC_CONTROLr_ENUM
#define EGR_OAM_LM_COUNTERS_1m_ENUM BCM56260_B0_EGR_OAM_LM_COUNTERS_1m_ENUM
#define EGR_OAM_LM_COUNTERS_1_ECC_CONTROLr_ENUM BCM56260_B0_EGR_OAM_LM_COUNTERS_1_ECC_CONTROLr_ENUM
#define EGR_OAM_LM_COUNTERS_2m_ENUM BCM56260_B0_EGR_OAM_LM_COUNTERS_2m_ENUM
#define EGR_OAM_LM_COUNTERS_2_ECC_CONTROLr_ENUM BCM56260_B0_EGR_OAM_LM_COUNTERS_2_ECC_CONTROLr_ENUM
#define EGR_OAM_LM_COUNTERS_ECC_CONTROLr_ENUM BCM56260_B0_EGR_OAM_LM_COUNTERS_ECC_CONTROLr_ENUM
#define EGR_OAM_LPR_TM_CONTROL_0_64r_ENUM BCM56260_B0_EGR_OAM_LPR_TM_CONTROL_0_64r_ENUM
#define EGR_OAM_LSP_INTERFACE_DROP_CONTROL_64r_ENUM BCM56260_B0_EGR_OAM_LSP_INTERFACE_DROP_CONTROL_64r_ENUM
#define EGR_OAM_OPCODE_CONTROL_PROFILEm_ENUM BCM56260_B0_EGR_OAM_OPCODE_CONTROL_PROFILEm_ENUM
#define EGR_OAM_OPCODE_CONTROL_PROFILE_PARITY_CONTROLr_ENUM BCM56260_B0_EGR_OAM_OPCODE_CONTROL_PROFILE_PARITY_CONTROLr_ENUM
#define EGR_OAM_OPCODE_GROUPm_ENUM BCM56260_B0_EGR_OAM_OPCODE_GROUPm_ENUM
#define EGR_OAM_OPCODE_GROUP_PARITY_CONTROLr_ENUM BCM56260_B0_EGR_OAM_OPCODE_GROUP_PARITY_CONTROLr_ENUM
#define EGR_OAM_PORT_INTERFACE_DROP_CONTROL_64r_ENUM BCM56260_B0_EGR_OAM_PORT_INTERFACE_DROP_CONTROL_64r_ENUM
#define EGR_OAM_PW_INTERFACE_DROP_CONTROL_64r_ENUM BCM56260_B0_EGR_OAM_PW_INTERFACE_DROP_CONTROL_64r_ENUM
#define EGR_OAM_RX_MODE_FOR_CPUr_ENUM BCM56260_B0_EGR_OAM_RX_MODE_FOR_CPUr_ENUM
#define EGR_OAM_SECTION_INTERFACE_DROP_CONTROL_64r_ENUM BCM56260_B0_EGR_OAM_SECTION_INTERFACE_DROP_CONTROL_64r_ENUM
#define EGR_OAM_S_C_INTERFACE_DROP_CONTROL_64r_ENUM BCM56260_B0_EGR_OAM_S_C_INTERFACE_DROP_CONTROL_64r_ENUM
#define EGR_OAM_S_INTERFACE_DROP_CONTROL_64r_ENUM BCM56260_B0_EGR_OAM_S_INTERFACE_DROP_CONTROL_64r_ENUM
#define EGR_OAM_S_INTERFACE_PASSIVE_PROCESSING_CONTROLr_ENUM BCM56260_B0_EGR_OAM_S_INTERFACE_PASSIVE_PROCESSING_CONTROLr_ENUM
#define EGR_OAM_VP_INTERFACE_DROP_CONTROL_64r_ENUM BCM56260_B0_EGR_OAM_VP_INTERFACE_DROP_CONTROL_64r_ENUM
#define EGR_OLP_CONFIGm_ENUM BCM56260_B0_EGR_OLP_CONFIGm_ENUM
#define EGR_OLP_DGPP_CONFIGm_ENUM BCM56260_B0_EGR_OLP_DGPP_CONFIGm_ENUM
#define EGR_OLP_HEADER_TYPE_MAPPINGm_ENUM BCM56260_B0_EGR_OLP_HEADER_TYPE_MAPPINGm_ENUM
#define EGR_OLP_VLANr_ENUM BCM56260_B0_EGR_OLP_VLANr_ENUM
#define EGR_OUTER_TPIDr_ENUM BCM56260_B0_EGR_OUTER_TPIDr_ENUM
#define EGR_OUTER_TPID_0r_ENUM BCM56260_B0_EGR_OUTER_TPID_0r_ENUM
#define EGR_OUTER_TPID_1r_ENUM BCM56260_B0_EGR_OUTER_TPID_1r_ENUM
#define EGR_OUTER_TPID_2r_ENUM BCM56260_B0_EGR_OUTER_TPID_2r_ENUM
#define EGR_OUTER_TPID_3r_ENUM BCM56260_B0_EGR_OUTER_TPID_3r_ENUM
#define EGR_PCP_DE_MAPPINGm_ENUM BCM56260_B0_EGR_PCP_DE_MAPPINGm_ENUM
#define EGR_PE_ETHERTYPEr_ENUM BCM56260_B0_EGR_PE_ETHERTYPEr_ENUM
#define EGR_PE_ETHERTYPE_2r_ENUM BCM56260_B0_EGR_PE_ETHERTYPE_2r_ENUM
#define EGR_PHYSICAL_PORTm_ENUM BCM56260_B0_EGR_PHYSICAL_PORTm_ENUM
#define EGR_PKT_MODS_CONTROLr_ENUM BCM56260_B0_EGR_PKT_MODS_CONTROLr_ENUM
#define EGR_PORTm_ENUM BCM56260_B0_EGR_PORTm_ENUM
#define EGR_PORT_1r_ENUM BCM56260_B0_EGR_PORT_1r_ENUM
#define EGR_PORT_REQUESTSm_ENUM BCM56260_B0_EGR_PORT_REQUESTSm_ENUM
#define EGR_PP_PORT_GPP_TRANSLATION_1m_ENUM BCM56260_B0_EGR_PP_PORT_GPP_TRANSLATION_1m_ENUM
#define EGR_PP_PORT_GPP_TRANSLATION_2m_ENUM BCM56260_B0_EGR_PP_PORT_GPP_TRANSLATION_2m_ENUM
#define EGR_PRI_CNG_MAPm_ENUM BCM56260_B0_EGR_PRI_CNG_MAPm_ENUM
#define EGR_PVLAN_EPORT_CONTROLr_ENUM BCM56260_B0_EGR_PVLAN_EPORT_CONTROLr_ENUM
#define EGR_PW_INIT_COUNTERSm_ENUM BCM56260_B0_EGR_PW_INIT_COUNTERSm_ENUM
#define EGR_PW_INIT_COUNTERS_PARITY_CONTROLr_ENUM BCM56260_B0_EGR_PW_INIT_COUNTERS_PARITY_CONTROLr_ENUM
#define EGR_QUEUE_TO_PP_PORT_MAPm_ENUM BCM56260_B0_EGR_QUEUE_TO_PP_PORT_MAPm_ENUM
#define EGR_Q_BEGINr_ENUM BCM56260_B0_EGR_Q_BEGINr_ENUM
#define EGR_Q_ENDr_ENUM BCM56260_B0_EGR_Q_ENDr_ENUM
#define EGR_SAT_CONFIG_MAC_SAm_ENUM BCM56260_B0_EGR_SAT_CONFIG_MAC_SAm_ENUM
#define EGR_SAT_SAMP_DATAm_ENUM BCM56260_B0_EGR_SAT_SAMP_DATAm_ENUM
#define EGR_SAT_SAMP_DATA_1m_ENUM BCM56260_B0_EGR_SAT_SAMP_DATA_1m_ENUM
#define EGR_SAT_SAMP_DATA_PARITY_CONTROLr_ENUM BCM56260_B0_EGR_SAT_SAMP_DATA_PARITY_CONTROLr_ENUM
#define EGR_SAT_SAMP_TCAMm_ENUM BCM56260_B0_EGR_SAT_SAMP_TCAMm_ENUM
#define EGR_SAT_SAMP_TCAM_BIST_CONFIGr_ENUM BCM56260_B0_EGR_SAT_SAMP_TCAM_BIST_CONFIGr_ENUM
#define EGR_SAT_SAMP_TCAM_BIST_DBG_DATAr_ENUM BCM56260_B0_EGR_SAT_SAMP_TCAM_BIST_DBG_DATAr_ENUM
#define EGR_SAT_SAMP_TCAM_BIST_STATUSr_ENUM BCM56260_B0_EGR_SAT_SAMP_TCAM_BIST_STATUSr_ENUM
#define EGR_SAT_SAMP_TCAM_DBGCTRLr_ENUM BCM56260_B0_EGR_SAT_SAMP_TCAM_DBGCTRLr_ENUM
#define EGR_SAT_SAMP_TM_CONTROLr_ENUM BCM56260_B0_EGR_SAT_SAMP_TM_CONTROLr_ENUM
#define EGR_SERVICE_PRI_MAP_0m_ENUM BCM56260_B0_EGR_SERVICE_PRI_MAP_0m_ENUM
#define EGR_SERVICE_PRI_MAP_0_PARITY_CONTROLr_ENUM BCM56260_B0_EGR_SERVICE_PRI_MAP_0_PARITY_CONTROLr_ENUM
#define EGR_SERVICE_PRI_MAP_1m_ENUM BCM56260_B0_EGR_SERVICE_PRI_MAP_1m_ENUM
#define EGR_SERVICE_PRI_MAP_1_PARITY_CONTROLr_ENUM BCM56260_B0_EGR_SERVICE_PRI_MAP_1_PARITY_CONTROLr_ENUM
#define EGR_SERVICE_PRI_MAP_2m_ENUM BCM56260_B0_EGR_SERVICE_PRI_MAP_2m_ENUM
#define EGR_SERVICE_PRI_MAP_2_PARITY_CONTROLr_ENUM BCM56260_B0_EGR_SERVICE_PRI_MAP_2_PARITY_CONTROLr_ENUM
#define EGR_SER_FIFOm_ENUM BCM56260_B0_EGR_SER_FIFOm_ENUM
#define EGR_SER_FIFO_CTRLr_ENUM BCM56260_B0_EGR_SER_FIFO_CTRLr_ENUM
#define EGR_SER_FIFO_STATUSr_ENUM BCM56260_B0_EGR_SER_FIFO_STATUSr_ENUM
#define EGR_SF_SRC_MODID_CHECKr_ENUM BCM56260_B0_EGR_SF_SRC_MODID_CHECKr_ENUM
#define EGR_SHAPING_CONTROLr_ENUM BCM56260_B0_EGR_SHAPING_CONTROLr_ENUM
#define EGR_SUBPORT_TAG_DOT1P_MAPm_ENUM BCM56260_B0_EGR_SUBPORT_TAG_DOT1P_MAPm_ENUM
#define EGR_SYS_RSVD_VIDr_ENUM BCM56260_B0_EGR_SYS_RSVD_VIDr_ENUM
#define EGR_TUNNEL_ID_MASKr_ENUM BCM56260_B0_EGR_TUNNEL_ID_MASKr_ENUM
#define EGR_TUNNEL_PIMDR1_CFG0r_ENUM BCM56260_B0_EGR_TUNNEL_PIMDR1_CFG0r_ENUM
#define EGR_TUNNEL_PIMDR1_CFG1r_ENUM BCM56260_B0_EGR_TUNNEL_PIMDR1_CFG1r_ENUM
#define EGR_TUNNEL_PIMDR2_CFG0r_ENUM BCM56260_B0_EGR_TUNNEL_PIMDR2_CFG0r_ENUM
#define EGR_TUNNEL_PIMDR2_CFG1r_ENUM BCM56260_B0_EGR_TUNNEL_PIMDR2_CFG1r_ENUM
#define EGR_VFIm_ENUM BCM56260_B0_EGR_VFIm_ENUM
#define EGR_VLANm_ENUM BCM56260_B0_EGR_VLANm_ENUM
#define EGR_VLAN_CONTROL_1r_ENUM BCM56260_B0_EGR_VLAN_CONTROL_1r_ENUM
#define EGR_VLAN_CONTROL_2r_ENUM BCM56260_B0_EGR_VLAN_CONTROL_2r_ENUM
#define EGR_VLAN_CONTROL_3r_ENUM BCM56260_B0_EGR_VLAN_CONTROL_3r_ENUM
#define EGR_VLAN_ECC_PARITY_CONTROLr_ENUM BCM56260_B0_EGR_VLAN_ECC_PARITY_CONTROLr_ENUM
#define EGR_VLAN_RAM_CONTROL_1_64r_ENUM BCM56260_B0_EGR_VLAN_RAM_CONTROL_1_64r_ENUM
#define EGR_VLAN_RAM_CONTROL_2_64r_ENUM BCM56260_B0_EGR_VLAN_RAM_CONTROL_2_64r_ENUM
#define EGR_VLAN_RAM_CONTROL_3_64r_ENUM BCM56260_B0_EGR_VLAN_RAM_CONTROL_3_64r_ENUM
#define EGR_VLAN_RAM_CONTROL_4_64r_ENUM BCM56260_B0_EGR_VLAN_RAM_CONTROL_4_64r_ENUM
#define EGR_VLAN_RAM_CONTROL_DCMr_ENUM BCM56260_B0_EGR_VLAN_RAM_CONTROL_DCMr_ENUM
#define EGR_VLAN_RAM_CONTROL_PDAHr_ENUM BCM56260_B0_EGR_VLAN_RAM_CONTROL_PDAHr_ENUM
#define EGR_VLAN_RAM_CONTROL_PMr_ENUM BCM56260_B0_EGR_VLAN_RAM_CONTROL_PMr_ENUM
#define EGR_VLAN_RAM_CONTROL_STBYr_ENUM BCM56260_B0_EGR_VLAN_RAM_CONTROL_STBYr_ENUM
#define EGR_VLAN_STGm_ENUM BCM56260_B0_EGR_VLAN_STGm_ENUM
#define EGR_VLAN_TAG_ACTION_PROFILEm_ENUM BCM56260_B0_EGR_VLAN_TAG_ACTION_PROFILEm_ENUM
#define EGR_VLAN_XLATEm_ENUM BCM56260_B0_EGR_VLAN_XLATEm_ENUM
#define EGR_VLAN_XLATE_HASH_CONTROLr_ENUM BCM56260_B0_EGR_VLAN_XLATE_HASH_CONTROLr_ENUM
#define EGR_VLAN_XLATE_OVERFLOWm_ENUM BCM56260_B0_EGR_VLAN_XLATE_OVERFLOWm_ENUM
#define EGR_WESP_PROTO_CONTROLr_ENUM BCM56260_B0_EGR_WESP_PROTO_CONTROLr_ENUM
#define EGR_XQ1_PFC_CONTROLr_ENUM BCM56260_B0_EGR_XQ1_PFC_CONTROLr_ENUM
#define EGR_XQ2_PFC_CONTROLr_ENUM BCM56260_B0_EGR_XQ2_PFC_CONTROLr_ENUM
#define EGR_XQ3_PFC_CONTROLr_ENUM BCM56260_B0_EGR_XQ3_PFC_CONTROLr_ENUM
#define EGR_XQ4_PFC_CONTROLr_ENUM BCM56260_B0_EGR_XQ4_PFC_CONTROLr_ENUM
#define EGR_XQ5_PFC_CONTROLr_ENUM BCM56260_B0_EGR_XQ5_PFC_CONTROLr_ENUM
#define EGR_XQ6_PFC_CONTROLr_ENUM BCM56260_B0_EGR_XQ6_PFC_CONTROLr_ENUM
#define EGR_XQ7_PFC_CONTROLr_ENUM BCM56260_B0_EGR_XQ7_PFC_CONTROLr_ENUM
#define EGR_XQ8_PFC_CONTROLr_ENUM BCM56260_B0_EGR_XQ8_PFC_CONTROLr_ENUM
#define EGR_XQ9_PFC_CONTROLr_ENUM BCM56260_B0_EGR_XQ9_PFC_CONTROLr_ENUM
#define EGR_XQ_PFC_CONTROLr_ENUM BCM56260_B0_EGR_XQ_PFC_CONTROLr_ENUM
#define EMC_BUFFER_EMPTY_FULL_STATUS_DEBUGr_ENUM BCM56260_B0_EMC_BUFFER_EMPTY_FULL_STATUS_DEBUGr_ENUM
#define EMC_CFGr_ENUM BCM56260_B0_EMC_CFGr_ENUM
#define EMC_CI_FULL_STATUS_DEBUGr_ENUM BCM56260_B0_EMC_CI_FULL_STATUS_DEBUGr_ENUM
#define EMC_CSDB_0_BUFFER_PAR_STATUS_DEBUGr_ENUM BCM56260_B0_EMC_CSDB_0_BUFFER_PAR_STATUS_DEBUGr_ENUM
#define EMC_CSDB_1_BUFFER_PAR_STATUS_DEBUGr_ENUM BCM56260_B0_EMC_CSDB_1_BUFFER_PAR_STATUS_DEBUGr_ENUM
#define EMC_CSDB_BUFFER_PAR_STATUS_DEBUGr_ENUM BCM56260_B0_EMC_CSDB_BUFFER_PAR_STATUS_DEBUGr_ENUM
#define EMC_CSDB_MEM_DEBUGr_ENUM BCM56260_B0_EMC_CSDB_MEM_DEBUGr_ENUM
#define EMC_ECC_DEBUG_0r_ENUM BCM56260_B0_EMC_ECC_DEBUG_0r_ENUM
#define EMC_ECC_DEBUG_1r_ENUM BCM56260_B0_EMC_ECC_DEBUG_1r_ENUM
#define EMC_ERRORr_ENUM BCM56260_B0_EMC_ERRORr_ENUM
#define EMC_ERROR_0r_ENUM BCM56260_B0_EMC_ERROR_0r_ENUM
#define EMC_ERROR_1r_ENUM BCM56260_B0_EMC_ERROR_1r_ENUM
#define EMC_ERROR_2r_ENUM BCM56260_B0_EMC_ERROR_2r_ENUM
#define EMC_ERROR_3r_ENUM BCM56260_B0_EMC_ERROR_3r_ENUM
#define EMC_ERROR_MASK_0r_ENUM BCM56260_B0_EMC_ERROR_MASK_0r_ENUM
#define EMC_ERROR_MASK_1r_ENUM BCM56260_B0_EMC_ERROR_MASK_1r_ENUM
#define EMC_ERROR_MASK_2r_ENUM BCM56260_B0_EMC_ERROR_MASK_2r_ENUM
#define EMC_ERROR_MASK_3r_ENUM BCM56260_B0_EMC_ERROR_MASK_3r_ENUM
#define EMC_FIXED_PATTERN_DEBUGr_ENUM BCM56260_B0_EMC_FIXED_PATTERN_DEBUGr_ENUM
#define EMC_FREE_POOL_SIZESr_ENUM BCM56260_B0_EMC_FREE_POOL_SIZESr_ENUM
#define EMC_GLOBAL_1B_ECC_ERROR_COUNT_DEBUGr_ENUM BCM56260_B0_EMC_GLOBAL_1B_ECC_ERROR_COUNT_DEBUGr_ENUM
#define EMC_GLOBAL_2B_ECC_ERROR_COUNT_DEBUGr_ENUM BCM56260_B0_EMC_GLOBAL_2B_ECC_ERROR_COUNT_DEBUGr_ENUM
#define EMC_GLOBAL_B_ECC_ERROR_COUNT_DEBUGr_ENUM BCM56260_B0_EMC_GLOBAL_B_ECC_ERROR_COUNT_DEBUGr_ENUM
#define EMC_IRRB_BUFFER_ECC_STATUS_DEBUGr_ENUM BCM56260_B0_EMC_IRRB_BUFFER_ECC_STATUS_DEBUGr_ENUM
#define EMC_IRRB_BUFFER_FILL_LEVEL_DEBUGr_ENUM BCM56260_B0_EMC_IRRB_BUFFER_FILL_LEVEL_DEBUGr_ENUM
#define EMC_IRRB_BUFFER_WATERMARK_DEBUGr_ENUM BCM56260_B0_EMC_IRRB_BUFFER_WATERMARK_DEBUGr_ENUM
#define EMC_IRRB_MEM_DEBUGr_ENUM BCM56260_B0_EMC_IRRB_MEM_DEBUGr_ENUM
#define EMC_IRRB_THRESHOLDSr_ENUM BCM56260_B0_EMC_IRRB_THRESHOLDSr_ENUM
#define EMC_RFCQ_BUFFER_ECC_STATUS_DEBUGr_ENUM BCM56260_B0_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUGr_ENUM
#define EMC_RFCQ_BUFFER_FILL_LEVEL_DEBUGr_ENUM BCM56260_B0_EMC_RFCQ_BUFFER_FILL_LEVEL_DEBUGr_ENUM
#define EMC_RFCQ_BUFFER_WATERMARK_DEBUGr_ENUM BCM56260_B0_EMC_RFCQ_BUFFER_WATERMARK_DEBUGr_ENUM
#define EMC_RFCQ_MEM_DEBUGr_ENUM BCM56260_B0_EMC_RFCQ_MEM_DEBUGr_ENUM
#define EMC_RSFP_BUFFER_ECC_STATUS_DEBUGr_ENUM BCM56260_B0_EMC_RSFP_BUFFER_ECC_STATUS_DEBUGr_ENUM
#define EMC_RSFP_BUFFER_FILL_LEVEL_DEBUGr_ENUM BCM56260_B0_EMC_RSFP_BUFFER_FILL_LEVEL_DEBUGr_ENUM
#define EMC_RSFP_MEM_DEBUGr_ENUM BCM56260_B0_EMC_RSFP_MEM_DEBUGr_ENUM
#define EMC_SWAT_BUFFER_ECC_STATUS_DEBUGr_ENUM BCM56260_B0_EMC_SWAT_BUFFER_ECC_STATUS_DEBUGr_ENUM
#define EMC_SWAT_MEM_DEBUGr_ENUM BCM56260_B0_EMC_SWAT_MEM_DEBUGr_ENUM
#define EMC_TO_CI0_RD_REQ_COUNT_DEBUGr_ENUM BCM56260_B0_EMC_TO_CI0_RD_REQ_COUNT_DEBUGr_ENUM
#define EMC_TO_CI0_WR_REQ_COUNT_DEBUGr_ENUM BCM56260_B0_EMC_TO_CI0_WR_REQ_COUNT_DEBUGr_ENUM
#define EMC_TO_CI1_RD_REQ_COUNT_DEBUGr_ENUM BCM56260_B0_EMC_TO_CI1_RD_REQ_COUNT_DEBUGr_ENUM
#define EMC_TO_CI1_WR_REQ_COUNT_DEBUGr_ENUM BCM56260_B0_EMC_TO_CI1_WR_REQ_COUNT_DEBUGr_ENUM
#define EMC_TO_CI_RD_REQ_COUNT_DEBUGr_ENUM BCM56260_B0_EMC_TO_CI_RD_REQ_COUNT_DEBUGr_ENUM
#define EMC_TO_CI_WR_REQ_COUNT_DEBUGr_ENUM BCM56260_B0_EMC_TO_CI_WR_REQ_COUNT_DEBUGr_ENUM
#define EMC_TO_ITE_WR_REQ_PKT_COMPLETE_COUNT_DEBUGr_ENUM BCM56260_B0_EMC_TO_ITE_WR_REQ_PKT_COMPLETE_COUNT_DEBUGr_ENUM
#define EMC_WLCT_BUFFER_ECC_STATUS_DEBUGr_ENUM BCM56260_B0_EMC_WLCT_BUFFER_ECC_STATUS_DEBUGr_ENUM
#define EMC_WLCT_MEM_DEBUGr_ENUM BCM56260_B0_EMC_WLCT_MEM_DEBUGr_ENUM
#define EMC_WLCT_MERGED_RETURN_WTAG_FIFO_ECC_STATUS_DEBUGr_ENUM BCM56260_B0_EMC_WLCT_MERGED_RETURN_WTAG_FIFO_ECC_STATUS_DEBUGr_ENUM
#define EMC_WLCT_MERGED_RETURN_WTAG_FIFO_FILL_LEVEL_DEBUGr_ENUM BCM56260_B0_EMC_WLCT_MERGED_RETURN_WTAG_FIFO_FILL_LEVEL_DEBUGr_ENUM
#define EMC_WLCT_MERGED_RETURN_WTAG_FIFO_MEM_DEBUGr_ENUM BCM56260_B0_EMC_WLCT_MERGED_RETURN_WTAG_FIFO_MEM_DEBUGr_ENUM
#define EMC_WLCT_MERGED_RETURN_WTAG_FIFO_NFULL_THRESHOLDr_ENUM BCM56260_B0_EMC_WLCT_MERGED_RETURN_WTAG_FIFO_NFULL_THRESHOLDr_ENUM
#define EMC_WLCT_MERGED_RETURN_WTAG_FIFO_WATERMARK_DEBUGr_ENUM BCM56260_B0_EMC_WLCT_MERGED_RETURN_WTAG_FIFO_WATERMARK_DEBUGr_ENUM
#define EMC_WTFP_BUFFER_ECC_STATUS_DEBUGr_ENUM BCM56260_B0_EMC_WTFP_BUFFER_ECC_STATUS_DEBUGr_ENUM
#define EMC_WTFP_BUFFER_FILL_LEVEL_DEBUGr_ENUM BCM56260_B0_EMC_WTFP_BUFFER_FILL_LEVEL_DEBUGr_ENUM
#define EMC_WTFP_MEM_DEBUGr_ENUM BCM56260_B0_EMC_WTFP_MEM_DEBUGr_ENUM
#define EMC_WTOQ_BUFFER_ECC_STATUS_DEBUGr_ENUM BCM56260_B0_EMC_WTOQ_BUFFER_ECC_STATUS_DEBUGr_ENUM
#define EMC_WTOQ_BUFFER_FILL_LEVEL_DEBUGr_ENUM BCM56260_B0_EMC_WTOQ_BUFFER_FILL_LEVEL_DEBUGr_ENUM
#define EMC_WTOQ_MEM_DEBUGr_ENUM BCM56260_B0_EMC_WTOQ_MEM_DEBUGr_ENUM
#define EMIRROR_CONTROLm_ENUM BCM56260_B0_EMIRROR_CONTROLm_ENUM
#define EMIRROR_CONTROL1m_ENUM BCM56260_B0_EMIRROR_CONTROL1m_ENUM
#define EMIRROR_CONTROL1_PARITY_CONTROLr_ENUM BCM56260_B0_EMIRROR_CONTROL1_PARITY_CONTROLr_ENUM
#define EMIRROR_CONTROL2m_ENUM BCM56260_B0_EMIRROR_CONTROL2m_ENUM
#define EMIRROR_CONTROL2_PARITY_CONTROLr_ENUM BCM56260_B0_EMIRROR_CONTROL2_PARITY_CONTROLr_ENUM
#define EMIRROR_CONTROL3m_ENUM BCM56260_B0_EMIRROR_CONTROL3m_ENUM
#define EMIRROR_CONTROL3_PARITY_CONTROLr_ENUM BCM56260_B0_EMIRROR_CONTROL3_PARITY_CONTROLr_ENUM
#define EMIRROR_CONTROL_PARITY_CONTROLr_ENUM BCM56260_B0_EMIRROR_CONTROL_PARITY_CONTROLr_ENUM
#define EM_MTP_INDEXm_ENUM BCM56260_B0_EM_MTP_INDEXm_ENUM
#define EPC_LINK_BMAPm_ENUM BCM56260_B0_EPC_LINK_BMAPm_ENUM
#define EP_EDB_MISC_CONTROLr_ENUM BCM56260_B0_EP_EDB_MISC_CONTROLr_ENUM
#define EP_NUM_NORM_CELLS_RECVDr_ENUM BCM56260_B0_EP_NUM_NORM_CELLS_RECVDr_ENUM
#define EP_NUM_NORM_PKTS_DROPPEDr_ENUM BCM56260_B0_EP_NUM_NORM_PKTS_DROPPEDr_ENUM
#define EP_NUM_NORM_PKTS_RECVDr_ENUM BCM56260_B0_EP_NUM_NORM_PKTS_RECVDr_ENUM
#define EP_NUM_UNMOD_CELLS_RECVDr_ENUM BCM56260_B0_EP_NUM_UNMOD_CELLS_RECVDr_ENUM
#define EP_NUM_UNMOD_PKTS_DROPPEDr_ENUM BCM56260_B0_EP_NUM_UNMOD_PKTS_DROPPEDr_ENUM
#define EP_NUM_UNMOD_PKTS_RECVDr_ENUM BCM56260_B0_EP_NUM_UNMOD_PKTS_RECVDr_ENUM
#define EP_REDIRECT_EM_MTP_INDEXm_ENUM BCM56260_B0_EP_REDIRECT_EM_MTP_INDEXm_ENUM
#define ERROR_CCM_DEFECT_STATUSr_ENUM BCM56260_B0_ERROR_CCM_DEFECT_STATUSr_ENUM
#define ETAG_MULTICAST_RANGEr_ENUM BCM56260_B0_ETAG_MULTICAST_RANGEr_ENUM
#define EXT_BUFFER_POOL_CONG_STATEr_ENUM BCM56260_B0_EXT_BUFFER_POOL_CONG_STATEr_ENUM
#define FLEXIBLE_IPV6_EXT_HDRr_ENUM BCM56260_B0_FLEXIBLE_IPV6_EXT_HDRr_ENUM
#define FLOOD_LEARN_CONTROLr_ENUM BCM56260_B0_FLOOD_LEARN_CONTROLr_ENUM
#define FLOOD_LEARN_KEY_TYPE_PORT_Ar_ENUM BCM56260_B0_FLOOD_LEARN_KEY_TYPE_PORT_Ar_ENUM
#define FLOOD_LEARN_KEY_TYPE_PORT_Br_ENUM BCM56260_B0_FLOOD_LEARN_KEY_TYPE_PORT_Br_ENUM
#define FLOOD_LEARN_MATCH_PORT_Ar_ENUM BCM56260_B0_FLOOD_LEARN_MATCH_PORT_Ar_ENUM
#define FLOOD_LEARN_MATCH_PORT_Br_ENUM BCM56260_B0_FLOOD_LEARN_MATCH_PORT_Br_ENUM
#define FLOOD_LEARN_MATCH_VLANS_PORT_Am_ENUM BCM56260_B0_FLOOD_LEARN_MATCH_VLANS_PORT_Am_ENUM
#define FLOOD_LEARN_MATCH_VLANS_PORT_Bm_ENUM BCM56260_B0_FLOOD_LEARN_MATCH_VLANS_PORT_Bm_ENUM
#define FLOW_CONTROL_XOFF_STATEr_ENUM BCM56260_B0_FLOW_CONTROL_XOFF_STATEr_ENUM
#define FP_CAM_BIST_ENABLE_LOWERr_ENUM BCM56260_B0_FP_CAM_BIST_ENABLE_LOWERr_ENUM
#define FP_CAM_BIST_ENABLE_UPPERr_ENUM BCM56260_B0_FP_CAM_BIST_ENABLE_UPPERr_ENUM
#define FP_CAM_BIST_STATUSr_ENUM BCM56260_B0_FP_CAM_BIST_STATUSr_ENUM
#define FP_CAM_CONTROL_TM_13_THRU_0r_ENUM BCM56260_B0_FP_CAM_CONTROL_TM_13_THRU_0r_ENUM
#define FP_CAM_DEBUG_CONTROLr_ENUM BCM56260_B0_FP_CAM_DEBUG_CONTROLr_ENUM
#define FP_CAM_DEBUG_DATAr_ENUM BCM56260_B0_FP_CAM_DEBUG_DATAr_ENUM
#define FP_CAM_DEBUG_SENDr_ENUM BCM56260_B0_FP_CAM_DEBUG_SENDr_ENUM
#define FP_COUNTER_TABLEm_ENUM BCM56260_B0_FP_COUNTER_TABLEm_ENUM
#define FP_DOUBLE_WIDE_SELECTr_ENUM BCM56260_B0_FP_DOUBLE_WIDE_SELECTr_ENUM
#define FP_ECMP_HASH_CONTROLr_ENUM BCM56260_B0_FP_ECMP_HASH_CONTROLr_ENUM
#define FP_FIELD_SEL_PARITY_CONTROLr_ENUM BCM56260_B0_FP_FIELD_SEL_PARITY_CONTROLr_ENUM
#define FP_FLEX_KEY_SELECTORm_ENUM BCM56260_B0_FP_FLEX_KEY_SELECTORm_ENUM
#define FP_FORCE_FORWARDING_FIELDr_ENUM BCM56260_B0_FP_FORCE_FORWARDING_FIELDr_ENUM
#define FP_GLOBAL_MASK_TCAMm_ENUM BCM56260_B0_FP_GLOBAL_MASK_TCAMm_ENUM
#define FP_HG_CLASSID_SELECTm_ENUM BCM56260_B0_FP_HG_CLASSID_SELECTm_ENUM
#define FP_I2E_CLASSID_SELECTm_ENUM BCM56260_B0_FP_I2E_CLASSID_SELECTm_ENUM
#define FP_METER_CONTROLr_ENUM BCM56260_B0_FP_METER_CONTROLr_ENUM
#define FP_METER_TABLEm_ENUM BCM56260_B0_FP_METER_TABLEm_ENUM
#define FP_POLICY_LP_CONTROL_UPPERr_ENUM BCM56260_B0_FP_POLICY_LP_CONTROL_UPPERr_ENUM
#define FP_POLICY_TABLEm_ENUM BCM56260_B0_FP_POLICY_TABLEm_ENUM
#define FP_PORT_FIELD_SELm_ENUM BCM56260_B0_FP_PORT_FIELD_SELm_ENUM
#define FP_PORT_METER_MAPm_ENUM BCM56260_B0_FP_PORT_METER_MAPm_ENUM
#define FP_PORT_METER_MAP_PARITY_CONTROLr_ENUM BCM56260_B0_FP_PORT_METER_MAP_PARITY_CONTROLr_ENUM
#define FP_PORT_METER_MAP_TMr_ENUM BCM56260_B0_FP_PORT_METER_MAP_TMr_ENUM
#define FP_RANGE_CHECKm_ENUM BCM56260_B0_FP_RANGE_CHECKm_ENUM
#define FP_SLICE_ENABLEr_ENUM BCM56260_B0_FP_SLICE_ENABLEr_ENUM
#define FP_SLICE_INDEX_CONTROLr_ENUM BCM56260_B0_FP_SLICE_INDEX_CONTROLr_ENUM
#define FP_SLICE_KEY_CONTROLm_ENUM BCM56260_B0_FP_SLICE_KEY_CONTROLm_ENUM
#define FP_SLICE_MAPm_ENUM BCM56260_B0_FP_SLICE_MAPm_ENUM
#define FP_SLICE_METER_MAP_ENABLEr_ENUM BCM56260_B0_FP_SLICE_METER_MAP_ENABLEr_ENUM
#define FP_STORM_CONTROL_METERSm_ENUM BCM56260_B0_FP_STORM_CONTROL_METERSm_ENUM
#define FP_TCAMm_ENUM BCM56260_B0_FP_TCAMm_ENUM
#define FP_UDF_OFFSETm_ENUM BCM56260_B0_FP_UDF_OFFSETm_ENUM
#define FP_UDF_TCAMm_ENUM BCM56260_B0_FP_UDF_TCAMm_ENUM
#define GLOBAL_EMIRROR_DROP_COUNT_64r_ENUM BCM56260_B0_GLOBAL_EMIRROR_DROP_COUNT_64r_ENUM
#define GLOBAL_HDRM_COUNTr_ENUM BCM56260_B0_GLOBAL_HDRM_COUNTr_ENUM
#define GLOBAL_HDRM_LIMITr_ENUM BCM56260_B0_GLOBAL_HDRM_LIMITr_ENUM
#define GLOBAL_MPLS_RANGE_1_LOWERr_ENUM BCM56260_B0_GLOBAL_MPLS_RANGE_1_LOWERr_ENUM
#define GLOBAL_MPLS_RANGE_1_UPPERr_ENUM BCM56260_B0_GLOBAL_MPLS_RANGE_1_UPPERr_ENUM
#define GLOBAL_MPLS_RANGE_2_LOWERr_ENUM BCM56260_B0_GLOBAL_MPLS_RANGE_2_LOWERr_ENUM
#define GLOBAL_MPLS_RANGE_2_UPPERr_ENUM BCM56260_B0_GLOBAL_MPLS_RANGE_2_UPPERr_ENUM
#define GLOBAL_MPLS_RANGE_LOWERr_ENUM BCM56260_B0_GLOBAL_MPLS_RANGE_LOWERr_ENUM
#define GLOBAL_MPLS_RANGE_UPPERr_ENUM BCM56260_B0_GLOBAL_MPLS_RANGE_UPPERr_ENUM
#define GLOBAL_WRED_AVG_QSIZE_BUFFERE_POOLr_ENUM BCM56260_B0_GLOBAL_WRED_AVG_QSIZE_BUFFERE_POOLr_ENUM
#define GLOBAL_WRED_AVG_QSIZE_BUFFERE_POOL0r_ENUM BCM56260_B0_GLOBAL_WRED_AVG_QSIZE_BUFFERE_POOL0r_ENUM
#define GLOBAL_WRED_AVG_QSIZE_BUFFERE_POOL1r_ENUM BCM56260_B0_GLOBAL_WRED_AVG_QSIZE_BUFFERE_POOL1r_ENUM
#define GLOBAL_WRED_AVG_QSIZE_BUFFERIr_ENUM BCM56260_B0_GLOBAL_WRED_AVG_QSIZE_BUFFERIr_ENUM
#define GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE_POOLr_ENUM BCM56260_B0_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE_POOLr_ENUM
#define GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE_POOL0r_ENUM BCM56260_B0_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE_POOL0r_ENUM
#define GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE_POOL1r_ENUM BCM56260_B0_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE_POOL1r_ENUM
#define GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERIr_ENUM BCM56260_B0_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERIr_ENUM
#define GLOBAL_WRED_AVG_QSIZE_FRACTION_QENTRYr_ENUM BCM56260_B0_GLOBAL_WRED_AVG_QSIZE_FRACTION_QENTRYr_ENUM
#define GLOBAL_WRED_AVG_QSIZE_QENTRYr_ENUM BCM56260_B0_GLOBAL_WRED_AVG_QSIZE_QENTRYr_ENUM
#define GLOBAL_WRED_CONFIG_BUFFERE_POOLr_ENUM BCM56260_B0_GLOBAL_WRED_CONFIG_BUFFERE_POOLr_ENUM
#define GLOBAL_WRED_CONFIG_BUFFERE_POOL0r_ENUM BCM56260_B0_GLOBAL_WRED_CONFIG_BUFFERE_POOL0r_ENUM
#define GLOBAL_WRED_CONFIG_BUFFERE_POOL1r_ENUM BCM56260_B0_GLOBAL_WRED_CONFIG_BUFFERE_POOL1r_ENUM
#define GLOBAL_WRED_CONFIG_BUFFERIr_ENUM BCM56260_B0_GLOBAL_WRED_CONFIG_BUFFERIr_ENUM
#define GLOBAL_WRED_CONFIG_QENTRYr_ENUM BCM56260_B0_GLOBAL_WRED_CONFIG_QENTRYr_ENUM
#define GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOLr_ENUM BCM56260_B0_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOLr_ENUM
#define GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOL0r_ENUM BCM56260_B0_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOL0r_ENUM
#define GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOL1r_ENUM BCM56260_B0_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOL1r_ENUM
#define GLOBAL_WRED_DROP_THD_NONTCP_BUFFERIr_ENUM BCM56260_B0_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERIr_ENUM
#define GLOBAL_WRED_DROP_THD_NONTCP_QENTRYr_ENUM BCM56260_B0_GLOBAL_WRED_DROP_THD_NONTCP_QENTRYr_ENUM
#define GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOLr_ENUM BCM56260_B0_GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOLr_ENUM
#define GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOL0r_ENUM BCM56260_B0_GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOL0r_ENUM
#define GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOL1r_ENUM BCM56260_B0_GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOL1r_ENUM
#define GLOBAL_WRED_DROP_THD_TCP_BUFFERIr_ENUM BCM56260_B0_GLOBAL_WRED_DROP_THD_TCP_BUFFERIr_ENUM
#define GLOBAL_WRED_DROP_THD_TCP_QENTRYr_ENUM BCM56260_B0_GLOBAL_WRED_DROP_THD_TCP_QENTRYr_ENUM
#define GTP_PORT_TABLEm_ENUM BCM56260_B0_GTP_PORT_TABLEm_ENUM
#define HASH_CONTROLr_ENUM BCM56260_B0_HASH_CONTROLr_ENUM
#define HCFC_ERRr_ENUM BCM56260_B0_HCFC_ERRr_ENUM
#define HG_COUNTERS_PARITY_CONTROLr_ENUM BCM56260_B0_HG_COUNTERS_PARITY_CONTROLr_ENUM
#define HG_EH_CONTROLr_ENUM BCM56260_B0_HG_EH_CONTROLr_ENUM
#define HG_LOOKUP_DESTINATIONr_ENUM BCM56260_B0_HG_LOOKUP_DESTINATIONr_ENUM
#define HG_TRUNK_BITMAPm_ENUM BCM56260_B0_HG_TRUNK_BITMAPm_ENUM
#define HG_TRUNK_FAILOVER_ENABLEm_ENUM BCM56260_B0_HG_TRUNK_FAILOVER_ENABLEm_ENUM
#define HG_TRUNK_FAILOVER_SETm_ENUM BCM56260_B0_HG_TRUNK_FAILOVER_SETm_ENUM
#define HG_TRUNK_GROUPm_ENUM BCM56260_B0_HG_TRUNK_GROUPm_ENUM
#define HG_TRUNK_MEMBERm_ENUM BCM56260_B0_HG_TRUNK_MEMBERm_ENUM
#define HIGH_SPEED_PORT_BMP_0r_ENUM BCM56260_B0_HIGH_SPEED_PORT_BMP_0r_ENUM
#define HIGIG_TRUNK_CONTROLm_ENUM BCM56260_B0_HIGIG_TRUNK_CONTROLm_ENUM
#define IARB_CELL_DEBUGr_ENUM BCM56260_B0_IARB_CELL_DEBUGr_ENUM
#define IARB_CELL_PKT_BYTESr_ENUM BCM56260_B0_IARB_CELL_PKT_BYTESr_ENUM
#define IARB_DEBUGr_ENUM BCM56260_B0_IARB_DEBUGr_ENUM
#define IARB_ING_PHYSICAL_PORTm_ENUM BCM56260_B0_IARB_ING_PHYSICAL_PORTm_ENUM
#define IARB_LEARN_CONTROLr_ENUM BCM56260_B0_IARB_LEARN_CONTROLr_ENUM
#define IARB_LEARN_FIFO_ECC_CONTROLr_ENUM BCM56260_B0_IARB_LEARN_FIFO_ECC_CONTROLr_ENUM
#define IARB_OLP_CONFIGr_ENUM BCM56260_B0_IARB_OLP_CONFIGr_ENUM
#define IARB_OLP_CONFIG_1r_ENUM BCM56260_B0_IARB_OLP_CONFIG_1r_ENUM
#define IARB_SBUS_TIMERr_ENUM BCM56260_B0_IARB_SBUS_TIMERr_ENUM
#define IARB_TDM_CONTROLr_ENUM BCM56260_B0_IARB_TDM_CONTROLr_ENUM
#define IARB_TDM_TABLEm_ENUM BCM56260_B0_IARB_TDM_TABLEm_ENUM
#define IARB_TDM_TABLE_1m_ENUM BCM56260_B0_IARB_TDM_TABLE_1m_ENUM
#define IBCASTr_ENUM BCM56260_B0_IBCASTr_ENUM
#define ICONTROL_OPCODE_BITMAPm_ENUM BCM56260_B0_ICONTROL_OPCODE_BITMAPm_ENUM
#define ICONTROL_OPCODE_BITMAP_PARITY_CONTROLr_ENUM BCM56260_B0_ICONTROL_OPCODE_BITMAP_PARITY_CONTROLr_ENUM
#define ICTRLr_ENUM BCM56260_B0_ICTRLr_ENUM
#define IE2E_CONTROLr_ENUM BCM56260_B0_IE2E_CONTROLr_ENUM
#define IECELL_CLEAR_DOUBLE_BIT_ERRORr_ENUM BCM56260_B0_IECELL_CLEAR_DOUBLE_BIT_ERRORr_ENUM
#define IECELL_CLEAR_MEM_OVERFLOW_STATUSr_ENUM BCM56260_B0_IECELL_CLEAR_MEM_OVERFLOW_STATUSr_ENUM
#define IECELL_CLEAR_SINGLE_BIT_ERRORr_ENUM BCM56260_B0_IECELL_CLEAR_SINGLE_BIT_ERRORr_ENUM
#define IECELL_CONFIGr_ENUM BCM56260_B0_IECELL_CONFIGr_ENUM
#define IECELL_ECC_CONTROLr_ENUM BCM56260_B0_IECELL_ECC_CONTROLr_ENUM
#define IECELL_FORCE_DOUBLE_BIT_ERRORr_ENUM BCM56260_B0_IECELL_FORCE_DOUBLE_BIT_ERRORr_ENUM
#define IECELL_FORCE_SINGLE_BIT_ERRORr_ENUM BCM56260_B0_IECELL_FORCE_SINGLE_BIT_ERRORr_ENUM
#define IECELL_MEMORY_CONTROLr_ENUM BCM56260_B0_IECELL_MEMORY_CONTROLr_ENUM
#define IECELL_MEM_OVERFLOW_STATUSr_ENUM BCM56260_B0_IECELL_MEM_OVERFLOW_STATUSr_ENUM
#define IECELL_RXFIFO_MEM_ECC_STATUSr_ENUM BCM56260_B0_IECELL_RXFIFO_MEM_ECC_STATUSr_ENUM
#define IECELL_TXFIFO_CELL_CNTr_ENUM BCM56260_B0_IECELL_TXFIFO_CELL_CNTr_ENUM
#define IECELL_TXFIFO_CELL_REQ_CNTr_ENUM BCM56260_B0_IECELL_TXFIFO_CELL_REQ_CNTr_ENUM
#define IECELL_TXFIFO_MEM_ECC_STATUSr_ENUM BCM56260_B0_IECELL_TXFIFO_MEM_ECC_STATUSr_ENUM
#define IECELL_TXFIFO_PKT_DROP_CTLr_ENUM BCM56260_B0_IECELL_TXFIFO_PKT_DROP_CTLr_ENUM
#define IEEE1588_TIME_CONTROLr_ENUM BCM56260_B0_IEEE1588_TIME_CONTROLr_ENUM
#define IEEE1588_TIME_FRAC_SEC_LOWERr_ENUM BCM56260_B0_IEEE1588_TIME_FRAC_SEC_LOWERr_ENUM
#define IEEE1588_TIME_FRAC_SEC_UPPERr_ENUM BCM56260_B0_IEEE1588_TIME_FRAC_SEC_UPPERr_ENUM
#define IEEE1588_TIME_FREQ_CONTROLr_ENUM BCM56260_B0_IEEE1588_TIME_FREQ_CONTROLr_ENUM
#define IEEE1588_TIME_LEAP_SEC_CONTROLr_ENUM BCM56260_B0_IEEE1588_TIME_LEAP_SEC_CONTROLr_ENUM
#define IEEE1588_TIME_SECr_ENUM BCM56260_B0_IEEE1588_TIME_SECr_ENUM
#define IFP_COS_MAPm_ENUM BCM56260_B0_IFP_COS_MAPm_ENUM
#define IFP_COUNTER_PARITY_CONTROLr_ENUM BCM56260_B0_IFP_COUNTER_PARITY_CONTROLr_ENUM
#define IFP_COUNTER_TM_SLICEr_ENUM BCM56260_B0_IFP_COUNTER_TM_SLICEr_ENUM
#define IFP_COUNTER_TM_SLICE_0_2r_ENUM BCM56260_B0_IFP_COUNTER_TM_SLICE_0_2r_ENUM
#define IFP_COUNTER_TM_SLICE_3_5r_ENUM BCM56260_B0_IFP_COUNTER_TM_SLICE_3_5r_ENUM
#define IFP_COUNTER_TM_SLICE_6_8r_ENUM BCM56260_B0_IFP_COUNTER_TM_SLICE_6_8r_ENUM
#define IFP_COUNTER_TM_SLICE_9_11r_ENUM BCM56260_B0_IFP_COUNTER_TM_SLICE_9_11r_ENUM
#define IFP_HIGHWAY_PASSTHRU_TM_144r_ENUM BCM56260_B0_IFP_HIGHWAY_PASSTHRU_TM_144r_ENUM
#define IFP_HIGHWAY_PASSTHRU_TM_74r_ENUM BCM56260_B0_IFP_HIGHWAY_PASSTHRU_TM_74r_ENUM
#define IFP_METER_PARITY_CONTROLr_ENUM BCM56260_B0_IFP_METER_PARITY_CONTROLr_ENUM
#define IFP_METER_TABLE_TM_SLICEr_ENUM BCM56260_B0_IFP_METER_TABLE_TM_SLICEr_ENUM
#define IFP_METER_TABLE_TM_SLICE_0_2r_ENUM BCM56260_B0_IFP_METER_TABLE_TM_SLICE_0_2r_ENUM
#define IFP_METER_TABLE_TM_SLICE_3_5r_ENUM BCM56260_B0_IFP_METER_TABLE_TM_SLICE_3_5r_ENUM
#define IFP_METER_TABLE_TM_SLICE_6_8r_ENUM BCM56260_B0_IFP_METER_TABLE_TM_SLICE_6_8r_ENUM
#define IFP_METER_TABLE_TM_SLICE_9_11r_ENUM BCM56260_B0_IFP_METER_TABLE_TM_SLICE_9_11r_ENUM
#define IFP_PKT_ECC_CONTROLr_ENUM BCM56260_B0_IFP_PKT_ECC_CONTROLr_ENUM
#define IFP_POLICY_PARITY_CONTROLr_ENUM BCM56260_B0_IFP_POLICY_PARITY_CONTROLr_ENUM
#define IFP_POLICY_TABLE_TM_SLICEr_ENUM BCM56260_B0_IFP_POLICY_TABLE_TM_SLICEr_ENUM
#define IFP_POLICY_TABLE_TM_SLICE_0_2r_ENUM BCM56260_B0_IFP_POLICY_TABLE_TM_SLICE_0_2r_ENUM
#define IFP_POLICY_TABLE_TM_SLICE_3_5r_ENUM BCM56260_B0_IFP_POLICY_TABLE_TM_SLICE_3_5r_ENUM
#define IFP_POLICY_TABLE_TM_SLICE_6_8r_ENUM BCM56260_B0_IFP_POLICY_TABLE_TM_SLICE_6_8r_ENUM
#define IFP_POLICY_TABLE_TM_SLICE_9_11r_ENUM BCM56260_B0_IFP_POLICY_TABLE_TM_SLICE_9_11r_ENUM
#define IFP_PWR_WATCH_DOG_CONTROLr_ENUM BCM56260_B0_IFP_PWR_WATCH_DOG_CONTROLr_ENUM
#define IFP_PWR_WATCH_DOG_STATUSr_ENUM BCM56260_B0_IFP_PWR_WATCH_DOG_STATUSr_ENUM
#define IFP_REDIRECTION_PROFILEm_ENUM BCM56260_B0_IFP_REDIRECTION_PROFILEm_ENUM
#define IFP_REDIRECTION_PROFILE_PARITY_CONTROLr_ENUM BCM56260_B0_IFP_REDIRECTION_PROFILE_PARITY_CONTROLr_ENUM
#define IFP_STORM_CONTROL_METER_TMr_ENUM BCM56260_B0_IFP_STORM_CONTROL_METER_TMr_ENUM
#define IFP_STORM_CONTROL_PARITY_CONTROLr_ENUM BCM56260_B0_IFP_STORM_CONTROL_PARITY_CONTROLr_ENUM
#define IGMP_MLD_PKT_CONTROLr_ENUM BCM56260_B0_IGMP_MLD_PKT_CONTROLr_ENUM
#define IHG_LOOKUPr_ENUM BCM56260_B0_IHG_LOOKUPr_ENUM
#define IIPMCr_ENUM BCM56260_B0_IIPMCr_ENUM
#define ILTOMCr_ENUM BCM56260_B0_ILTOMCr_ENUM
#define IMIRROR_BITMAPm_ENUM BCM56260_B0_IMIRROR_BITMAPm_ENUM
#define IMIRROR_BITMAP_PARITY_CONTROLr_ENUM BCM56260_B0_IMIRROR_BITMAP_PARITY_CONTROLr_ENUM
#define IMRP4r_ENUM BCM56260_B0_IMRP4r_ENUM
#define IMRP6r_ENUM BCM56260_B0_IMRP6r_ENUM
#define IM_MTP_INDEXm_ENUM BCM56260_B0_IM_MTP_INDEXm_ENUM
#define ING_1588_PARSING_CONTROLr_ENUM BCM56260_B0_ING_1588_PARSING_CONTROLr_ENUM
#define ING_1588_PROFILE_TABLE_PARITY_CONTROLr_ENUM BCM56260_B0_ING_1588_PROFILE_TABLE_PARITY_CONTROLr_ENUM
#define ING_1588_TS_DISPOSITION_PROFILE_TABLEm_ENUM BCM56260_B0_ING_1588_TS_DISPOSITION_PROFILE_TABLEm_ENUM
#define ING_1588OMPLSr_ENUM BCM56260_B0_ING_1588OMPLSr_ENUM
#define ING_BYPASS_CTRLr_ENUM BCM56260_B0_ING_BYPASS_CTRLr_ENUM
#define ING_CONFIG_64r_ENUM BCM56260_B0_ING_CONFIG_64r_ENUM
#define ING_COS_MODEr_ENUM BCM56260_B0_ING_COS_MODEr_ENUM
#define ING_DVP_TABLEm_ENUM BCM56260_B0_ING_DVP_TABLEm_ENUM
#define ING_DVP_TABLE_ECCP_CONTROLr_ENUM BCM56260_B0_ING_DVP_TABLE_ECCP_CONTROLr_ENUM
#define ING_EGRMSKBMAPm_ENUM BCM56260_B0_ING_EGRMSKBMAPm_ENUM
#define ING_EGRMSKBMAP_PARITY_CONTROLr_ENUM BCM56260_B0_ING_EGRMSKBMAP_PARITY_CONTROLr_ENUM
#define ING_EN_EFILTER_BITMAPm_ENUM BCM56260_B0_ING_EN_EFILTER_BITMAPm_ENUM
#define ING_EVENT_DEBUGr_ENUM BCM56260_B0_ING_EVENT_DEBUGr_ENUM
#define ING_EVENT_DEBUG_2r_ENUM BCM56260_B0_ING_EVENT_DEBUG_2r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_0m_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_0m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_1m_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_1m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_2m_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_2m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_3m_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_3m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_4m_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_4m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_5m_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_5m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_6m_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_6m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_7m_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_7m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_1r_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_1r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_2r_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_2r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_3r_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_3r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_4r_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_4r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_5r_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_5r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_6r_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_6r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_7r_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_7r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1r_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2r_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3r_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4r_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5r_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6r_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7r_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0r_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1r_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2r_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3r_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4r_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5r_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6r_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7r_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r_ENUM BCM56260_B0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_0m_ENUM BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_0m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_1m_ENUM BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_1m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_2m_ENUM BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_2m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_3m_ENUM BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_3m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_4m_ENUM BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_4m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_5m_ENUM BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_5m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_6m_ENUM BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_6m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_7m_ENUM BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_7m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_ENUM BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1r_ENUM BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2r_ENUM BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_3r_ENUM BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_3r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_4r_ENUM BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_4r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_5r_ENUM BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_5r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_6r_ENUM BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_6r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_7r_ENUM BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_7r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_ENUM BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1r_ENUM BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2r_ENUM BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3r_ENUM BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4r_ENUM BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5r_ENUM BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6r_ENUM BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7r_ENUM BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0r_ENUM BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1r_ENUM BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2r_ENUM BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3r_ENUM BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4r_ENUM BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5r_ENUM BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6r_ENUM BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7r_ENUM BCM56260_B0_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_ENUM BCM56260_B0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r_ENUM BCM56260_B0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r_ENUM BCM56260_B0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r_ENUM BCM56260_B0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r_ENUM BCM56260_B0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r_ENUM BCM56260_B0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r_ENUM BCM56260_B0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r_ENUM BCM56260_B0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r_ENUM
#define ING_FLEX_CTR_PKT_PRI_MAPm_ENUM BCM56260_B0_ING_FLEX_CTR_PKT_PRI_MAPm_ENUM
#define ING_FLEX_CTR_PKT_PRI_MAP_PARITY_CONTROLr_ENUM BCM56260_B0_ING_FLEX_CTR_PKT_PRI_MAP_PARITY_CONTROLr_ENUM
#define ING_FLEX_CTR_PKT_RES_MAPm_ENUM BCM56260_B0_ING_FLEX_CTR_PKT_RES_MAPm_ENUM
#define ING_FLEX_CTR_PKT_RES_MAP_PARITY_CONTROLr_ENUM BCM56260_B0_ING_FLEX_CTR_PKT_RES_MAP_PARITY_CONTROLr_ENUM
#define ING_FLEX_CTR_PORT_MAPm_ENUM BCM56260_B0_ING_FLEX_CTR_PORT_MAPm_ENUM
#define ING_FLEX_CTR_PRI_CNG_MAPm_ENUM BCM56260_B0_ING_FLEX_CTR_PRI_CNG_MAPm_ENUM
#define ING_FLEX_CTR_PRI_CNG_MAP_PARITY_CONTROLr_ENUM BCM56260_B0_ING_FLEX_CTR_PRI_CNG_MAP_PARITY_CONTROLr_ENUM
#define ING_FLEX_CTR_TOS_MAPm_ENUM BCM56260_B0_ING_FLEX_CTR_TOS_MAPm_ENUM
#define ING_FLEX_CTR_TOS_MAP_PARITY_CONTROLr_ENUM BCM56260_B0_ING_FLEX_CTR_TOS_MAP_PARITY_CONTROLr_ENUM
#define ING_GTP_CONTROLr_ENUM BCM56260_B0_ING_GTP_CONTROLr_ENUM
#define ING_HASH_CONFIG_0r_ENUM BCM56260_B0_ING_HASH_CONFIG_0r_ENUM
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILEm_ENUM BCM56260_B0_ING_HIGIG_TRUNK_OVERRIDE_PROFILEm_ENUM
#define ING_HW_RESET_CONTROL_1r_ENUM BCM56260_B0_ING_HW_RESET_CONTROL_1r_ENUM
#define ING_HW_RESET_CONTROL_2r_ENUM BCM56260_B0_ING_HW_RESET_CONTROL_2r_ENUM
#define ING_L2_TUNNEL_PARSE_CONTROLr_ENUM BCM56260_B0_ING_L2_TUNNEL_PARSE_CONTROLr_ENUM
#define ING_L3_NEXT_HOPm_ENUM BCM56260_B0_ING_L3_NEXT_HOPm_ENUM
#define ING_L3_NEXT_HOP_ECCP_CONTROLr_ENUM BCM56260_B0_ING_L3_NEXT_HOP_ECCP_CONTROLr_ENUM
#define ING_LLTAG_TPIDr_ENUM BCM56260_B0_ING_LLTAG_TPIDr_ENUM
#define ING_LMFC_EOP_BUFFER_0_PARITY_CONTROLr_ENUM BCM56260_B0_ING_LMFC_EOP_BUFFER_0_PARITY_CONTROLr_ENUM
#define ING_LMFC_EOP_BUFFER_1_PARITY_CONTROLr_ENUM BCM56260_B0_ING_LMFC_EOP_BUFFER_1_PARITY_CONTROLr_ENUM
#define ING_LMFC_EOP_BUFFER_2_PARITY_CONTROLr_ENUM BCM56260_B0_ING_LMFC_EOP_BUFFER_2_PARITY_CONTROLr_ENUM
#define ING_LM_COUNTER_CONTROLm_ENUM BCM56260_B0_ING_LM_COUNTER_CONTROLm_ENUM
#define ING_LM_RAM_CONTROL_0_64r_ENUM BCM56260_B0_ING_LM_RAM_CONTROL_0_64r_ENUM
#define ING_LM_RAM_CONTROL_1r_ENUM BCM56260_B0_ING_LM_RAM_CONTROL_1r_ENUM
#define ING_MIRROR_COS_CONTROLr_ENUM BCM56260_B0_ING_MIRROR_COS_CONTROLr_ENUM
#define ING_MISC_CONFIGr_ENUM BCM56260_B0_ING_MISC_CONFIGr_ENUM
#define ING_MISC_CONFIG2r_ENUM BCM56260_B0_ING_MISC_CONFIG2r_ENUM
#define ING_MISC_PORT_CONFIGr_ENUM BCM56260_B0_ING_MISC_PORT_CONFIGr_ENUM
#define ING_MODMAP_CTRLr_ENUM BCM56260_B0_ING_MODMAP_CTRLr_ENUM
#define ING_MOD_MAP_TABLEm_ENUM BCM56260_B0_ING_MOD_MAP_TABLEm_ENUM
#define ING_MPLS_EXP_MAPPINGm_ENUM BCM56260_B0_ING_MPLS_EXP_MAPPINGm_ENUM
#define ING_MPLS_INNER_TPIDr_ENUM BCM56260_B0_ING_MPLS_INNER_TPIDr_ENUM
#define ING_MPLS_TPIDr_ENUM BCM56260_B0_ING_MPLS_TPIDr_ENUM
#define ING_MPLS_TPID_0r_ENUM BCM56260_B0_ING_MPLS_TPID_0r_ENUM
#define ING_MPLS_TPID_1r_ENUM BCM56260_B0_ING_MPLS_TPID_1r_ENUM
#define ING_MPLS_TPID_2r_ENUM BCM56260_B0_ING_MPLS_TPID_2r_ENUM
#define ING_MPLS_TPID_3r_ENUM BCM56260_B0_ING_MPLS_TPID_3r_ENUM
#define ING_NETWORK_PRUNE_CONTROLm_ENUM BCM56260_B0_ING_NETWORK_PRUNE_CONTROLm_ENUM
#define ING_NIV_CONFIGr_ENUM BCM56260_B0_ING_NIV_CONFIGr_ENUM
#define ING_NIV_RX_FRAMES_ERROR_DROPr_ENUM BCM56260_B0_ING_NIV_RX_FRAMES_ERROR_DROPr_ENUM
#define ING_NIV_RX_FRAMES_FORWARDING_DROPr_ENUM BCM56260_B0_ING_NIV_RX_FRAMES_FORWARDING_DROPr_ENUM
#define ING_NIV_RX_FRAMES_VLAN_TAGGEDr_ENUM BCM56260_B0_ING_NIV_RX_FRAMES_VLAN_TAGGEDr_ENUM
#define ING_OAM_LM_CNG_CONTROLr_ENUM BCM56260_B0_ING_OAM_LM_CNG_CONTROLr_ENUM
#define ING_OAM_LM_COUNTERS_0m_ENUM BCM56260_B0_ING_OAM_LM_COUNTERS_0m_ENUM
#define ING_OAM_LM_COUNTERS_0_ECC_CONTROLr_ENUM BCM56260_B0_ING_OAM_LM_COUNTERS_0_ECC_CONTROLr_ENUM
#define ING_OAM_LM_COUNTERS_1m_ENUM BCM56260_B0_ING_OAM_LM_COUNTERS_1m_ENUM
#define ING_OAM_LM_COUNTERS_1_ECC_CONTROLr_ENUM BCM56260_B0_ING_OAM_LM_COUNTERS_1_ECC_CONTROLr_ENUM
#define ING_OAM_LM_COUNTERS_2m_ENUM BCM56260_B0_ING_OAM_LM_COUNTERS_2m_ENUM
#define ING_OAM_LM_COUNTERS_2_ECC_CONTROLr_ENUM BCM56260_B0_ING_OAM_LM_COUNTERS_2_ECC_CONTROLr_ENUM
#define ING_OLP_CONFIG_0_64r_ENUM BCM56260_B0_ING_OLP_CONFIG_0_64r_ENUM
#define ING_OLP_CONFIG_1_64r_ENUM BCM56260_B0_ING_OLP_CONFIG_1_64r_ENUM
#define ING_OUTER_TPIDr_ENUM BCM56260_B0_ING_OUTER_TPIDr_ENUM
#define ING_OUTER_TPID_0r_ENUM BCM56260_B0_ING_OUTER_TPID_0r_ENUM
#define ING_OUTER_TPID_1r_ENUM BCM56260_B0_ING_OUTER_TPID_1r_ENUM
#define ING_OUTER_TPID_2r_ENUM BCM56260_B0_ING_OUTER_TPID_2r_ENUM
#define ING_OUTER_TPID_3r_ENUM BCM56260_B0_ING_OUTER_TPID_3r_ENUM
#define ING_PHYSICAL_PORT_TABLEm_ENUM BCM56260_B0_ING_PHYSICAL_PORT_TABLEm_ENUM
#define ING_PHYSICAL_PORT_TABLE_PARITY_CONTROLr_ENUM BCM56260_B0_ING_PHYSICAL_PORT_TABLE_PARITY_CONTROLr_ENUM
#define ING_PRI_CNG_MAPm_ENUM BCM56260_B0_ING_PRI_CNG_MAPm_ENUM
#define ING_PRI_CNG_MAP_PARITY_CONTROLr_ENUM BCM56260_B0_ING_PRI_CNG_MAP_PARITY_CONTROLr_ENUM
#define ING_PW_TERM_SEQ_NUMm_ENUM BCM56260_B0_ING_PW_TERM_SEQ_NUMm_ENUM
#define ING_PW_TERM_SEQ_NUM_PARITY_CONTROLr_ENUM BCM56260_B0_ING_PW_TERM_SEQ_NUM_PARITY_CONTROLr_ENUM
#define ING_QUEUE_MAPm_ENUM BCM56260_B0_ING_QUEUE_MAPm_ENUM
#define ING_QUEUE_MAP_PARITY_CONTROLr_ENUM BCM56260_B0_ING_QUEUE_MAP_PARITY_CONTROLr_ENUM
#define ING_QUEUE_OFFSET_MAPPING_TABLEm_ENUM BCM56260_B0_ING_QUEUE_OFFSET_MAPPING_TABLEm_ENUM
#define ING_Q_BEGINr_ENUM BCM56260_B0_ING_Q_BEGINr_ENUM
#define ING_SAT_SAMP_DATAm_ENUM BCM56260_B0_ING_SAT_SAMP_DATAm_ENUM
#define ING_SAT_SAMP_DATA_PARITY_CONTROLr_ENUM BCM56260_B0_ING_SAT_SAMP_DATA_PARITY_CONTROLr_ENUM
#define ING_SAT_SAMP_TCAMm_ENUM BCM56260_B0_ING_SAT_SAMP_TCAMm_ENUM
#define ING_SAT_SAMP_TCAM_BIST_CONFIGr_ENUM BCM56260_B0_ING_SAT_SAMP_TCAM_BIST_CONFIGr_ENUM
#define ING_SAT_SAMP_TCAM_BIST_DBG_DATAr_ENUM BCM56260_B0_ING_SAT_SAMP_TCAM_BIST_DBG_DATAr_ENUM
#define ING_SAT_SAMP_TCAM_BIST_STATUSr_ENUM BCM56260_B0_ING_SAT_SAMP_TCAM_BIST_STATUSr_ENUM
#define ING_SAT_SAMP_TCAM_DBGCTRLr_ENUM BCM56260_B0_ING_SAT_SAMP_TCAM_DBGCTRLr_ENUM
#define ING_SAT_SAMP_TM_CONTROLr_ENUM BCM56260_B0_ING_SAT_SAMP_TM_CONTROLr_ENUM
#define ING_SCTP_CONTROLr_ENUM BCM56260_B0_ING_SCTP_CONTROLr_ENUM
#define ING_SERVICE_PRI_MAP_0m_ENUM BCM56260_B0_ING_SERVICE_PRI_MAP_0m_ENUM
#define ING_SERVICE_PRI_MAP_0_PARITY_CONTROLr_ENUM BCM56260_B0_ING_SERVICE_PRI_MAP_0_PARITY_CONTROLr_ENUM
#define ING_SERVICE_PRI_MAP_1m_ENUM BCM56260_B0_ING_SERVICE_PRI_MAP_1m_ENUM
#define ING_SERVICE_PRI_MAP_1_PARITY_CONTROLr_ENUM BCM56260_B0_ING_SERVICE_PRI_MAP_1_PARITY_CONTROLr_ENUM
#define ING_SERVICE_PRI_MAP_2m_ENUM BCM56260_B0_ING_SERVICE_PRI_MAP_2m_ENUM
#define ING_SERVICE_PRI_MAP_2_PARITY_CONTROLr_ENUM BCM56260_B0_ING_SERVICE_PRI_MAP_2_PARITY_CONTROLr_ENUM
#define ING_SERVICE_PRI_MAP_PARITY_CONTROLr_ENUM BCM56260_B0_ING_SERVICE_PRI_MAP_PARITY_CONTROLr_ENUM
#define ING_SER_FIFOm_ENUM BCM56260_B0_ING_SER_FIFOm_ENUM
#define ING_SER_FIFO_CTRLr_ENUM BCM56260_B0_ING_SER_FIFO_CTRLr_ENUM
#define ING_SER_FIFO_STATUSr_ENUM BCM56260_B0_ING_SER_FIFO_STATUSr_ENUM
#define ING_SVM_CONTROLr_ENUM BCM56260_B0_ING_SVM_CONTROLr_ENUM
#define ING_SVM_MACROFLOW_INDEX_TABLE_CONTROLr_ENUM BCM56260_B0_ING_SVM_MACROFLOW_INDEX_TABLE_CONTROLr_ENUM
#define ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_INTRr_ENUM BCM56260_B0_ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_INTRr_ENUM
#define ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_NACKr_ENUM BCM56260_B0_ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_NACKr_ENUM
#define ING_SVM_METER_TABLE_CONTROLr_ENUM BCM56260_B0_ING_SVM_METER_TABLE_CONTROLr_ENUM
#define ING_SVM_METER_TABLE_PARITY_STATUS_INTRr_ENUM BCM56260_B0_ING_SVM_METER_TABLE_PARITY_STATUS_INTRr_ENUM
#define ING_SVM_METER_TABLE_PARITY_STATUS_NACKr_ENUM BCM56260_B0_ING_SVM_METER_TABLE_PARITY_STATUS_NACKr_ENUM
#define ING_SVM_OFFSET_TABLE_CONTROLr_ENUM BCM56260_B0_ING_SVM_OFFSET_TABLE_CONTROLr_ENUM
#define ING_SVM_OFFSET_TABLE_PARITY_STATUS_INTRr_ENUM BCM56260_B0_ING_SVM_OFFSET_TABLE_PARITY_STATUS_INTRr_ENUM
#define ING_SVM_OFFSET_TABLE_PARITY_STATUS_NACKr_ENUM BCM56260_B0_ING_SVM_OFFSET_TABLE_PARITY_STATUS_NACKr_ENUM
#define ING_SVM_PKT_ATTR_SELECTOR_KEYr_ENUM BCM56260_B0_ING_SVM_PKT_ATTR_SELECTOR_KEYr_ENUM
#define ING_SVM_PKT_ATTR_SELECTOR_KEY_0r_ENUM BCM56260_B0_ING_SVM_PKT_ATTR_SELECTOR_KEY_0r_ENUM
#define ING_SVM_PKT_ATTR_SELECTOR_KEY_1r_ENUM BCM56260_B0_ING_SVM_PKT_ATTR_SELECTOR_KEY_1r_ENUM
#define ING_SVM_PKT_ATTR_SELECTOR_KEY_2r_ENUM BCM56260_B0_ING_SVM_PKT_ATTR_SELECTOR_KEY_2r_ENUM
#define ING_SVM_PKT_ATTR_SELECTOR_KEY_3r_ENUM BCM56260_B0_ING_SVM_PKT_ATTR_SELECTOR_KEY_3r_ENUM
#define ING_SVM_PKT_PRI_MAPm_ENUM BCM56260_B0_ING_SVM_PKT_PRI_MAPm_ENUM
#define ING_SVM_PKT_PRI_MAP_PARITY_CONTROLr_ENUM BCM56260_B0_ING_SVM_PKT_PRI_MAP_PARITY_CONTROLr_ENUM
#define ING_SVM_PKT_RES_MAPm_ENUM BCM56260_B0_ING_SVM_PKT_RES_MAPm_ENUM
#define ING_SVM_PKT_RES_MAP_PARITY_CONTROLr_ENUM BCM56260_B0_ING_SVM_PKT_RES_MAP_PARITY_CONTROLr_ENUM
#define ING_SVM_POLICY_TABLE_CONTROLr_ENUM BCM56260_B0_ING_SVM_POLICY_TABLE_CONTROLr_ENUM
#define ING_SVM_POLICY_TABLE_PARITY_STATUS_INTRr_ENUM BCM56260_B0_ING_SVM_POLICY_TABLE_PARITY_STATUS_INTRr_ENUM
#define ING_SVM_POLICY_TABLE_PARITY_STATUS_NACKr_ENUM BCM56260_B0_ING_SVM_POLICY_TABLE_PARITY_STATUS_NACKr_ENUM
#define ING_SVM_PORT_MAPm_ENUM BCM56260_B0_ING_SVM_PORT_MAPm_ENUM
#define ING_SVM_PRI_CNG_MAPm_ENUM BCM56260_B0_ING_SVM_PRI_CNG_MAPm_ENUM
#define ING_SVM_TOS_MAPm_ENUM BCM56260_B0_ING_SVM_TOS_MAPm_ENUM
#define ING_SVM_TOS_MAP_PARITY_CONTROLr_ENUM BCM56260_B0_ING_SVM_TOS_MAP_PARITY_CONTROLr_ENUM
#define ING_SYS_RSVD_VIDr_ENUM BCM56260_B0_ING_SYS_RSVD_VIDr_ENUM
#define ING_UNTAGGED_PHBm_ENUM BCM56260_B0_ING_UNTAGGED_PHBm_ENUM
#define ING_VLAN_RANGEm_ENUM BCM56260_B0_ING_VLAN_RANGEm_ENUM
#define ING_VLAN_TAG_ACTION_PROFILEm_ENUM BCM56260_B0_ING_VLAN_TAG_ACTION_PROFILEm_ENUM
#define ING_VOQFC_IDr_ENUM BCM56260_B0_ING_VOQFC_IDr_ENUM
#define ING_VOQFC_MACDA_LSr_ENUM BCM56260_B0_ING_VOQFC_MACDA_LSr_ENUM
#define ING_VOQFC_MACDA_MSr_ENUM BCM56260_B0_ING_VOQFC_MACDA_MSr_ENUM
#define ING_WESP_PROTO_CONTROLr_ENUM BCM56260_B0_ING_WESP_PROTO_CONTROLr_ENUM
#define INITIAL_ING_L3_NEXT_HOPm_ENUM BCM56260_B0_INITIAL_ING_L3_NEXT_HOPm_ENUM
#define INITIAL_ING_L3_NEXT_HOP_ECCP_CONTROLr_ENUM BCM56260_B0_INITIAL_ING_L3_NEXT_HOP_ECCP_CONTROLr_ENUM
#define INITIAL_L3_ECMPm_ENUM BCM56260_B0_INITIAL_L3_ECMPm_ENUM
#define INITIAL_L3_ECMP_ECCP_CONTROLr_ENUM BCM56260_B0_INITIAL_L3_ECMP_ECCP_CONTROLr_ENUM
#define INITIAL_L3_ECMP_GROUPm_ENUM BCM56260_B0_INITIAL_L3_ECMP_GROUPm_ENUM
#define INITIAL_L3_ECMP_GROUP_ECCP_CONTROLr_ENUM BCM56260_B0_INITIAL_L3_ECMP_GROUP_ECCP_CONTROLr_ENUM
#define INITIAL_PROT_GROUP_TABLEm_ENUM BCM56260_B0_INITIAL_PROT_GROUP_TABLEm_ENUM
#define INITIAL_PROT_NHI_TABLEm_ENUM BCM56260_B0_INITIAL_PROT_NHI_TABLEm_ENUM
#define INITIAL_PROT_NHI_TABLE_1m_ENUM BCM56260_B0_INITIAL_PROT_NHI_TABLE_1m_ENUM
#define INITIAL_PROT_NHI_TABLE_1_DMAm_ENUM BCM56260_B0_INITIAL_PROT_NHI_TABLE_1_DMAm_ENUM
#define INITIAL_PROT_NHI_TABLE_1_DMA_PARITY_CONTROLr_ENUM BCM56260_B0_INITIAL_PROT_NHI_TABLE_1_DMA_PARITY_CONTROLr_ENUM
#define INITIAL_PROT_NHI_TABLE_ECCP_CONTROLr_ENUM BCM56260_B0_INITIAL_PROT_NHI_TABLE_ECCP_CONTROLr_ENUM
#define INNER_TPIDr_ENUM BCM56260_B0_INNER_TPIDr_ENUM
#define INPUT_PORT_RX_ENABLE_64r_ENUM BCM56260_B0_INPUT_PORT_RX_ENABLE_64r_ENUM
#define INTFI_CFGr_ENUM BCM56260_B0_INTFI_CFGr_ENUM
#define INTFI_DEBUGr_ENUM BCM56260_B0_INTFI_DEBUGr_ENUM
#define INTFI_DEBUG_FIFO_WR_POINTERr_ENUM BCM56260_B0_INTFI_DEBUG_FIFO_WR_POINTERr_ENUM
#define INTFI_ECC_CONTROLr_ENUM BCM56260_B0_INTFI_ECC_CONTROLr_ENUM
#define INTFI_ECC_INTR_MASKr_ENUM BCM56260_B0_INTFI_ECC_INTR_MASKr_ENUM
#define INTFI_MAP_L0_TBL_ADDRr_ENUM BCM56260_B0_INTFI_MAP_L0_TBL_ADDRr_ENUM
#define INTFI_MAP_L1_TBL_ADDRr_ENUM BCM56260_B0_INTFI_MAP_L1_TBL_ADDRr_ENUM
#define INTFI_MAP_L2_TBL_ADDRr_ENUM BCM56260_B0_INTFI_MAP_L2_TBL_ADDRr_ENUM
#define INTFI_MEMORY_TMr_ENUM BCM56260_B0_INTFI_MEMORY_TMr_ENUM
#define INTFI_OOBFC_MSG_RX_FAILED_CNTr_ENUM BCM56260_B0_INTFI_OOBFC_MSG_RX_FAILED_CNTr_ENUM
#define INTFO_FCN_ENr_ENUM BCM56260_B0_INTFO_FCN_ENr_ENUM
#define INTFO_HW_UPDATE_DISr_ENUM BCM56260_B0_INTFO_HW_UPDATE_DISr_ENUM
#define INTFO_MEMDEBUG_CHFC_TC2PRI_TBLr_ENUM BCM56260_B0_INTFO_MEMDEBUG_CHFC_TC2PRI_TBLr_ENUM
#define INTFO_OOBFC_MSG_RX_FAILED_CNTr_ENUM BCM56260_B0_INTFO_OOBFC_MSG_RX_FAILED_CNTr_ENUM
#define IP0_INTR_ENABLEr_ENUM BCM56260_B0_IP0_INTR_ENABLEr_ENUM
#define IP0_INTR_STATUSr_ENUM BCM56260_B0_IP0_INTR_STATUSr_ENUM
#define IP1_INTR_ENABLE_1r_ENUM BCM56260_B0_IP1_INTR_ENABLE_1r_ENUM
#define IP1_INTR_STATUS_1r_ENUM BCM56260_B0_IP1_INTR_STATUS_1r_ENUM
#define IP3_INTR_ENABLEr_ENUM BCM56260_B0_IP3_INTR_ENABLEr_ENUM
#define IP3_INTR_ENABLE_2r_ENUM BCM56260_B0_IP3_INTR_ENABLE_2r_ENUM
#define IP3_INTR_STATUSr_ENUM BCM56260_B0_IP3_INTR_STATUSr_ENUM
#define IP3_INTR_STATUS_2r_ENUM BCM56260_B0_IP3_INTR_STATUS_2r_ENUM
#define IPARS_PACKET_BUFFER_CONTROL_INFOr_ENUM BCM56260_B0_IPARS_PACKET_BUFFER_CONTROL_INFOr_ENUM
#define IPEP_TEMPLATE_ECC_CONTROLr_ENUM BCM56260_B0_IPEP_TEMPLATE_ECC_CONTROLr_ENUM
#define IPEP_TEMPLATE_PARITY_CONTROLr_ENUM BCM56260_B0_IPEP_TEMPLATE_PARITY_CONTROLr_ENUM
#define IPROC_WRAP_IPROC_DDR_PLL_CTRL_0r_ENUM BCM56260_B0_IPROC_WRAP_IPROC_DDR_PLL_CTRL_0r_ENUM
#define IPROC_WRAP_IPROC_DDR_PLL_CTRL_1r_ENUM BCM56260_B0_IPROC_WRAP_IPROC_DDR_PLL_CTRL_1r_ENUM
#define IPROC_WRAP_IPROC_DDR_PLL_CTRL_2r_ENUM BCM56260_B0_IPROC_WRAP_IPROC_DDR_PLL_CTRL_2r_ENUM
#define IPROC_WRAP_IPROC_DDR_PLL_CTRL_3r_ENUM BCM56260_B0_IPROC_WRAP_IPROC_DDR_PLL_CTRL_3r_ENUM
#define IPROC_WRAP_IPROC_DDR_PLL_CTRL_4r_ENUM BCM56260_B0_IPROC_WRAP_IPROC_DDR_PLL_CTRL_4r_ENUM
#define IPROC_WRAP_IPROC_DDR_PLL_CTRL_5r_ENUM BCM56260_B0_IPROC_WRAP_IPROC_DDR_PLL_CTRL_5r_ENUM
#define IPROC_WRAP_IPROC_DDR_PLL_CTRL_6r_ENUM BCM56260_B0_IPROC_WRAP_IPROC_DDR_PLL_CTRL_6r_ENUM
#define IPROC_WRAP_IPROC_DDR_PLL_CTRL_7r_ENUM BCM56260_B0_IPROC_WRAP_IPROC_DDR_PLL_CTRL_7r_ENUM
#define IPROC_WRAP_IPROC_DDR_PLL_CTRL_8r_ENUM BCM56260_B0_IPROC_WRAP_IPROC_DDR_PLL_CTRL_8r_ENUM
#define IPROC_WRAP_IPROC_DDR_PLL_STATUSr_ENUM BCM56260_B0_IPROC_WRAP_IPROC_DDR_PLL_STATUSr_ENUM
#define IPROC_WRAP_IPROC_PLL_CTRL_0r_ENUM BCM56260_B0_IPROC_WRAP_IPROC_PLL_CTRL_0r_ENUM
#define IPROC_WRAP_IPROC_PLL_CTRL_1r_ENUM BCM56260_B0_IPROC_WRAP_IPROC_PLL_CTRL_1r_ENUM
#define IPROC_WRAP_IPROC_PLL_CTRL_2r_ENUM BCM56260_B0_IPROC_WRAP_IPROC_PLL_CTRL_2r_ENUM
#define IPROC_WRAP_IPROC_PLL_CTRL_3r_ENUM BCM56260_B0_IPROC_WRAP_IPROC_PLL_CTRL_3r_ENUM
#define IPROC_WRAP_IPROC_PLL_CTRL_4r_ENUM BCM56260_B0_IPROC_WRAP_IPROC_PLL_CTRL_4r_ENUM
#define IPROC_WRAP_IPROC_PLL_CTRL_5r_ENUM BCM56260_B0_IPROC_WRAP_IPROC_PLL_CTRL_5r_ENUM
#define IPROC_WRAP_IPROC_PLL_CTRL_6r_ENUM BCM56260_B0_IPROC_WRAP_IPROC_PLL_CTRL_6r_ENUM
#define IPROC_WRAP_IPROC_PLL_STATUSr_ENUM BCM56260_B0_IPROC_WRAP_IPROC_PLL_STATUSr_ENUM
#define IPROC_WRAP_IPROC_STRAP_CTRLr_ENUM BCM56260_B0_IPROC_WRAP_IPROC_STRAP_CTRLr_ENUM
#define IPROC_WRAP_MISC_CONTROLr_ENUM BCM56260_B0_IPROC_WRAP_MISC_CONTROLr_ENUM
#define IPROC_WRAP_MISC_STATUSr_ENUM BCM56260_B0_IPROC_WRAP_MISC_STATUSr_ENUM
#define IPROC_WRAP_PCIE_SERDES_CONTROLr_ENUM BCM56260_B0_IPROC_WRAP_PCIE_SERDES_CONTROLr_ENUM
#define IPROC_WRAP_PCIE_SERDES_STATUSr_ENUM BCM56260_B0_IPROC_WRAP_PCIE_SERDES_STATUSr_ENUM
#define IPROC_WRAP_USBPHY_CTRL_0r_ENUM BCM56260_B0_IPROC_WRAP_USBPHY_CTRL_0r_ENUM
#define IPROC_WRAP_USBPHY_CTRL_1r_ENUM BCM56260_B0_IPROC_WRAP_USBPHY_CTRL_1r_ENUM
#define IPROC_WRAP_USBPHY_CTRL_2r_ENUM BCM56260_B0_IPROC_WRAP_USBPHY_CTRL_2r_ENUM
#define IPROC_WRAP_USBPHY_CTRL_3r_ENUM BCM56260_B0_IPROC_WRAP_USBPHY_CTRL_3r_ENUM
#define IPROC_WRAP_USBPHY_CTRL_4r_ENUM BCM56260_B0_IPROC_WRAP_USBPHY_CTRL_4r_ENUM
#define IPROC_WRAP_USBPHY_CTRL_5r_ENUM BCM56260_B0_IPROC_WRAP_USBPHY_CTRL_5r_ENUM
#define IPV4_IN_IPV6_PREFIX_MATCH_TABLEm_ENUM BCM56260_B0_IPV4_IN_IPV6_PREFIX_MATCH_TABLEm_ENUM
#define IPV6_MIN_FRAG_SIZEr_ENUM BCM56260_B0_IPV6_MIN_FRAG_SIZEr_ENUM
#define IP_COUNTERS_PARITY_CONTROLr_ENUM BCM56260_B0_IP_COUNTERS_PARITY_CONTROLr_ENUM
#define ITE_CONFIGr_ENUM BCM56260_B0_ITE_CONFIGr_ENUM
#define ITE_SCHED_WRR_WEIGHT_COSr_ENUM BCM56260_B0_ITE_SCHED_WRR_WEIGHT_COSr_ENUM
#define ITE_SCHED_WRR_WEIGHT_COS0r_ENUM BCM56260_B0_ITE_SCHED_WRR_WEIGHT_COS0r_ENUM
#define ITE_SCHED_WRR_WEIGHT_COS1r_ENUM BCM56260_B0_ITE_SCHED_WRR_WEIGHT_COS1r_ENUM
#define ITE_SCHED_WRR_WEIGHT_COS2r_ENUM BCM56260_B0_ITE_SCHED_WRR_WEIGHT_COS2r_ENUM
#define ITE_SCHED_WRR_WEIGHT_COS3r_ENUM BCM56260_B0_ITE_SCHED_WRR_WEIGHT_COS3r_ENUM
#define ITE_SCHED_WRR_WEIGHT_COS4r_ENUM BCM56260_B0_ITE_SCHED_WRR_WEIGHT_COS4r_ENUM
#define ITE_SCHED_WRR_WEIGHT_COS5r_ENUM BCM56260_B0_ITE_SCHED_WRR_WEIGHT_COS5r_ENUM
#define ITE_SCHED_WRR_WEIGHT_COS6r_ENUM BCM56260_B0_ITE_SCHED_WRR_WEIGHT_COS6r_ENUM
#define ITE_SCHED_WRR_WEIGHT_COS7r_ENUM BCM56260_B0_ITE_SCHED_WRR_WEIGHT_COS7r_ENUM
#define ITE_SEGMENTS_GAPr_ENUM BCM56260_B0_ITE_SEGMENTS_GAPr_ENUM
#define ITE_TO_EMC_WR_REQ_EOP_COUNT_DEBUGr_ENUM BCM56260_B0_ITE_TO_EMC_WR_REQ_EOP_COUNT_DEBUGr_ENUM
#define ITE_TO_EMC_WR_REQ_SOP_COUNT_DEBUGr_ENUM BCM56260_B0_ITE_TO_EMC_WR_REQ_SOP_COUNT_DEBUGr_ENUM
#define IUNHGIr_ENUM BCM56260_B0_IUNHGIr_ENUM
#define IUNKOPCr_ENUM BCM56260_B0_IUNKOPCr_ENUM
#define KNOWN_MCAST_BLOCK_MASKm_ENUM BCM56260_B0_KNOWN_MCAST_BLOCK_MASKm_ENUM
#define KNOWN_MCAST_BLOCK_MASK_PARITY_CONTROLr_ENUM BCM56260_B0_KNOWN_MCAST_BLOCK_MASK_PARITY_CONTROLr_ENUM
#define L2MCm_ENUM BCM56260_B0_L2MCm_ENUM
#define L2MC_ECCP_CONTROLr_ENUM BCM56260_B0_L2MC_ECCP_CONTROLr_ENUM
#define L2Xm_ENUM BCM56260_B0_L2Xm_ENUM
#define L2_AGE_DEBUGr_ENUM BCM56260_B0_L2_AGE_DEBUGr_ENUM
#define L2_AGE_DEBUG_2r_ENUM BCM56260_B0_L2_AGE_DEBUG_2r_ENUM
#define L2_AGE_TIMERr_ENUM BCM56260_B0_L2_AGE_TIMERr_ENUM
#define L2_AUX_HASH_CONTROLr_ENUM BCM56260_B0_L2_AUX_HASH_CONTROLr_ENUM
#define L2_BULK_CONTROLr_ENUM BCM56260_B0_L2_BULK_CONTROLr_ENUM
#define L2_BULK_KEY_TYPE_PORT_Ar_ENUM BCM56260_B0_L2_BULK_KEY_TYPE_PORT_Ar_ENUM
#define L2_BULK_KEY_TYPE_PORT_Br_ENUM BCM56260_B0_L2_BULK_KEY_TYPE_PORT_Br_ENUM
#define L2_BULK_MATCH_DATAm_ENUM BCM56260_B0_L2_BULK_MATCH_DATAm_ENUM
#define L2_BULK_MATCH_MASKm_ENUM BCM56260_B0_L2_BULK_MATCH_MASKm_ENUM
#define L2_BULK_MATCH_PORT_Ar_ENUM BCM56260_B0_L2_BULK_MATCH_PORT_Ar_ENUM
#define L2_BULK_MATCH_PORT_Br_ENUM BCM56260_B0_L2_BULK_MATCH_PORT_Br_ENUM
#define L2_BULK_MATCH_VLANS_CONTROLr_ENUM BCM56260_B0_L2_BULK_MATCH_VLANS_CONTROLr_ENUM
#define L2_BULK_MATCH_VLANS_PORT_Am_ENUM BCM56260_B0_L2_BULK_MATCH_VLANS_PORT_Am_ENUM
#define L2_BULK_MATCH_VLANS_PORT_Bm_ENUM BCM56260_B0_L2_BULK_MATCH_VLANS_PORT_Bm_ENUM
#define L2_BULK_REPLACE_DATAm_ENUM BCM56260_B0_L2_BULK_REPLACE_DATAm_ENUM
#define L2_BULK_REPLACE_MASKm_ENUM BCM56260_B0_L2_BULK_REPLACE_MASKm_ENUM
#define L2_ENTRY_DBGCTRL_0r_ENUM BCM56260_B0_L2_ENTRY_DBGCTRL_0r_ENUM
#define L2_ENTRY_DBGCTRL_1r_ENUM BCM56260_B0_L2_ENTRY_DBGCTRL_1r_ENUM
#define L2_ENTRY_DBGCTRL_2r_ENUM BCM56260_B0_L2_ENTRY_DBGCTRL_2r_ENUM
#define L2_ENTRY_ECC_CONTROLr_ENUM BCM56260_B0_L2_ENTRY_ECC_CONTROLr_ENUM
#define L2_ENTRY_LP_CONTROLr_ENUM BCM56260_B0_L2_ENTRY_LP_CONTROLr_ENUM
#define L2_ENTRY_ONLYm_ENUM BCM56260_B0_L2_ENTRY_ONLYm_ENUM
#define L2_ENTRY_OVERFLOWm_ENUM BCM56260_B0_L2_ENTRY_OVERFLOWm_ENUM
#define L2_HITDA_ONLYm_ENUM BCM56260_B0_L2_HITDA_ONLYm_ENUM
#define L2_HITSA_ONLYm_ENUM BCM56260_B0_L2_HITSA_ONLYm_ENUM
#define L2_HIT_DBGCTRL_0r_ENUM BCM56260_B0_L2_HIT_DBGCTRL_0r_ENUM
#define L2_HIT_DBGCTRL_1r_ENUM BCM56260_B0_L2_HIT_DBGCTRL_1r_ENUM
#define L2_LEARN_CONTROLr_ENUM BCM56260_B0_L2_LEARN_CONTROLr_ENUM
#define L2_MOD_FIFOm_ENUM BCM56260_B0_L2_MOD_FIFOm_ENUM
#define L2_MOD_FIFO_CNTr_ENUM BCM56260_B0_L2_MOD_FIFO_CNTr_ENUM
#define L2_MOD_FIFO_DBGCTRLr_ENUM BCM56260_B0_L2_MOD_FIFO_DBGCTRLr_ENUM
#define L2_MOD_FIFO_PARITY_CONTROLr_ENUM BCM56260_B0_L2_MOD_FIFO_PARITY_CONTROLr_ENUM
#define L2_MOD_FIFO_RD_PTRr_ENUM BCM56260_B0_L2_MOD_FIFO_RD_PTRr_ENUM
#define L2_MOD_FIFO_WR_PTRr_ENUM BCM56260_B0_L2_MOD_FIFO_WR_PTRr_ENUM
#define L2_USER_ENTRYm_ENUM BCM56260_B0_L2_USER_ENTRYm_ENUM
#define L2_USER_ENTRY_CAM_BIST_CONFIGr_ENUM BCM56260_B0_L2_USER_ENTRY_CAM_BIST_CONFIGr_ENUM
#define L2_USER_ENTRY_CAM_BIST_DBGCTRLr_ENUM BCM56260_B0_L2_USER_ENTRY_CAM_BIST_DBGCTRLr_ENUM
#define L2_USER_ENTRY_CAM_BIST_DBG_DATAr_ENUM BCM56260_B0_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_ENUM
#define L2_USER_ENTRY_CAM_BIST_STATUSr_ENUM BCM56260_B0_L2_USER_ENTRY_CAM_BIST_STATUSr_ENUM
#define L2_USER_ENTRY_CAM_DBGCTRLr_ENUM BCM56260_B0_L2_USER_ENTRY_CAM_DBGCTRLr_ENUM
#define L2_USER_ENTRY_DATA_DBGCTRLr_ENUM BCM56260_B0_L2_USER_ENTRY_DATA_DBGCTRLr_ENUM
#define L2_USER_ENTRY_DATA_ONLYm_ENUM BCM56260_B0_L2_USER_ENTRY_DATA_ONLYm_ENUM
#define L2_USER_ENTRY_ONLYm_ENUM BCM56260_B0_L2_USER_ENTRY_ONLYm_ENUM
#define L3_AUX_HASH_CONTROLr_ENUM BCM56260_B0_L3_AUX_HASH_CONTROLr_ENUM
#define L3_DEFIPm_ENUM BCM56260_B0_L3_DEFIPm_ENUM
#define L3_DEFIP_CAM_BIST_CONFIGr_ENUM BCM56260_B0_L3_DEFIP_CAM_BIST_CONFIGr_ENUM
#define L3_DEFIP_CAM_BIST_DBGCTRLr_ENUM BCM56260_B0_L3_DEFIP_CAM_BIST_DBGCTRLr_ENUM
#define L3_DEFIP_CAM_BIST_DBG_DATAr_ENUM BCM56260_B0_L3_DEFIP_CAM_BIST_DBG_DATAr_ENUM
#define L3_DEFIP_CAM_BIST_STATUSr_ENUM BCM56260_B0_L3_DEFIP_CAM_BIST_STATUSr_ENUM
#define L3_DEFIP_CAM_CONTROLr_ENUM BCM56260_B0_L3_DEFIP_CAM_CONTROLr_ENUM
#define L3_DEFIP_CAM_CONTROL1r_ENUM BCM56260_B0_L3_DEFIP_CAM_CONTROL1r_ENUM
#define L3_DEFIP_CAM_CONTROL2r_ENUM BCM56260_B0_L3_DEFIP_CAM_CONTROL2r_ENUM
#define L3_DEFIP_CAM_DBGCTRL0_64r_ENUM BCM56260_B0_L3_DEFIP_CAM_DBGCTRL0_64r_ENUM
#define L3_DEFIP_CAM_DBGCTRL3r_ENUM BCM56260_B0_L3_DEFIP_CAM_DBGCTRL3r_ENUM
#define L3_DEFIP_CAM_DBGCTRL4r_ENUM BCM56260_B0_L3_DEFIP_CAM_DBGCTRL4r_ENUM
#define L3_DEFIP_CAM_DBGCTRL5r_ENUM BCM56260_B0_L3_DEFIP_CAM_DBGCTRL5r_ENUM
#define L3_DEFIP_CAM_DBGCTRL6r_ENUM BCM56260_B0_L3_DEFIP_CAM_DBGCTRL6r_ENUM
#define L3_DEFIP_CAM_DBGCTRL7r_ENUM BCM56260_B0_L3_DEFIP_CAM_DBGCTRL7r_ENUM
#define L3_DEFIP_CAM_ENABLEr_ENUM BCM56260_B0_L3_DEFIP_CAM_ENABLEr_ENUM
#define L3_DEFIP_DATA_DBGCTRL_0r_ENUM BCM56260_B0_L3_DEFIP_DATA_DBGCTRL_0r_ENUM
#define L3_DEFIP_DATA_ECC_CONTROLr_ENUM BCM56260_B0_L3_DEFIP_DATA_ECC_CONTROLr_ENUM
#define L3_DEFIP_DATA_ECC_STATUS_INTRr_ENUM BCM56260_B0_L3_DEFIP_DATA_ECC_STATUS_INTRr_ENUM
#define L3_DEFIP_DATA_ECC_STATUS_NACKr_ENUM BCM56260_B0_L3_DEFIP_DATA_ECC_STATUS_NACKr_ENUM
#define L3_DEFIP_DATA_ONLYm_ENUM BCM56260_B0_L3_DEFIP_DATA_ONLYm_ENUM
#define L3_DEFIP_HIT_ONLYm_ENUM BCM56260_B0_L3_DEFIP_HIT_ONLYm_ENUM
#define L3_DEFIP_KEY_SELr_ENUM BCM56260_B0_L3_DEFIP_KEY_SELr_ENUM
#define L3_DEFIP_ONLYm_ENUM BCM56260_B0_L3_DEFIP_ONLYm_ENUM
#define L3_DEFIP_PAIR_128m_ENUM BCM56260_B0_L3_DEFIP_PAIR_128m_ENUM
#define L3_DEFIP_PAIR_128_DATA_ONLYm_ENUM BCM56260_B0_L3_DEFIP_PAIR_128_DATA_ONLYm_ENUM
#define L3_DEFIP_PAIR_128_HIT_ONLYm_ENUM BCM56260_B0_L3_DEFIP_PAIR_128_HIT_ONLYm_ENUM
#define L3_DEFIP_PAIR_128_ONLYm_ENUM BCM56260_B0_L3_DEFIP_PAIR_128_ONLYm_ENUM
#define L3_DEFIP_RPF_CONTROLr_ENUM BCM56260_B0_L3_DEFIP_RPF_CONTROLr_ENUM
#define L3_ECMPm_ENUM BCM56260_B0_L3_ECMPm_ENUM
#define L3_ECMP_COUNTm_ENUM BCM56260_B0_L3_ECMP_COUNTm_ENUM
#define L3_ECMP_GROUP_ECCP_CONTROLr_ENUM BCM56260_B0_L3_ECMP_GROUP_ECCP_CONTROLr_ENUM
#define L3_ECMP_PARITY_CONTROLr_ENUM BCM56260_B0_L3_ECMP_PARITY_CONTROLr_ENUM
#define L3_ENTRY_DBGCTRL0r_ENUM BCM56260_B0_L3_ENTRY_DBGCTRL0r_ENUM
#define L3_ENTRY_DBGCTRL1r_ENUM BCM56260_B0_L3_ENTRY_DBGCTRL1r_ENUM
#define L3_ENTRY_DBGCTRL2r_ENUM BCM56260_B0_L3_ENTRY_DBGCTRL2r_ENUM
#define L3_ENTRY_DBGCTRL3r_ENUM BCM56260_B0_L3_ENTRY_DBGCTRL3r_ENUM
#define L3_ENTRY_DBGCTRL4r_ENUM BCM56260_B0_L3_ENTRY_DBGCTRL4r_ENUM
#define L3_ENTRY_DBGCTRL5r_ENUM BCM56260_B0_L3_ENTRY_DBGCTRL5r_ENUM
#define L3_ENTRY_DBGCTRL6r_ENUM BCM56260_B0_L3_ENTRY_DBGCTRL6r_ENUM
#define L3_ENTRY_ECC_CONTROLr_ENUM BCM56260_B0_L3_ENTRY_ECC_CONTROLr_ENUM
#define L3_ENTRY_ECC_STATUS_INTRr_ENUM BCM56260_B0_L3_ENTRY_ECC_STATUS_INTRr_ENUM
#define L3_ENTRY_ECC_STATUS_INTR_0r_ENUM BCM56260_B0_L3_ENTRY_ECC_STATUS_INTR_0r_ENUM
#define L3_ENTRY_ECC_STATUS_INTR_1r_ENUM BCM56260_B0_L3_ENTRY_ECC_STATUS_INTR_1r_ENUM
#define L3_ENTRY_ECC_STATUS_NACKr_ENUM BCM56260_B0_L3_ENTRY_ECC_STATUS_NACKr_ENUM
#define L3_ENTRY_ECC_STATUS_NACK_0r_ENUM BCM56260_B0_L3_ENTRY_ECC_STATUS_NACK_0r_ENUM
#define L3_ENTRY_ECC_STATUS_NACK_1r_ENUM BCM56260_B0_L3_ENTRY_ECC_STATUS_NACK_1r_ENUM
#define L3_ENTRY_HIT_ONLYm_ENUM BCM56260_B0_L3_ENTRY_HIT_ONLYm_ENUM
#define L3_ENTRY_IPV4_MULTICASTm_ENUM BCM56260_B0_L3_ENTRY_IPV4_MULTICASTm_ENUM
#define L3_ENTRY_IPV4_UNICASTm_ENUM BCM56260_B0_L3_ENTRY_IPV4_UNICASTm_ENUM
#define L3_ENTRY_IPV6_MULTICASTm_ENUM BCM56260_B0_L3_ENTRY_IPV6_MULTICASTm_ENUM
#define L3_ENTRY_IPV6_UNICASTm_ENUM BCM56260_B0_L3_ENTRY_IPV6_UNICASTm_ENUM
#define L3_ENTRY_LP_CONTROLr_ENUM BCM56260_B0_L3_ENTRY_LP_CONTROLr_ENUM
#define L3_ENTRY_ONLYm_ENUM BCM56260_B0_L3_ENTRY_ONLYm_ENUM
#define L3_IIFm_ENUM BCM56260_B0_L3_IIFm_ENUM
#define L3_IIF_ECC_CONTROLr_ENUM BCM56260_B0_L3_IIF_ECC_CONTROLr_ENUM
#define L3_IPMCm_ENUM BCM56260_B0_L3_IPMCm_ENUM
#define L3_IPMC_1m_ENUM BCM56260_B0_L3_IPMC_1m_ENUM
#define L3_IPMC_1_ECCP_CONTROLr_ENUM BCM56260_B0_L3_IPMC_1_ECCP_CONTROLr_ENUM
#define L3_IPMC_ECCP_CONTROLr_ENUM BCM56260_B0_L3_IPMC_ECCP_CONTROLr_ENUM
#define L3_IPMC_REMAPm_ENUM BCM56260_B0_L3_IPMC_REMAPm_ENUM
#define L3_IPMC_REMAP_PARITY_CONTROLr_ENUM BCM56260_B0_L3_IPMC_REMAP_PARITY_CONTROLr_ENUM
#define L3_MTU_VALUESm_ENUM BCM56260_B0_L3_MTU_VALUESm_ENUM
#define L3_MTU_VALUES_ECC_CONTROLr_ENUM BCM56260_B0_L3_MTU_VALUES_ECC_CONTROLr_ENUM
#define L3_TUNNELm_ENUM BCM56260_B0_L3_TUNNELm_ENUM
#define L3_TUNNEL_CAM_BIST_CONFIGr_ENUM BCM56260_B0_L3_TUNNEL_CAM_BIST_CONFIGr_ENUM
#define L3_TUNNEL_CAM_BIST_DBG_DATAr_ENUM BCM56260_B0_L3_TUNNEL_CAM_BIST_DBG_DATAr_ENUM
#define L3_TUNNEL_CAM_BIST_STATUSr_ENUM BCM56260_B0_L3_TUNNEL_CAM_BIST_STATUSr_ENUM
#define L3_TUNNEL_CAM_DBGCTRLr_ENUM BCM56260_B0_L3_TUNNEL_CAM_DBGCTRLr_ENUM
#define L3_TUNNEL_DATA_ONLYm_ENUM BCM56260_B0_L3_TUNNEL_DATA_ONLYm_ENUM
#define L3_TUNNEL_ONLYm_ENUM BCM56260_B0_L3_TUNNEL_ONLYm_ENUM
#define L3_TUNNEL_PARITY_CONTROLr_ENUM BCM56260_B0_L3_TUNNEL_PARITY_CONTROLr_ENUM
#define LAG_FAILOVER_CONFIGr_ENUM BCM56260_B0_LAG_FAILOVER_CONFIGr_ENUM
#define LINK_STATUSm_ENUM BCM56260_B0_LINK_STATUSm_ENUM
#define LLS_ACTIVATION_EVENT_SEENr_ENUM BCM56260_B0_LLS_ACTIVATION_EVENT_SEENr_ENUM
#define LLS_CAPT_ENQUEUE_VIOL_IDr_ENUM BCM56260_B0_LLS_CAPT_ENQUEUE_VIOL_IDr_ENUM
#define LLS_CAPT_LIST_HEAD_MISMATCH_IDr_ENUM BCM56260_B0_LLS_CAPT_LIST_HEAD_MISMATCH_IDr_ENUM
#define LLS_CAPT_MAX_SHAPER_BUCKET_L0_OVERFLOW_IDr_ENUM BCM56260_B0_LLS_CAPT_MAX_SHAPER_BUCKET_L0_OVERFLOW_IDr_ENUM
#define LLS_CAPT_MAX_SHAPER_BUCKET_L0_UNDERFLOW_IDr_ENUM BCM56260_B0_LLS_CAPT_MAX_SHAPER_BUCKET_L0_UNDERFLOW_IDr_ENUM
#define LLS_CAPT_MAX_SHAPER_BUCKET_L1_OVERFLOW_IDr_ENUM BCM56260_B0_LLS_CAPT_MAX_SHAPER_BUCKET_L1_OVERFLOW_IDr_ENUM
#define LLS_CAPT_MAX_SHAPER_BUCKET_L1_UNDERFLOW_IDr_ENUM BCM56260_B0_LLS_CAPT_MAX_SHAPER_BUCKET_L1_UNDERFLOW_IDr_ENUM
#define LLS_CAPT_MAX_SHAPER_BUCKET_L2_OVERFLOW_IDr_ENUM BCM56260_B0_LLS_CAPT_MAX_SHAPER_BUCKET_L2_OVERFLOW_IDr_ENUM
#define LLS_CAPT_MAX_SHAPER_BUCKET_L2_UNDERFLOW_IDr_ENUM BCM56260_B0_LLS_CAPT_MAX_SHAPER_BUCKET_L2_UNDERFLOW_IDr_ENUM
#define LLS_CAPT_MAX_SHAPER_BUCKET_PORT_OVERFLOW_IDr_ENUM BCM56260_B0_LLS_CAPT_MAX_SHAPER_BUCKET_PORT_OVERFLOW_IDr_ENUM
#define LLS_CAPT_MAX_SHAPER_BUCKET_PORT_UNDERFLOW_IDr_ENUM BCM56260_B0_LLS_CAPT_MAX_SHAPER_BUCKET_PORT_UNDERFLOW_IDr_ENUM
#define LLS_CAPT_MAX_SHAPER_BUCKET_S0_OVERFLOW_IDr_ENUM BCM56260_B0_LLS_CAPT_MAX_SHAPER_BUCKET_S0_OVERFLOW_IDr_ENUM
#define LLS_CAPT_MAX_SHAPER_BUCKET_S0_UNDERFLOW_IDr_ENUM BCM56260_B0_LLS_CAPT_MAX_SHAPER_BUCKET_S0_UNDERFLOW_IDr_ENUM
#define LLS_CAPT_MAX_SHAPER_BUCKET_S1_OVERFLOW_IDr_ENUM BCM56260_B0_LLS_CAPT_MAX_SHAPER_BUCKET_S1_OVERFLOW_IDr_ENUM
#define LLS_CAPT_MAX_SHAPER_BUCKET_S1_UNDERFLOW_IDr_ENUM BCM56260_B0_LLS_CAPT_MAX_SHAPER_BUCKET_S1_UNDERFLOW_IDr_ENUM
#define LLS_CAPT_MAX_SHAPER_BUCKET_S_OVERFLOW_IDr_ENUM BCM56260_B0_LLS_CAPT_MAX_SHAPER_BUCKET_S_OVERFLOW_IDr_ENUM
#define LLS_CAPT_MAX_SHAPER_BUCKET_S_UNDERFLOW_IDr_ENUM BCM56260_B0_LLS_CAPT_MAX_SHAPER_BUCKET_S_UNDERFLOW_IDr_ENUM
#define LLS_CAPT_MIN_SHAPER_BUCKET_L0_OVERFLOW_IDr_ENUM BCM56260_B0_LLS_CAPT_MIN_SHAPER_BUCKET_L0_OVERFLOW_IDr_ENUM
#define LLS_CAPT_MIN_SHAPER_BUCKET_L0_UNDERFLOW_IDr_ENUM BCM56260_B0_LLS_CAPT_MIN_SHAPER_BUCKET_L0_UNDERFLOW_IDr_ENUM
#define LLS_CAPT_MIN_SHAPER_BUCKET_L1_OVERFLOW_IDr_ENUM BCM56260_B0_LLS_CAPT_MIN_SHAPER_BUCKET_L1_OVERFLOW_IDr_ENUM
#define LLS_CAPT_MIN_SHAPER_BUCKET_L1_UNDERFLOW_IDr_ENUM BCM56260_B0_LLS_CAPT_MIN_SHAPER_BUCKET_L1_UNDERFLOW_IDr_ENUM
#define LLS_CAPT_MIN_SHAPER_BUCKET_L2_OVERFLOW_IDr_ENUM BCM56260_B0_LLS_CAPT_MIN_SHAPER_BUCKET_L2_OVERFLOW_IDr_ENUM
#define LLS_CAPT_MIN_SHAPER_BUCKET_L2_UNDERFLOW_IDr_ENUM BCM56260_B0_LLS_CAPT_MIN_SHAPER_BUCKET_L2_UNDERFLOW_IDr_ENUM
#define LLS_CAPT_PORT_1_IN_4_VIOL_IDr_ENUM BCM56260_B0_LLS_CAPT_PORT_1_IN_4_VIOL_IDr_ENUM
#define LLS_CAPT_PORT_L2_COUNT_OVERFLOW_IDr_ENUM BCM56260_B0_LLS_CAPT_PORT_L2_COUNT_OVERFLOW_IDr_ENUM
#define LLS_CAPT_PORT_L2_COUNT_UNDERRUN_IDr_ENUM BCM56260_B0_LLS_CAPT_PORT_L2_COUNT_UNDERRUN_IDr_ENUM
#define LLS_CAPT_UPD2_L0_ERROR_MIN_OVERFLOW_IDr_ENUM BCM56260_B0_LLS_CAPT_UPD2_L0_ERROR_MIN_OVERFLOW_IDr_ENUM
#define LLS_CAPT_UPD2_L0_ERROR_MIN_UNDERRUN_IDr_ENUM BCM56260_B0_LLS_CAPT_UPD2_L0_ERROR_MIN_UNDERRUN_IDr_ENUM
#define LLS_CAPT_UPD2_L0_ERROR_OVERFLOW_IDr_ENUM BCM56260_B0_LLS_CAPT_UPD2_L0_ERROR_OVERFLOW_IDr_ENUM
#define LLS_CAPT_UPD2_L0_ERROR_UNDERRUN_IDr_ENUM BCM56260_B0_LLS_CAPT_UPD2_L0_ERROR_UNDERRUN_IDr_ENUM
#define LLS_CAPT_UPD2_L1_ERROR_MIN_OVERFLOW_IDr_ENUM BCM56260_B0_LLS_CAPT_UPD2_L1_ERROR_MIN_OVERFLOW_IDr_ENUM
#define LLS_CAPT_UPD2_L1_ERROR_MIN_UNDERRUN_IDr_ENUM BCM56260_B0_LLS_CAPT_UPD2_L1_ERROR_MIN_UNDERRUN_IDr_ENUM
#define LLS_CAPT_UPD2_L1_ERROR_OVERFLOW_IDr_ENUM BCM56260_B0_LLS_CAPT_UPD2_L1_ERROR_OVERFLOW_IDr_ENUM
#define LLS_CAPT_UPD2_L1_ERROR_UNDERRUN_IDr_ENUM BCM56260_B0_LLS_CAPT_UPD2_L1_ERROR_UNDERRUN_IDr_ENUM
#define LLS_CAPT_UPD2_L2_ERROR_MIN_OVERFLOW_IDr_ENUM BCM56260_B0_LLS_CAPT_UPD2_L2_ERROR_MIN_OVERFLOW_IDr_ENUM
#define LLS_CAPT_UPD2_L2_ERROR_MIN_UNDERRUN_IDr_ENUM BCM56260_B0_LLS_CAPT_UPD2_L2_ERROR_MIN_UNDERRUN_IDr_ENUM
#define LLS_CAPT_UPD2_L2_ERROR_OVERFLOW_IDr_ENUM BCM56260_B0_LLS_CAPT_UPD2_L2_ERROR_OVERFLOW_IDr_ENUM
#define LLS_CAPT_UPD2_L2_ERROR_UNDERRUN_IDr_ENUM BCM56260_B0_LLS_CAPT_UPD2_L2_ERROR_UNDERRUN_IDr_ENUM
#define LLS_CAPT_UPD2_PORT_ERROR_OVERFLOW_IDr_ENUM BCM56260_B0_LLS_CAPT_UPD2_PORT_ERROR_OVERFLOW_IDr_ENUM
#define LLS_CAPT_UPD2_PORT_ERROR_UNDERRUN_IDr_ENUM BCM56260_B0_LLS_CAPT_UPD2_PORT_ERROR_UNDERRUN_IDr_ENUM
#define LLS_CAPT_UPD2_S0_ERROR_OVERFLOW_IDr_ENUM BCM56260_B0_LLS_CAPT_UPD2_S0_ERROR_OVERFLOW_IDr_ENUM
#define LLS_CAPT_UPD2_S0_ERROR_UNDERRUN_IDr_ENUM BCM56260_B0_LLS_CAPT_UPD2_S0_ERROR_UNDERRUN_IDr_ENUM
#define LLS_CAPT_UPD2_S1_ERROR_OVERFLOW_IDr_ENUM BCM56260_B0_LLS_CAPT_UPD2_S1_ERROR_OVERFLOW_IDr_ENUM
#define LLS_CAPT_UPD2_S1_ERROR_UNDERRUN_IDr_ENUM BCM56260_B0_LLS_CAPT_UPD2_S1_ERROR_UNDERRUN_IDr_ENUM
#define LLS_CAPT_UPD2_S_ERROR_OVERFLOW_IDr_ENUM BCM56260_B0_LLS_CAPT_UPD2_S_ERROR_OVERFLOW_IDr_ENUM
#define LLS_CAPT_UPD2_S_ERROR_UNDERRUN_IDr_ENUM BCM56260_B0_LLS_CAPT_UPD2_S_ERROR_UNDERRUN_IDr_ENUM
#define LLS_CLEAR_S1_CREDITSr_ENUM BCM56260_B0_LLS_CLEAR_S1_CREDITSr_ENUM
#define LLS_COE_CPU_READ_S1_CREDITr_ENUM BCM56260_B0_LLS_COE_CPU_READ_S1_CREDITr_ENUM
#define LLS_COE_CREDIT_READ_IDr_ENUM BCM56260_B0_LLS_COE_CREDIT_READ_IDr_ENUM
#define LLS_CONFIG0r_ENUM BCM56260_B0_LLS_CONFIG0r_ENUM
#define LLS_CONFIG_SP_MIN_PRIORITYr_ENUM BCM56260_B0_LLS_CONFIG_SP_MIN_PRIORITYr_ENUM
#define LLS_DEBUG_DEQ_BLOCKr_ENUM BCM56260_B0_LLS_DEBUG_DEQ_BLOCKr_ENUM
#define LLS_DEBUG_ENQ_BLOCK_ON_Lr_ENUM BCM56260_B0_LLS_DEBUG_ENQ_BLOCK_ON_Lr_ENUM
#define LLS_DEBUG_ENQ_BLOCK_ON_L0r_ENUM BCM56260_B0_LLS_DEBUG_ENQ_BLOCK_ON_L0r_ENUM
#define LLS_DEBUG_ENQ_BLOCK_ON_L1r_ENUM BCM56260_B0_LLS_DEBUG_ENQ_BLOCK_ON_L1r_ENUM
#define LLS_DEBUG_ENQ_BLOCK_ON_L2r_ENUM BCM56260_B0_LLS_DEBUG_ENQ_BLOCK_ON_L2r_ENUM
#define LLS_DEBUG_ENQ_BLOCK_ON_PORTr_ENUM BCM56260_B0_LLS_DEBUG_ENQ_BLOCK_ON_PORTr_ENUM
#define LLS_DEBUG_INJECT_ACTIVATIONr_ENUM BCM56260_B0_LLS_DEBUG_INJECT_ACTIVATIONr_ENUM
#define LLS_DEBUG_INJECT_FLOWCONTROL1r_ENUM BCM56260_B0_LLS_DEBUG_INJECT_FLOWCONTROL1r_ENUM
#define LLS_DEBUG_INJECT_FLOWCONTROL2r_ENUM BCM56260_B0_LLS_DEBUG_INJECT_FLOWCONTROL2r_ENUM
#define LLS_DEBUG_INJECT_FLOWCONTROL3r_ENUM BCM56260_B0_LLS_DEBUG_INJECT_FLOWCONTROL3r_ENUM
#define LLS_DEBUG_INJECT_S0_MAX_ACTIVATIONr_ENUM BCM56260_B0_LLS_DEBUG_INJECT_S0_MAX_ACTIVATIONr_ENUM
#define LLS_DEBUG_INJECT_S1_MAX_ACTIVATIONr_ENUM BCM56260_B0_LLS_DEBUG_INJECT_S1_MAX_ACTIVATIONr_ENUM
#define LLS_DEBUG_INJECT_S_MAX_ACTIVATIONr_ENUM BCM56260_B0_LLS_DEBUG_INJECT_S_MAX_ACTIVATIONr_ENUM
#define LLS_DEBUG_WRR_CTRLr_ENUM BCM56260_B0_LLS_DEBUG_WRR_CTRLr_ENUM
#define LLS_DEQUEUE_EVENT_SEENr_ENUM BCM56260_B0_LLS_DEQUEUE_EVENT_SEENr_ENUM
#define LLS_DYNAMIC_UPDATE_INTr_ENUM BCM56260_B0_LLS_DYNAMIC_UPDATE_INTr_ENUM
#define LLS_DYNAMIC_UPDATE_INT_MASKr_ENUM BCM56260_B0_LLS_DYNAMIC_UPDATE_INT_MASKr_ENUM
#define LLS_ERRORr_ENUM BCM56260_B0_LLS_ERRORr_ENUM
#define LLS_ERROR2r_ENUM BCM56260_B0_LLS_ERROR2r_ENUM
#define LLS_ERROR2_MASKr_ENUM BCM56260_B0_LLS_ERROR2_MASKr_ENUM
#define LLS_ERROR_ECC_DEBUGr_ENUM BCM56260_B0_LLS_ERROR_ECC_DEBUGr_ENUM
#define LLS_ERROR_MASKr_ENUM BCM56260_B0_LLS_ERROR_MASKr_ENUM
#define LLS_ERROR_UPD2r_ENUM BCM56260_B0_LLS_ERROR_UPD2r_ENUM
#define LLS_ERROR_UPD2_MASKr_ENUM BCM56260_B0_LLS_ERROR_UPD2_MASKr_ENUM
#define LLS_FC_CONFIGr_ENUM BCM56260_B0_LLS_FC_CONFIGr_ENUM
#define LLS_INITr_ENUM BCM56260_B0_LLS_INITr_ENUM
#define LLS_L0_CHILD_STATE1m_ENUM BCM56260_B0_LLS_L0_CHILD_STATE1m_ENUM
#define LLS_L0_CHILD_STATE1_ECC_STATUSr_ENUM BCM56260_B0_LLS_L0_CHILD_STATE1_ECC_STATUSr_ENUM
#define LLS_L0_CHILD_WEIGHT_CFG_CNTm_ENUM BCM56260_B0_LLS_L0_CHILD_WEIGHT_CFG_CNTm_ENUM
#define LLS_L0_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr_ENUM BCM56260_B0_LLS_L0_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr_ENUM
#define LLS_L0_CONFIGm_ENUM BCM56260_B0_LLS_L0_CONFIGm_ENUM
#define LLS_L0_CONFIG_ECC_STATUSr_ENUM BCM56260_B0_LLS_L0_CONFIG_ECC_STATUSr_ENUM
#define LLS_L0_ECC_1B_COUNTERr_ENUM BCM56260_B0_LLS_L0_ECC_1B_COUNTERr_ENUM
#define LLS_L0_ECC_2B_COUNTERr_ENUM BCM56260_B0_LLS_L0_ECC_2B_COUNTERr_ENUM
#define LLS_L0_ECC_DEBUGr_ENUM BCM56260_B0_LLS_L0_ECC_DEBUGr_ENUM
#define LLS_L0_ECC_DEBUG1r_ENUM BCM56260_B0_LLS_L0_ECC_DEBUG1r_ENUM
#define LLS_L0_ECC_ERROR1r_ENUM BCM56260_B0_LLS_L0_ECC_ERROR1r_ENUM
#define LLS_L0_ECC_ERROR1_MASKr_ENUM BCM56260_B0_LLS_L0_ECC_ERROR1_MASKr_ENUM
#define LLS_L0_EF_NEXTm_ENUM BCM56260_B0_LLS_L0_EF_NEXTm_ENUM
#define LLS_L0_EF_NEXT_ECC_STATUSr_ENUM BCM56260_B0_LLS_L0_EF_NEXT_ECC_STATUSr_ENUM
#define LLS_L0_EMPTY_SEEN_STATUSr_ENUM BCM56260_B0_LLS_L0_EMPTY_SEEN_STATUSr_ENUM
#define LLS_L0_ERRORm_ENUM BCM56260_B0_LLS_L0_ERRORm_ENUM
#define LLS_L0_ERROR_ECC_STATUSr_ENUM BCM56260_B0_LLS_L0_ERROR_ECC_STATUSr_ENUM
#define LLS_L0_HEADS_TAILSm_ENUM BCM56260_B0_LLS_L0_HEADS_TAILSm_ENUM
#define LLS_L0_HEADS_TAILS_ECC_STATUSr_ENUM BCM56260_B0_LLS_L0_HEADS_TAILS_ECC_STATUSr_ENUM
#define LLS_L0_MIN_BUCKET_Cm_ENUM BCM56260_B0_LLS_L0_MIN_BUCKET_Cm_ENUM
#define LLS_L0_MIN_BUCKET_C_ECC_STATUSr_ENUM BCM56260_B0_LLS_L0_MIN_BUCKET_C_ECC_STATUSr_ENUM
#define LLS_L0_MIN_CONFIG_Cm_ENUM BCM56260_B0_LLS_L0_MIN_CONFIG_Cm_ENUM
#define LLS_L0_MIN_CONFIG_C_ECC_STATUSr_ENUM BCM56260_B0_LLS_L0_MIN_CONFIG_C_ECC_STATUSr_ENUM
#define LLS_L0_MIN_NEXTm_ENUM BCM56260_B0_LLS_L0_MIN_NEXTm_ENUM
#define LLS_L0_MIN_NEXT_ECC_STATUSr_ENUM BCM56260_B0_LLS_L0_MIN_NEXT_ECC_STATUSr_ENUM
#define LLS_L0_PARENTm_ENUM BCM56260_B0_LLS_L0_PARENTm_ENUM
#define LLS_L0_PARENT_ECC_STATUSr_ENUM BCM56260_B0_LLS_L0_PARENT_ECC_STATUSr_ENUM
#define LLS_L0_PARENT_STATEm_ENUM BCM56260_B0_LLS_L0_PARENT_STATEm_ENUM
#define LLS_L0_PARENT_STATE_ECC_STATUSr_ENUM BCM56260_B0_LLS_L0_PARENT_STATE_ECC_STATUSr_ENUM
#define LLS_L0_SHAPER_BUCKET_Cm_ENUM BCM56260_B0_LLS_L0_SHAPER_BUCKET_Cm_ENUM
#define LLS_L0_SHAPER_BUCKET_C_ECC_STATUSr_ENUM BCM56260_B0_LLS_L0_SHAPER_BUCKET_C_ECC_STATUSr_ENUM
#define LLS_L0_SHAPER_CONFIG_Cm_ENUM BCM56260_B0_LLS_L0_SHAPER_CONFIG_Cm_ENUM
#define LLS_L0_SHAPER_CONFIG_C_ECC_STATUSr_ENUM BCM56260_B0_LLS_L0_SHAPER_CONFIG_C_ECC_STATUSr_ENUM
#define LLS_L0_WERR_MAX_SCm_ENUM BCM56260_B0_LLS_L0_WERR_MAX_SCm_ENUM
#define LLS_L0_WERR_MAX_SC_ECC_STATUSr_ENUM BCM56260_B0_LLS_L0_WERR_MAX_SC_ECC_STATUSr_ENUM
#define LLS_L0_WERR_NEXTm_ENUM BCM56260_B0_LLS_L0_WERR_NEXTm_ENUM
#define LLS_L0_WERR_NEXT_ECC_STATUSr_ENUM BCM56260_B0_LLS_L0_WERR_NEXT_ECC_STATUSr_ENUM
#define LLS_L0_XOFFm_ENUM BCM56260_B0_LLS_L0_XOFFm_ENUM
#define LLS_L1_CHILD_STATE1m_ENUM BCM56260_B0_LLS_L1_CHILD_STATE1m_ENUM
#define LLS_L1_CHILD_STATE1_ECC_STATUSr_ENUM BCM56260_B0_LLS_L1_CHILD_STATE1_ECC_STATUSr_ENUM
#define LLS_L1_CHILD_WEIGHT_CFG_CNTm_ENUM BCM56260_B0_LLS_L1_CHILD_WEIGHT_CFG_CNTm_ENUM
#define LLS_L1_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr_ENUM BCM56260_B0_LLS_L1_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr_ENUM
#define LLS_L1_CONFIGm_ENUM BCM56260_B0_LLS_L1_CONFIGm_ENUM
#define LLS_L1_CONFIG_ECC_STATUSr_ENUM BCM56260_B0_LLS_L1_CONFIG_ECC_STATUSr_ENUM
#define LLS_L1_ECC_1B_COUNTERr_ENUM BCM56260_B0_LLS_L1_ECC_1B_COUNTERr_ENUM
#define LLS_L1_ECC_2B_COUNTERr_ENUM BCM56260_B0_LLS_L1_ECC_2B_COUNTERr_ENUM
#define LLS_L1_ECC_DEBUG1r_ENUM BCM56260_B0_LLS_L1_ECC_DEBUG1r_ENUM
#define LLS_L1_ECC_DEBUG1Ar_ENUM BCM56260_B0_LLS_L1_ECC_DEBUG1Ar_ENUM
#define LLS_L1_ECC_ERROR1r_ENUM BCM56260_B0_LLS_L1_ECC_ERROR1r_ENUM
#define LLS_L1_ECC_ERROR1_MASKr_ENUM BCM56260_B0_LLS_L1_ECC_ERROR1_MASKr_ENUM
#define LLS_L1_EF_NEXTm_ENUM BCM56260_B0_LLS_L1_EF_NEXTm_ENUM
#define LLS_L1_EF_NEXT_ECC_STATUSr_ENUM BCM56260_B0_LLS_L1_EF_NEXT_ECC_STATUSr_ENUM
#define LLS_L1_EMPTY_SEEN_STATUSr_ENUM BCM56260_B0_LLS_L1_EMPTY_SEEN_STATUSr_ENUM
#define LLS_L1_ERRORm_ENUM BCM56260_B0_LLS_L1_ERRORm_ENUM
#define LLS_L1_ERROR_ECC_STATUSr_ENUM BCM56260_B0_LLS_L1_ERROR_ECC_STATUSr_ENUM
#define LLS_L1_HEADS_TAILSm_ENUM BCM56260_B0_LLS_L1_HEADS_TAILSm_ENUM
#define LLS_L1_HEADS_TAILS_ECC_STATUSr_ENUM BCM56260_B0_LLS_L1_HEADS_TAILS_ECC_STATUSr_ENUM
#define LLS_L1_MIN_BUCKET_Cm_ENUM BCM56260_B0_LLS_L1_MIN_BUCKET_Cm_ENUM
#define LLS_L1_MIN_BUCKET_C_ECC_STATUSr_ENUM BCM56260_B0_LLS_L1_MIN_BUCKET_C_ECC_STATUSr_ENUM
#define LLS_L1_MIN_CONFIG_Cm_ENUM BCM56260_B0_LLS_L1_MIN_CONFIG_Cm_ENUM
#define LLS_L1_MIN_CONFIG_C_ECC_STATUSr_ENUM BCM56260_B0_LLS_L1_MIN_CONFIG_C_ECC_STATUSr_ENUM
#define LLS_L1_MIN_NEXTm_ENUM BCM56260_B0_LLS_L1_MIN_NEXTm_ENUM
#define LLS_L1_MIN_NEXT_ECC_STATUSr_ENUM BCM56260_B0_LLS_L1_MIN_NEXT_ECC_STATUSr_ENUM
#define LLS_L1_PARENTm_ENUM BCM56260_B0_LLS_L1_PARENTm_ENUM
#define LLS_L1_PARENT_ECC_STATUSr_ENUM BCM56260_B0_LLS_L1_PARENT_ECC_STATUSr_ENUM
#define LLS_L1_PARENT_STATEm_ENUM BCM56260_B0_LLS_L1_PARENT_STATEm_ENUM
#define LLS_L1_PARENT_STATE_ECC_STATUSr_ENUM BCM56260_B0_LLS_L1_PARENT_STATE_ECC_STATUSr_ENUM
#define LLS_L1_SHAPER_BUCKET_Cm_ENUM BCM56260_B0_LLS_L1_SHAPER_BUCKET_Cm_ENUM
#define LLS_L1_SHAPER_BUCKET_C_ECC_STATUSr_ENUM BCM56260_B0_LLS_L1_SHAPER_BUCKET_C_ECC_STATUSr_ENUM
#define LLS_L1_SHAPER_CONFIG_Cm_ENUM BCM56260_B0_LLS_L1_SHAPER_CONFIG_Cm_ENUM
#define LLS_L1_SHAPER_CONFIG_C_ECC_STATUSr_ENUM BCM56260_B0_LLS_L1_SHAPER_CONFIG_C_ECC_STATUSr_ENUM
#define LLS_L1_WERR_MAX_SCm_ENUM BCM56260_B0_LLS_L1_WERR_MAX_SCm_ENUM
#define LLS_L1_WERR_MAX_SC_ECC_STATUSr_ENUM BCM56260_B0_LLS_L1_WERR_MAX_SC_ECC_STATUSr_ENUM
#define LLS_L1_WERR_NEXTm_ENUM BCM56260_B0_LLS_L1_WERR_NEXTm_ENUM
#define LLS_L1_WERR_NEXT_ECC_STATUSr_ENUM BCM56260_B0_LLS_L1_WERR_NEXT_ECC_STATUSr_ENUM
#define LLS_L1_XOFFm_ENUM BCM56260_B0_LLS_L1_XOFFm_ENUM
#define LLS_L2_CHILD_STATE1m_ENUM BCM56260_B0_LLS_L2_CHILD_STATE1m_ENUM
#define LLS_L2_CHILD_STATE1_ECC_STATUSr_ENUM BCM56260_B0_LLS_L2_CHILD_STATE1_ECC_STATUSr_ENUM
#define LLS_L2_CHILD_WEIGHT_CFG_CNTm_ENUM BCM56260_B0_LLS_L2_CHILD_WEIGHT_CFG_CNTm_ENUM
#define LLS_L2_CHILD_WEIGHT_CFG_ECC_STATUSr_ENUM BCM56260_B0_LLS_L2_CHILD_WEIGHT_CFG_ECC_STATUSr_ENUM
#define LLS_L2_ECC_1B_COUNTERr_ENUM BCM56260_B0_LLS_L2_ECC_1B_COUNTERr_ENUM
#define LLS_L2_ECC_2B_COUNTERr_ENUM BCM56260_B0_LLS_L2_ECC_2B_COUNTERr_ENUM
#define LLS_L2_ECC_DEBUG1r_ENUM BCM56260_B0_LLS_L2_ECC_DEBUG1r_ENUM
#define LLS_L2_ECC_DEBUG2r_ENUM BCM56260_B0_LLS_L2_ECC_DEBUG2r_ENUM
#define LLS_L2_ECC_ERROR1r_ENUM BCM56260_B0_LLS_L2_ECC_ERROR1r_ENUM
#define LLS_L2_ECC_ERROR1_MASKr_ENUM BCM56260_B0_LLS_L2_ECC_ERROR1_MASKr_ENUM
#define LLS_L2_EMPTY_SEEN_STATUSr_ENUM BCM56260_B0_LLS_L2_EMPTY_SEEN_STATUSr_ENUM
#define LLS_L2_EMPTY_STATEm_ENUM BCM56260_B0_LLS_L2_EMPTY_STATEm_ENUM
#define LLS_L2_ERRORm_ENUM BCM56260_B0_LLS_L2_ERRORm_ENUM
#define LLS_L2_ERROR_ECC_STATUSr_ENUM BCM56260_B0_LLS_L2_ERROR_ECC_STATUSr_ENUM
#define LLS_L2_MIN_BUCKET_Cm_ENUM BCM56260_B0_LLS_L2_MIN_BUCKET_Cm_ENUM
#define LLS_L2_MIN_BUCKET_C_ECC_STATUSr_ENUM BCM56260_B0_LLS_L2_MIN_BUCKET_C_ECC_STATUSr_ENUM
#define LLS_L2_MIN_CONFIG_Cm_ENUM BCM56260_B0_LLS_L2_MIN_CONFIG_Cm_ENUM
#define LLS_L2_MIN_CONFIG_C_ECC_STATUSr_ENUM BCM56260_B0_LLS_L2_MIN_CONFIG_C_ECC_STATUSr_ENUM
#define LLS_L2_MIN_NEXTm_ENUM BCM56260_B0_LLS_L2_MIN_NEXTm_ENUM
#define LLS_L2_MIN_NEXT_ECC_STATUSr_ENUM BCM56260_B0_LLS_L2_MIN_NEXT_ECC_STATUSr_ENUM
#define LLS_L2_PARENTm_ENUM BCM56260_B0_LLS_L2_PARENTm_ENUM
#define LLS_L2_PARENT_ECC_STATUSr_ENUM BCM56260_B0_LLS_L2_PARENT_ECC_STATUSr_ENUM
#define LLS_L2_SHAPER_BUCKETm_ENUM BCM56260_B0_LLS_L2_SHAPER_BUCKETm_ENUM
#define LLS_L2_SHAPER_BUCKET_C_ECC_STATUSr_ENUM BCM56260_B0_LLS_L2_SHAPER_BUCKET_C_ECC_STATUSr_ENUM
#define LLS_L2_SHAPER_CONFIG_Cm_ENUM BCM56260_B0_LLS_L2_SHAPER_CONFIG_Cm_ENUM
#define LLS_L2_SHAPER_CONFIG_C_ECC_STATUSr_ENUM BCM56260_B0_LLS_L2_SHAPER_CONFIG_C_ECC_STATUSr_ENUM
#define LLS_L2_WERR_NEXTm_ENUM BCM56260_B0_LLS_L2_WERR_NEXTm_ENUM
#define LLS_L2_WERR_NEXT_ECC_STATUSr_ENUM BCM56260_B0_LLS_L2_WERR_NEXT_ECC_STATUSr_ENUM
#define LLS_L2_XOFFm_ENUM BCM56260_B0_LLS_L2_XOFFm_ENUM
#define LLS_LB_L0_COSr_ENUM BCM56260_B0_LLS_LB_L0_COSr_ENUM
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPINGr_ENUM BCM56260_B0_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPINGr_ENUM
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_003_000r_ENUM BCM56260_B0_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_003_000r_ENUM
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_007_004r_ENUM BCM56260_B0_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_007_004r_ENUM
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_011_008r_ENUM BCM56260_B0_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_011_008r_ENUM
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_015_012r_ENUM BCM56260_B0_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_015_012r_ENUM
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_019_016r_ENUM BCM56260_B0_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_019_016r_ENUM
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_023_020r_ENUM BCM56260_B0_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_023_020r_ENUM
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_027_024r_ENUM BCM56260_B0_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_027_024r_ENUM
#define LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_031_028r_ENUM BCM56260_B0_LLS_LINKPHY_CONFIG_DST_STREAM_TO_S1_MAPPING_031_028r_ENUM
#define LLS_LINKPHY_CONFIG_SEL_SPRI_S1_IN_S0r_ENUM BCM56260_B0_LLS_LINKPHY_CONFIG_SEL_SPRI_S1_IN_S0r_ENUM
#define LLS_LINK_PHY_ENABLED_CONFIGr_ENUM BCM56260_B0_LLS_LINK_PHY_ENABLED_CONFIGr_ENUM
#define LLS_LINK_PHY_SHAPE_S1_CONFIGr_ENUM BCM56260_B0_LLS_LINK_PHY_SHAPE_S1_CONFIGr_ENUM
#define LLS_MAX_REFRESH_ENABLEr_ENUM BCM56260_B0_LLS_MAX_REFRESH_ENABLEr_ENUM
#define LLS_MEM_DEBUG_L0_0r_ENUM BCM56260_B0_LLS_MEM_DEBUG_L0_0r_ENUM
#define LLS_MEM_DEBUG_L0_1r_ENUM BCM56260_B0_LLS_MEM_DEBUG_L0_1r_ENUM
#define LLS_MEM_DEBUG_L0_1Ar_ENUM BCM56260_B0_LLS_MEM_DEBUG_L0_1Ar_ENUM
#define LLS_MEM_DEBUG_L0_1Br_ENUM BCM56260_B0_LLS_MEM_DEBUG_L0_1Br_ENUM
#define LLS_MEM_DEBUG_L0_2r_ENUM BCM56260_B0_LLS_MEM_DEBUG_L0_2r_ENUM
#define LLS_MEM_DEBUG_L0_3r_ENUM BCM56260_B0_LLS_MEM_DEBUG_L0_3r_ENUM
#define LLS_MEM_DEBUG_L0_4Ar_ENUM BCM56260_B0_LLS_MEM_DEBUG_L0_4Ar_ENUM
#define LLS_MEM_DEBUG_L0_4Br_ENUM BCM56260_B0_LLS_MEM_DEBUG_L0_4Br_ENUM
#define LLS_MEM_DEBUG_L0_5r_ENUM BCM56260_B0_LLS_MEM_DEBUG_L0_5r_ENUM
#define LLS_MEM_DEBUG_L0_6r_ENUM BCM56260_B0_LLS_MEM_DEBUG_L0_6r_ENUM
#define LLS_MEM_DEBUG_L0_7r_ENUM BCM56260_B0_LLS_MEM_DEBUG_L0_7r_ENUM
#define LLS_MEM_DEBUG_L0_8r_ENUM BCM56260_B0_LLS_MEM_DEBUG_L0_8r_ENUM
#define LLS_MEM_DEBUG_L0_ERRORr_ENUM BCM56260_B0_LLS_MEM_DEBUG_L0_ERRORr_ENUM
#define LLS_MEM_DEBUG_L1_1Ar_ENUM BCM56260_B0_LLS_MEM_DEBUG_L1_1Ar_ENUM
#define LLS_MEM_DEBUG_L1_1Br_ENUM BCM56260_B0_LLS_MEM_DEBUG_L1_1Br_ENUM
#define LLS_MEM_DEBUG_L1_1Cr_ENUM BCM56260_B0_LLS_MEM_DEBUG_L1_1Cr_ENUM
#define LLS_MEM_DEBUG_L1_1Dr_ENUM BCM56260_B0_LLS_MEM_DEBUG_L1_1Dr_ENUM
#define LLS_MEM_DEBUG_L1_2r_ENUM BCM56260_B0_LLS_MEM_DEBUG_L1_2r_ENUM
#define LLS_MEM_DEBUG_L1_3r_ENUM BCM56260_B0_LLS_MEM_DEBUG_L1_3r_ENUM
#define LLS_MEM_DEBUG_L1_4Ar_ENUM BCM56260_B0_LLS_MEM_DEBUG_L1_4Ar_ENUM
#define LLS_MEM_DEBUG_L1_4Br_ENUM BCM56260_B0_LLS_MEM_DEBUG_L1_4Br_ENUM
#define LLS_MEM_DEBUG_L1_5r_ENUM BCM56260_B0_LLS_MEM_DEBUG_L1_5r_ENUM
#define LLS_MEM_DEBUG_L1_6r_ENUM BCM56260_B0_LLS_MEM_DEBUG_L1_6r_ENUM
#define LLS_MEM_DEBUG_L1_7r_ENUM BCM56260_B0_LLS_MEM_DEBUG_L1_7r_ENUM
#define LLS_MEM_DEBUG_L1_8r_ENUM BCM56260_B0_LLS_MEM_DEBUG_L1_8r_ENUM
#define LLS_MEM_DEBUG_L1_ERRORr_ENUM BCM56260_B0_LLS_MEM_DEBUG_L1_ERRORr_ENUM
#define LLS_MEM_DEBUG_L2_1Ar_ENUM BCM56260_B0_LLS_MEM_DEBUG_L2_1Ar_ENUM
#define LLS_MEM_DEBUG_L2_1Br_ENUM BCM56260_B0_LLS_MEM_DEBUG_L2_1Br_ENUM
#define LLS_MEM_DEBUG_L2_1Cr_ENUM BCM56260_B0_LLS_MEM_DEBUG_L2_1Cr_ENUM
#define LLS_MEM_DEBUG_L2_2r_ENUM BCM56260_B0_LLS_MEM_DEBUG_L2_2r_ENUM
#define LLS_MEM_DEBUG_L2_3r_ENUM BCM56260_B0_LLS_MEM_DEBUG_L2_3r_ENUM
#define LLS_MEM_DEBUG_L2_4r_ENUM BCM56260_B0_LLS_MEM_DEBUG_L2_4r_ENUM
#define LLS_MEM_DEBUG_L2_5r_ENUM BCM56260_B0_LLS_MEM_DEBUG_L2_5r_ENUM
#define LLS_MEM_DEBUG_L2_6r_ENUM BCM56260_B0_LLS_MEM_DEBUG_L2_6r_ENUM
#define LLS_MEM_DEBUG_L2_ERRORr_ENUM BCM56260_B0_LLS_MEM_DEBUG_L2_ERRORr_ENUM
#define LLS_MEM_DEBUG_PORT_TDMr_ENUM BCM56260_B0_LLS_MEM_DEBUG_PORT_TDMr_ENUM
#define LLS_MIN_CAP_CONFIGr_ENUM BCM56260_B0_LLS_MIN_CAP_CONFIGr_ENUM
#define LLS_MIN_CONFIGr_ENUM BCM56260_B0_LLS_MIN_CONFIGr_ENUM
#define LLS_MIN_REFRESH_ENABLEr_ENUM BCM56260_B0_LLS_MIN_REFRESH_ENABLEr_ENUM
#define LLS_MISC_ECC_ERROR1r_ENUM BCM56260_B0_LLS_MISC_ECC_ERROR1r_ENUM
#define LLS_MISC_ECC_ERROR1_MASKr_ENUM BCM56260_B0_LLS_MISC_ECC_ERROR1_MASKr_ENUM
#define LLS_PKT_ACC_CONFIG1r_ENUM BCM56260_B0_LLS_PKT_ACC_CONFIG1r_ENUM
#define LLS_PKT_ACC_CONFIG2r_ENUM BCM56260_B0_LLS_PKT_ACC_CONFIG2r_ENUM
#define LLS_PORT_01_COE_CONFIGr_ENUM BCM56260_B0_LLS_PORT_01_COE_CONFIGr_ENUM
#define LLS_PORT_02_COE_CONFIGr_ENUM BCM56260_B0_LLS_PORT_02_COE_CONFIGr_ENUM
#define LLS_PORT_03_COE_CONFIGr_ENUM BCM56260_B0_LLS_PORT_03_COE_CONFIGr_ENUM
#define LLS_PORT_04_COE_CONFIGr_ENUM BCM56260_B0_LLS_PORT_04_COE_CONFIGr_ENUM
#define LLS_PORT_05_COE_CONFIGr_ENUM BCM56260_B0_LLS_PORT_05_COE_CONFIGr_ENUM
#define LLS_PORT_06_COE_CONFIGr_ENUM BCM56260_B0_LLS_PORT_06_COE_CONFIGr_ENUM
#define LLS_PORT_07_COE_CONFIGr_ENUM BCM56260_B0_LLS_PORT_07_COE_CONFIGr_ENUM
#define LLS_PORT_08_COE_CONFIGr_ENUM BCM56260_B0_LLS_PORT_08_COE_CONFIGr_ENUM
#define LLS_PORT_09_COE_CONFIGr_ENUM BCM56260_B0_LLS_PORT_09_COE_CONFIGr_ENUM
#define LLS_PORT_10_COE_CONFIGr_ENUM BCM56260_B0_LLS_PORT_10_COE_CONFIGr_ENUM
#define LLS_PORT_11_COE_CONFIGr_ENUM BCM56260_B0_LLS_PORT_11_COE_CONFIGr_ENUM
#define LLS_PORT_12_COE_CONFIGr_ENUM BCM56260_B0_LLS_PORT_12_COE_CONFIGr_ENUM
#define LLS_PORT_13_COE_CONFIGr_ENUM BCM56260_B0_LLS_PORT_13_COE_CONFIGr_ENUM
#define LLS_PORT_14_COE_CONFIGr_ENUM BCM56260_B0_LLS_PORT_14_COE_CONFIGr_ENUM
#define LLS_PORT_15_COE_CONFIGr_ENUM BCM56260_B0_LLS_PORT_15_COE_CONFIGr_ENUM
#define LLS_PORT_16_COE_CONFIGr_ENUM BCM56260_B0_LLS_PORT_16_COE_CONFIGr_ENUM
#define LLS_PORT_17_COE_CONFIGr_ENUM BCM56260_B0_LLS_PORT_17_COE_CONFIGr_ENUM
#define LLS_PORT_18_COE_CONFIGr_ENUM BCM56260_B0_LLS_PORT_18_COE_CONFIGr_ENUM
#define LLS_PORT_19_COE_CONFIGr_ENUM BCM56260_B0_LLS_PORT_19_COE_CONFIGr_ENUM
#define LLS_PORT_20_COE_CONFIGr_ENUM BCM56260_B0_LLS_PORT_20_COE_CONFIGr_ENUM
#define LLS_PORT_21_COE_CONFIGr_ENUM BCM56260_B0_LLS_PORT_21_COE_CONFIGr_ENUM
#define LLS_PORT_22_COE_CONFIGr_ENUM BCM56260_B0_LLS_PORT_22_COE_CONFIGr_ENUM
#define LLS_PORT_23_COE_CONFIGr_ENUM BCM56260_B0_LLS_PORT_23_COE_CONFIGr_ENUM
#define LLS_PORT_24_COE_CONFIGr_ENUM BCM56260_B0_LLS_PORT_24_COE_CONFIGr_ENUM
#define LLS_PORT_25_COE_CONFIGr_ENUM BCM56260_B0_LLS_PORT_25_COE_CONFIGr_ENUM
#define LLS_PORT_26_COE_CONFIGr_ENUM BCM56260_B0_LLS_PORT_26_COE_CONFIGr_ENUM
#define LLS_PORT_27_COE_CONFIGr_ENUM BCM56260_B0_LLS_PORT_27_COE_CONFIGr_ENUM
#define LLS_PORT_28_COE_CONFIGr_ENUM BCM56260_B0_LLS_PORT_28_COE_CONFIGr_ENUM
#define LLS_PORT_COE_CONFIGr_ENUM BCM56260_B0_LLS_PORT_COE_CONFIGr_ENUM
#define LLS_PORT_COE_ENABLEr_ENUM BCM56260_B0_LLS_PORT_COE_ENABLEr_ENUM
#define LLS_PORT_CONFIGm_ENUM BCM56260_B0_LLS_PORT_CONFIGm_ENUM
#define LLS_PORT_ECC_1B_COUNTERr_ENUM BCM56260_B0_LLS_PORT_ECC_1B_COUNTERr_ENUM
#define LLS_PORT_ECC_2B_COUNTERr_ENUM BCM56260_B0_LLS_PORT_ECC_2B_COUNTERr_ENUM
#define LLS_PORT_ECC_B_COUNTERr_ENUM BCM56260_B0_LLS_PORT_ECC_B_COUNTERr_ENUM
#define LLS_PORT_ECC_DEBUGr_ENUM BCM56260_B0_LLS_PORT_ECC_DEBUGr_ENUM
#define LLS_PORT_ECC_ERRORr_ENUM BCM56260_B0_LLS_PORT_ECC_ERRORr_ENUM
#define LLS_PORT_ECC_ERROR_MASKr_ENUM BCM56260_B0_LLS_PORT_ECC_ERROR_MASKr_ENUM
#define LLS_PORT_EMPTY_SEEN_STATUSr_ENUM BCM56260_B0_LLS_PORT_EMPTY_SEEN_STATUSr_ENUM
#define LLS_PORT_ERRORm_ENUM BCM56260_B0_LLS_PORT_ERRORm_ENUM
#define LLS_PORT_HEADSm_ENUM BCM56260_B0_LLS_PORT_HEADSm_ENUM
#define LLS_PORT_L2_COUNT_CPU_ADDRr_ENUM BCM56260_B0_LLS_PORT_L2_COUNT_CPU_ADDRr_ENUM
#define LLS_PORT_L2_COUNT_CPU_DATAr_ENUM BCM56260_B0_LLS_PORT_L2_COUNT_CPU_DATAr_ENUM
#define LLS_PORT_PARENT_STATEm_ENUM BCM56260_B0_LLS_PORT_PARENT_STATEm_ENUM
#define LLS_PORT_SHAPER_BUCKET_Cm_ENUM BCM56260_B0_LLS_PORT_SHAPER_BUCKET_Cm_ENUM
#define LLS_PORT_SHAPER_CONFIG_Cm_ENUM BCM56260_B0_LLS_PORT_SHAPER_CONFIG_Cm_ENUM
#define LLS_PORT_TAILSm_ENUM BCM56260_B0_LLS_PORT_TAILSm_ENUM
#define LLS_PORT_TDMm_ENUM BCM56260_B0_LLS_PORT_TDMm_ENUM
#define LLS_PORT_TDM_ECC_STATUSr_ENUM BCM56260_B0_LLS_PORT_TDM_ECC_STATUSr_ENUM
#define LLS_PORT_WERR_MAX_SCm_ENUM BCM56260_B0_LLS_PORT_WERR_MAX_SCm_ENUM
#define LLS_PORT_XOFFm_ENUM BCM56260_B0_LLS_PORT_XOFFm_ENUM
#define LLS_S0S1_ECC_1B_COUNTERr_ENUM BCM56260_B0_LLS_S0S1_ECC_1B_COUNTERr_ENUM
#define LLS_S0S1_ECC_2B_COUNTERr_ENUM BCM56260_B0_LLS_S0S1_ECC_2B_COUNTERr_ENUM
#define LLS_S0_ERRORm_ENUM BCM56260_B0_LLS_S0_ERRORm_ENUM
#define LLS_S0_SHAPER_BUCKET_Cm_ENUM BCM56260_B0_LLS_S0_SHAPER_BUCKET_Cm_ENUM
#define LLS_S0_SHAPER_CONFIG_Cm_ENUM BCM56260_B0_LLS_S0_SHAPER_CONFIG_Cm_ENUM
#define LLS_S1_CONFIGm_ENUM BCM56260_B0_LLS_S1_CONFIGm_ENUM
#define LLS_S1_ERRORm_ENUM BCM56260_B0_LLS_S1_ERRORm_ENUM
#define LLS_S1_HEADSm_ENUM BCM56260_B0_LLS_S1_HEADSm_ENUM
#define LLS_S1_PARENT_STATEm_ENUM BCM56260_B0_LLS_S1_PARENT_STATEm_ENUM
#define LLS_S1_SHAPER_BUCKET_Cm_ENUM BCM56260_B0_LLS_S1_SHAPER_BUCKET_Cm_ENUM
#define LLS_S1_SHAPER_CONFIG_Cm_ENUM BCM56260_B0_LLS_S1_SHAPER_CONFIG_Cm_ENUM
#define LLS_S1_TAILSm_ENUM BCM56260_B0_LLS_S1_TAILSm_ENUM
#define LLS_S1_WERR_MAX_SCm_ENUM BCM56260_B0_LLS_S1_WERR_MAX_SCm_ENUM
#define LLS_SHAPER_CONFIG_CALC_REORDERr_ENUM BCM56260_B0_LLS_SHAPER_CONFIG_CALC_REORDERr_ENUM
#define LLS_SHAPER_LAST_ADDR_CONFIG0r_ENUM BCM56260_B0_LLS_SHAPER_LAST_ADDR_CONFIG0r_ENUM
#define LLS_SHAPER_LAST_ADDR_CONFIG1r_ENUM BCM56260_B0_LLS_SHAPER_LAST_ADDR_CONFIG1r_ENUM
#define LLS_SHAPER_LAST_ADDR_CONFIG2r_ENUM BCM56260_B0_LLS_SHAPER_LAST_ADDR_CONFIG2r_ENUM
#define LLS_SHAPER_LAST_ADDR_CONFIG3r_ENUM BCM56260_B0_LLS_SHAPER_LAST_ADDR_CONFIG3r_ENUM
#define LLS_SHAPER_REFRESH_CONFIGr_ENUM BCM56260_B0_LLS_SHAPER_REFRESH_CONFIGr_ENUM
#define LLS_SHAPER_REFRESH_CONFIG1r_ENUM BCM56260_B0_LLS_SHAPER_REFRESH_CONFIG1r_ENUM
#define LLS_SHAPER_UNDERRUN_MONITOR_0_CFGr_ENUM BCM56260_B0_LLS_SHAPER_UNDERRUN_MONITOR_0_CFGr_ENUM
#define LLS_SHAPER_UNDERRUN_MONITOR_1_CFGr_ENUM BCM56260_B0_LLS_SHAPER_UNDERRUN_MONITOR_1_CFGr_ENUM
#define LLS_SHAPER_UNDERRUN_MONITOR_2_CFGr_ENUM BCM56260_B0_LLS_SHAPER_UNDERRUN_MONITOR_2_CFGr_ENUM
#define LLS_SHAPER_UNDERRUN_MONITOR_3_CFGr_ENUM BCM56260_B0_LLS_SHAPER_UNDERRUN_MONITOR_3_CFGr_ENUM
#define LLS_SHAPER_UNDERRUN_MONITOR_CFGr_ENUM BCM56260_B0_LLS_SHAPER_UNDERRUN_MONITOR_CFGr_ENUM
#define LLS_SHAPER_UNDERRUN_MONITOR_SEENr_ENUM BCM56260_B0_LLS_SHAPER_UNDERRUN_MONITOR_SEENr_ENUM
#define LLS_SOFT_RESETr_ENUM BCM56260_B0_LLS_SOFT_RESETr_ENUM
#define LLS_SPARE_REGSr_ENUM BCM56260_B0_LLS_SPARE_REGSr_ENUM
#define LLS_SPARE_REGS1r_ENUM BCM56260_B0_LLS_SPARE_REGS1r_ENUM
#define LLS_SPARE_REGS2r_ENUM BCM56260_B0_LLS_SPARE_REGS2r_ENUM
#define LLS_SP_WERR_DYN_CHANGE_0Ar_ENUM BCM56260_B0_LLS_SP_WERR_DYN_CHANGE_0Ar_ENUM
#define LLS_SP_WERR_DYN_CHANGE_0Br_ENUM BCM56260_B0_LLS_SP_WERR_DYN_CHANGE_0Br_ENUM
#define LLS_SP_WERR_DYN_CHANGE_0Cr_ENUM BCM56260_B0_LLS_SP_WERR_DYN_CHANGE_0Cr_ENUM
#define LLS_SP_WERR_DYN_CHANGE_1Ar_ENUM BCM56260_B0_LLS_SP_WERR_DYN_CHANGE_1Ar_ENUM
#define LLS_SP_WERR_DYN_CHANGE_1Br_ENUM BCM56260_B0_LLS_SP_WERR_DYN_CHANGE_1Br_ENUM
#define LLS_SP_WERR_DYN_CHANGE_1Cr_ENUM BCM56260_B0_LLS_SP_WERR_DYN_CHANGE_1Cr_ENUM
#define LLS_SP_WERR_DYN_CHANGE_2Ar_ENUM BCM56260_B0_LLS_SP_WERR_DYN_CHANGE_2Ar_ENUM
#define LLS_SP_WERR_DYN_CHANGE_2Br_ENUM BCM56260_B0_LLS_SP_WERR_DYN_CHANGE_2Br_ENUM
#define LLS_SP_WERR_DYN_CHANGE_2Cr_ENUM BCM56260_B0_LLS_SP_WERR_DYN_CHANGE_2Cr_ENUM
#define LLS_SP_WERR_DYN_CHANGE_3Ar_ENUM BCM56260_B0_LLS_SP_WERR_DYN_CHANGE_3Ar_ENUM
#define LLS_SP_WERR_DYN_CHANGE_3Br_ENUM BCM56260_B0_LLS_SP_WERR_DYN_CHANGE_3Br_ENUM
#define LLS_SP_WERR_DYN_CHANGE_3Cr_ENUM BCM56260_B0_LLS_SP_WERR_DYN_CHANGE_3Cr_ENUM
#define LLS_SP_WERR_DYN_CHANGE_Ar_ENUM BCM56260_B0_LLS_SP_WERR_DYN_CHANGE_Ar_ENUM
#define LLS_SP_WERR_DYN_CHANGE_Br_ENUM BCM56260_B0_LLS_SP_WERR_DYN_CHANGE_Br_ENUM
#define LLS_SP_WERR_DYN_CHANGE_Cr_ENUM BCM56260_B0_LLS_SP_WERR_DYN_CHANGE_Cr_ENUM
#define LLS_TDM_CAL_CFGr_ENUM BCM56260_B0_LLS_TDM_CAL_CFGr_ENUM
#define LLS_TDM_CAL_CFG_SWITCHr_ENUM BCM56260_B0_LLS_TDM_CAL_CFG_SWITCHr_ENUM
#define LLS_TREX2_DEBUG_ENABLEr_ENUM BCM56260_B0_LLS_TREX2_DEBUG_ENABLEr_ENUM
#define LLS_TWO_S1S_IN_S0_CONFIGr_ENUM BCM56260_B0_LLS_TWO_S1S_IN_S0_CONFIGr_ENUM
#define LMEPm_ENUM BCM56260_B0_LMEPm_ENUM
#define LMEP_1m_ENUM BCM56260_B0_LMEP_1m_ENUM
#define LOCAL_SW_DISABLE_CTRLr_ENUM BCM56260_B0_LOCAL_SW_DISABLE_CTRLr_ENUM
#define LOCAL_SW_DISABLE_DEFAULT_PBMm_ENUM BCM56260_B0_LOCAL_SW_DISABLE_DEFAULT_PBMm_ENUM
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRRm_ENUM BCM56260_B0_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRRm_ENUM
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_CONTROLr_ENUM BCM56260_B0_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_CONTROLr_ENUM
#define LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_CONTROLr_ENUM BCM56260_B0_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_CONTROLr_ENUM
#define LPORT_ECC_CONTROLr_ENUM BCM56260_B0_LPORT_ECC_CONTROLr_ENUM
#define LPORT_TABm_ENUM BCM56260_B0_LPORT_TABm_ENUM
#define MAC_BLOCKm_ENUM BCM56260_B0_MAC_BLOCKm_ENUM
#define MAC_BLOCK_TABLE_PARITY_CONTROLr_ENUM BCM56260_B0_MAC_BLOCK_TABLE_PARITY_CONTROLr_ENUM
#define MAC_LIMIT_RAM_CONTROL_2r_ENUM BCM56260_B0_MAC_LIMIT_RAM_CONTROL_2r_ENUM
#define MAC_LIMIT_RAM_CONTROL_3r_ENUM BCM56260_B0_MAC_LIMIT_RAM_CONTROL_3r_ENUM
#define MAC_LIMIT_RAM_DBGCTRL_0r_ENUM BCM56260_B0_MAC_LIMIT_RAM_DBGCTRL_0r_ENUM
#define MAC_LIMIT_RAM_DBGCTRL_1r_ENUM BCM56260_B0_MAC_LIMIT_RAM_DBGCTRL_1r_ENUM
#define MAC_RSV_MASKr_ENUM BCM56260_B0_MAC_RSV_MASKr_ENUM
#define MAID_REDUCTIONm_ENUM BCM56260_B0_MAID_REDUCTIONm_ENUM
#define MAID_REDUCTION_PARITY_CONTROLr_ENUM BCM56260_B0_MAID_REDUCTION_PARITY_CONTROLr_ENUM
#define MA_INDEXm_ENUM BCM56260_B0_MA_INDEXm_ENUM
#define MA_INDEX_ECC_CONTROLr_ENUM BCM56260_B0_MA_INDEX_ECC_CONTROLr_ENUM
#define MA_STATEm_ENUM BCM56260_B0_MA_STATEm_ENUM
#define MA_STATE_ECCP_CONTROLr_ENUM BCM56260_B0_MA_STATE_ECCP_CONTROLr_ENUM
#define MC_CONTROL_1r_ENUM BCM56260_B0_MC_CONTROL_1r_ENUM
#define MC_CONTROL_2r_ENUM BCM56260_B0_MC_CONTROL_2r_ENUM
#define MC_CONTROL_3r_ENUM BCM56260_B0_MC_CONTROL_3r_ENUM
#define MC_CONTROL_4r_ENUM BCM56260_B0_MC_CONTROL_4r_ENUM
#define MEMORY_TM_0r_ENUM BCM56260_B0_MEMORY_TM_0r_ENUM
#define MEMORY_TM_1r_ENUM BCM56260_B0_MEMORY_TM_1r_ENUM
#define MH_PRIORITY_SOURCEr_ENUM BCM56260_B0_MH_PRIORITY_SOURCEr_ENUM
#define MIM_DEFAULT_NETWORK_SVPr_ENUM BCM56260_B0_MIM_DEFAULT_NETWORK_SVPr_ENUM
#define MIM_ETHERTYPEr_ENUM BCM56260_B0_MIM_ETHERTYPEr_ENUM
#define MIRROR_CONTROLm_ENUM BCM56260_B0_MIRROR_CONTROLm_ENUM
#define MIRROR_SELECTr_ENUM BCM56260_B0_MIRROR_SELECTr_ENUM
#define MISCCONFIGr_ENUM BCM56260_B0_MISCCONFIGr_ENUM
#define MMU_ADM_ECC_COUNTERSr_ENUM BCM56260_B0_MMU_ADM_ECC_COUNTERSr_ENUM
#define MMU_ADM_ECC_DEBUG_0r_ENUM BCM56260_B0_MMU_ADM_ECC_DEBUG_0r_ENUM
#define MMU_ADM_ECC_ERROR_0r_ENUM BCM56260_B0_MMU_ADM_ECC_ERROR_0r_ENUM
#define MMU_ADM_ECC_ERROR_0_MASKr_ENUM BCM56260_B0_MMU_ADM_ECC_ERROR_0_MASKr_ENUM
#define MMU_ADM_ECC_STATUS_0r_ENUM BCM56260_B0_MMU_ADM_ECC_STATUS_0r_ENUM
#define MMU_ADM_MEMDEBUGr_ENUM BCM56260_B0_MMU_ADM_MEMDEBUGr_ENUM
#define MMU_ADM_QUEUE_DBm_ENUM BCM56260_B0_MMU_ADM_QUEUE_DBm_ENUM
#define MMU_ADM_SRC_CTXT_DBm_ENUM BCM56260_B0_MMU_ADM_SRC_CTXT_DBm_ENUM
#define MMU_AGING_CTR_EXTm_ENUM BCM56260_B0_MMU_AGING_CTR_EXTm_ENUM
#define MMU_AGING_CTR_INTm_ENUM BCM56260_B0_MMU_AGING_CTR_INTm_ENUM
#define MMU_AGING_EXP_EXTm_ENUM BCM56260_B0_MMU_AGING_EXP_EXTm_ENUM
#define MMU_AGING_EXP_INTm_ENUM BCM56260_B0_MMU_AGING_EXP_INTm_ENUM
#define MMU_AGING_LMT_EXTm_ENUM BCM56260_B0_MMU_AGING_LMT_EXTm_ENUM
#define MMU_AGING_LMT_INTm_ENUM BCM56260_B0_MMU_AGING_LMT_INTm_ENUM
#define MMU_CBPI_0m_ENUM BCM56260_B0_MMU_CBPI_0m_ENUM
#define MMU_CBPI_1m_ENUM BCM56260_B0_MMU_CBPI_1m_ENUM
#define MMU_CBPI_10m_ENUM BCM56260_B0_MMU_CBPI_10m_ENUM
#define MMU_CBPI_11m_ENUM BCM56260_B0_MMU_CBPI_11m_ENUM
#define MMU_CBPI_2m_ENUM BCM56260_B0_MMU_CBPI_2m_ENUM
#define MMU_CBPI_3m_ENUM BCM56260_B0_MMU_CBPI_3m_ENUM
#define MMU_CBPI_4m_ENUM BCM56260_B0_MMU_CBPI_4m_ENUM
#define MMU_CBPI_5m_ENUM BCM56260_B0_MMU_CBPI_5m_ENUM
#define MMU_CBPI_6m_ENUM BCM56260_B0_MMU_CBPI_6m_ENUM
#define MMU_CBPI_7m_ENUM BCM56260_B0_MMU_CBPI_7m_ENUM
#define MMU_CBPI_8m_ENUM BCM56260_B0_MMU_CBPI_8m_ENUM
#define MMU_CBPI_9m_ENUM BCM56260_B0_MMU_CBPI_9m_ENUM
#define MMU_CCPE_FIFO_MEM_ECC_STATUSr_ENUM BCM56260_B0_MMU_CCPE_FIFO_MEM_ECC_STATUSr_ENUM
#define MMU_CCPE_MEMm_ENUM BCM56260_B0_MMU_CCPE_MEMm_ENUM
#define MMU_CCPE_MEM_ECC_STATUSr_ENUM BCM56260_B0_MMU_CCPE_MEM_ECC_STATUSr_ENUM
#define MMU_CCPI_FIFO_MEM_ECC_STATUSr_ENUM BCM56260_B0_MMU_CCPI_FIFO_MEM_ECC_STATUSr_ENUM
#define MMU_CCPI_MEMm_ENUM BCM56260_B0_MMU_CCPI_MEMm_ENUM
#define MMU_CCPI_MEM_ECC_STATUSr_ENUM BCM56260_B0_MMU_CCPI_MEM_ECC_STATUSr_ENUM
#define MMU_CCP_ECC_1B_COUNTERr_ENUM BCM56260_B0_MMU_CCP_ECC_1B_COUNTERr_ENUM
#define MMU_CCP_ECC_2B_COUNTERr_ENUM BCM56260_B0_MMU_CCP_ECC_2B_COUNTERr_ENUM
#define MMU_CCP_ECC_B_COUNTERr_ENUM BCM56260_B0_MMU_CCP_ECC_B_COUNTERr_ENUM
#define MMU_CELLLINKEm_ENUM BCM56260_B0_MMU_CELLLINKEm_ENUM
#define MMU_CELLLINKIm_ENUM BCM56260_B0_MMU_CELLLINKIm_ENUM
#define MMU_CFAPE_BITMAPm_ENUM BCM56260_B0_MMU_CFAPE_BITMAPm_ENUM
#define MMU_CFAPE_STACKm_ENUM BCM56260_B0_MMU_CFAPE_STACKm_ENUM
#define MMU_CFAPI_BITMAPm_ENUM BCM56260_B0_MMU_CFAPI_BITMAPm_ENUM
#define MMU_CFAPI_STACKm_ENUM BCM56260_B0_MMU_CFAPI_STACKm_ENUM
#define MMU_CFG_THDI_EXT_PACK_SEGMENT_COUNT_SETUPr_ENUM BCM56260_B0_MMU_CFG_THDI_EXT_PACK_SEGMENT_COUNT_SETUPr_ENUM
#define MMU_CFG_THDI_EXT_PACK_SEGMENT_COUNT_STATEr_ENUM BCM56260_B0_MMU_CFG_THDI_EXT_PACK_SEGMENT_COUNT_STATEr_ENUM
#define MMU_CHFC_SYSPORT_MAPPINGm_ENUM BCM56260_B0_MMU_CHFC_SYSPORT_MAPPINGm_ENUM
#define MMU_CTR_ECC_1B_COUNTERr_ENUM BCM56260_B0_MMU_CTR_ECC_1B_COUNTERr_ENUM
#define MMU_CTR_ECC_2B_COUNTERr_ENUM BCM56260_B0_MMU_CTR_ECC_2B_COUNTERr_ENUM
#define MMU_CTR_ECC_B_COUNTERr_ENUM BCM56260_B0_MMU_CTR_ECC_B_COUNTERr_ENUM
#define MMU_DEQ_AGING_MASK_LOOKUP_TABLE_MEMm_ENUM BCM56260_B0_MMU_DEQ_AGING_MASK_LOOKUP_TABLE_MEMm_ENUM
#define MMU_E2EFC_CNT_DEBUG_STATUS_0r_ENUM BCM56260_B0_MMU_E2EFC_CNT_DEBUG_STATUS_0r_ENUM
#define MMU_E2EFC_CNT_DEBUG_STATUS_1r_ENUM BCM56260_B0_MMU_E2EFC_CNT_DEBUG_STATUS_1r_ENUM
#define MMU_E2EFC_DEBUG_RX_RMT_IBP0r_ENUM BCM56260_B0_MMU_E2EFC_DEBUG_RX_RMT_IBP0r_ENUM
#define MMU_E2EFC_DEBUG_RX_RMT_IBP1r_ENUM BCM56260_B0_MMU_E2EFC_DEBUG_RX_RMT_IBP1r_ENUM
#define MMU_E2EFC_DEBUG_TX_RMT_IBP0r_ENUM BCM56260_B0_MMU_E2EFC_DEBUG_TX_RMT_IBP0r_ENUM
#define MMU_E2EFC_DEBUG_TX_RMT_IBP1r_ENUM BCM56260_B0_MMU_E2EFC_DEBUG_TX_RMT_IBP1r_ENUM
#define MMU_E2EFC_ERROR_0r_ENUM BCM56260_B0_MMU_E2EFC_ERROR_0r_ENUM
#define MMU_E2EFC_ERROR_0_MASKr_ENUM BCM56260_B0_MMU_E2EFC_ERROR_0_MASKr_ENUM
#define MMU_ENQ_CBP_32B_WR_STORE_0m_ENUM BCM56260_B0_MMU_ENQ_CBP_32B_WR_STORE_0m_ENUM
#define MMU_ENQ_CBP_32B_WR_STORE_1m_ENUM BCM56260_B0_MMU_ENQ_CBP_32B_WR_STORE_1m_ENUM
#define MMU_ENQ_CBP_32B_WR_STORE_2m_ENUM BCM56260_B0_MMU_ENQ_CBP_32B_WR_STORE_2m_ENUM
#define MMU_ENQ_CBP_STORE_DEBUG_0r_ENUM BCM56260_B0_MMU_ENQ_CBP_STORE_DEBUG_0r_ENUM
#define MMU_ENQ_CFAPI_INTERNAL_RECYCLEm_ENUM BCM56260_B0_MMU_ENQ_CFAPI_INTERNAL_RECYCLEm_ENUM
#define MMU_ENQ_CFAPI_INTERNAL_RECYCLE_DEBUG_0r_ENUM BCM56260_B0_MMU_ENQ_CFAPI_INTERNAL_RECYCLE_DEBUG_0r_ENUM
#define MMU_ENQ_CFAPI_RECYCLE_FIFO_LEVELr_ENUM BCM56260_B0_MMU_ENQ_CFAPI_RECYCLE_FIFO_LEVELr_ENUM
#define MMU_ENQ_CFG_ECC_DEBUG_0r_ENUM BCM56260_B0_MMU_ENQ_CFG_ECC_DEBUG_0r_ENUM
#define MMU_ENQ_CFG_ECC_ERROR_0r_ENUM BCM56260_B0_MMU_ENQ_CFG_ECC_ERROR_0r_ENUM
#define MMU_ENQ_CFG_ECC_ERROR_0_MASKr_ENUM BCM56260_B0_MMU_ENQ_CFG_ECC_ERROR_0_MASKr_ENUM
#define MMU_ENQ_CFG_ECC_STATUS_0r_ENUM BCM56260_B0_MMU_ENQ_CFG_ECC_STATUS_0r_ENUM
#define MMU_ENQ_CFG_ECC_STATUS_1r_ENUM BCM56260_B0_MMU_ENQ_CFG_ECC_STATUS_1r_ENUM
#define MMU_ENQ_CFG_ECC_STATUS_2r_ENUM BCM56260_B0_MMU_ENQ_CFG_ECC_STATUS_2r_ENUM
#define MMU_ENQ_CFG_ECC_STATUS_3r_ENUM BCM56260_B0_MMU_ENQ_CFG_ECC_STATUS_3r_ENUM
#define MMU_ENQ_CFG_ECC_STATUS_4r_ENUM BCM56260_B0_MMU_ENQ_CFG_ECC_STATUS_4r_ENUM
#define MMU_ENQ_CONFIG_0r_ENUM BCM56260_B0_MMU_ENQ_CONFIG_0r_ENUM
#define MMU_ENQ_DEST_PPP_CFGr_ENUM BCM56260_B0_MMU_ENQ_DEST_PPP_CFGr_ENUM
#define MMU_ENQ_DEST_PPP_CFG_0r_ENUM BCM56260_B0_MMU_ENQ_DEST_PPP_CFG_0r_ENUM
#define MMU_ENQ_DEST_PPP_CFG_1r_ENUM BCM56260_B0_MMU_ENQ_DEST_PPP_CFG_1r_ENUM
#define MMU_ENQ_DEST_PPP_CFG_2r_ENUM BCM56260_B0_MMU_ENQ_DEST_PPP_CFG_2r_ENUM
#define MMU_ENQ_ECC_COUNTERSr_ENUM BCM56260_B0_MMU_ENQ_ECC_COUNTERSr_ENUM
#define MMU_ENQ_EMA_COS_TO_FIFO_LOOKUPr_ENUM BCM56260_B0_MMU_ENQ_EMA_COS_TO_FIFO_LOOKUPr_ENUM
#define MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_0r_ENUM BCM56260_B0_MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_0r_ENUM
#define MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_1r_ENUM BCM56260_B0_MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_1r_ENUM
#define MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_2r_ENUM BCM56260_B0_MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_2r_ENUM
#define MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_3r_ENUM BCM56260_B0_MMU_ENQ_EMA_COS_TO_FIFO_LOOKUP_3r_ENUM
#define MMU_ENQ_EMA_COS_TO_FIFO_PROFILE_0r_ENUM BCM56260_B0_MMU_ENQ_EMA_COS_TO_FIFO_PROFILE_0r_ENUM
#define MMU_ENQ_EMA_COS_TO_FIFO_PROFILE_1r_ENUM BCM56260_B0_MMU_ENQ_EMA_COS_TO_FIFO_PROFILE_1r_ENUM
#define MMU_ENQ_EMA_PACKET_NUM_IN_USE_HI_WATERMARKr_ENUM BCM56260_B0_MMU_ENQ_EMA_PACKET_NUM_IN_USE_HI_WATERMARKr_ENUM
#define MMU_ENQ_EMA_QUEUE_SELECTr_ENUM BCM56260_B0_MMU_ENQ_EMA_QUEUE_SELECTr_ENUM
#define MMU_ENQ_EMA_QUEUE_SELECT_0r_ENUM BCM56260_B0_MMU_ENQ_EMA_QUEUE_SELECT_0r_ENUM
#define MMU_ENQ_EMA_QUEUE_SELECT_1r_ENUM BCM56260_B0_MMU_ENQ_EMA_QUEUE_SELECT_1r_ENUM
#define MMU_ENQ_ERROR_0r_ENUM BCM56260_B0_MMU_ENQ_ERROR_0r_ENUM
#define MMU_ENQ_ERROR_0_MASKr_ENUM BCM56260_B0_MMU_ENQ_ERROR_0_MASKr_ENUM
#define MMU_ENQ_FAPCONFIG_0r_ENUM BCM56260_B0_MMU_ENQ_FAPCONFIG_0r_ENUM
#define MMU_ENQ_FAPFULLRESETPOINT_0r_ENUM BCM56260_B0_MMU_ENQ_FAPFULLRESETPOINT_0r_ENUM
#define MMU_ENQ_FAPFULLSETPOINT_0r_ENUM BCM56260_B0_MMU_ENQ_FAPFULLSETPOINT_0r_ENUM
#define MMU_ENQ_FAPINIT_0r_ENUM BCM56260_B0_MMU_ENQ_FAPINIT_0r_ENUM
#define MMU_ENQ_FAPREADPOINTER_0r_ENUM BCM56260_B0_MMU_ENQ_FAPREADPOINTER_0r_ENUM
#define MMU_ENQ_FAPSTACKSTATUS_0r_ENUM BCM56260_B0_MMU_ENQ_FAPSTACKSTATUS_0r_ENUM
#define MMU_ENQ_FAP_BITMAPm_ENUM BCM56260_B0_MMU_ENQ_FAP_BITMAPm_ENUM
#define MMU_ENQ_FAP_ECC_DEBUG_0r_ENUM BCM56260_B0_MMU_ENQ_FAP_ECC_DEBUG_0r_ENUM
#define MMU_ENQ_FAP_ECC_ERROR_0r_ENUM BCM56260_B0_MMU_ENQ_FAP_ECC_ERROR_0r_ENUM
#define MMU_ENQ_FAP_ECC_ERROR_0_MASKr_ENUM BCM56260_B0_MMU_ENQ_FAP_ECC_ERROR_0_MASKr_ENUM
#define MMU_ENQ_FAP_ECC_STATUS_0r_ENUM BCM56260_B0_MMU_ENQ_FAP_ECC_STATUS_0r_ENUM
#define MMU_ENQ_FAP_MEMDEBUG_0r_ENUM BCM56260_B0_MMU_ENQ_FAP_MEMDEBUG_0r_ENUM
#define MMU_ENQ_FAP_STACKm_ENUM BCM56260_B0_MMU_ENQ_FAP_STACKm_ENUM
#define MMU_ENQ_FAP_WATERMARKr_ENUM BCM56260_B0_MMU_ENQ_FAP_WATERMARKr_ENUM
#define MMU_ENQ_ILLEGAL_CELL_TYPE_0r_ENUM BCM56260_B0_MMU_ENQ_ILLEGAL_CELL_TYPE_0r_ENUM
#define MMU_ENQ_IP_PRI_TO_PG_PROFILE_0r_ENUM BCM56260_B0_MMU_ENQ_IP_PRI_TO_PG_PROFILE_0r_ENUM
#define MMU_ENQ_ITE_REORDER_DEBUG_0r_ENUM BCM56260_B0_MMU_ENQ_ITE_REORDER_DEBUG_0r_ENUM
#define MMU_ENQ_MC_EXT_DROP_COUNTER_0r_ENUM BCM56260_B0_MMU_ENQ_MC_EXT_DROP_COUNTER_0r_ENUM
#define MMU_ENQ_MC_INT_DROP_COUNTER_0r_ENUM BCM56260_B0_MMU_ENQ_MC_INT_DROP_COUNTER_0r_ENUM
#define MMU_ENQ_MISSING_START_ERR_STAT_0r_ENUM BCM56260_B0_MMU_ENQ_MISSING_START_ERR_STAT_0r_ENUM
#define MMU_ENQ_PACKING_CTXT_FIFOS_FP_LLm_ENUM BCM56260_B0_MMU_ENQ_PACKING_CTXT_FIFOS_FP_LLm_ENUM
#define MMU_ENQ_PACKING_REAS_FIFO_PROFILE_THRESHr_ENUM BCM56260_B0_MMU_ENQ_PACKING_REAS_FIFO_PROFILE_THRESHr_ENUM
#define MMU_ENQ_PACKING_REAS_FIFO_THRESH_PROFILE_0r_ENUM BCM56260_B0_MMU_ENQ_PACKING_REAS_FIFO_THRESH_PROFILE_0r_ENUM
#define MMU_ENQ_PACKING_REAS_FIFO_THRESH_PROFILE_1r_ENUM BCM56260_B0_MMU_ENQ_PACKING_REAS_FIFO_THRESH_PROFILE_1r_ENUM
#define MMU_ENQ_PACK_PKT_LEN_FIFO_DEBUG_0r_ENUM BCM56260_B0_MMU_ENQ_PACK_PKT_LEN_FIFO_DEBUG_0r_ENUM
#define MMU_ENQ_PACK_SRC_CTXT_FIFO_DEBUG_0r_ENUM BCM56260_B0_MMU_ENQ_PACK_SRC_CTXT_FIFO_DEBUG_0r_ENUM
#define MMU_ENQ_PACK_SRC_CTXT_FPLL_DEBUG_0r_ENUM BCM56260_B0_MMU_ENQ_PACK_SRC_CTXT_FPLL_DEBUG_0r_ENUM
#define MMU_ENQ_POST_PAC_SAE_FIFO_DEBUG_0r_ENUM BCM56260_B0_MMU_ENQ_POST_PAC_SAE_FIFO_DEBUG_0r_ENUM
#define MMU_ENQ_POST_PAC_SAE_FIFO_HI_WATERMARKr_ENUM BCM56260_B0_MMU_ENQ_POST_PAC_SAE_FIFO_HI_WATERMARKr_ENUM
#define MMU_ENQ_PROFILE_0_PRI_GRPr_ENUM BCM56260_B0_MMU_ENQ_PROFILE_0_PRI_GRPr_ENUM
#define MMU_ENQ_PROFILE_0_PRI_GRP0r_ENUM BCM56260_B0_MMU_ENQ_PROFILE_0_PRI_GRP0r_ENUM
#define MMU_ENQ_PROFILE_0_PRI_GRP1r_ENUM BCM56260_B0_MMU_ENQ_PROFILE_0_PRI_GRP1r_ENUM
#define MMU_ENQ_PROFILE_1_PRI_GRPr_ENUM BCM56260_B0_MMU_ENQ_PROFILE_1_PRI_GRPr_ENUM
#define MMU_ENQ_PROFILE_1_PRI_GRP0r_ENUM BCM56260_B0_MMU_ENQ_PROFILE_1_PRI_GRP0r_ENUM
#define MMU_ENQ_PROFILE_1_PRI_GRP1r_ENUM BCM56260_B0_MMU_ENQ_PROFILE_1_PRI_GRP1r_ENUM
#define MMU_ENQ_PROFILE_2_PRI_GRPr_ENUM BCM56260_B0_MMU_ENQ_PROFILE_2_PRI_GRPr_ENUM
#define MMU_ENQ_PROFILE_2_PRI_GRP0r_ENUM BCM56260_B0_MMU_ENQ_PROFILE_2_PRI_GRP0r_ENUM
#define MMU_ENQ_PROFILE_2_PRI_GRP1r_ENUM BCM56260_B0_MMU_ENQ_PROFILE_2_PRI_GRP1r_ENUM
#define MMU_ENQ_PROFILE_3_PRI_GRPr_ENUM BCM56260_B0_MMU_ENQ_PROFILE_3_PRI_GRPr_ENUM
#define MMU_ENQ_PROFILE_3_PRI_GRP0r_ENUM BCM56260_B0_MMU_ENQ_PROFILE_3_PRI_GRP0r_ENUM
#define MMU_ENQ_PROFILE_3_PRI_GRP1r_ENUM BCM56260_B0_MMU_ENQ_PROFILE_3_PRI_GRP1r_ENUM
#define MMU_ENQ_REORDER_FIFO_IN_USE_HI_WATERMARKr_ENUM BCM56260_B0_MMU_ENQ_REORDER_FIFO_IN_USE_HI_WATERMARKr_ENUM
#define MMU_ENQ_RQE_QUEUE_SELECTr_ENUM BCM56260_B0_MMU_ENQ_RQE_QUEUE_SELECTr_ENUM
#define MMU_ENQ_RQE_QUEUE_SELECT_0r_ENUM BCM56260_B0_MMU_ENQ_RQE_QUEUE_SELECT_0r_ENUM
#define MMU_ENQ_RQE_QUEUE_SELECT_1r_ENUM BCM56260_B0_MMU_ENQ_RQE_QUEUE_SELECT_1r_ENUM
#define MMU_ENQ_RQE_WR_COMPLETE_0m_ENUM BCM56260_B0_MMU_ENQ_RQE_WR_COMPLETE_0m_ENUM
#define MMU_ENQ_RQE_WR_COMPLETE_1m_ENUM BCM56260_B0_MMU_ENQ_RQE_WR_COMPLETE_1m_ENUM
#define MMU_ENQ_RQE_WR_COMPLETE_2m_ENUM BCM56260_B0_MMU_ENQ_RQE_WR_COMPLETE_2m_ENUM
#define MMU_ENQ_RQE_WR_COMPLETE_3m_ENUM BCM56260_B0_MMU_ENQ_RQE_WR_COMPLETE_3m_ENUM
#define MMU_ENQ_RQE_WR_COMPLETE_4m_ENUM BCM56260_B0_MMU_ENQ_RQE_WR_COMPLETE_4m_ENUM
#define MMU_ENQ_RQE_WR_COMPLETE_DEBUG_0r_ENUM BCM56260_B0_MMU_ENQ_RQE_WR_COMPLETE_DEBUG_0r_ENUM
#define MMU_ENQ_SOP_STORE_DEBUG_0r_ENUM BCM56260_B0_MMU_ENQ_SOP_STORE_DEBUG_0r_ENUM
#define MMU_ENQ_SRC_PORT_STATE_0m_ENUM BCM56260_B0_MMU_ENQ_SRC_PORT_STATE_0m_ENUM
#define MMU_ENQ_SRC_PORT_STATE_1m_ENUM BCM56260_B0_MMU_ENQ_SRC_PORT_STATE_1m_ENUM
#define MMU_ENQ_SRC_PORT_STATE_2m_ENUM BCM56260_B0_MMU_ENQ_SRC_PORT_STATE_2m_ENUM
#define MMU_ENQ_SRC_PORT_STATE_DEBUG_0r_ENUM BCM56260_B0_MMU_ENQ_SRC_PORT_STATE_DEBUG_0r_ENUM
#define MMU_ENQ_SRC_PPP_TO_S1_LOOKUPm_ENUM BCM56260_B0_MMU_ENQ_SRC_PPP_TO_S1_LOOKUPm_ENUM
#define MMU_ENQ_START_BY_START_ERR_STAT_0r_ENUM BCM56260_B0_MMU_ENQ_START_BY_START_ERR_STAT_0r_ENUM
#define MMU_ENQ_TRACE_IF_CAPT_0r_ENUM BCM56260_B0_MMU_ENQ_TRACE_IF_CAPT_0r_ENUM
#define MMU_ENQ_TRACE_IF_CAPT_1r_ENUM BCM56260_B0_MMU_ENQ_TRACE_IF_CAPT_1r_ENUM
#define MMU_ENQ_TRACE_IF_CAPT_10r_ENUM BCM56260_B0_MMU_ENQ_TRACE_IF_CAPT_10r_ENUM
#define MMU_ENQ_TRACE_IF_CAPT_11r_ENUM BCM56260_B0_MMU_ENQ_TRACE_IF_CAPT_11r_ENUM
#define MMU_ENQ_TRACE_IF_CAPT_12r_ENUM BCM56260_B0_MMU_ENQ_TRACE_IF_CAPT_12r_ENUM
#define MMU_ENQ_TRACE_IF_CAPT_13r_ENUM BCM56260_B0_MMU_ENQ_TRACE_IF_CAPT_13r_ENUM
#define MMU_ENQ_TRACE_IF_CAPT_2r_ENUM BCM56260_B0_MMU_ENQ_TRACE_IF_CAPT_2r_ENUM
#define MMU_ENQ_TRACE_IF_CAPT_3r_ENUM BCM56260_B0_MMU_ENQ_TRACE_IF_CAPT_3r_ENUM
#define MMU_ENQ_TRACE_IF_CAPT_4r_ENUM BCM56260_B0_MMU_ENQ_TRACE_IF_CAPT_4r_ENUM
#define MMU_ENQ_TRACE_IF_CAPT_5r_ENUM BCM56260_B0_MMU_ENQ_TRACE_IF_CAPT_5r_ENUM
#define MMU_ENQ_TRACE_IF_CAPT_6r_ENUM BCM56260_B0_MMU_ENQ_TRACE_IF_CAPT_6r_ENUM
#define MMU_ENQ_TRACE_IF_CAPT_7r_ENUM BCM56260_B0_MMU_ENQ_TRACE_IF_CAPT_7r_ENUM
#define MMU_ENQ_TRACE_IF_CAPT_8r_ENUM BCM56260_B0_MMU_ENQ_TRACE_IF_CAPT_8r_ENUM
#define MMU_ENQ_TRACE_IF_CAPT_9r_ENUM BCM56260_B0_MMU_ENQ_TRACE_IF_CAPT_9r_ENUM
#define MMU_ENQ_TRACE_IF_CONTROLr_ENUM BCM56260_B0_MMU_ENQ_TRACE_IF_CONTROLr_ENUM
#define MMU_ENQ_TRACE_IF_COUNTERr_ENUM BCM56260_B0_MMU_ENQ_TRACE_IF_COUNTERr_ENUM
#define MMU_ENQ_TRACE_IF_MASK_FIELD_0r_ENUM BCM56260_B0_MMU_ENQ_TRACE_IF_MASK_FIELD_0r_ENUM
#define MMU_ENQ_TRACE_IF_MASK_FIELD_1r_ENUM BCM56260_B0_MMU_ENQ_TRACE_IF_MASK_FIELD_1r_ENUM
#define MMU_ENQ_TRACE_IF_MASK_FIELD_2r_ENUM BCM56260_B0_MMU_ENQ_TRACE_IF_MASK_FIELD_2r_ENUM
#define MMU_ENQ_TRACE_IF_MASK_FIELD_3r_ENUM BCM56260_B0_MMU_ENQ_TRACE_IF_MASK_FIELD_3r_ENUM
#define MMU_ENQ_TRACE_IF_MASK_FIELD_4r_ENUM BCM56260_B0_MMU_ENQ_TRACE_IF_MASK_FIELD_4r_ENUM
#define MMU_ENQ_TRACE_IF_MASK_FIELD_5r_ENUM BCM56260_B0_MMU_ENQ_TRACE_IF_MASK_FIELD_5r_ENUM
#define MMU_ENQ_TRACE_IF_MASK_FIELD_6r_ENUM BCM56260_B0_MMU_ENQ_TRACE_IF_MASK_FIELD_6r_ENUM
#define MMU_ENQ_TRACE_IF_MASK_FIELD_7r_ENUM BCM56260_B0_MMU_ENQ_TRACE_IF_MASK_FIELD_7r_ENUM
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_0r_ENUM BCM56260_B0_MMU_ENQ_TRACE_IF_VALUE_FIELD_0r_ENUM
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_1r_ENUM BCM56260_B0_MMU_ENQ_TRACE_IF_VALUE_FIELD_1r_ENUM
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_2r_ENUM BCM56260_B0_MMU_ENQ_TRACE_IF_VALUE_FIELD_2r_ENUM
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_3r_ENUM BCM56260_B0_MMU_ENQ_TRACE_IF_VALUE_FIELD_3r_ENUM
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_4r_ENUM BCM56260_B0_MMU_ENQ_TRACE_IF_VALUE_FIELD_4r_ENUM
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_5r_ENUM BCM56260_B0_MMU_ENQ_TRACE_IF_VALUE_FIELD_5r_ENUM
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_6r_ENUM BCM56260_B0_MMU_ENQ_TRACE_IF_VALUE_FIELD_6r_ENUM
#define MMU_ENQ_TRACE_IF_VALUE_FIELD_7r_ENUM BCM56260_B0_MMU_ENQ_TRACE_IF_VALUE_FIELD_7r_ENUM
#define MMU_EXT_MC_GROUP_MAPm_ENUM BCM56260_B0_MMU_EXT_MC_GROUP_MAPm_ENUM
#define MMU_EXT_MC_QUEUE_LIST0m_ENUM BCM56260_B0_MMU_EXT_MC_QUEUE_LIST0m_ENUM
#define MMU_EXT_MC_QUEUE_LIST4m_ENUM BCM56260_B0_MMU_EXT_MC_QUEUE_LIST4m_ENUM
#define MMU_INITIAL_NHOP_TBLm_ENUM BCM56260_B0_MMU_INITIAL_NHOP_TBLm_ENUM
#define MMU_INTFI_BASE_INDEX_TBLm_ENUM BCM56260_B0_MMU_INTFI_BASE_INDEX_TBLm_ENUM
#define MMU_INTFI_DEBUG_MEMm_ENUM BCM56260_B0_MMU_INTFI_DEBUG_MEMm_ENUM
#define MMU_INTFI_FC_MAP_TBL0m_ENUM BCM56260_B0_MMU_INTFI_FC_MAP_TBL0m_ENUM
#define MMU_INTFI_FC_MAP_TBL1m_ENUM BCM56260_B0_MMU_INTFI_FC_MAP_TBL1m_ENUM
#define MMU_INTFI_FC_MAP_TBL2m_ENUM BCM56260_B0_MMU_INTFI_FC_MAP_TBL2m_ENUM
#define MMU_INTFI_FC_ST_TBL0m_ENUM BCM56260_B0_MMU_INTFI_FC_ST_TBL0m_ENUM
#define MMU_INTFI_FC_ST_TBL1m_ENUM BCM56260_B0_MMU_INTFI_FC_ST_TBL1m_ENUM
#define MMU_INTFI_FC_ST_TBL2m_ENUM BCM56260_B0_MMU_INTFI_FC_ST_TBL2m_ENUM
#define MMU_INTFI_MERGE_ST_TBLm_ENUM BCM56260_B0_MMU_INTFI_MERGE_ST_TBLm_ENUM
#define MMU_INTFI_OFFSET_MAP_TBLm_ENUM BCM56260_B0_MMU_INTFI_OFFSET_MAP_TBLm_ENUM
#define MMU_INTFI_PFC_ST_TBLm_ENUM BCM56260_B0_MMU_INTFI_PFC_ST_TBLm_ENUM
#define MMU_INTFI_ST_TRANS_TBLm_ENUM BCM56260_B0_MMU_INTFI_ST_TRANS_TBLm_ENUM
#define MMU_INTFO_CONGST_STr_ENUM BCM56260_B0_MMU_INTFO_CONGST_STr_ENUM
#define MMU_INTFO_TC2PRI_MAPPINGm_ENUM BCM56260_B0_MMU_INTFO_TC2PRI_MAPPINGm_ENUM
#define MMU_INTRr_ENUM BCM56260_B0_MMU_INTRr_ENUM
#define MMU_INTR_MASKr_ENUM BCM56260_B0_MMU_INTR_MASKr_ENUM
#define MMU_IPCTR_CONFIG_0r_ENUM BCM56260_B0_MMU_IPCTR_CONFIG_0r_ENUM
#define MMU_IPCTR_COUNTER1_SNAPr_ENUM BCM56260_B0_MMU_IPCTR_COUNTER1_SNAPr_ENUM
#define MMU_IPCTR_CTXT_COUNTER_0m_ENUM BCM56260_B0_MMU_IPCTR_CTXT_COUNTER_0m_ENUM
#define MMU_IPCTR_DROP_TYPEr_ENUM BCM56260_B0_MMU_IPCTR_DROP_TYPEr_ENUM
#define MMU_IPCTR_ECC_COUNTERSr_ENUM BCM56260_B0_MMU_IPCTR_ECC_COUNTERSr_ENUM
#define MMU_IPCTR_ECC_DEBUG_0r_ENUM BCM56260_B0_MMU_IPCTR_ECC_DEBUG_0r_ENUM
#define MMU_IPCTR_ECC_ERROR_0r_ENUM BCM56260_B0_MMU_IPCTR_ECC_ERROR_0r_ENUM
#define MMU_IPCTR_ECC_ERROR_0_MASKr_ENUM BCM56260_B0_MMU_IPCTR_ECC_ERROR_0_MASKr_ENUM
#define MMU_IPCTR_ECC_STATUS_0r_ENUM BCM56260_B0_MMU_IPCTR_ECC_STATUS_0r_ENUM
#define MMU_IPCTR_EMA_DROP_COUNTERr_ENUM BCM56260_B0_MMU_IPCTR_EMA_DROP_COUNTERr_ENUM
#define MMU_IPCTR_MIRROR_ACCEPT_UC_DROP_COUNTERr_ENUM BCM56260_B0_MMU_IPCTR_MIRROR_ACCEPT_UC_DROP_COUNTERr_ENUM
#define MMU_IPCTR_PG_COUNTER0_DEBUG_0r_ENUM BCM56260_B0_MMU_IPCTR_PG_COUNTER0_DEBUG_0r_ENUM
#define MMU_IPCTR_PG_COUNTER1_DEBUG_0r_ENUM BCM56260_B0_MMU_IPCTR_PG_COUNTER1_DEBUG_0r_ENUM
#define MMU_IPCTR_PG_COUNTER_0m_ENUM BCM56260_B0_MMU_IPCTR_PG_COUNTER_0m_ENUM
#define MMU_IPCTR_PG_COUNTER_1m_ENUM BCM56260_B0_MMU_IPCTR_PG_COUNTER_1m_ENUM
#define MMU_IPCTR_SRC_CONTEXT_COUNTER_DEBUGr_ENUM BCM56260_B0_MMU_IPCTR_SRC_CONTEXT_COUNTER_DEBUGr_ENUM
#define MMU_IPMC_GROUP_TBLm_ENUM BCM56260_B0_MMU_IPMC_GROUP_TBLm_ENUM
#define MMU_ITE_CFG_ECC_DEBUG_0r_ENUM BCM56260_B0_MMU_ITE_CFG_ECC_DEBUG_0r_ENUM
#define MMU_ITE_CFG_ECC_ERROR_0r_ENUM BCM56260_B0_MMU_ITE_CFG_ECC_ERROR_0r_ENUM
#define MMU_ITE_CFG_ECC_ERROR_0_MASKr_ENUM BCM56260_B0_MMU_ITE_CFG_ECC_ERROR_0_MASKr_ENUM
#define MMU_ITE_CFG_ECC_STATUS_0r_ENUM BCM56260_B0_MMU_ITE_CFG_ECC_STATUS_0r_ENUM
#define MMU_ITE_CFG_ECC_STATUS_1r_ENUM BCM56260_B0_MMU_ITE_CFG_ECC_STATUS_1r_ENUM
#define MMU_ITE_CTRL_DEBUG_0r_ENUM BCM56260_B0_MMU_ITE_CTRL_DEBUG_0r_ENUM
#define MMU_ITE_DEBUG_STATUS_0r_ENUM BCM56260_B0_MMU_ITE_DEBUG_STATUS_0r_ENUM
#define MMU_ITE_ECC_COUNTERSr_ENUM BCM56260_B0_MMU_ITE_ECC_COUNTERSr_ENUM
#define MMU_ITE_EMA_ACCEPT_COUNTr_ENUM BCM56260_B0_MMU_ITE_EMA_ACCEPT_COUNTr_ENUM
#define MMU_ITE_EMA_DROP_COUNTr_ENUM BCM56260_B0_MMU_ITE_EMA_DROP_COUNTr_ENUM
#define MMU_ITE_EMA_POOL_CONG_DETECT_THRESHr_ENUM BCM56260_B0_MMU_ITE_EMA_POOL_CONG_DETECT_THRESHr_ENUM
#define MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_0r_ENUM BCM56260_B0_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_0r_ENUM
#define MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_1r_ENUM BCM56260_B0_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_1r_ENUM
#define MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_2r_ENUM BCM56260_B0_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_2r_ENUM
#define MMU_ITE_EMA_POOL_STATUSr_ENUM BCM56260_B0_MMU_ITE_EMA_POOL_STATUSr_ENUM
#define MMU_ITE_EMA_STATUSr_ENUM BCM56260_B0_MMU_ITE_EMA_STATUSr_ENUM
#define MMU_ITE_EMC_BACKPRESSURE_DEBUG_CONFIGr_ENUM BCM56260_B0_MMU_ITE_EMC_BACKPRESSURE_DEBUG_CONFIGr_ENUM
#define MMU_ITE_EMC_BACKPRESSURE_DEBUG_STATUSr_ENUM BCM56260_B0_MMU_ITE_EMC_BACKPRESSURE_DEBUG_STATUSr_ENUM
#define MMU_ITE_ERROR_0r_ENUM BCM56260_B0_MMU_ITE_ERROR_0r_ENUM
#define MMU_ITE_ERROR_0_MASKr_ENUM BCM56260_B0_MMU_ITE_ERROR_0_MASKr_ENUM
#define MMU_ITE_PACKET_PTR_STOREm_ENUM BCM56260_B0_MMU_ITE_PACKET_PTR_STOREm_ENUM
#define MMU_ITE_PACKET_PTR_STORE_DEBUG_0r_ENUM BCM56260_B0_MMU_ITE_PACKET_PTR_STORE_DEBUG_0r_ENUM
#define MMU_ITE_QMGR_FLLm_ENUM BCM56260_B0_MMU_ITE_QMGR_FLLm_ENUM
#define MMU_ITE_QMGR_FLL_DEBUG_0r_ENUM BCM56260_B0_MMU_ITE_QMGR_FLL_DEBUG_0r_ENUM
#define MMU_ITE_QMGR_QLLm_ENUM BCM56260_B0_MMU_ITE_QMGR_QLLm_ENUM
#define MMU_ITE_QMGR_QLL_DEBUG_0r_ENUM BCM56260_B0_MMU_ITE_QMGR_QLL_DEBUG_0r_ENUM
#define MMU_ITE_Q_FLUSH_STATUS_0r_ENUM BCM56260_B0_MMU_ITE_Q_FLUSH_STATUS_0r_ENUM
#define MMU_ITE_WORK_QUEUE_DEBUG_0r_ENUM BCM56260_B0_MMU_ITE_WORK_QUEUE_DEBUG_0r_ENUM
#define MMU_LLFC_TX_CONFIG_1r_ENUM BCM56260_B0_MMU_LLFC_TX_CONFIG_1r_ENUM
#define MMU_LLFC_TX_CONFIG_2r_ENUM BCM56260_B0_MMU_LLFC_TX_CONFIG_2r_ENUM
#define MMU_MEM1_CLINKE_ECC_STATUSr_ENUM BCM56260_B0_MMU_MEM1_CLINKE_ECC_STATUSr_ENUM
#define MMU_MEM1_CLINKI_ECC_STATUSr_ENUM BCM56260_B0_MMU_MEM1_CLINKI_ECC_STATUSr_ENUM
#define MMU_MEM1_CLINK_ECC_COUNTERSr_ENUM BCM56260_B0_MMU_MEM1_CLINK_ECC_COUNTERSr_ENUM
#define MMU_PROT_GROUP_TABLEm_ENUM BCM56260_B0_MMU_PROT_GROUP_TABLEm_ENUM
#define MMU_QSTRUCT_ECC_1B_COUNTERr_ENUM BCM56260_B0_MMU_QSTRUCT_ECC_1B_COUNTERr_ENUM
#define MMU_QSTRUCT_ECC_2B_COUNTERr_ENUM BCM56260_B0_MMU_QSTRUCT_ECC_2B_COUNTERr_ENUM
#define MMU_QSTRUCT_ECC_B_COUNTERr_ENUM BCM56260_B0_MMU_QSTRUCT_ECC_B_COUNTERr_ENUM
#define MMU_QSTRUCT_QBLOCK_BM_0m_ENUM BCM56260_B0_MMU_QSTRUCT_QBLOCK_BM_0m_ENUM
#define MMU_QSTRUCT_QBLOCK_BM_1m_ENUM BCM56260_B0_MMU_QSTRUCT_QBLOCK_BM_1m_ENUM
#define MMU_QSTRUCT_QBLOCK_BM_FIFO_0m_ENUM BCM56260_B0_MMU_QSTRUCT_QBLOCK_BM_FIFO_0m_ENUM
#define MMU_QSTRUCT_QBLOCK_BM_FIFO_1m_ENUM BCM56260_B0_MMU_QSTRUCT_QBLOCK_BM_FIFO_1m_ENUM
#define MMU_QSTRUCT_QBLOCK_NEXTm_ENUM BCM56260_B0_MMU_QSTRUCT_QBLOCK_NEXTm_ENUM
#define MMU_QSTRUCT_QENTRYm_ENUM BCM56260_B0_MMU_QSTRUCT_QENTRYm_ENUM
#define MMU_RDE_ADM_DPC_STORE_MEMm_ENUM BCM56260_B0_MMU_RDE_ADM_DPC_STORE_MEMm_ENUM
#define MMU_RDE_ITE_REL_FIFO_MEMm_ENUM BCM56260_B0_MMU_RDE_ITE_REL_FIFO_MEMm_ENUM
#define MMU_RDE_PQE_FIFO_MEMm_ENUM BCM56260_B0_MMU_RDE_PQE_FIFO_MEMm_ENUM
#define MMU_RDE_REAL_CELL_FIFO_MEMm_ENUM BCM56260_B0_MMU_RDE_REAL_CELL_FIFO_MEMm_ENUM
#define MMU_RDE_TXQ_FLLm_ENUM BCM56260_B0_MMU_RDE_TXQ_FLLm_ENUM
#define MMU_RDE_TXQ_QLLm_ENUM BCM56260_B0_MMU_RDE_TXQ_QLLm_ENUM
#define MMU_RDE_TXQ_STATEm_ENUM BCM56260_B0_MMU_RDE_TXQ_STATEm_ENUM
#define MMU_REPL_GRP_TBL0m_ENUM BCM56260_B0_MMU_REPL_GRP_TBL0m_ENUM
#define MMU_REPL_GRP_TBL1m_ENUM BCM56260_B0_MMU_REPL_GRP_TBL1m_ENUM
#define MMU_REPL_GRP_TBL_ECC_STATUSr_ENUM BCM56260_B0_MMU_REPL_GRP_TBL_ECC_STATUSr_ENUM
#define MMU_REPL_HEAD_TBLm_ENUM BCM56260_B0_MMU_REPL_HEAD_TBLm_ENUM
#define MMU_REPL_HEAD_TBL_ECC_STATUSr_ENUM BCM56260_B0_MMU_REPL_HEAD_TBL_ECC_STATUSr_ENUM
#define MMU_REPL_LIST_TBLm_ENUM BCM56260_B0_MMU_REPL_LIST_TBLm_ENUM
#define MMU_REPL_LIST_TBL_ECC_STATUSr_ENUM BCM56260_B0_MMU_REPL_LIST_TBL_ECC_STATUSr_ENUM
#define MMU_REPL_MAP_TBLm_ENUM BCM56260_B0_MMU_REPL_MAP_TBLm_ENUM
#define MMU_REPL_MAP_TBL_ECC_STATUSr_ENUM BCM56260_B0_MMU_REPL_MAP_TBL_ECC_STATUSr_ENUM
#define MMU_REPL_STATE_TBLm_ENUM BCM56260_B0_MMU_REPL_STATE_TBLm_ENUM
#define MMU_REPL_STATE_TBL_ECC_STATUSr_ENUM BCM56260_B0_MMU_REPL_STATE_TBL_ECC_STATUSr_ENUM
#define MMU_RPFAP_BITMAPm_ENUM BCM56260_B0_MMU_RPFAP_BITMAPm_ENUM
#define MMU_RPFAP_STACKm_ENUM BCM56260_B0_MMU_RPFAP_STACKm_ENUM
#define MMU_RQE_FIFO_ECC_STATUSr_ENUM BCM56260_B0_MMU_RQE_FIFO_ECC_STATUSr_ENUM
#define MMU_RQE_QMGR_FLLm_ENUM BCM56260_B0_MMU_RQE_QMGR_FLLm_ENUM
#define MMU_RQE_QMGR_QLLm_ENUM BCM56260_B0_MMU_RQE_QMGR_QLLm_ENUM
#define MMU_RQE_QUEUE_OP_NODE_MAPm_ENUM BCM56260_B0_MMU_RQE_QUEUE_OP_NODE_MAPm_ENUM
#define MMU_RQE_WORK_QUEUEm_ENUM BCM56260_B0_MMU_RQE_WORK_QUEUEm_ENUM
#define MMU_THDI_INTRr_ENUM BCM56260_B0_MMU_THDI_INTRr_ENUM
#define MMU_THDI_INTR_MASKr_ENUM BCM56260_B0_MMU_THDI_INTR_MASKr_ENUM
#define MMU_THDO_CTRO_UC_DTYPEm_ENUM BCM56260_B0_MMU_THDO_CTRO_UC_DTYPEm_ENUM
#define MMU_THDO_CTRO_UC_PKT_STOREm_ENUM BCM56260_B0_MMU_THDO_CTRO_UC_PKT_STOREm_ENUM
#define MMU_THDO_OPNCONFIG_CELLm_ENUM BCM56260_B0_MMU_THDO_OPNCONFIG_CELLm_ENUM
#define MMU_THDO_OPNCONFIG_QENTRYm_ENUM BCM56260_B0_MMU_THDO_OPNCONFIG_QENTRYm_ENUM
#define MMU_THDO_OPNCOUNT_CELLm_ENUM BCM56260_B0_MMU_THDO_OPNCOUNT_CELLm_ENUM
#define MMU_THDO_OPNOFFSET_CELLm_ENUM BCM56260_B0_MMU_THDO_OPNOFFSET_CELLm_ENUM
#define MMU_THDO_OPNOFFSET_QENTRYm_ENUM BCM56260_B0_MMU_THDO_OPNOFFSET_QENTRYm_ENUM
#define MMU_THDO_OPNSTATUS_CELLm_ENUM BCM56260_B0_MMU_THDO_OPNSTATUS_CELLm_ENUM
#define MMU_THDO_OPNSTATUS_QENTRYm_ENUM BCM56260_B0_MMU_THDO_OPNSTATUS_QENTRYm_ENUM
#define MMU_THDO_QCONFIG_CELLm_ENUM BCM56260_B0_MMU_THDO_QCONFIG_CELLm_ENUM
#define MMU_THDO_QCONFIG_QENTRYm_ENUM BCM56260_B0_MMU_THDO_QCONFIG_QENTRYm_ENUM
#define MMU_THDO_QCOUNT_CELLm_ENUM BCM56260_B0_MMU_THDO_QCOUNT_CELLm_ENUM
#define MMU_THDO_QOFFSET_CELLm_ENUM BCM56260_B0_MMU_THDO_QOFFSET_CELLm_ENUM
#define MMU_THDO_QOFFSET_QENTRYm_ENUM BCM56260_B0_MMU_THDO_QOFFSET_QENTRYm_ENUM
#define MMU_THDO_QRESET_VALUE_CELLm_ENUM BCM56260_B0_MMU_THDO_QRESET_VALUE_CELLm_ENUM
#define MMU_THDO_QRESET_VALUE_QENTRYm_ENUM BCM56260_B0_MMU_THDO_QRESET_VALUE_QENTRYm_ENUM
#define MMU_THDO_QSTATUS_CELLm_ENUM BCM56260_B0_MMU_THDO_QSTATUS_CELLm_ENUM
#define MMU_THDO_QSTATUS_QENTRYm_ENUM BCM56260_B0_MMU_THDO_QSTATUS_QENTRYm_ENUM
#define MMU_TOQ_BP_DEBUG0r_ENUM BCM56260_B0_MMU_TOQ_BP_DEBUG0r_ENUM
#define MMU_TOQ_BP_DEBUG1r_ENUM BCM56260_B0_MMU_TOQ_BP_DEBUG1r_ENUM
#define MMU_TOQ_ECC_1B_COUNTERr_ENUM BCM56260_B0_MMU_TOQ_ECC_1B_COUNTERr_ENUM
#define MMU_TOQ_ECC_2B_COUNTERr_ENUM BCM56260_B0_MMU_TOQ_ECC_2B_COUNTERr_ENUM
#define MMU_TOQ_ECC_B_COUNTERr_ENUM BCM56260_B0_MMU_TOQ_ECC_B_COUNTERr_ENUM
#define MMU_TOQ_EOPE_ECC_STATUSr_ENUM BCM56260_B0_MMU_TOQ_EOPE_ECC_STATUSr_ENUM
#define MMU_TOQ_PORT_STATE_ECC_STATUSr_ENUM BCM56260_B0_MMU_TOQ_PORT_STATE_ECC_STATUSr_ENUM
#define MMU_TOQ_PORT_STATE_MEMm_ENUM BCM56260_B0_MMU_TOQ_PORT_STATE_MEMm_ENUM
#define MMU_TOQ_STATE_ECC_STATUSr_ENUM BCM56260_B0_MMU_TOQ_STATE_ECC_STATUSr_ENUM
#define MMU_TOQ_STATE_MEM0m_ENUM BCM56260_B0_MMU_TOQ_STATE_MEM0m_ENUM
#define MMU_TOQ_STATE_MEM1m_ENUM BCM56260_B0_MMU_TOQ_STATE_MEM1m_ENUM
#define MMU_TOQ_TCACHE_DEBUG0r_ENUM BCM56260_B0_MMU_TOQ_TCACHE_DEBUG0r_ENUM
#define MMU_TOQ_TCACHE_DEBUG1r_ENUM BCM56260_B0_MMU_TOQ_TCACHE_DEBUG1r_ENUM
#define MMU_TOQ_TCACHE_DEBUG2r_ENUM BCM56260_B0_MMU_TOQ_TCACHE_DEBUG2r_ENUM
#define MMU_TOQ_TCACHE_DEBUG3r_ENUM BCM56260_B0_MMU_TOQ_TCACHE_DEBUG3r_ENUM
#define MMU_TOQ_TCACHE_DEBUG4r_ENUM BCM56260_B0_MMU_TOQ_TCACHE_DEBUG4r_ENUM
#define MMU_TOQ_TCACHE_DEBUG5r_ENUM BCM56260_B0_MMU_TOQ_TCACHE_DEBUG5r_ENUM
#define MMU_TOQ_TCACHE_DEBUG6r_ENUM BCM56260_B0_MMU_TOQ_TCACHE_DEBUG6r_ENUM
#define MMU_TOQ_TCACHE_DEBUG7r_ENUM BCM56260_B0_MMU_TOQ_TCACHE_DEBUG7r_ENUM
#define MMU_TOQ_TRACE_DEQ_CAPT_0r_ENUM BCM56260_B0_MMU_TOQ_TRACE_DEQ_CAPT_0r_ENUM
#define MMU_TOQ_TRACE_DEQ_CAPT_1r_ENUM BCM56260_B0_MMU_TOQ_TRACE_DEQ_CAPT_1r_ENUM
#define MMU_TOQ_TRACE_DEQ_CAPT_2r_ENUM BCM56260_B0_MMU_TOQ_TRACE_DEQ_CAPT_2r_ENUM
#define MMU_TOQ_TRACE_DEQ_CONTROLr_ENUM BCM56260_B0_MMU_TOQ_TRACE_DEQ_CONTROLr_ENUM
#define MMU_TOQ_TRACE_DEQ_COUNTERr_ENUM BCM56260_B0_MMU_TOQ_TRACE_DEQ_COUNTERr_ENUM
#define MMU_TOQ_TRACE_DEQ_MASK_FIELDr_ENUM BCM56260_B0_MMU_TOQ_TRACE_DEQ_MASK_FIELDr_ENUM
#define MMU_TOQ_TRACE_DEQ_VALUE_FIELDr_ENUM BCM56260_B0_MMU_TOQ_TRACE_DEQ_VALUE_FIELDr_ENUM
#define MMU_TOQ_TRACE_ENQ_CAPT_0r_ENUM BCM56260_B0_MMU_TOQ_TRACE_ENQ_CAPT_0r_ENUM
#define MMU_TOQ_TRACE_ENQ_CAPT_1r_ENUM BCM56260_B0_MMU_TOQ_TRACE_ENQ_CAPT_1r_ENUM
#define MMU_TOQ_TRACE_ENQ_CONTROLr_ENUM BCM56260_B0_MMU_TOQ_TRACE_ENQ_CONTROLr_ENUM
#define MMU_TOQ_TRACE_ENQ_COUNTERr_ENUM BCM56260_B0_MMU_TOQ_TRACE_ENQ_COUNTERr_ENUM
#define MMU_TOQ_TRACE_ENQ_MASK_FIELDr_ENUM BCM56260_B0_MMU_TOQ_TRACE_ENQ_MASK_FIELDr_ENUM
#define MMU_TOQ_TRACE_ENQ_VALUE_FIELDr_ENUM BCM56260_B0_MMU_TOQ_TRACE_ENQ_VALUE_FIELDr_ENUM
#define MMU_TO_XPORT_BKPr_ENUM BCM56260_B0_MMU_TO_XPORT_BKPr_ENUM
#define MMU_WRED_DROP_CURVE_PROFILE_0m_ENUM BCM56260_B0_MMU_WRED_DROP_CURVE_PROFILE_0m_ENUM
#define MMU_WRED_DROP_CURVE_PROFILE_1m_ENUM BCM56260_B0_MMU_WRED_DROP_CURVE_PROFILE_1m_ENUM
#define MMU_WRED_DROP_CURVE_PROFILE_2m_ENUM BCM56260_B0_MMU_WRED_DROP_CURVE_PROFILE_2m_ENUM
#define MMU_WRED_DROP_CURVE_PROFILE_3m_ENUM BCM56260_B0_MMU_WRED_DROP_CURVE_PROFILE_3m_ENUM
#define MMU_WRED_DROP_CURVE_PROFILE_4m_ENUM BCM56260_B0_MMU_WRED_DROP_CURVE_PROFILE_4m_ENUM
#define MMU_WRED_DROP_CURVE_PROFILE_5m_ENUM BCM56260_B0_MMU_WRED_DROP_CURVE_PROFILE_5m_ENUM
#define MMU_WRED_OPN_AVG_QSIZE_BUFFERm_ENUM BCM56260_B0_MMU_WRED_OPN_AVG_QSIZE_BUFFERm_ENUM
#define MMU_WRED_OPN_AVG_QSIZE_QENTRYm_ENUM BCM56260_B0_MMU_WRED_OPN_AVG_QSIZE_QENTRYm_ENUM
#define MMU_WRED_OPN_CONFIG_BUFFERm_ENUM BCM56260_B0_MMU_WRED_OPN_CONFIG_BUFFERm_ENUM
#define MMU_WRED_OPN_CONFIG_QENTRYm_ENUM BCM56260_B0_MMU_WRED_OPN_CONFIG_QENTRYm_ENUM
#define MMU_WRED_OPN_DROP_THD_DEQm_ENUM BCM56260_B0_MMU_WRED_OPN_DROP_THD_DEQm_ENUM
#define MMU_WRED_OPN_DROP_THD_ENQm_ENUM BCM56260_B0_MMU_WRED_OPN_DROP_THD_ENQm_ENUM
#define MMU_WRED_QUEUE_AVG_QSIZE_BUFFERm_ENUM BCM56260_B0_MMU_WRED_QUEUE_AVG_QSIZE_BUFFERm_ENUM
#define MMU_WRED_QUEUE_AVG_QSIZE_QENTRYm_ENUM BCM56260_B0_MMU_WRED_QUEUE_AVG_QSIZE_QENTRYm_ENUM
#define MMU_WRED_QUEUE_CONFIG_BUFFERm_ENUM BCM56260_B0_MMU_WRED_QUEUE_CONFIG_BUFFERm_ENUM
#define MMU_WRED_QUEUE_CONFIG_QENTRYm_ENUM BCM56260_B0_MMU_WRED_QUEUE_CONFIG_QENTRYm_ENUM
#define MMU_WRED_QUEUE_DROP_THD_DEQm_ENUM BCM56260_B0_MMU_WRED_QUEUE_DROP_THD_DEQm_ENUM
#define MMU_WRED_QUEUE_DROP_THD_ENQm_ENUM BCM56260_B0_MMU_WRED_QUEUE_DROP_THD_ENQm_ENUM
#define MMU_WRED_QUEUE_OP_NODE_MAPm_ENUM BCM56260_B0_MMU_WRED_QUEUE_OP_NODE_MAPm_ENUM
#define MODPORT_MAP_M0m_ENUM BCM56260_B0_MODPORT_MAP_M0m_ENUM
#define MODPORT_MAP_M1m_ENUM BCM56260_B0_MODPORT_MAP_M1m_ENUM
#define MODPORT_MAP_M2m_ENUM BCM56260_B0_MODPORT_MAP_M2m_ENUM
#define MODPORT_MAP_M3m_ENUM BCM56260_B0_MODPORT_MAP_M3m_ENUM
#define MODPORT_MAP_MIRRORm_ENUM BCM56260_B0_MODPORT_MAP_MIRRORm_ENUM
#define MODPORT_MAP_MIRROR_ECC_CONTROLr_ENUM BCM56260_B0_MODPORT_MAP_MIRROR_ECC_CONTROLr_ENUM
#define MODPORT_MAP_SELr_ENUM BCM56260_B0_MODPORT_MAP_SELr_ENUM
#define MODPORT_MAP_SWm_ENUM BCM56260_B0_MODPORT_MAP_SWm_ENUM
#define MODPORT_MAP_SW_ECC_CONTROLr_ENUM BCM56260_B0_MODPORT_MAP_SW_ECC_CONTROLr_ENUM
#define MOD_FIFO_CNTr_ENUM BCM56260_B0_MOD_FIFO_CNTr_ENUM
#define MOD_MAP_PARITY_CONTROLr_ENUM BCM56260_B0_MOD_MAP_PARITY_CONTROLr_ENUM
#define MPLS_ENTRYm_ENUM BCM56260_B0_MPLS_ENTRYm_ENUM
#define MPLS_ENTRY_DBGCTRL_0r_ENUM BCM56260_B0_MPLS_ENTRY_DBGCTRL_0r_ENUM
#define MPLS_ENTRY_DBGCTRL_1r_ENUM BCM56260_B0_MPLS_ENTRY_DBGCTRL_1r_ENUM
#define MPLS_ENTRY_DBGCTRL_2r_ENUM BCM56260_B0_MPLS_ENTRY_DBGCTRL_2r_ENUM
#define MPLS_ENTRY_DBGCTRL_3r_ENUM BCM56260_B0_MPLS_ENTRY_DBGCTRL_3r_ENUM
#define MPLS_ENTRY_DBGCTRL_4r_ENUM BCM56260_B0_MPLS_ENTRY_DBGCTRL_4r_ENUM
#define MPLS_ENTRY_DBGCTRL_5r_ENUM BCM56260_B0_MPLS_ENTRY_DBGCTRL_5r_ENUM
#define MPLS_ENTRY_DBGCTRL_6r_ENUM BCM56260_B0_MPLS_ENTRY_DBGCTRL_6r_ENUM
#define MPLS_ENTRY_DBGCTRL_7r_ENUM BCM56260_B0_MPLS_ENTRY_DBGCTRL_7r_ENUM
#define MPLS_ENTRY_ECC_CONTROLr_ENUM BCM56260_B0_MPLS_ENTRY_ECC_CONTROLr_ENUM
#define MPLS_ENTRY_HASH_CONTROLr_ENUM BCM56260_B0_MPLS_ENTRY_HASH_CONTROLr_ENUM
#define MPLS_OAM_ACH_TYPE_CONFIGm_ENUM BCM56260_B0_MPLS_OAM_ACH_TYPE_CONFIGm_ENUM
#define MPLS_RAM_DBGCTRL_0r_ENUM BCM56260_B0_MPLS_RAM_DBGCTRL_0r_ENUM
#define MPLS_RAM_DBGCTRL_1r_ENUM BCM56260_B0_MPLS_RAM_DBGCTRL_1r_ENUM
#define MPLS_RAM_DBGCTRL_2r_ENUM BCM56260_B0_MPLS_RAM_DBGCTRL_2r_ENUM
#define MPLS_UNKNOWN_CONTROL_PACKET_COUNTER_CONTROLr_ENUM BCM56260_B0_MPLS_UNKNOWN_CONTROL_PACKET_COUNTER_CONTROLr_ENUM
#define MP_GROUPm_ENUM BCM56260_B0_MP_GROUPm_ENUM
#define MP_GROUP_ECC_CONTROLr_ENUM BCM56260_B0_MP_GROUP_ECC_CONTROLr_ENUM
#define MP_GROUP_HASH_CONTROLr_ENUM BCM56260_B0_MP_GROUP_HASH_CONTROLr_ENUM
#define MSPI_CDRAMr_ENUM BCM56260_B0_MSPI_CDRAMr_ENUM
#define MSPI_CDRAM_00r_ENUM BCM56260_B0_MSPI_CDRAM_00r_ENUM
#define MSPI_CDRAM_01r_ENUM BCM56260_B0_MSPI_CDRAM_01r_ENUM
#define MSPI_CDRAM_02r_ENUM BCM56260_B0_MSPI_CDRAM_02r_ENUM
#define MSPI_CDRAM_03r_ENUM BCM56260_B0_MSPI_CDRAM_03r_ENUM
#define MSPI_CDRAM_04r_ENUM BCM56260_B0_MSPI_CDRAM_04r_ENUM
#define MSPI_CDRAM_05r_ENUM BCM56260_B0_MSPI_CDRAM_05r_ENUM
#define MSPI_CDRAM_06r_ENUM BCM56260_B0_MSPI_CDRAM_06r_ENUM
#define MSPI_CDRAM_07r_ENUM BCM56260_B0_MSPI_CDRAM_07r_ENUM
#define MSPI_CDRAM_08r_ENUM BCM56260_B0_MSPI_CDRAM_08r_ENUM
#define MSPI_CDRAM_09r_ENUM BCM56260_B0_MSPI_CDRAM_09r_ENUM
#define MSPI_CDRAM_10r_ENUM BCM56260_B0_MSPI_CDRAM_10r_ENUM
#define MSPI_CDRAM_11r_ENUM BCM56260_B0_MSPI_CDRAM_11r_ENUM
#define MSPI_CDRAM_12r_ENUM BCM56260_B0_MSPI_CDRAM_12r_ENUM
#define MSPI_CDRAM_13r_ENUM BCM56260_B0_MSPI_CDRAM_13r_ENUM
#define MSPI_CDRAM_14r_ENUM BCM56260_B0_MSPI_CDRAM_14r_ENUM
#define MSPI_CDRAM_15r_ENUM BCM56260_B0_MSPI_CDRAM_15r_ENUM
#define MSPI_CPTQPr_ENUM BCM56260_B0_MSPI_CPTQPr_ENUM
#define MSPI_ENDQPr_ENUM BCM56260_B0_MSPI_ENDQPr_ENUM
#define MSPI_NEWQPr_ENUM BCM56260_B0_MSPI_NEWQPr_ENUM
#define MSPI_RXRAMr_ENUM BCM56260_B0_MSPI_RXRAMr_ENUM
#define MSPI_RXRAM_00r_ENUM BCM56260_B0_MSPI_RXRAM_00r_ENUM
#define MSPI_RXRAM_01r_ENUM BCM56260_B0_MSPI_RXRAM_01r_ENUM
#define MSPI_RXRAM_02r_ENUM BCM56260_B0_MSPI_RXRAM_02r_ENUM
#define MSPI_RXRAM_03r_ENUM BCM56260_B0_MSPI_RXRAM_03r_ENUM
#define MSPI_RXRAM_04r_ENUM BCM56260_B0_MSPI_RXRAM_04r_ENUM
#define MSPI_RXRAM_05r_ENUM BCM56260_B0_MSPI_RXRAM_05r_ENUM
#define MSPI_RXRAM_06r_ENUM BCM56260_B0_MSPI_RXRAM_06r_ENUM
#define MSPI_RXRAM_07r_ENUM BCM56260_B0_MSPI_RXRAM_07r_ENUM
#define MSPI_RXRAM_08r_ENUM BCM56260_B0_MSPI_RXRAM_08r_ENUM
#define MSPI_RXRAM_09r_ENUM BCM56260_B0_MSPI_RXRAM_09r_ENUM
#define MSPI_RXRAM_10r_ENUM BCM56260_B0_MSPI_RXRAM_10r_ENUM
#define MSPI_RXRAM_11r_ENUM BCM56260_B0_MSPI_RXRAM_11r_ENUM
#define MSPI_RXRAM_12r_ENUM BCM56260_B0_MSPI_RXRAM_12r_ENUM
#define MSPI_RXRAM_13r_ENUM BCM56260_B0_MSPI_RXRAM_13r_ENUM
#define MSPI_RXRAM_14r_ENUM BCM56260_B0_MSPI_RXRAM_14r_ENUM
#define MSPI_RXRAM_15r_ENUM BCM56260_B0_MSPI_RXRAM_15r_ENUM
#define MSPI_RXRAM_16r_ENUM BCM56260_B0_MSPI_RXRAM_16r_ENUM
#define MSPI_RXRAM_17r_ENUM BCM56260_B0_MSPI_RXRAM_17r_ENUM
#define MSPI_RXRAM_18r_ENUM BCM56260_B0_MSPI_RXRAM_18r_ENUM
#define MSPI_RXRAM_19r_ENUM BCM56260_B0_MSPI_RXRAM_19r_ENUM
#define MSPI_RXRAM_20r_ENUM BCM56260_B0_MSPI_RXRAM_20r_ENUM
#define MSPI_RXRAM_21r_ENUM BCM56260_B0_MSPI_RXRAM_21r_ENUM
#define MSPI_RXRAM_22r_ENUM BCM56260_B0_MSPI_RXRAM_22r_ENUM
#define MSPI_RXRAM_23r_ENUM BCM56260_B0_MSPI_RXRAM_23r_ENUM
#define MSPI_RXRAM_24r_ENUM BCM56260_B0_MSPI_RXRAM_24r_ENUM
#define MSPI_RXRAM_25r_ENUM BCM56260_B0_MSPI_RXRAM_25r_ENUM
#define MSPI_RXRAM_26r_ENUM BCM56260_B0_MSPI_RXRAM_26r_ENUM
#define MSPI_RXRAM_27r_ENUM BCM56260_B0_MSPI_RXRAM_27r_ENUM
#define MSPI_RXRAM_28r_ENUM BCM56260_B0_MSPI_RXRAM_28r_ENUM
#define MSPI_RXRAM_29r_ENUM BCM56260_B0_MSPI_RXRAM_29r_ENUM
#define MSPI_RXRAM_30r_ENUM BCM56260_B0_MSPI_RXRAM_30r_ENUM
#define MSPI_RXRAM_31r_ENUM BCM56260_B0_MSPI_RXRAM_31r_ENUM
#define MSPI_SPCR0_LSBr_ENUM BCM56260_B0_MSPI_SPCR0_LSBr_ENUM
#define MSPI_SPCR0_MSBr_ENUM BCM56260_B0_MSPI_SPCR0_MSBr_ENUM
#define MSPI_SPCR1_LSBr_ENUM BCM56260_B0_MSPI_SPCR1_LSBr_ENUM
#define MSPI_SPCR1_MSBr_ENUM BCM56260_B0_MSPI_SPCR1_MSBr_ENUM
#define MSPI_SPCR2r_ENUM BCM56260_B0_MSPI_SPCR2r_ENUM
#define MSPI_STATUSr_ENUM BCM56260_B0_MSPI_STATUSr_ENUM
#define MSPI_TXRAMr_ENUM BCM56260_B0_MSPI_TXRAMr_ENUM
#define MSPI_TXRAM_00r_ENUM BCM56260_B0_MSPI_TXRAM_00r_ENUM
#define MSPI_TXRAM_01r_ENUM BCM56260_B0_MSPI_TXRAM_01r_ENUM
#define MSPI_TXRAM_02r_ENUM BCM56260_B0_MSPI_TXRAM_02r_ENUM
#define MSPI_TXRAM_03r_ENUM BCM56260_B0_MSPI_TXRAM_03r_ENUM
#define MSPI_TXRAM_04r_ENUM BCM56260_B0_MSPI_TXRAM_04r_ENUM
#define MSPI_TXRAM_05r_ENUM BCM56260_B0_MSPI_TXRAM_05r_ENUM
#define MSPI_TXRAM_06r_ENUM BCM56260_B0_MSPI_TXRAM_06r_ENUM
#define MSPI_TXRAM_07r_ENUM BCM56260_B0_MSPI_TXRAM_07r_ENUM
#define MSPI_TXRAM_08r_ENUM BCM56260_B0_MSPI_TXRAM_08r_ENUM
#define MSPI_TXRAM_09r_ENUM BCM56260_B0_MSPI_TXRAM_09r_ENUM
#define MSPI_TXRAM_10r_ENUM BCM56260_B0_MSPI_TXRAM_10r_ENUM
#define MSPI_TXRAM_11r_ENUM BCM56260_B0_MSPI_TXRAM_11r_ENUM
#define MSPI_TXRAM_12r_ENUM BCM56260_B0_MSPI_TXRAM_12r_ENUM
#define MSPI_TXRAM_13r_ENUM BCM56260_B0_MSPI_TXRAM_13r_ENUM
#define MSPI_TXRAM_14r_ENUM BCM56260_B0_MSPI_TXRAM_14r_ENUM
#define MSPI_TXRAM_15r_ENUM BCM56260_B0_MSPI_TXRAM_15r_ENUM
#define MSPI_TXRAM_16r_ENUM BCM56260_B0_MSPI_TXRAM_16r_ENUM
#define MSPI_TXRAM_17r_ENUM BCM56260_B0_MSPI_TXRAM_17r_ENUM
#define MSPI_TXRAM_18r_ENUM BCM56260_B0_MSPI_TXRAM_18r_ENUM
#define MSPI_TXRAM_19r_ENUM BCM56260_B0_MSPI_TXRAM_19r_ENUM
#define MSPI_TXRAM_20r_ENUM BCM56260_B0_MSPI_TXRAM_20r_ENUM
#define MSPI_TXRAM_21r_ENUM BCM56260_B0_MSPI_TXRAM_21r_ENUM
#define MSPI_TXRAM_22r_ENUM BCM56260_B0_MSPI_TXRAM_22r_ENUM
#define MSPI_TXRAM_23r_ENUM BCM56260_B0_MSPI_TXRAM_23r_ENUM
#define MSPI_TXRAM_24r_ENUM BCM56260_B0_MSPI_TXRAM_24r_ENUM
#define MSPI_TXRAM_25r_ENUM BCM56260_B0_MSPI_TXRAM_25r_ENUM
#define MSPI_TXRAM_26r_ENUM BCM56260_B0_MSPI_TXRAM_26r_ENUM
#define MSPI_TXRAM_27r_ENUM BCM56260_B0_MSPI_TXRAM_27r_ENUM
#define MSPI_TXRAM_28r_ENUM BCM56260_B0_MSPI_TXRAM_28r_ENUM
#define MSPI_TXRAM_29r_ENUM BCM56260_B0_MSPI_TXRAM_29r_ENUM
#define MSPI_TXRAM_30r_ENUM BCM56260_B0_MSPI_TXRAM_30r_ENUM
#define MSPI_TXRAM_31r_ENUM BCM56260_B0_MSPI_TXRAM_31r_ENUM
#define MTRI_IFGr_ENUM BCM56260_B0_MTRI_IFGr_ENUM
#define MULTIPASS_LOOPBACK_BITMAPm_ENUM BCM56260_B0_MULTIPASS_LOOPBACK_BITMAPm_ENUM
#define MXQ_R1023r_ENUM BCM56260_B0_MXQ_R1023r_ENUM
#define MXQ_R127r_ENUM BCM56260_B0_MXQ_R127r_ENUM
#define MXQ_R1518r_ENUM BCM56260_B0_MXQ_R1518r_ENUM
#define MXQ_R16383r_ENUM BCM56260_B0_MXQ_R16383r_ENUM
#define MXQ_R2047r_ENUM BCM56260_B0_MXQ_R2047r_ENUM
#define MXQ_R255r_ENUM BCM56260_B0_MXQ_R255r_ENUM
#define MXQ_R4095r_ENUM BCM56260_B0_MXQ_R4095r_ENUM
#define MXQ_R511r_ENUM BCM56260_B0_MXQ_R511r_ENUM
#define MXQ_R64r_ENUM BCM56260_B0_MXQ_R64r_ENUM
#define MXQ_R9216r_ENUM BCM56260_B0_MXQ_R9216r_ENUM
#define MXQ_RALNr_ENUM BCM56260_B0_MXQ_RALNr_ENUM
#define MXQ_RBCAr_ENUM BCM56260_B0_MXQ_RBCAr_ENUM
#define MXQ_RBYTr_ENUM BCM56260_B0_MXQ_RBYTr_ENUM
#define MXQ_RDVLNr_ENUM BCM56260_B0_MXQ_RDVLNr_ENUM
#define MXQ_RERPKTr_ENUM BCM56260_B0_MXQ_RERPKTr_ENUM
#define MXQ_RFCRr_ENUM BCM56260_B0_MXQ_RFCRr_ENUM
#define MXQ_RFCSr_ENUM BCM56260_B0_MXQ_RFCSr_ENUM
#define MXQ_RFLRr_ENUM BCM56260_B0_MXQ_RFLRr_ENUM
#define MXQ_RFRGr_ENUM BCM56260_B0_MXQ_RFRGr_ENUM
#define MXQ_RJBRr_ENUM BCM56260_B0_MXQ_RJBRr_ENUM
#define MXQ_RMCAr_ENUM BCM56260_B0_MXQ_RMCAr_ENUM
#define MXQ_RMCRCr_ENUM BCM56260_B0_MXQ_RMCRCr_ENUM
#define MXQ_RMGVr_ENUM BCM56260_B0_MXQ_RMGVr_ENUM
#define MXQ_RMTUEr_ENUM BCM56260_B0_MXQ_RMTUEr_ENUM
#define MXQ_ROVRr_ENUM BCM56260_B0_MXQ_ROVRr_ENUM
#define MXQ_RPFCr_ENUM BCM56260_B0_MXQ_RPFCr_ENUM
#define MXQ_RPFC0r_ENUM BCM56260_B0_MXQ_RPFC0r_ENUM
#define MXQ_RPFC1r_ENUM BCM56260_B0_MXQ_RPFC1r_ENUM
#define MXQ_RPFC2r_ENUM BCM56260_B0_MXQ_RPFC2r_ENUM
#define MXQ_RPFC3r_ENUM BCM56260_B0_MXQ_RPFC3r_ENUM
#define MXQ_RPFC4r_ENUM BCM56260_B0_MXQ_RPFC4r_ENUM
#define MXQ_RPFC5r_ENUM BCM56260_B0_MXQ_RPFC5r_ENUM
#define MXQ_RPFC6r_ENUM BCM56260_B0_MXQ_RPFC6r_ENUM
#define MXQ_RPFC7r_ENUM BCM56260_B0_MXQ_RPFC7r_ENUM
#define MXQ_RPFCOFFr_ENUM BCM56260_B0_MXQ_RPFCOFFr_ENUM
#define MXQ_RPFCOFF0r_ENUM BCM56260_B0_MXQ_RPFCOFF0r_ENUM
#define MXQ_RPFCOFF1r_ENUM BCM56260_B0_MXQ_RPFCOFF1r_ENUM
#define MXQ_RPFCOFF2r_ENUM BCM56260_B0_MXQ_RPFCOFF2r_ENUM
#define MXQ_RPFCOFF3r_ENUM BCM56260_B0_MXQ_RPFCOFF3r_ENUM
#define MXQ_RPFCOFF4r_ENUM BCM56260_B0_MXQ_RPFCOFF4r_ENUM
#define MXQ_RPFCOFF5r_ENUM BCM56260_B0_MXQ_RPFCOFF5r_ENUM
#define MXQ_RPFCOFF6r_ENUM BCM56260_B0_MXQ_RPFCOFF6r_ENUM
#define MXQ_RPFCOFF7r_ENUM BCM56260_B0_MXQ_RPFCOFF7r_ENUM
#define MXQ_RPKTr_ENUM BCM56260_B0_MXQ_RPKTr_ENUM
#define MXQ_RPOKr_ENUM BCM56260_B0_MXQ_RPOKr_ENUM
#define MXQ_RPRMr_ENUM BCM56260_B0_MXQ_RPRMr_ENUM
#define MXQ_RRBYTr_ENUM BCM56260_B0_MXQ_RRBYTr_ENUM
#define MXQ_RRPKTr_ENUM BCM56260_B0_MXQ_RRPKTr_ENUM
#define MXQ_RTRFUr_ENUM BCM56260_B0_MXQ_RTRFUr_ENUM
#define MXQ_RUCAr_ENUM BCM56260_B0_MXQ_RUCAr_ENUM
#define MXQ_RUNDr_ENUM BCM56260_B0_MXQ_RUNDr_ENUM
#define MXQ_RVLNr_ENUM BCM56260_B0_MXQ_RVLNr_ENUM
#define MXQ_RXCFr_ENUM BCM56260_B0_MXQ_RXCFr_ENUM
#define MXQ_RXPFr_ENUM BCM56260_B0_MXQ_RXPFr_ENUM
#define MXQ_RXPPr_ENUM BCM56260_B0_MXQ_RXPPr_ENUM
#define MXQ_RXUDAr_ENUM BCM56260_B0_MXQ_RXUDAr_ENUM
#define MXQ_RXUOr_ENUM BCM56260_B0_MXQ_RXUOr_ENUM
#define MXQ_RXWSAr_ENUM BCM56260_B0_MXQ_RXWSAr_ENUM
#define MXQ_RX_EEE_LPI_DURATION_COUNTERr_ENUM BCM56260_B0_MXQ_RX_EEE_LPI_DURATION_COUNTERr_ENUM
#define MXQ_RX_EEE_LPI_EVENT_COUNTERr_ENUM BCM56260_B0_MXQ_RX_EEE_LPI_EVENT_COUNTERr_ENUM
#define MXQ_RX_LLFC_CRC_COUNTERr_ENUM BCM56260_B0_MXQ_RX_LLFC_CRC_COUNTERr_ENUM
#define MXQ_RX_LLFC_LOG_COUNTERr_ENUM BCM56260_B0_MXQ_RX_LLFC_LOG_COUNTERr_ENUM
#define MXQ_RX_LLFC_PHY_COUNTERr_ENUM BCM56260_B0_MXQ_RX_LLFC_PHY_COUNTERr_ENUM
#define MXQ_T1023r_ENUM BCM56260_B0_MXQ_T1023r_ENUM
#define MXQ_T127r_ENUM BCM56260_B0_MXQ_T127r_ENUM
#define MXQ_T1518r_ENUM BCM56260_B0_MXQ_T1518r_ENUM
#define MXQ_T16383r_ENUM BCM56260_B0_MXQ_T16383r_ENUM
#define MXQ_T2047r_ENUM BCM56260_B0_MXQ_T2047r_ENUM
#define MXQ_T255r_ENUM BCM56260_B0_MXQ_T255r_ENUM
#define MXQ_T4095r_ENUM BCM56260_B0_MXQ_T4095r_ENUM
#define MXQ_T511r_ENUM BCM56260_B0_MXQ_T511r_ENUM
#define MXQ_T64r_ENUM BCM56260_B0_MXQ_T64r_ENUM
#define MXQ_T9216r_ENUM BCM56260_B0_MXQ_T9216r_ENUM
#define MXQ_TBCAr_ENUM BCM56260_B0_MXQ_TBCAr_ENUM
#define MXQ_TBYTr_ENUM BCM56260_B0_MXQ_TBYTr_ENUM
#define MXQ_TDFRr_ENUM BCM56260_B0_MXQ_TDFRr_ENUM
#define MXQ_TDVLNr_ENUM BCM56260_B0_MXQ_TDVLNr_ENUM
#define MXQ_TEDFr_ENUM BCM56260_B0_MXQ_TEDFr_ENUM
#define MXQ_TERRr_ENUM BCM56260_B0_MXQ_TERRr_ENUM
#define MXQ_TFCSr_ENUM BCM56260_B0_MXQ_TFCSr_ENUM
#define MXQ_TFRGr_ENUM BCM56260_B0_MXQ_TFRGr_ENUM
#define MXQ_TJBRr_ENUM BCM56260_B0_MXQ_TJBRr_ENUM
#define MXQ_TLCLr_ENUM BCM56260_B0_MXQ_TLCLr_ENUM
#define MXQ_TMCAr_ENUM BCM56260_B0_MXQ_TMCAr_ENUM
#define MXQ_TMCLr_ENUM BCM56260_B0_MXQ_TMCLr_ENUM
#define MXQ_TMGVr_ENUM BCM56260_B0_MXQ_TMGVr_ENUM
#define MXQ_TNCLr_ENUM BCM56260_B0_MXQ_TNCLr_ENUM
#define MXQ_TOVRr_ENUM BCM56260_B0_MXQ_TOVRr_ENUM
#define MXQ_TPFCr_ENUM BCM56260_B0_MXQ_TPFCr_ENUM
#define MXQ_TPFC0r_ENUM BCM56260_B0_MXQ_TPFC0r_ENUM
#define MXQ_TPFC1r_ENUM BCM56260_B0_MXQ_TPFC1r_ENUM
#define MXQ_TPFC2r_ENUM BCM56260_B0_MXQ_TPFC2r_ENUM
#define MXQ_TPFC3r_ENUM BCM56260_B0_MXQ_TPFC3r_ENUM
#define MXQ_TPFC4r_ENUM BCM56260_B0_MXQ_TPFC4r_ENUM
#define MXQ_TPFC5r_ENUM BCM56260_B0_MXQ_TPFC5r_ENUM
#define MXQ_TPFC6r_ENUM BCM56260_B0_MXQ_TPFC6r_ENUM
#define MXQ_TPFC7r_ENUM BCM56260_B0_MXQ_TPFC7r_ENUM
#define MXQ_TPKTr_ENUM BCM56260_B0_MXQ_TPKTr_ENUM
#define MXQ_TPOKr_ENUM BCM56260_B0_MXQ_TPOKr_ENUM
#define MXQ_TRPKTr_ENUM BCM56260_B0_MXQ_TRPKTr_ENUM
#define MXQ_TSCLr_ENUM BCM56260_B0_MXQ_TSCLr_ENUM
#define MXQ_TUCAr_ENUM BCM56260_B0_MXQ_TUCAr_ENUM
#define MXQ_TUFLr_ENUM BCM56260_B0_MXQ_TUFLr_ENUM
#define MXQ_TVLNr_ENUM BCM56260_B0_MXQ_TVLNr_ENUM
#define MXQ_TXCFr_ENUM BCM56260_B0_MXQ_TXCFr_ENUM
#define MXQ_TXCLr_ENUM BCM56260_B0_MXQ_TXCLr_ENUM
#define MXQ_TXPFr_ENUM BCM56260_B0_MXQ_TXPFr_ENUM
#define MXQ_TXPPr_ENUM BCM56260_B0_MXQ_TXPPr_ENUM
#define MXQ_TX_EEE_LPI_DURATION_COUNTERr_ENUM BCM56260_B0_MXQ_TX_EEE_LPI_DURATION_COUNTERr_ENUM
#define MXQ_TX_EEE_LPI_EVENT_COUNTERr_ENUM BCM56260_B0_MXQ_TX_EEE_LPI_EVENT_COUNTERr_ENUM
#define MXQ_TX_LLFC_LOG_COUNTERr_ENUM BCM56260_B0_MXQ_TX_LLFC_LOG_COUNTERr_ENUM
#define MY_STATION_CAM_BIST_CONFIGr_ENUM BCM56260_B0_MY_STATION_CAM_BIST_CONFIGr_ENUM
#define MY_STATION_CAM_BIST_CONTROLr_ENUM BCM56260_B0_MY_STATION_CAM_BIST_CONTROLr_ENUM
#define MY_STATION_CAM_BIST_DBG_DATAr_ENUM BCM56260_B0_MY_STATION_CAM_BIST_DBG_DATAr_ENUM
#define MY_STATION_CAM_BIST_STATUSr_ENUM BCM56260_B0_MY_STATION_CAM_BIST_STATUSr_ENUM
#define MY_STATION_DATA_PARITY_CONTROLr_ENUM BCM56260_B0_MY_STATION_DATA_PARITY_CONTROLr_ENUM
#define MY_STATION_TCAMm_ENUM BCM56260_B0_MY_STATION_TCAMm_ENUM
#define MY_STATION_TCAM_DATA_ONLYm_ENUM BCM56260_B0_MY_STATION_TCAM_DATA_ONLYm_ENUM
#define MY_STATION_TCAM_ENTRY_ONLYm_ENUM BCM56260_B0_MY_STATION_TCAM_ENTRY_ONLYm_ENUM
#define NHI_GROUP_TC_PROFILEm_ENUM BCM56260_B0_NHI_GROUP_TC_PROFILEm_ENUM
#define NHI_GROUP_TC_PROFILE_PARITY_CONTROLr_ENUM BCM56260_B0_NHI_GROUP_TC_PROFILE_PARITY_CONTROLr_ENUM
#define NIV_ERROR_DROP_PARITY_CONTROLr_ENUM BCM56260_B0_NIV_ERROR_DROP_PARITY_CONTROLr_ENUM
#define NIV_ETHERTYPEr_ENUM BCM56260_B0_NIV_ETHERTYPEr_ENUM
#define NIV_FORWARDING_DROP_PARITY_CONTROLr_ENUM BCM56260_B0_NIV_FORWARDING_DROP_PARITY_CONTROLr_ENUM
#define NIV_VLAN_TAGGED_PARITY_CONTROLr_ENUM BCM56260_B0_NIV_VLAN_TAGGED_PARITY_CONTROLr_ENUM
#define NONUCAST_TRUNK_BLOCK_MASKm_ENUM BCM56260_B0_NONUCAST_TRUNK_BLOCK_MASKm_ENUM
#define NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROLr_ENUM BCM56260_B0_NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROLr_ENUM
#define NTP_TIME_CONTROLr_ENUM BCM56260_B0_NTP_TIME_CONTROLr_ENUM
#define NTP_TIME_FRAC_SEC_LOWERr_ENUM BCM56260_B0_NTP_TIME_FRAC_SEC_LOWERr_ENUM
#define NTP_TIME_FRAC_SEC_UPPERr_ENUM BCM56260_B0_NTP_TIME_FRAC_SEC_UPPERr_ENUM
#define NTP_TIME_FREQ_CONTROLr_ENUM BCM56260_B0_NTP_TIME_FREQ_CONTROLr_ENUM
#define NTP_TIME_LEAP_SEC_CONTROLr_ENUM BCM56260_B0_NTP_TIME_LEAP_SEC_CONTROLr_ENUM
#define NTP_TIME_SECr_ENUM BCM56260_B0_NTP_TIME_SECr_ENUM
#define NTSW_AVS_PVTMON_TMON_RESULTr_ENUM BCM56260_B0_NTSW_AVS_PVTMON_TMON_RESULTr_ENUM
#define NTSW_AVS_STATUSr_ENUM BCM56260_B0_NTSW_AVS_STATUSr_ENUM
#define OAMP_ARBITER_CONTROLr_ENUM BCM56260_B0_OAMP_ARBITER_CONTROLr_ENUM
#define OAMP_ARBITER_WEIGHTr_ENUM BCM56260_B0_OAMP_ARBITER_WEIGHTr_ENUM
#define OAMP_ECC_1B_ERR_CNTr_ENUM BCM56260_B0_OAMP_ECC_1B_ERR_CNTr_ENUM
#define OAMP_ECC_2B_ERR_CNTr_ENUM BCM56260_B0_OAMP_ECC_2B_ERR_CNTr_ENUM
#define OAMP_ECC_B_ERR_CNTr_ENUM BCM56260_B0_OAMP_ECC_B_ERR_CNTr_ENUM
#define OAMP_ECC_ERR_1B_INITIATEr_ENUM BCM56260_B0_OAMP_ECC_ERR_1B_INITIATEr_ENUM
#define OAMP_ECC_ERR_1B_MONITOR_MEM_MASKr_ENUM BCM56260_B0_OAMP_ECC_ERR_1B_MONITOR_MEM_MASKr_ENUM
#define OAMP_ECC_ERR_2B_INITIATEr_ENUM BCM56260_B0_OAMP_ECC_ERR_2B_INITIATEr_ENUM
#define OAMP_ECC_ERR_2B_MONITOR_MEM_MASKr_ENUM BCM56260_B0_OAMP_ECC_ERR_2B_MONITOR_MEM_MASKr_ENUM
#define OAMP_ECC_ERR_B_INITIATEr_ENUM BCM56260_B0_OAMP_ECC_ERR_B_INITIATEr_ENUM
#define OAMP_ECC_ERR_B_MONITOR_MEM_MASKr_ENUM BCM56260_B0_OAMP_ECC_ERR_B_MONITOR_MEM_MASKr_ENUM
#define OAMP_ECC_INTERRUPT_REGISTERr_ENUM BCM56260_B0_OAMP_ECC_INTERRUPT_REGISTERr_ENUM
#define OAMP_ECC_INTERRUPT_REGISTER_MASKr_ENUM BCM56260_B0_OAMP_ECC_INTERRUPT_REGISTER_MASKr_ENUM
#define OAMP_ECC_INTERRUPT_REGISTER_TESTr_ENUM BCM56260_B0_OAMP_ECC_INTERRUPT_REGISTER_TESTr_ENUM
#define OAMP_ENABLEr_ENUM BCM56260_B0_OAMP_ENABLEr_ENUM
#define OAMP_ENABLE_DYNAMIC_MEMORY_ACCESSr_ENUM BCM56260_B0_OAMP_ENABLE_DYNAMIC_MEMORY_ACCESSr_ENUM
#define OAMP_ERROR_INITIATION_DATAr_ENUM BCM56260_B0_OAMP_ERROR_INITIATION_DATAr_ENUM
#define OAMP_FLOW_STAT_10_SEC_ENTRY_1m_ENUM BCM56260_B0_OAMP_FLOW_STAT_10_SEC_ENTRY_1m_ENUM
#define OAMP_FLOW_STAT_10_SEC_ENTRY_2m_ENUM BCM56260_B0_OAMP_FLOW_STAT_10_SEC_ENTRY_2m_ENUM
#define OAMP_FLOW_STAT_10_SEC_ENTRY_3m_ENUM BCM56260_B0_OAMP_FLOW_STAT_10_SEC_ENTRY_3m_ENUM
#define OAMP_FLOW_STAT_1_SEC_ENTRY_1m_ENUM BCM56260_B0_OAMP_FLOW_STAT_1_SEC_ENTRY_1m_ENUM
#define OAMP_FLOW_STAT_1_SEC_ENTRY_2m_ENUM BCM56260_B0_OAMP_FLOW_STAT_1_SEC_ENTRY_2m_ENUM
#define OAMP_FLOW_STAT_1_SEC_ENTRY_3m_ENUM BCM56260_B0_OAMP_FLOW_STAT_1_SEC_ENTRY_3m_ENUM
#define OAMP_FLOW_STAT_ACCUM_ENTRY_1m_ENUM BCM56260_B0_OAMP_FLOW_STAT_ACCUM_ENTRY_1m_ENUM
#define OAMP_FLOW_STAT_ACCUM_ENTRY_2m_ENUM BCM56260_B0_OAMP_FLOW_STAT_ACCUM_ENTRY_2m_ENUM
#define OAMP_FLOW_STAT_ACCUM_ENTRY_3m_ENUM BCM56260_B0_OAMP_FLOW_STAT_ACCUM_ENTRY_3m_ENUM
#define OAMP_FLOW_STAT_ACCUM_ENTRY_4m_ENUM BCM56260_B0_OAMP_FLOW_STAT_ACCUM_ENTRY_4m_ENUM
#define OAMP_GLOBAL_MEM_OPTIONSr_ENUM BCM56260_B0_OAMP_GLOBAL_MEM_OPTIONSr_ENUM
#define OAMP_GLOBAL_SYS_HEADER_CFGr_ENUM BCM56260_B0_OAMP_GLOBAL_SYS_HEADER_CFGr_ENUM
#define OAMP_GTIMER_CONFIGURATIONr_ENUM BCM56260_B0_OAMP_GTIMER_CONFIGURATIONr_ENUM
#define OAMP_GTIMER_TRIGGERr_ENUM BCM56260_B0_OAMP_GTIMER_TRIGGERr_ENUM
#define OAMP_INDIRECT_COMMANDr_ENUM BCM56260_B0_OAMP_INDIRECT_COMMANDr_ENUM
#define OAMP_INDIRECT_COMMAND_ADDRESSr_ENUM BCM56260_B0_OAMP_INDIRECT_COMMAND_ADDRESSr_ENUM
#define OAMP_INDIRECT_COMMAND_DATA_INCREMENTr_ENUM BCM56260_B0_OAMP_INDIRECT_COMMAND_DATA_INCREMENTr_ENUM
#define OAMP_INDIRECT_COMMAND_RD_DATAr_ENUM BCM56260_B0_OAMP_INDIRECT_COMMAND_RD_DATAr_ENUM
#define OAMP_INDIRECT_COMMAND_WIDE_MEMr_ENUM BCM56260_B0_OAMP_INDIRECT_COMMAND_WIDE_MEMr_ENUM
#define OAMP_INDIRECT_COMMAND_WR_DATAr_ENUM BCM56260_B0_OAMP_INDIRECT_COMMAND_WR_DATAr_ENUM
#define OAMP_INDIRECT_FORCE_BUBBLEr_ENUM BCM56260_B0_OAMP_INDIRECT_FORCE_BUBBLEr_ENUM
#define OAMP_INDIRECT_WR_MASKr_ENUM BCM56260_B0_OAMP_INDIRECT_WR_MASKr_ENUM
#define OAMP_INTERRUPT_MASK_REGISTERr_ENUM BCM56260_B0_OAMP_INTERRUPT_MASK_REGISTERr_ENUM
#define OAMP_INTERRUPT_REGISTERr_ENUM BCM56260_B0_OAMP_INTERRUPT_REGISTERr_ENUM
#define OAMP_INTERRUPT_REGISTER_TESTr_ENUM BCM56260_B0_OAMP_INTERRUPT_REGISTER_TESTr_ENUM
#define OAMP_MODE_REGISTERr_ENUM BCM56260_B0_OAMP_MODE_REGISTERr_ENUM
#define OAMP_OAMP_RAM_CTRL_0r_ENUM BCM56260_B0_OAMP_OAMP_RAM_CTRL_0r_ENUM
#define OAMP_OAMP_RAM_CTRL_1r_ENUM BCM56260_B0_OAMP_OAMP_RAM_CTRL_1r_ENUM
#define OAMP_OAMP_RAM_CTRL_2r_ENUM BCM56260_B0_OAMP_OAMP_RAM_CTRL_2r_ENUM
#define OAMP_PE_0_PROG_TCAMm_ENUM BCM56260_B0_OAMP_PE_0_PROG_TCAMm_ENUM
#define OAMP_PE_1_PROG_TCAMm_ENUM BCM56260_B0_OAMP_PE_1_PROG_TCAMm_ENUM
#define OAMP_PE_CONSTr_ENUM BCM56260_B0_OAMP_PE_CONSTr_ENUM
#define OAMP_PE_FEM_CFG_1r_ENUM BCM56260_B0_OAMP_PE_FEM_CFG_1r_ENUM
#define OAMP_PE_FEM_CFG_2r_ENUM BCM56260_B0_OAMP_PE_FEM_CFG_2r_ENUM
#define OAMP_PE_GEN_MEMm_ENUM BCM56260_B0_OAMP_PE_GEN_MEMm_ENUM
#define OAMP_PE_INSTr_ENUM BCM56260_B0_OAMP_PE_INSTr_ENUM
#define OAMP_PE_PROGRAMm_ENUM BCM56260_B0_OAMP_PE_PROGRAMm_ENUM
#define OAMP_PE_PTRr_ENUM BCM56260_B0_OAMP_PE_PTRr_ENUM
#define OAMP_PE_STATUSr_ENUM BCM56260_B0_OAMP_PE_STATUSr_ENUM
#define OAMP_REG_0085r_ENUM BCM56260_B0_OAMP_REG_0085r_ENUM
#define OAMP_REG_0086r_ENUM BCM56260_B0_OAMP_REG_0086r_ENUM
#define OAMP_REG_0087r_ENUM BCM56260_B0_OAMP_REG_0087r_ENUM
#define OAMP_REG_0090r_ENUM BCM56260_B0_OAMP_REG_0090r_ENUM
#define OAMP_REG_0091r_ENUM BCM56260_B0_OAMP_REG_0091r_ENUM
#define OAMP_REG_0092r_ENUM BCM56260_B0_OAMP_REG_0092r_ENUM
#define OAMP_REG_0093r_ENUM BCM56260_B0_OAMP_REG_0093r_ENUM
#define OAMP_REG_00ADr_ENUM BCM56260_B0_OAMP_REG_00ADr_ENUM
#define OAMP_REG_00AEr_ENUM BCM56260_B0_OAMP_REG_00AEr_ENUM
#define OAMP_REG_011Br_ENUM BCM56260_B0_OAMP_REG_011Br_ENUM
#define OAMP_REG_011Cr_ENUM BCM56260_B0_OAMP_REG_011Cr_ENUM
#define OAMP_RX_OAM_ID_TCAMm_ENUM BCM56260_B0_OAMP_RX_OAM_ID_TCAMm_ENUM
#define OAMP_RX_STATS_DATAr_ENUM BCM56260_B0_OAMP_RX_STATS_DATAr_ENUM
#define OAMP_RX_STATS_DATA_0r_ENUM BCM56260_B0_OAMP_RX_STATS_DATA_0r_ENUM
#define OAMP_RX_STATS_DATA_1r_ENUM BCM56260_B0_OAMP_RX_STATS_DATA_1r_ENUM
#define OAMP_RX_STATS_DATA_2r_ENUM BCM56260_B0_OAMP_RX_STATS_DATA_2r_ENUM
#define OAMP_RX_STATS_DATA_3r_ENUM BCM56260_B0_OAMP_RX_STATS_DATA_3r_ENUM
#define OAMP_RX_STATS_DATA_4r_ENUM BCM56260_B0_OAMP_RX_STATS_DATA_4r_ENUM
#define OAMP_SAT_EVC_RATE_CONTROLr_ENUM BCM56260_B0_OAMP_SAT_EVC_RATE_CONTROLr_ENUM
#define OAMP_SAT_GEN_CONFIGr_ENUM BCM56260_B0_OAMP_SAT_GEN_CONFIGr_ENUM
#define OAMP_SAT_GEN_RATE_CONTROLr_ENUM BCM56260_B0_OAMP_SAT_GEN_RATE_CONTROLr_ENUM
#define OAMP_SAT_RX_CONFIGr_ENUM BCM56260_B0_OAMP_SAT_RX_CONFIGr_ENUM
#define OAMP_SAT_RX_FLOW_IDm_ENUM BCM56260_B0_OAMP_SAT_RX_FLOW_IDm_ENUM
#define OAMP_SAT_RX_FLOW_PARAMSm_ENUM BCM56260_B0_OAMP_SAT_RX_FLOW_PARAMSm_ENUM
#define OAMP_SAT_RX_FLOW_STATSm_ENUM BCM56260_B0_OAMP_SAT_RX_FLOW_STATSm_ENUM
#define OAMP_SAT_RX_STATr_ENUM BCM56260_B0_OAMP_SAT_RX_STATr_ENUM
#define OAMP_SAT_TXm_ENUM BCM56260_B0_OAMP_SAT_TXm_ENUM
#define OAMP_SAT_TX_EVC_PARAMS_ENTRY_1m_ENUM BCM56260_B0_OAMP_SAT_TX_EVC_PARAMS_ENTRY_1m_ENUM
#define OAMP_SAT_TX_EVC_PARAMS_ENTRY_2m_ENUM BCM56260_B0_OAMP_SAT_TX_EVC_PARAMS_ENTRY_2m_ENUM
#define OAMP_SAT_TX_GEN_PARAMSm_ENUM BCM56260_B0_OAMP_SAT_TX_GEN_PARAMSm_ENUM
#define OAMP_STATUS_2_REGr_ENUM BCM56260_B0_OAMP_STATUS_2_REGr_ENUM
#define OAMP_STAT_INTERRUPT_MESSAGEr_ENUM BCM56260_B0_OAMP_STAT_INTERRUPT_MESSAGEr_ENUM
#define OAMP_TIMER_CONFIGr_ENUM BCM56260_B0_OAMP_TIMER_CONFIGr_ENUM
#define OAM_CCM_COUNT_64r_ENUM BCM56260_B0_OAM_CCM_COUNT_64r_ENUM
#define OAM_CONTROLr_ENUM BCM56260_B0_OAM_CONTROLr_ENUM
#define OAM_COPYTO_CPU_CONTROLr_ENUM BCM56260_B0_OAM_COPYTO_CPU_CONTROLr_ENUM
#define OAM_COPYTO_CPU_CONTROL_FP_MEPSr_ENUM BCM56260_B0_OAM_COPYTO_CPU_CONTROL_FP_MEPSr_ENUM
#define OAM_CURRENT_TIMEr_ENUM BCM56260_B0_OAM_CURRENT_TIMEr_ENUM
#define OAM_C_INTERFACE_DROP_CONTROL_64r_ENUM BCM56260_B0_OAM_C_INTERFACE_DROP_CONTROL_64r_ENUM
#define OAM_DGLP_PROFILEm_ENUM BCM56260_B0_OAM_DGLP_PROFILEm_ENUM
#define OAM_DROP_CONTROLr_ENUM BCM56260_B0_OAM_DROP_CONTROLr_ENUM
#define OAM_ERROR_CONTROLr_ENUM BCM56260_B0_OAM_ERROR_CONTROLr_ENUM
#define OAM_ERROR_CONTROL_FP_MEPSr_ENUM BCM56260_B0_OAM_ERROR_CONTROL_FP_MEPSr_ENUM
#define OAM_FLEXIBLE_DOMAIN_CONTROLm_ENUM BCM56260_B0_OAM_FLEXIBLE_DOMAIN_CONTROLm_ENUM
#define OAM_FLEXIBLE_DOMAIN_CONTROL_PARITY_CONTROLr_ENUM BCM56260_B0_OAM_FLEXIBLE_DOMAIN_CONTROL_PARITY_CONTROLr_ENUM
#define OAM_INTF_PROC_SELECT_CONTROL_64r_ENUM BCM56260_B0_OAM_INTF_PROC_SELECT_CONTROL_64r_ENUM
#define OAM_KEY_SELECT_CONTROL_64r_ENUM BCM56260_B0_OAM_KEY_SELECT_CONTROL_64r_ENUM
#define OAM_LM_CPU_DATA_CONTROLr_ENUM BCM56260_B0_OAM_LM_CPU_DATA_CONTROLr_ENUM
#define OAM_LPR_TM_CONTROL_0r_ENUM BCM56260_B0_OAM_LPR_TM_CONTROL_0r_ENUM
#define OAM_LSP_INTERFACE_DROP_CONTROL_64r_ENUM BCM56260_B0_OAM_LSP_INTERFACE_DROP_CONTROL_64r_ENUM
#define OAM_OPCODE_CONTROL_PROFILEm_ENUM BCM56260_B0_OAM_OPCODE_CONTROL_PROFILEm_ENUM
#define OAM_OPCODE_CONTROL_PROFILE_PARITY_CONTROLr_ENUM BCM56260_B0_OAM_OPCODE_CONTROL_PROFILE_PARITY_CONTROLr_ENUM
#define OAM_OPCODE_GROUPm_ENUM BCM56260_B0_OAM_OPCODE_GROUPm_ENUM
#define OAM_OPCODE_GROUP_PARITY_CONTROLr_ENUM BCM56260_B0_OAM_OPCODE_GROUP_PARITY_CONTROLr_ENUM
#define OAM_PORT_INTERFACE_DROP_CONTROL_64r_ENUM BCM56260_B0_OAM_PORT_INTERFACE_DROP_CONTROL_64r_ENUM
#define OAM_PW_INTERFACE_DROP_CONTROL_64r_ENUM BCM56260_B0_OAM_PW_INTERFACE_DROP_CONTROL_64r_ENUM
#define OAM_SECTION_INTERFACE_DROP_CONTROL_64r_ENUM BCM56260_B0_OAM_SECTION_INTERFACE_DROP_CONTROL_64r_ENUM
#define OAM_S_C_INTERFACE_DROP_CONTROL_64r_ENUM BCM56260_B0_OAM_S_C_INTERFACE_DROP_CONTROL_64r_ENUM
#define OAM_S_INTERFACE_DROP_CONTROL_64r_ENUM BCM56260_B0_OAM_S_INTERFACE_DROP_CONTROL_64r_ENUM
#define OAM_S_INTERFACE_PASSIVE_PROCESSING_CONTROLr_ENUM BCM56260_B0_OAM_S_INTERFACE_PASSIVE_PROCESSING_CONTROLr_ENUM
#define OAM_TIMER_CONTROLr_ENUM BCM56260_B0_OAM_TIMER_CONTROLr_ENUM
#define OAM_TX_CONTROLr_ENUM BCM56260_B0_OAM_TX_CONTROLr_ENUM
#define OAM_VP_INTERFACE_DROP_CONTROL_64r_ENUM BCM56260_B0_OAM_VP_INTERFACE_DROP_CONTROL_64r_ENUM
#define OOBFC_CHANNEL_BASE_64r_ENUM BCM56260_B0_OOBFC_CHANNEL_BASE_64r_ENUM
#define OOBFC_CHIF_CFGr_ENUM BCM56260_B0_OOBFC_CHIF_CFGr_ENUM
#define OOBFC_ENG_PORT_EN_29r_ENUM BCM56260_B0_OOBFC_ENG_PORT_EN_29r_ENUM
#define OOBFC_GCSr_ENUM BCM56260_B0_OOBFC_GCSr_ENUM
#define OOBFC_ING_PORT_EN_29r_ENUM BCM56260_B0_OOBFC_ING_PORT_EN_29r_ENUM
#define OOBFC_MSG_CRC_CNTr_ENUM BCM56260_B0_OOBFC_MSG_CRC_CNTr_ENUM
#define OOBFC_MSG_REGr_ENUM BCM56260_B0_OOBFC_MSG_REGr_ENUM
#define OOBFC_MSG_REG0r_ENUM BCM56260_B0_OOBFC_MSG_REG0r_ENUM
#define OOBFC_MSG_REG1r_ENUM BCM56260_B0_OOBFC_MSG_REG1r_ENUM
#define OOBFC_MSG_RX_TOT_CNTr_ENUM BCM56260_B0_OOBFC_MSG_RX_TOT_CNTr_ENUM
#define OOBFC_MSG_TX_CNTr_ENUM BCM56260_B0_OOBFC_MSG_TX_CNTr_ENUM
#define OOBFC_STSr_ENUM BCM56260_B0_OOBFC_STSr_ENUM
#define OOBFC_TX_IDLEr_ENUM BCM56260_B0_OOBFC_TX_IDLEr_ENUM
#define OOBIF_DEBUGr_ENUM BCM56260_B0_OOBIF_DEBUGr_ENUM
#define OP_BUFFER_LIMIT_RED_CELLE_POOLr_ENUM BCM56260_B0_OP_BUFFER_LIMIT_RED_CELLE_POOLr_ENUM
#define OP_BUFFER_LIMIT_RED_CELLE_POOL0r_ENUM BCM56260_B0_OP_BUFFER_LIMIT_RED_CELLE_POOL0r_ENUM
#define OP_BUFFER_LIMIT_RED_CELLE_POOL1r_ENUM BCM56260_B0_OP_BUFFER_LIMIT_RED_CELLE_POOL1r_ENUM
#define OP_BUFFER_LIMIT_RED_CELLIr_ENUM BCM56260_B0_OP_BUFFER_LIMIT_RED_CELLIr_ENUM
#define OP_BUFFER_LIMIT_RED_QENTRYr_ENUM BCM56260_B0_OP_BUFFER_LIMIT_RED_QENTRYr_ENUM
#define OP_BUFFER_LIMIT_RED_THDOEMAr_ENUM BCM56260_B0_OP_BUFFER_LIMIT_RED_THDOEMAr_ENUM
#define OP_BUFFER_LIMIT_RED_THDORDEQr_ENUM BCM56260_B0_OP_BUFFER_LIMIT_RED_THDORDEQr_ENUM
#define OP_BUFFER_LIMIT_RED_THDORQEQr_ENUM BCM56260_B0_OP_BUFFER_LIMIT_RED_THDORQEQr_ENUM
#define OP_BUFFER_LIMIT_RESUME_RED_CELLE_POOLr_ENUM BCM56260_B0_OP_BUFFER_LIMIT_RESUME_RED_CELLE_POOLr_ENUM
#define OP_BUFFER_LIMIT_RESUME_RED_CELLE_POOL0r_ENUM BCM56260_B0_OP_BUFFER_LIMIT_RESUME_RED_CELLE_POOL0r_ENUM
#define OP_BUFFER_LIMIT_RESUME_RED_CELLE_POOL1r_ENUM BCM56260_B0_OP_BUFFER_LIMIT_RESUME_RED_CELLE_POOL1r_ENUM
#define OP_BUFFER_LIMIT_RESUME_RED_CELLIr_ENUM BCM56260_B0_OP_BUFFER_LIMIT_RESUME_RED_CELLIr_ENUM
#define OP_BUFFER_LIMIT_RESUME_RED_QENTRYr_ENUM BCM56260_B0_OP_BUFFER_LIMIT_RESUME_RED_QENTRYr_ENUM
#define OP_BUFFER_LIMIT_RESUME_RED_THDOEMAr_ENUM BCM56260_B0_OP_BUFFER_LIMIT_RESUME_RED_THDOEMAr_ENUM
#define OP_BUFFER_LIMIT_RESUME_RED_THDORDEQr_ENUM BCM56260_B0_OP_BUFFER_LIMIT_RESUME_RED_THDORDEQr_ENUM
#define OP_BUFFER_LIMIT_RESUME_RED_THDORQEQr_ENUM BCM56260_B0_OP_BUFFER_LIMIT_RESUME_RED_THDORQEQr_ENUM
#define OP_BUFFER_LIMIT_RESUME_YELLOW_CELLE_POOLr_ENUM BCM56260_B0_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLE_POOLr_ENUM
#define OP_BUFFER_LIMIT_RESUME_YELLOW_CELLE_POOL0r_ENUM BCM56260_B0_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLE_POOL0r_ENUM
#define OP_BUFFER_LIMIT_RESUME_YELLOW_CELLE_POOL1r_ENUM BCM56260_B0_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLE_POOL1r_ENUM
#define OP_BUFFER_LIMIT_RESUME_YELLOW_CELLIr_ENUM BCM56260_B0_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLIr_ENUM
#define OP_BUFFER_LIMIT_RESUME_YELLOW_QENTRYr_ENUM BCM56260_B0_OP_BUFFER_LIMIT_RESUME_YELLOW_QENTRYr_ENUM
#define OP_BUFFER_LIMIT_RESUME_YELLOW_THDOEMAr_ENUM BCM56260_B0_OP_BUFFER_LIMIT_RESUME_YELLOW_THDOEMAr_ENUM
#define OP_BUFFER_LIMIT_RESUME_YELLOW_THDORDEQr_ENUM BCM56260_B0_OP_BUFFER_LIMIT_RESUME_YELLOW_THDORDEQr_ENUM
#define OP_BUFFER_LIMIT_RESUME_YELLOW_THDORQEQr_ENUM BCM56260_B0_OP_BUFFER_LIMIT_RESUME_YELLOW_THDORQEQr_ENUM
#define OP_BUFFER_LIMIT_YELLOW_CELLE_POOLr_ENUM BCM56260_B0_OP_BUFFER_LIMIT_YELLOW_CELLE_POOLr_ENUM
#define OP_BUFFER_LIMIT_YELLOW_CELLE_POOL0r_ENUM BCM56260_B0_OP_BUFFER_LIMIT_YELLOW_CELLE_POOL0r_ENUM
#define OP_BUFFER_LIMIT_YELLOW_CELLE_POOL1r_ENUM BCM56260_B0_OP_BUFFER_LIMIT_YELLOW_CELLE_POOL1r_ENUM
#define OP_BUFFER_LIMIT_YELLOW_CELLIr_ENUM BCM56260_B0_OP_BUFFER_LIMIT_YELLOW_CELLIr_ENUM
#define OP_BUFFER_LIMIT_YELLOW_QENTRYr_ENUM BCM56260_B0_OP_BUFFER_LIMIT_YELLOW_QENTRYr_ENUM
#define OP_BUFFER_LIMIT_YELLOW_THDOEMAr_ENUM BCM56260_B0_OP_BUFFER_LIMIT_YELLOW_THDOEMAr_ENUM
#define OP_BUFFER_LIMIT_YELLOW_THDORDEQr_ENUM BCM56260_B0_OP_BUFFER_LIMIT_YELLOW_THDORDEQr_ENUM
#define OP_BUFFER_LIMIT_YELLOW_THDORQEQr_ENUM BCM56260_B0_OP_BUFFER_LIMIT_YELLOW_THDORQEQr_ENUM
#define OP_BUFFER_SHARED_COUNT_CELLE_POOLr_ENUM BCM56260_B0_OP_BUFFER_SHARED_COUNT_CELLE_POOLr_ENUM
#define OP_BUFFER_SHARED_COUNT_CELLE_POOL0r_ENUM BCM56260_B0_OP_BUFFER_SHARED_COUNT_CELLE_POOL0r_ENUM
#define OP_BUFFER_SHARED_COUNT_CELLE_POOL1r_ENUM BCM56260_B0_OP_BUFFER_SHARED_COUNT_CELLE_POOL1r_ENUM
#define OP_BUFFER_SHARED_COUNT_CELLIr_ENUM BCM56260_B0_OP_BUFFER_SHARED_COUNT_CELLIr_ENUM
#define OP_BUFFER_SHARED_COUNT_QENTRYr_ENUM BCM56260_B0_OP_BUFFER_SHARED_COUNT_QENTRYr_ENUM
#define OP_BUFFER_SHARED_COUNT_THDOEMAr_ENUM BCM56260_B0_OP_BUFFER_SHARED_COUNT_THDOEMAr_ENUM
#define OP_BUFFER_SHARED_COUNT_THDORDEQr_ENUM BCM56260_B0_OP_BUFFER_SHARED_COUNT_THDORDEQr_ENUM
#define OP_BUFFER_SHARED_COUNT_THDORQEQr_ENUM BCM56260_B0_OP_BUFFER_SHARED_COUNT_THDORQEQr_ENUM
#define OP_BUFFER_SHARED_LIMIT_CELLE_POOLr_ENUM BCM56260_B0_OP_BUFFER_SHARED_LIMIT_CELLE_POOLr_ENUM
#define OP_BUFFER_SHARED_LIMIT_CELLE_POOL0r_ENUM BCM56260_B0_OP_BUFFER_SHARED_LIMIT_CELLE_POOL0r_ENUM
#define OP_BUFFER_SHARED_LIMIT_CELLE_POOL1r_ENUM BCM56260_B0_OP_BUFFER_SHARED_LIMIT_CELLE_POOL1r_ENUM
#define OP_BUFFER_SHARED_LIMIT_CELLIr_ENUM BCM56260_B0_OP_BUFFER_SHARED_LIMIT_CELLIr_ENUM
#define OP_BUFFER_SHARED_LIMIT_QENTRYr_ENUM BCM56260_B0_OP_BUFFER_SHARED_LIMIT_QENTRYr_ENUM
#define OP_BUFFER_SHARED_LIMIT_RESUME_CELLE_POOLr_ENUM BCM56260_B0_OP_BUFFER_SHARED_LIMIT_RESUME_CELLE_POOLr_ENUM
#define OP_BUFFER_SHARED_LIMIT_RESUME_CELLE_POOL0r_ENUM BCM56260_B0_OP_BUFFER_SHARED_LIMIT_RESUME_CELLE_POOL0r_ENUM
#define OP_BUFFER_SHARED_LIMIT_RESUME_CELLE_POOL1r_ENUM BCM56260_B0_OP_BUFFER_SHARED_LIMIT_RESUME_CELLE_POOL1r_ENUM
#define OP_BUFFER_SHARED_LIMIT_RESUME_CELLIr_ENUM BCM56260_B0_OP_BUFFER_SHARED_LIMIT_RESUME_CELLIr_ENUM
#define OP_BUFFER_SHARED_LIMIT_RESUME_QENTRYr_ENUM BCM56260_B0_OP_BUFFER_SHARED_LIMIT_RESUME_QENTRYr_ENUM
#define OP_BUFFER_SHARED_LIMIT_RESUME_THDOEMAr_ENUM BCM56260_B0_OP_BUFFER_SHARED_LIMIT_RESUME_THDOEMAr_ENUM
#define OP_BUFFER_SHARED_LIMIT_RESUME_THDORDEQr_ENUM BCM56260_B0_OP_BUFFER_SHARED_LIMIT_RESUME_THDORDEQr_ENUM
#define OP_BUFFER_SHARED_LIMIT_RESUME_THDORQEQr_ENUM BCM56260_B0_OP_BUFFER_SHARED_LIMIT_RESUME_THDORQEQr_ENUM
#define OP_BUFFER_SHARED_LIMIT_THDOEMAr_ENUM BCM56260_B0_OP_BUFFER_SHARED_LIMIT_THDOEMAr_ENUM
#define OP_BUFFER_SHARED_LIMIT_THDORDEQr_ENUM BCM56260_B0_OP_BUFFER_SHARED_LIMIT_THDORDEQr_ENUM
#define OP_BUFFER_SHARED_LIMIT_THDORQEQr_ENUM BCM56260_B0_OP_BUFFER_SHARED_LIMIT_THDORQEQr_ENUM
#define OP_E2ECC_PORT_CONFIGr_ENUM BCM56260_B0_OP_E2ECC_PORT_CONFIGr_ENUM
#define OP_QUEUE_CONFIG1_THDOEMAr_ENUM BCM56260_B0_OP_QUEUE_CONFIG1_THDOEMAr_ENUM
#define OP_QUEUE_CONFIG1_THDORDEEr_ENUM BCM56260_B0_OP_QUEUE_CONFIG1_THDORDEEr_ENUM
#define OP_QUEUE_CONFIG1_THDORDEIr_ENUM BCM56260_B0_OP_QUEUE_CONFIG1_THDORDEIr_ENUM
#define OP_QUEUE_CONFIG1_THDORDEQr_ENUM BCM56260_B0_OP_QUEUE_CONFIG1_THDORDEQr_ENUM
#define OP_QUEUE_CONFIG1_THDORQEEr_ENUM BCM56260_B0_OP_QUEUE_CONFIG1_THDORQEEr_ENUM
#define OP_QUEUE_CONFIG1_THDORQEIr_ENUM BCM56260_B0_OP_QUEUE_CONFIG1_THDORQEIr_ENUM
#define OP_QUEUE_CONFIG1_THDORQEQr_ENUM BCM56260_B0_OP_QUEUE_CONFIG1_THDORQEQr_ENUM
#define OP_QUEUE_CONFIG_THDOEMAr_ENUM BCM56260_B0_OP_QUEUE_CONFIG_THDOEMAr_ENUM
#define OP_QUEUE_CONFIG_THDORDEEr_ENUM BCM56260_B0_OP_QUEUE_CONFIG_THDORDEEr_ENUM
#define OP_QUEUE_CONFIG_THDORDEIr_ENUM BCM56260_B0_OP_QUEUE_CONFIG_THDORDEIr_ENUM
#define OP_QUEUE_CONFIG_THDORDEQr_ENUM BCM56260_B0_OP_QUEUE_CONFIG_THDORDEQr_ENUM
#define OP_QUEUE_CONFIG_THDORQEEr_ENUM BCM56260_B0_OP_QUEUE_CONFIG_THDORQEEr_ENUM
#define OP_QUEUE_CONFIG_THDORQEIr_ENUM BCM56260_B0_OP_QUEUE_CONFIG_THDORQEIr_ENUM
#define OP_QUEUE_CONFIG_THDORQEQr_ENUM BCM56260_B0_OP_QUEUE_CONFIG_THDORQEQr_ENUM
#define OP_QUEUE_LIMIT_RED_THDOEMAr_ENUM BCM56260_B0_OP_QUEUE_LIMIT_RED_THDOEMAr_ENUM
#define OP_QUEUE_LIMIT_RED_THDORDEEr_ENUM BCM56260_B0_OP_QUEUE_LIMIT_RED_THDORDEEr_ENUM
#define OP_QUEUE_LIMIT_RED_THDORDEIr_ENUM BCM56260_B0_OP_QUEUE_LIMIT_RED_THDORDEIr_ENUM
#define OP_QUEUE_LIMIT_RED_THDORDEQr_ENUM BCM56260_B0_OP_QUEUE_LIMIT_RED_THDORDEQr_ENUM
#define OP_QUEUE_LIMIT_RED_THDORQEEr_ENUM BCM56260_B0_OP_QUEUE_LIMIT_RED_THDORQEEr_ENUM
#define OP_QUEUE_LIMIT_RED_THDORQEIr_ENUM BCM56260_B0_OP_QUEUE_LIMIT_RED_THDORQEIr_ENUM
#define OP_QUEUE_LIMIT_RED_THDORQEQr_ENUM BCM56260_B0_OP_QUEUE_LIMIT_RED_THDORQEQr_ENUM
#define OP_QUEUE_LIMIT_YELLOW_THDOEMAr_ENUM BCM56260_B0_OP_QUEUE_LIMIT_YELLOW_THDOEMAr_ENUM
#define OP_QUEUE_LIMIT_YELLOW_THDORDEEr_ENUM BCM56260_B0_OP_QUEUE_LIMIT_YELLOW_THDORDEEr_ENUM
#define OP_QUEUE_LIMIT_YELLOW_THDORDEIr_ENUM BCM56260_B0_OP_QUEUE_LIMIT_YELLOW_THDORDEIr_ENUM
#define OP_QUEUE_LIMIT_YELLOW_THDORDEQr_ENUM BCM56260_B0_OP_QUEUE_LIMIT_YELLOW_THDORDEQr_ENUM
#define OP_QUEUE_LIMIT_YELLOW_THDORQEEr_ENUM BCM56260_B0_OP_QUEUE_LIMIT_YELLOW_THDORQEEr_ENUM
#define OP_QUEUE_LIMIT_YELLOW_THDORQEIr_ENUM BCM56260_B0_OP_QUEUE_LIMIT_YELLOW_THDORQEIr_ENUM
#define OP_QUEUE_LIMIT_YELLOW_THDORQEQr_ENUM BCM56260_B0_OP_QUEUE_LIMIT_YELLOW_THDORQEQr_ENUM
#define OP_QUEUE_MIN_COUNT_THDOEMAr_ENUM BCM56260_B0_OP_QUEUE_MIN_COUNT_THDOEMAr_ENUM
#define OP_QUEUE_MIN_COUNT_THDORDEEr_ENUM BCM56260_B0_OP_QUEUE_MIN_COUNT_THDORDEEr_ENUM
#define OP_QUEUE_MIN_COUNT_THDORDEIr_ENUM BCM56260_B0_OP_QUEUE_MIN_COUNT_THDORDEIr_ENUM
#define OP_QUEUE_MIN_COUNT_THDORDEQr_ENUM BCM56260_B0_OP_QUEUE_MIN_COUNT_THDORDEQr_ENUM
#define OP_QUEUE_MIN_COUNT_THDORQEEr_ENUM BCM56260_B0_OP_QUEUE_MIN_COUNT_THDORQEEr_ENUM
#define OP_QUEUE_MIN_COUNT_THDORQEIr_ENUM BCM56260_B0_OP_QUEUE_MIN_COUNT_THDORQEIr_ENUM
#define OP_QUEUE_MIN_COUNT_THDORQEQr_ENUM BCM56260_B0_OP_QUEUE_MIN_COUNT_THDORQEQr_ENUM
#define OP_QUEUE_RESET_OFFSET_RED_THDOEMAr_ENUM BCM56260_B0_OP_QUEUE_RESET_OFFSET_RED_THDOEMAr_ENUM
#define OP_QUEUE_RESET_OFFSET_RED_THDORDEEr_ENUM BCM56260_B0_OP_QUEUE_RESET_OFFSET_RED_THDORDEEr_ENUM
#define OP_QUEUE_RESET_OFFSET_RED_THDORDEIr_ENUM BCM56260_B0_OP_QUEUE_RESET_OFFSET_RED_THDORDEIr_ENUM
#define OP_QUEUE_RESET_OFFSET_RED_THDORDEQr_ENUM BCM56260_B0_OP_QUEUE_RESET_OFFSET_RED_THDORDEQr_ENUM
#define OP_QUEUE_RESET_OFFSET_RED_THDORQEEr_ENUM BCM56260_B0_OP_QUEUE_RESET_OFFSET_RED_THDORQEEr_ENUM
#define OP_QUEUE_RESET_OFFSET_RED_THDORQEIr_ENUM BCM56260_B0_OP_QUEUE_RESET_OFFSET_RED_THDORQEIr_ENUM
#define OP_QUEUE_RESET_OFFSET_RED_THDORQEQr_ENUM BCM56260_B0_OP_QUEUE_RESET_OFFSET_RED_THDORQEQr_ENUM
#define OP_QUEUE_RESET_OFFSET_THDOEMAr_ENUM BCM56260_B0_OP_QUEUE_RESET_OFFSET_THDOEMAr_ENUM
#define OP_QUEUE_RESET_OFFSET_THDORDEEr_ENUM BCM56260_B0_OP_QUEUE_RESET_OFFSET_THDORDEEr_ENUM
#define OP_QUEUE_RESET_OFFSET_THDORDEIr_ENUM BCM56260_B0_OP_QUEUE_RESET_OFFSET_THDORDEIr_ENUM
#define OP_QUEUE_RESET_OFFSET_THDORDEQr_ENUM BCM56260_B0_OP_QUEUE_RESET_OFFSET_THDORDEQr_ENUM
#define OP_QUEUE_RESET_OFFSET_THDORQEEr_ENUM BCM56260_B0_OP_QUEUE_RESET_OFFSET_THDORQEEr_ENUM
#define OP_QUEUE_RESET_OFFSET_THDORQEIr_ENUM BCM56260_B0_OP_QUEUE_RESET_OFFSET_THDORQEIr_ENUM
#define OP_QUEUE_RESET_OFFSET_THDORQEQr_ENUM BCM56260_B0_OP_QUEUE_RESET_OFFSET_THDORQEQr_ENUM
#define OP_QUEUE_RESET_OFFSET_YELLOW_THDOEMAr_ENUM BCM56260_B0_OP_QUEUE_RESET_OFFSET_YELLOW_THDOEMAr_ENUM
#define OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEEr_ENUM BCM56260_B0_OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEEr_ENUM
#define OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEIr_ENUM BCM56260_B0_OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEIr_ENUM
#define OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEQr_ENUM BCM56260_B0_OP_QUEUE_RESET_OFFSET_YELLOW_THDORDEQr_ENUM
#define OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEEr_ENUM BCM56260_B0_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEEr_ENUM
#define OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEIr_ENUM BCM56260_B0_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEIr_ENUM
#define OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEQr_ENUM BCM56260_B0_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEQr_ENUM
#define OP_QUEUE_RESET_VALUE_THDOEMAr_ENUM BCM56260_B0_OP_QUEUE_RESET_VALUE_THDOEMAr_ENUM
#define OP_QUEUE_RESET_VALUE_THDORDEEr_ENUM BCM56260_B0_OP_QUEUE_RESET_VALUE_THDORDEEr_ENUM
#define OP_QUEUE_RESET_VALUE_THDORDEIr_ENUM BCM56260_B0_OP_QUEUE_RESET_VALUE_THDORDEIr_ENUM
#define OP_QUEUE_RESET_VALUE_THDORDEQr_ENUM BCM56260_B0_OP_QUEUE_RESET_VALUE_THDORDEQr_ENUM
#define OP_QUEUE_RESET_VALUE_THDORQEEr_ENUM BCM56260_B0_OP_QUEUE_RESET_VALUE_THDORQEEr_ENUM
#define OP_QUEUE_RESET_VALUE_THDORQEIr_ENUM BCM56260_B0_OP_QUEUE_RESET_VALUE_THDORQEIr_ENUM
#define OP_QUEUE_RESET_VALUE_THDORQEQr_ENUM BCM56260_B0_OP_QUEUE_RESET_VALUE_THDORQEQr_ENUM
#define OP_QUEUE_SHARED_COUNT_THDOEMAr_ENUM BCM56260_B0_OP_QUEUE_SHARED_COUNT_THDOEMAr_ENUM
#define OP_QUEUE_SHARED_COUNT_THDORDEEr_ENUM BCM56260_B0_OP_QUEUE_SHARED_COUNT_THDORDEEr_ENUM
#define OP_QUEUE_SHARED_COUNT_THDORDEIr_ENUM BCM56260_B0_OP_QUEUE_SHARED_COUNT_THDORDEIr_ENUM
#define OP_QUEUE_SHARED_COUNT_THDORDEQr_ENUM BCM56260_B0_OP_QUEUE_SHARED_COUNT_THDORDEQr_ENUM
#define OP_QUEUE_SHARED_COUNT_THDORQEEr_ENUM BCM56260_B0_OP_QUEUE_SHARED_COUNT_THDORQEEr_ENUM
#define OP_QUEUE_SHARED_COUNT_THDORQEIr_ENUM BCM56260_B0_OP_QUEUE_SHARED_COUNT_THDORQEIr_ENUM
#define OP_QUEUE_SHARED_COUNT_THDORQEQr_ENUM BCM56260_B0_OP_QUEUE_SHARED_COUNT_THDORQEQr_ENUM
#define OP_QUEUE_TOTAL_COUNT_THDOEMAr_ENUM BCM56260_B0_OP_QUEUE_TOTAL_COUNT_THDOEMAr_ENUM
#define OP_QUEUE_TOTAL_COUNT_THDORDEEr_ENUM BCM56260_B0_OP_QUEUE_TOTAL_COUNT_THDORDEEr_ENUM
#define OP_QUEUE_TOTAL_COUNT_THDORDEIr_ENUM BCM56260_B0_OP_QUEUE_TOTAL_COUNT_THDORDEIr_ENUM
#define OP_QUEUE_TOTAL_COUNT_THDORDEQr_ENUM BCM56260_B0_OP_QUEUE_TOTAL_COUNT_THDORDEQr_ENUM
#define OP_QUEUE_TOTAL_COUNT_THDORQEEr_ENUM BCM56260_B0_OP_QUEUE_TOTAL_COUNT_THDORQEEr_ENUM
#define OP_QUEUE_TOTAL_COUNT_THDORQEIr_ENUM BCM56260_B0_OP_QUEUE_TOTAL_COUNT_THDORQEIr_ENUM
#define OP_QUEUE_TOTAL_COUNT_THDORQEQr_ENUM BCM56260_B0_OP_QUEUE_TOTAL_COUNT_THDORQEQr_ENUM
#define OP_THR_CONFIGr_ENUM BCM56260_B0_OP_THR_CONFIGr_ENUM
#define OUTER_TPIDr_ENUM BCM56260_B0_OUTER_TPIDr_ENUM
#define OUTER_TPID_0r_ENUM BCM56260_B0_OUTER_TPID_0r_ENUM
#define OUTER_TPID_1r_ENUM BCM56260_B0_OUTER_TPID_1r_ENUM
#define OUTER_TPID_2r_ENUM BCM56260_B0_OUTER_TPID_2r_ENUM
#define OUTER_TPID_3r_ENUM BCM56260_B0_OUTER_TPID_3r_ENUM
#define PARITY_ERROR_INTR_MASKr_ENUM BCM56260_B0_PARITY_ERROR_INTR_MASKr_ENUM
#define PARITY_ERROR_STATUS_0r_ENUM BCM56260_B0_PARITY_ERROR_STATUS_0r_ENUM
#define PARS_RAM_DBGCTRLr_ENUM BCM56260_B0_PARS_RAM_DBGCTRLr_ENUM
#define PARS_RAM_DBGCTRL_1r_ENUM BCM56260_B0_PARS_RAM_DBGCTRL_1r_ENUM
#define PARS_RAM_DBGCTRL_2r_ENUM BCM56260_B0_PARS_RAM_DBGCTRL_2r_ENUM
#define PCIE_RST_CONTROLr_ENUM BCM56260_B0_PCIE_RST_CONTROLr_ENUM
#define PE_ETHERTYPEr_ENUM BCM56260_B0_PE_ETHERTYPEr_ENUM
#define PHB2_COS_MAPm_ENUM BCM56260_B0_PHB2_COS_MAPm_ENUM
#define PHB2_COS_MAP_PARITY_CONTROLr_ENUM BCM56260_B0_PHB2_COS_MAP_PARITY_CONTROLr_ENUM
#define PHYSICAL_PORT_BASE_QUEUEm_ENUM BCM56260_B0_PHYSICAL_PORT_BASE_QUEUEm_ENUM
#define PKTEXTAGINGLIMIT0r_ENUM BCM56260_B0_PKTEXTAGINGLIMIT0r_ENUM
#define PKTEXTAGINGLIMIT1r_ENUM BCM56260_B0_PKTEXTAGINGLIMIT1r_ENUM
#define PKTEXTAGINGTIMERr_ENUM BCM56260_B0_PKTEXTAGINGTIMERr_ENUM
#define PKTINTAGINGLIMIT0r_ENUM BCM56260_B0_PKTINTAGINGLIMIT0r_ENUM
#define PKTINTAGINGLIMIT1r_ENUM BCM56260_B0_PKTINTAGINGLIMIT1r_ENUM
#define PKTINTAGINGTIMERr_ENUM BCM56260_B0_PKTINTAGINGTIMERr_ENUM
#define POOL_DROP_STATEr_ENUM BCM56260_B0_POOL_DROP_STATEr_ENUM
#define PORT_BRIDGE_BMAPm_ENUM BCM56260_B0_PORT_BRIDGE_BMAPm_ENUM
#define PORT_BRIDGE_MIRROR_BMAPm_ENUM BCM56260_B0_PORT_BRIDGE_MIRROR_BMAPm_ENUM
#define PORT_CBL_TABLEm_ENUM BCM56260_B0_PORT_CBL_TABLEm_ENUM
#define PORT_CBL_TABLE_MODBASEm_ENUM BCM56260_B0_PORT_CBL_TABLE_MODBASEm_ENUM
#define PORT_CBL_TABLE_MODBASE_PARITY_CONTROLr_ENUM BCM56260_B0_PORT_CBL_TABLE_MODBASE_PARITY_CONTROLr_ENUM
#define PORT_CBL_TABLE_PARITY_CONTROLr_ENUM BCM56260_B0_PORT_CBL_TABLE_PARITY_CONTROLr_ENUM
#define PORT_COS_MAPm_ENUM BCM56260_B0_PORT_COS_MAPm_ENUM
#define PORT_COUNT_CELLr_ENUM BCM56260_B0_PORT_COUNT_CELLr_ENUM
#define PORT_FC_STATUSr_ENUM BCM56260_B0_PORT_FC_STATUSr_ENUM
#define PORT_LIMIT_STATESr_ENUM BCM56260_B0_PORT_LIMIT_STATESr_ENUM
#define PORT_MAX_PKT_SIZEr_ENUM BCM56260_B0_PORT_MAX_PKT_SIZEr_ENUM
#define PORT_OR_TRUNK_MAC_COUNTm_ENUM BCM56260_B0_PORT_OR_TRUNK_MAC_COUNTm_ENUM
#define PORT_OR_TRUNK_MAC_LIMITm_ENUM BCM56260_B0_PORT_OR_TRUNK_MAC_LIMITm_ENUM
#define PORT_OVQ_PAUSE_ENABLE_64r_ENUM BCM56260_B0_PORT_OVQ_PAUSE_ENABLE_64r_ENUM
#define PORT_PAUSE_ENABLE_64r_ENUM BCM56260_B0_PORT_PAUSE_ENABLE_64r_ENUM
#define PORT_PFC_CFG0r_ENUM BCM56260_B0_PORT_PFC_CFG0r_ENUM
#define PORT_PG_SPIDr_ENUM BCM56260_B0_PORT_PG_SPIDr_ENUM
#define PORT_PRI_XON_ENABLEr_ENUM BCM56260_B0_PORT_PRI_XON_ENABLEr_ENUM
#define PORT_PROFILE_MAPr_ENUM BCM56260_B0_PORT_PROFILE_MAPr_ENUM
#define PORT_SHARED_COUNT_CELLr_ENUM BCM56260_B0_PORT_SHARED_COUNT_CELLr_ENUM
#define PORT_TABm_ENUM BCM56260_B0_PORT_TABm_ENUM
#define PORT_TABLE_ECC_CONTROLr_ENUM BCM56260_B0_PORT_TABLE_ECC_CONTROLr_ENUM
#define PP_PORT_GPP_TRANSLATION_1m_ENUM BCM56260_B0_PP_PORT_GPP_TRANSLATION_1m_ENUM
#define PP_PORT_GPP_TRANSLATION_2m_ENUM BCM56260_B0_PP_PORT_GPP_TRANSLATION_2m_ENUM
#define PP_PORT_GPP_TRANSLATION_3m_ENUM BCM56260_B0_PP_PORT_GPP_TRANSLATION_3m_ENUM
#define PP_PORT_GPP_TRANSLATION_4m_ENUM BCM56260_B0_PP_PORT_GPP_TRANSLATION_4m_ENUM
#define PP_PORT_TO_PHYSICAL_PORT_MAPm_ENUM BCM56260_B0_PP_PORT_TO_PHYSICAL_PORT_MAPm_ENUM
#define PRIO2COS_PROFILEr_ENUM BCM56260_B0_PRIO2COS_PROFILEr_ENUM
#define PRIO2COS_PROFILE0r_ENUM BCM56260_B0_PRIO2COS_PROFILE0r_ENUM
#define PRIO2COS_PROFILE1r_ENUM BCM56260_B0_PRIO2COS_PROFILE1r_ENUM
#define PRIO2COS_PROFILE2r_ENUM BCM56260_B0_PRIO2COS_PROFILE2r_ENUM
#define PRIO2COS_PROFILE3r_ENUM BCM56260_B0_PRIO2COS_PROFILE3r_ENUM
#define PRIORITY_CONTROLr_ENUM BCM56260_B0_PRIORITY_CONTROLr_ENUM
#define PROFILE0_PRI_GRPr_ENUM BCM56260_B0_PROFILE0_PRI_GRPr_ENUM
#define PROFILE0_PRI_GRP0r_ENUM BCM56260_B0_PROFILE0_PRI_GRP0r_ENUM
#define PROFILE0_PRI_GRP1r_ENUM BCM56260_B0_PROFILE0_PRI_GRP1r_ENUM
#define PROFILE1_PRI_GRPr_ENUM BCM56260_B0_PROFILE1_PRI_GRPr_ENUM
#define PROFILE1_PRI_GRP0r_ENUM BCM56260_B0_PROFILE1_PRI_GRP0r_ENUM
#define PROFILE1_PRI_GRP1r_ENUM BCM56260_B0_PROFILE1_PRI_GRP1r_ENUM
#define PROFILE2_PRI_GRPr_ENUM BCM56260_B0_PROFILE2_PRI_GRPr_ENUM
#define PROFILE2_PRI_GRP0r_ENUM BCM56260_B0_PROFILE2_PRI_GRP0r_ENUM
#define PROFILE2_PRI_GRP1r_ENUM BCM56260_B0_PROFILE2_PRI_GRP1r_ENUM
#define PROFILE3_PRI_GRPr_ENUM BCM56260_B0_PROFILE3_PRI_GRPr_ENUM
#define PROFILE3_PRI_GRP0r_ENUM BCM56260_B0_PROFILE3_PRI_GRP0r_ENUM
#define PROFILE3_PRI_GRP1r_ENUM BCM56260_B0_PROFILE3_PRI_GRP1r_ENUM
#define PROTOCOL_PKT_CONTROLr_ENUM BCM56260_B0_PROTOCOL_PKT_CONTROLr_ENUM
#define PTP_LABEL_RANGE_PROFILE_TABLEm_ENUM BCM56260_B0_PTP_LABEL_RANGE_PROFILE_TABLEm_ENUM
#define PTP_LABEL_RANGE_PROFILE_TABLE_PARITY_CONTROLr_ENUM BCM56260_B0_PTP_LABEL_RANGE_PROFILE_TABLE_PARITY_CONTROLr_ENUM
#define QBLOCK_NEXT_MEMDEBUGr_ENUM BCM56260_B0_QBLOCK_NEXT_MEMDEBUGr_ENUM
#define QBLOCK_NEXT_MEM_ECC_STATUS_0r_ENUM BCM56260_B0_QBLOCK_NEXT_MEM_ECC_STATUS_0r_ENUM
#define QENTRY_L_MEMDEBUGr_ENUM BCM56260_B0_QENTRY_L_MEMDEBUGr_ENUM
#define QENTRY_MEM_ECC_STATUS_0r_ENUM BCM56260_B0_QENTRY_MEM_ECC_STATUS_0r_ENUM
#define QENTRY_U_MEMDEBUGr_ENUM BCM56260_B0_QENTRY_U_MEMDEBUGr_ENUM
#define QSTRUCT_FAPCONFIGr_ENUM BCM56260_B0_QSTRUCT_FAPCONFIGr_ENUM
#define QSTRUCT_FAPFULLRESETPOINTr_ENUM BCM56260_B0_QSTRUCT_FAPFULLRESETPOINTr_ENUM
#define QSTRUCT_FAPFULLSETPOINTr_ENUM BCM56260_B0_QSTRUCT_FAPFULLSETPOINTr_ENUM
#define QSTRUCT_FAPINITr_ENUM BCM56260_B0_QSTRUCT_FAPINITr_ENUM
#define QSTRUCT_FAPOTPCONFIGr_ENUM BCM56260_B0_QSTRUCT_FAPOTPCONFIGr_ENUM
#define QSTRUCT_FAPREADPOINTERr_ENUM BCM56260_B0_QSTRUCT_FAPREADPOINTERr_ENUM
#define QSTRUCT_FAPSTACKSTATUSr_ENUM BCM56260_B0_QSTRUCT_FAPSTACKSTATUSr_ENUM
#define QSTRUCT_FAP_BITMAP_ECC_DEBUGr_ENUM BCM56260_B0_QSTRUCT_FAP_BITMAP_ECC_DEBUGr_ENUM
#define QSTRUCT_FAP_MEMDEBUG_BITMAPr_ENUM BCM56260_B0_QSTRUCT_FAP_MEMDEBUG_BITMAPr_ENUM
#define QSTRUCT_FAP_MEMDEBUG_STACKr_ENUM BCM56260_B0_QSTRUCT_FAP_MEMDEBUG_STACKr_ENUM
#define QSTRUCT_FAP_MEM_ECC_STATUSr_ENUM BCM56260_B0_QSTRUCT_FAP_MEM_ECC_STATUSr_ENUM
#define QSTRUCT_FAP_MEM_ERRORr_ENUM BCM56260_B0_QSTRUCT_FAP_MEM_ERRORr_ENUM
#define QSTRUCT_FAP_MEM_ERROR_MASKr_ENUM BCM56260_B0_QSTRUCT_FAP_MEM_ERROR_MASKr_ENUM
#define QSTRUCT_FAP_STACK_ECC_DEBUGr_ENUM BCM56260_B0_QSTRUCT_FAP_STACK_ECC_DEBUGr_ENUM
#define QSTRUCT_FAP_WATERMARKr_ENUM BCM56260_B0_QSTRUCT_FAP_WATERMARKr_ENUM
#define QSTRUCT_INTERRUPTr_ENUM BCM56260_B0_QSTRUCT_INTERRUPTr_ENUM
#define QSTRUCT_INTERRUPT_MASKr_ENUM BCM56260_B0_QSTRUCT_INTERRUPT_MASKr_ENUM
#define QSTRUCT_QBLOCK_NEXT_ECC_DEBUGr_ENUM BCM56260_B0_QSTRUCT_QBLOCK_NEXT_ECC_DEBUGr_ENUM
#define QSTRUCT_QBLOCK_NEXT_ERROR_0r_ENUM BCM56260_B0_QSTRUCT_QBLOCK_NEXT_ERROR_0r_ENUM
#define QSTRUCT_QBLOCK_NEXT_ERROR_MASK_0r_ENUM BCM56260_B0_QSTRUCT_QBLOCK_NEXT_ERROR_MASK_0r_ENUM
#define QSTRUCT_QENTRY_ECC_DEBUGr_ENUM BCM56260_B0_QSTRUCT_QENTRY_ECC_DEBUGr_ENUM
#define QSTRUCT_QENTRY_ERROR_0r_ENUM BCM56260_B0_QSTRUCT_QENTRY_ERROR_0r_ENUM
#define QSTRUCT_QENTRY_ERROR_MASK_0r_ENUM BCM56260_B0_QSTRUCT_QENTRY_ERROR_MASK_0r_ENUM
#define R1023r_ENUM BCM56260_B0_R1023r_ENUM
#define R127r_ENUM BCM56260_B0_R127r_ENUM
#define R1518r_ENUM BCM56260_B0_R1518r_ENUM
#define R16383r_ENUM BCM56260_B0_R16383r_ENUM
#define R2047r_ENUM BCM56260_B0_R2047r_ENUM
#define R255r_ENUM BCM56260_B0_R255r_ENUM
#define R4095r_ENUM BCM56260_B0_R4095r_ENUM
#define R511r_ENUM BCM56260_B0_R511r_ENUM
#define R64r_ENUM BCM56260_B0_R64r_ENUM
#define R9216r_ENUM BCM56260_B0_R9216r_ENUM
#define RALNr_ENUM BCM56260_B0_RALNr_ENUM
#define RBCAr_ENUM BCM56260_B0_RBCAr_ENUM
#define RBYTr_ENUM BCM56260_B0_RBYTr_ENUM
#define RDBGC0r_ENUM BCM56260_B0_RDBGC0r_ENUM
#define RDBGC0_SELECTr_ENUM BCM56260_B0_RDBGC0_SELECTr_ENUM
#define RDBGC1r_ENUM BCM56260_B0_RDBGC1r_ENUM
#define RDBGC1_SELECTr_ENUM BCM56260_B0_RDBGC1_SELECTr_ENUM
#define RDBGC2r_ENUM BCM56260_B0_RDBGC2r_ENUM
#define RDBGC2_SELECTr_ENUM BCM56260_B0_RDBGC2_SELECTr_ENUM
#define RDBGC3r_ENUM BCM56260_B0_RDBGC3r_ENUM
#define RDBGC3_SELECTr_ENUM BCM56260_B0_RDBGC3_SELECTr_ENUM
#define RDBGC4r_ENUM BCM56260_B0_RDBGC4r_ENUM
#define RDBGC4_SELECTr_ENUM BCM56260_B0_RDBGC4_SELECTr_ENUM
#define RDBGC5r_ENUM BCM56260_B0_RDBGC5r_ENUM
#define RDBGC5_SELECTr_ENUM BCM56260_B0_RDBGC5_SELECTr_ENUM
#define RDBGC6r_ENUM BCM56260_B0_RDBGC6r_ENUM
#define RDBGC6_SELECTr_ENUM BCM56260_B0_RDBGC6_SELECTr_ENUM
#define RDBGC7r_ENUM BCM56260_B0_RDBGC7r_ENUM
#define RDBGC7_SELECTr_ENUM BCM56260_B0_RDBGC7_SELECTr_ENUM
#define RDBGC8r_ENUM BCM56260_B0_RDBGC8r_ENUM
#define RDBGC8_SELECTr_ENUM BCM56260_B0_RDBGC8_SELECTr_ENUM
#define RDBGC_MEM_INST0_PARITY_CONTROLr_ENUM BCM56260_B0_RDBGC_MEM_INST0_PARITY_CONTROLr_ENUM
#define RDBGC_MEM_INST1_PARITY_CONTROLr_ENUM BCM56260_B0_RDBGC_MEM_INST1_PARITY_CONTROLr_ENUM
#define RDBGC_MEM_INST2_PARITY_CONTROLr_ENUM BCM56260_B0_RDBGC_MEM_INST2_PARITY_CONTROLr_ENUM
#define RDBGC_SELECT_2r_ENUM BCM56260_B0_RDBGC_SELECT_2r_ENUM
#define RDE_ADM_DPC_STORE_ECC_STATUSr_ENUM BCM56260_B0_RDE_ADM_DPC_STORE_ECC_STATUSr_ENUM
#define RDE_DEBUG_CTC_CTRr_ENUM BCM56260_B0_RDE_DEBUG_CTC_CTRr_ENUM
#define RDE_DEBUG_DROP_CTRr_ENUM BCM56260_B0_RDE_DEBUG_DROP_CTRr_ENUM
#define RDE_DEBUG_REDIR_CTRr_ENUM BCM56260_B0_RDE_DEBUG_REDIR_CTRr_ENUM
#define RDE_DEBUG_TMr_ENUM BCM56260_B0_RDE_DEBUG_TMr_ENUM
#define RDE_DEBUG_TM1r_ENUM BCM56260_B0_RDE_DEBUG_TM1r_ENUM
#define RDE_DEBUG_TM2r_ENUM BCM56260_B0_RDE_DEBUG_TM2r_ENUM
#define RDE_DEBUG_TM3r_ENUM BCM56260_B0_RDE_DEBUG_TM3r_ENUM
#define RDE_DEBUG_TM4r_ENUM BCM56260_B0_RDE_DEBUG_TM4r_ENUM
#define RDE_DEBUG_TM5r_ENUM BCM56260_B0_RDE_DEBUG_TM5r_ENUM
#define RDE_DEBUG_TM6r_ENUM BCM56260_B0_RDE_DEBUG_TM6r_ENUM
#define RDE_DEBUG_TM7r_ENUM BCM56260_B0_RDE_DEBUG_TM7r_ENUM
#define RDE_DEQ_CELL_FIFO_ECC_STATUSr_ENUM BCM56260_B0_RDE_DEQ_CELL_FIFO_ECC_STATUSr_ENUM
#define RDE_ECC_DEBUGr_ENUM BCM56260_B0_RDE_ECC_DEBUGr_ENUM
#define RDE_GLOBAL_CONFIGr_ENUM BCM56260_B0_RDE_GLOBAL_CONFIGr_ENUM
#define RDE_ITE_REL_FIFO_ECC_STATUSr_ENUM BCM56260_B0_RDE_ITE_REL_FIFO_ECC_STATUSr_ENUM
#define RDE_POOL_SELECTr_ENUM BCM56260_B0_RDE_POOL_SELECTr_ENUM
#define RDE_PQE_CELL_FIFO_ECC_STATUSr_ENUM BCM56260_B0_RDE_PQE_CELL_FIFO_ECC_STATUSr_ENUM
#define RDE_RPFAP_CONFIGr_ENUM BCM56260_B0_RDE_RPFAP_CONFIGr_ENUM
#define RDE_RPFAP_FULLRESETPOINTr_ENUM BCM56260_B0_RDE_RPFAP_FULLRESETPOINTr_ENUM
#define RDE_RPFAP_FULLSETPOINTr_ENUM BCM56260_B0_RDE_RPFAP_FULLSETPOINTr_ENUM
#define RDE_RPFAP_INITr_ENUM BCM56260_B0_RDE_RPFAP_INITr_ENUM
#define RDE_RPFAP_LOWWATERMARKr_ENUM BCM56260_B0_RDE_RPFAP_LOWWATERMARKr_ENUM
#define RDE_RPFAP_READPOINTERr_ENUM BCM56260_B0_RDE_RPFAP_READPOINTERr_ENUM
#define RDE_RPFAP_STACKSTATUSr_ENUM BCM56260_B0_RDE_RPFAP_STACKSTATUSr_ENUM
#define RDE_SER_COUNTr_ENUM BCM56260_B0_RDE_SER_COUNTr_ENUM
#define RDE_SER_COUNT_2BITr_ENUM BCM56260_B0_RDE_SER_COUNT_2BITr_ENUM
#define RDE_SER_MASKr_ENUM BCM56260_B0_RDE_SER_MASKr_ENUM
#define RDE_SER_STATUSr_ENUM BCM56260_B0_RDE_SER_STATUSr_ENUM
#define RDE_TXQ_PTRLL_ECC_STATUSr_ENUM BCM56260_B0_RDE_TXQ_PTRLL_ECC_STATUSr_ENUM
#define RDE_TXQ_STATE_TBL_ECC_STATUSr_ENUM BCM56260_B0_RDE_TXQ_STATE_TBL_ECC_STATUSr_ENUM
#define RDE_TXQ_TOQ_FIFO_TBL_ECC_STATUSr_ENUM BCM56260_B0_RDE_TXQ_TOQ_FIFO_TBL_ECC_STATUSr_ENUM
#define RDISCr_ENUM BCM56260_B0_RDISCr_ENUM
#define RDVLNr_ENUM BCM56260_B0_RDVLNr_ENUM
#define REMOTE_CPU_DA_LSr_ENUM BCM56260_B0_REMOTE_CPU_DA_LSr_ENUM
#define REMOTE_CPU_DA_MSr_ENUM BCM56260_B0_REMOTE_CPU_DA_MSr_ENUM
#define REMOTE_CPU_LENGTH_TYPEr_ENUM BCM56260_B0_REMOTE_CPU_LENGTH_TYPEr_ENUM
#define RERPKTr_ENUM BCM56260_B0_RERPKTr_ENUM
#define RFCRr_ENUM BCM56260_B0_RFCRr_ENUM
#define RFCSr_ENUM BCM56260_B0_RFCSr_ENUM
#define RFLRr_ENUM BCM56260_B0_RFLRr_ENUM
#define RFRGr_ENUM BCM56260_B0_RFRGr_ENUM
#define RIPC4r_ENUM BCM56260_B0_RIPC4r_ENUM
#define RIPC6r_ENUM BCM56260_B0_RIPC6r_ENUM
#define RIPD4r_ENUM BCM56260_B0_RIPD4r_ENUM
#define RIPD6r_ENUM BCM56260_B0_RIPD6r_ENUM
#define RIPHE4r_ENUM BCM56260_B0_RIPHE4r_ENUM
#define RIPHE6r_ENUM BCM56260_B0_RIPHE6r_ENUM
#define RJBRr_ENUM BCM56260_B0_RJBRr_ENUM
#define RMCAr_ENUM BCM56260_B0_RMCAr_ENUM
#define RMCRCr_ENUM BCM56260_B0_RMCRCr_ENUM
#define RMEPm_ENUM BCM56260_B0_RMEPm_ENUM
#define RMEP_ECCP_CONTROLr_ENUM BCM56260_B0_RMEP_ECCP_CONTROLr_ENUM
#define RMGVr_ENUM BCM56260_B0_RMGVr_ENUM
#define RMTUEr_ENUM BCM56260_B0_RMTUEr_ENUM
#define ROVRr_ENUM BCM56260_B0_ROVRr_ENUM
#define RPFCr_ENUM BCM56260_B0_RPFCr_ENUM
#define RPFC0r_ENUM BCM56260_B0_RPFC0r_ENUM
#define RPFC1r_ENUM BCM56260_B0_RPFC1r_ENUM
#define RPFC2r_ENUM BCM56260_B0_RPFC2r_ENUM
#define RPFC3r_ENUM BCM56260_B0_RPFC3r_ENUM
#define RPFC4r_ENUM BCM56260_B0_RPFC4r_ENUM
#define RPFC5r_ENUM BCM56260_B0_RPFC5r_ENUM
#define RPFC6r_ENUM BCM56260_B0_RPFC6r_ENUM
#define RPFC7r_ENUM BCM56260_B0_RPFC7r_ENUM
#define RPFCOFFr_ENUM BCM56260_B0_RPFCOFFr_ENUM
#define RPFCOFF0r_ENUM BCM56260_B0_RPFCOFF0r_ENUM
#define RPFCOFF1r_ENUM BCM56260_B0_RPFCOFF1r_ENUM
#define RPFCOFF2r_ENUM BCM56260_B0_RPFCOFF2r_ENUM
#define RPFCOFF3r_ENUM BCM56260_B0_RPFCOFF3r_ENUM
#define RPFCOFF4r_ENUM BCM56260_B0_RPFCOFF4r_ENUM
#define RPFCOFF5r_ENUM BCM56260_B0_RPFCOFF5r_ENUM
#define RPFCOFF6r_ENUM BCM56260_B0_RPFCOFF6r_ENUM
#define RPFCOFF7r_ENUM BCM56260_B0_RPFCOFF7r_ENUM
#define RPKTr_ENUM BCM56260_B0_RPKTr_ENUM
#define RPOKr_ENUM BCM56260_B0_RPOKr_ENUM
#define RPORTDr_ENUM BCM56260_B0_RPORTDr_ENUM
#define RPRMr_ENUM BCM56260_B0_RPRMr_ENUM
#define RQE_DEBUGr_ENUM BCM56260_B0_RQE_DEBUGr_ENUM
#define RQE_DEBUG_TMr_ENUM BCM56260_B0_RQE_DEBUG_TMr_ENUM
#define RQE_DEBUG_TM1r_ENUM BCM56260_B0_RQE_DEBUG_TM1r_ENUM
#define RQE_DEBUG_TM2r_ENUM BCM56260_B0_RQE_DEBUG_TM2r_ENUM
#define RQE_DEBUG_TM3r_ENUM BCM56260_B0_RQE_DEBUG_TM3r_ENUM
#define RQE_DEBUG_TM4r_ENUM BCM56260_B0_RQE_DEBUG_TM4r_ENUM
#define RQE_DEBUG_TM5r_ENUM BCM56260_B0_RQE_DEBUG_TM5r_ENUM
#define RQE_DEBUG_TM6r_ENUM BCM56260_B0_RQE_DEBUG_TM6r_ENUM
#define RQE_DEBUG_TM7r_ENUM BCM56260_B0_RQE_DEBUG_TM7r_ENUM
#define RQE_DEBUG_TM8r_ENUM BCM56260_B0_RQE_DEBUG_TM8r_ENUM
#define RQE_DEBUG_TM9r_ENUM BCM56260_B0_RQE_DEBUG_TM9r_ENUM
#define RQE_EXTQ_REPLICATION_COUNTr_ENUM BCM56260_B0_RQE_EXTQ_REPLICATION_COUNTr_ENUM
#define RQE_EXTQ_REPLICATION_LIMITr_ENUM BCM56260_B0_RQE_EXTQ_REPLICATION_LIMITr_ENUM
#define RQE_GLOBAL_CONFIGr_ENUM BCM56260_B0_RQE_GLOBAL_CONFIGr_ENUM
#define RQE_GLOBAL_DEBUG_STATUSr_ENUM BCM56260_B0_RQE_GLOBAL_DEBUG_STATUSr_ENUM
#define RQE_MAXBUCKETCONFIG_L0_Qr_ENUM BCM56260_B0_RQE_MAXBUCKETCONFIG_L0_Qr_ENUM
#define RQE_MAXBUCKETCONFIG_L1_Qr_ENUM BCM56260_B0_RQE_MAXBUCKETCONFIG_L1_Qr_ENUM
#define RQE_MAXBUCKET_L0_Qr_ENUM BCM56260_B0_RQE_MAXBUCKET_L0_Qr_ENUM
#define RQE_MAXBUCKET_L1_Qr_ENUM BCM56260_B0_RQE_MAXBUCKET_L1_Qr_ENUM
#define RQE_PARITYERRORPOINTER1r_ENUM BCM56260_B0_RQE_PARITYERRORPOINTER1r_ENUM
#define RQE_PARITYERRORPOINTER2r_ENUM BCM56260_B0_RQE_PARITYERRORPOINTER2r_ENUM
#define RQE_PARITYERRORPOINTER3r_ENUM BCM56260_B0_RQE_PARITYERRORPOINTER3r_ENUM
#define RQE_PARITYERRORPOINTER4r_ENUM BCM56260_B0_RQE_PARITYERRORPOINTER4r_ENUM
#define RQE_PARITYERRORPOINTER5r_ENUM BCM56260_B0_RQE_PARITYERRORPOINTER5r_ENUM
#define RQE_PP_PORT_CONFIGr_ENUM BCM56260_B0_RQE_PP_PORT_CONFIGr_ENUM
#define RQE_QMGR_DEBUG0r_ENUM BCM56260_B0_RQE_QMGR_DEBUG0r_ENUM
#define RQE_QMGR_DEBUG1r_ENUM BCM56260_B0_RQE_QMGR_DEBUG1r_ENUM
#define RQE_QMGR_DEBUG2r_ENUM BCM56260_B0_RQE_QMGR_DEBUG2r_ENUM
#define RQE_QMGR_DEBUG3r_ENUM BCM56260_B0_RQE_QMGR_DEBUG3r_ENUM
#define RQE_QMGR_DEBUG4r_ENUM BCM56260_B0_RQE_QMGR_DEBUG4r_ENUM
#define RQE_QUEUE_OFFSETr_ENUM BCM56260_B0_RQE_QUEUE_OFFSETr_ENUM
#define RQE_SCHEDULER_CONFIGr_ENUM BCM56260_B0_RQE_SCHEDULER_CONFIGr_ENUM
#define RQE_SCHEDULER_WEIGHT_L0_QUEUEr_ENUM BCM56260_B0_RQE_SCHEDULER_WEIGHT_L0_QUEUEr_ENUM
#define RQE_SCHEDULER_WEIGHT_L1_QUEUEr_ENUM BCM56260_B0_RQE_SCHEDULER_WEIGHT_L1_QUEUEr_ENUM
#define RQE_SER_COUNTr_ENUM BCM56260_B0_RQE_SER_COUNTr_ENUM
#define RQE_SER_COUNT_2BITr_ENUM BCM56260_B0_RQE_SER_COUNT_2BITr_ENUM
#define RQE_SER_MASKr_ENUM BCM56260_B0_RQE_SER_MASKr_ENUM
#define RQE_SER_STATUSr_ENUM BCM56260_B0_RQE_SER_STATUSr_ENUM
#define RQE_WORK_QUEUE_DEBUG_STATUSr_ENUM BCM56260_B0_RQE_WORK_QUEUE_DEBUG_STATUSr_ENUM
#define RRBYTr_ENUM BCM56260_B0_RRBYTr_ENUM
#define RRPKTr_ENUM BCM56260_B0_RRPKTr_ENUM
#define RSCHCRCr_ENUM BCM56260_B0_RSCHCRCr_ENUM
#define RSEL1_RAM_DBGCTRLr_ENUM BCM56260_B0_RSEL1_RAM_DBGCTRLr_ENUM
#define RSEL1_RAM_DBGCTRL_2r_ENUM BCM56260_B0_RSEL1_RAM_DBGCTRL_2r_ENUM
#define RSEL1_RAM_DBGCTRL_3r_ENUM BCM56260_B0_RSEL1_RAM_DBGCTRL_3r_ENUM
#define RSEL1_RAM_DBGCTRL_4r_ENUM BCM56260_B0_RSEL1_RAM_DBGCTRL_4r_ENUM
#define RSEL1_RAM_DBGCTRL_5r_ENUM BCM56260_B0_RSEL1_RAM_DBGCTRL_5r_ENUM
#define RSEL1_RAM_DBGCTRL_6r_ENUM BCM56260_B0_RSEL1_RAM_DBGCTRL_6r_ENUM
#define RSEL1_RAM_DBGCTRL_7r_ENUM BCM56260_B0_RSEL1_RAM_DBGCTRL_7r_ENUM
#define RSEL2_RAM_CONTROL_2r_ENUM BCM56260_B0_RSEL2_RAM_CONTROL_2r_ENUM
#define RSEL2_RAM_CONTROL_3r_ENUM BCM56260_B0_RSEL2_RAM_CONTROL_3r_ENUM
#define RSEL2_RAM_DBGCTRLr_ENUM BCM56260_B0_RSEL2_RAM_DBGCTRLr_ENUM
#define RSEL2_RAM_LP_CONTROLr_ENUM BCM56260_B0_RSEL2_RAM_LP_CONTROLr_ENUM
#define RTAG7_BASED_HASH_CONTROLr_ENUM BCM56260_B0_RTAG7_BASED_HASH_CONTROLr_ENUM
#define RTAG7_FLOW_BASED_HASHm_ENUM BCM56260_B0_RTAG7_FLOW_BASED_HASHm_ENUM
#define RTAG7_FLOW_BASED_HASH_PARITY_CONTROLr_ENUM BCM56260_B0_RTAG7_FLOW_BASED_HASH_PARITY_CONTROLr_ENUM
#define RTAG7_FLOW_BASED_HASH_PARITY_STATUS_INTRr_ENUM BCM56260_B0_RTAG7_FLOW_BASED_HASH_PARITY_STATUS_INTRr_ENUM
#define RTAG7_FLOW_BASED_HASH_PARITY_STATUS_NACKr_ENUM BCM56260_B0_RTAG7_FLOW_BASED_HASH_PARITY_STATUS_NACKr_ENUM
#define RTAG7_HASH_CONTROL_2_64r_ENUM BCM56260_B0_RTAG7_HASH_CONTROL_2_64r_ENUM
#define RTAG7_HASH_CONTROL_3r_ENUM BCM56260_B0_RTAG7_HASH_CONTROL_3r_ENUM
#define RTAG7_HASH_CONTROL_64r_ENUM BCM56260_B0_RTAG7_HASH_CONTROL_64r_ENUM
#define RTAG7_HASH_FIELD_BMAP_1r_ENUM BCM56260_B0_RTAG7_HASH_FIELD_BMAP_1r_ENUM
#define RTAG7_HASH_FIELD_BMAP_2r_ENUM BCM56260_B0_RTAG7_HASH_FIELD_BMAP_2r_ENUM
#define RTAG7_HASH_FIELD_BMAP_3r_ENUM BCM56260_B0_RTAG7_HASH_FIELD_BMAP_3r_ENUM
#define RTAG7_HASH_FIELD_BMAP_5r_ENUM BCM56260_B0_RTAG7_HASH_FIELD_BMAP_5r_ENUM
#define RTAG7_HASH_SEED_Ar_ENUM BCM56260_B0_RTAG7_HASH_SEED_Ar_ENUM
#define RTAG7_HASH_SEED_Br_ENUM BCM56260_B0_RTAG7_HASH_SEED_Br_ENUM
#define RTAG7_HASH_SELr_ENUM BCM56260_B0_RTAG7_HASH_SELr_ENUM
#define RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r_ENUM BCM56260_B0_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r_ENUM
#define RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r_ENUM BCM56260_B0_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r_ENUM
#define RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r_ENUM BCM56260_B0_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r_ENUM
#define RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r_ENUM BCM56260_B0_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r_ENUM
#define RTAG7_MIM_OUTER_HASH_FIELD_BMAPr_ENUM BCM56260_B0_RTAG7_MIM_OUTER_HASH_FIELD_BMAPr_ENUM
#define RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAPr_ENUM BCM56260_B0_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAPr_ENUM
#define RTAG7_MIM_PAYLOAD_L3_HASH_FIELD_BMAPr_ENUM BCM56260_B0_RTAG7_MIM_PAYLOAD_L3_HASH_FIELD_BMAPr_ENUM
#define RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAPr_ENUM BCM56260_B0_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAPr_ENUM
#define RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAPr_ENUM BCM56260_B0_RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAPr_ENUM
#define RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr_ENUM BCM56260_B0_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr_ENUM
#define RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr_ENUM BCM56260_B0_RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr_ENUM
#define RTAG7_PORT_BASED_HASHm_ENUM BCM56260_B0_RTAG7_PORT_BASED_HASHm_ENUM
#define RTAG7_PORT_BASED_HASH_PARITY_CONTROLr_ENUM BCM56260_B0_RTAG7_PORT_BASED_HASH_PARITY_CONTROLr_ENUM
#define RTAG7_PORT_BASED_HASH_PARITY_STATUS_INTRr_ENUM BCM56260_B0_RTAG7_PORT_BASED_HASH_PARITY_STATUS_INTRr_ENUM
#define RTAG7_PORT_BASED_HASH_PARITY_STATUS_NACKr_ENUM BCM56260_B0_RTAG7_PORT_BASED_HASH_PARITY_STATUS_NACKr_ENUM
#define RTRFUr_ENUM BCM56260_B0_RTRFUr_ENUM
#define RUCr_ENUM BCM56260_B0_RUCr_ENUM
#define RUCAr_ENUM BCM56260_B0_RUCAr_ENUM
#define RUNDr_ENUM BCM56260_B0_RUNDr_ENUM
#define RVLNr_ENUM BCM56260_B0_RVLNr_ENUM
#define RXCFr_ENUM BCM56260_B0_RXCFr_ENUM
#define RXLP_CHANNEL_CONTROL_BUFFERm_ENUM BCM56260_B0_RXLP_CHANNEL_CONTROL_BUFFERm_ENUM
#define RXLP_COUNTER_MEM_PARITY_STATUSr_ENUM BCM56260_B0_RXLP_COUNTER_MEM_PARITY_STATUSr_ENUM
#define RXLP_COUNTER_MEM_PARITY_STATUS_NACKr_ENUM BCM56260_B0_RXLP_COUNTER_MEM_PARITY_STATUS_NACKr_ENUM
#define RXLP_CTRLBUF_ECC_STATUSr_ENUM BCM56260_B0_RXLP_CTRLBUF_ECC_STATUSr_ENUM
#define RXLP_DATABUF_ECC_STATUSr_ENUM BCM56260_B0_RXLP_DATABUF_ECC_STATUSr_ENUM
#define RXLP_DEBUG_COUNTER0m_ENUM BCM56260_B0_RXLP_DEBUG_COUNTER0m_ENUM
#define RXLP_DEBUG_COUNTER0_TRIGGER_SELECTr_ENUM BCM56260_B0_RXLP_DEBUG_COUNTER0_TRIGGER_SELECTr_ENUM
#define RXLP_DEBUG_COUNTER1m_ENUM BCM56260_B0_RXLP_DEBUG_COUNTER1m_ENUM
#define RXLP_DEBUG_COUNTER10m_ENUM BCM56260_B0_RXLP_DEBUG_COUNTER10m_ENUM
#define RXLP_DEBUG_COUNTER11m_ENUM BCM56260_B0_RXLP_DEBUG_COUNTER11m_ENUM
#define RXLP_DEBUG_COUNTER1_TRIGGER_SELECTr_ENUM BCM56260_B0_RXLP_DEBUG_COUNTER1_TRIGGER_SELECTr_ENUM
#define RXLP_DEBUG_COUNTER2m_ENUM BCM56260_B0_RXLP_DEBUG_COUNTER2m_ENUM
#define RXLP_DEBUG_COUNTER2_TRIGGER_SELECTr_ENUM BCM56260_B0_RXLP_DEBUG_COUNTER2_TRIGGER_SELECTr_ENUM
#define RXLP_DEBUG_COUNTER3m_ENUM BCM56260_B0_RXLP_DEBUG_COUNTER3m_ENUM
#define RXLP_DEBUG_COUNTER3_TRIGGER_SELECTr_ENUM BCM56260_B0_RXLP_DEBUG_COUNTER3_TRIGGER_SELECTr_ENUM
#define RXLP_DEBUG_COUNTER4m_ENUM BCM56260_B0_RXLP_DEBUG_COUNTER4m_ENUM
#define RXLP_DEBUG_COUNTER4_TRIGGER_SELECTr_ENUM BCM56260_B0_RXLP_DEBUG_COUNTER4_TRIGGER_SELECTr_ENUM
#define RXLP_DEBUG_COUNTER5m_ENUM BCM56260_B0_RXLP_DEBUG_COUNTER5m_ENUM
#define RXLP_DEBUG_COUNTER5_TRIGGER_SELECTr_ENUM BCM56260_B0_RXLP_DEBUG_COUNTER5_TRIGGER_SELECTr_ENUM
#define RXLP_DEBUG_COUNTER6m_ENUM BCM56260_B0_RXLP_DEBUG_COUNTER6m_ENUM
#define RXLP_DEBUG_COUNTER6_TRIGGER_SELECTr_ENUM BCM56260_B0_RXLP_DEBUG_COUNTER6_TRIGGER_SELECTr_ENUM
#define RXLP_DEBUG_COUNTER7m_ENUM BCM56260_B0_RXLP_DEBUG_COUNTER7m_ENUM
#define RXLP_DEBUG_COUNTER7_TRIGGER_SELECTr_ENUM BCM56260_B0_RXLP_DEBUG_COUNTER7_TRIGGER_SELECTr_ENUM
#define RXLP_DEBUG_COUNTER8m_ENUM BCM56260_B0_RXLP_DEBUG_COUNTER8m_ENUM
#define RXLP_DEBUG_COUNTER9m_ENUM BCM56260_B0_RXLP_DEBUG_COUNTER9m_ENUM
#define RXLP_DEBUG_COUNTER_TRIGGER_SELECTr_ENUM BCM56260_B0_RXLP_DEBUG_COUNTER_TRIGGER_SELECTr_ENUM
#define RXLP_DFC_CPU_UPDATE_REFRESHr_ENUM BCM56260_B0_RXLP_DFC_CPU_UPDATE_REFRESHr_ENUM
#define RXLP_DFC_FRAMESr_ENUM BCM56260_B0_RXLP_DFC_FRAMESr_ENUM
#define RXLP_DFC_FRAME_UNEXPECTED_MACDAr_ENUM BCM56260_B0_RXLP_DFC_FRAME_UNEXPECTED_MACDAr_ENUM
#define RXLP_DFC_FRAME_UNEXPECTED_MACSAr_ENUM BCM56260_B0_RXLP_DFC_FRAME_UNEXPECTED_MACSAr_ENUM
#define RXLP_DFC_HEADER_OPCODE_ERRORr_ENUM BCM56260_B0_RXLP_DFC_HEADER_OPCODE_ERRORr_ENUM
#define RXLP_DFC_HEADER_TIME_ERRORr_ENUM BCM56260_B0_RXLP_DFC_HEADER_TIME_ERRORr_ENUM
#define RXLP_DFC_LENGTH_CHECK_CONTROLr_ENUM BCM56260_B0_RXLP_DFC_LENGTH_CHECK_CONTROLr_ENUM
#define RXLP_DFC_LENGTH_ERRORr_ENUM BCM56260_B0_RXLP_DFC_LENGTH_ERRORr_ENUM
#define RXLP_DFC_MSG_BIT_REMAP_PORT_0m_ENUM BCM56260_B0_RXLP_DFC_MSG_BIT_REMAP_PORT_0m_ENUM
#define RXLP_DFC_MSG_BIT_REMAP_PORT_1m_ENUM BCM56260_B0_RXLP_DFC_MSG_BIT_REMAP_PORT_1m_ENUM
#define RXLP_DFC_MSG_BIT_REMAP_PORT_2m_ENUM BCM56260_B0_RXLP_DFC_MSG_BIT_REMAP_PORT_2m_ENUM
#define RXLP_DFC_MSG_BIT_REMAP_PORT_3m_ENUM BCM56260_B0_RXLP_DFC_MSG_BIT_REMAP_PORT_3m_ENUM
#define RXLP_DFC_MSG_START_BYTE_OFFSETr_ENUM BCM56260_B0_RXLP_DFC_MSG_START_BYTE_OFFSETr_ENUM
#define RXLP_DFC_STATUS_CPU_UPDATE_ENABLE_HIr_ENUM BCM56260_B0_RXLP_DFC_STATUS_CPU_UPDATE_ENABLE_HIr_ENUM
#define RXLP_DFC_STATUS_CPU_UPDATE_ENABLE_LOr_ENUM BCM56260_B0_RXLP_DFC_STATUS_CPU_UPDATE_ENABLE_LOr_ENUM
#define RXLP_DFC_STATUS_HIr_ENUM BCM56260_B0_RXLP_DFC_STATUS_HIr_ENUM
#define RXLP_DFC_STATUS_LOr_ENUM BCM56260_B0_RXLP_DFC_STATUS_LOr_ENUM
#define RXLP_ECC_INTERRUPT_ENABLEr_ENUM BCM56260_B0_RXLP_ECC_INTERRUPT_ENABLEr_ENUM
#define RXLP_ECC_INTERRUPT_STATUSr_ENUM BCM56260_B0_RXLP_ECC_INTERRUPT_STATUSr_ENUM
#define RXLP_ECC_PARITY_CONTROLr_ENUM BCM56260_B0_RXLP_ECC_PARITY_CONTROLr_ENUM
#define RXLP_ERROR_ACTION_MAP_DATAm_ENUM BCM56260_B0_RXLP_ERROR_ACTION_MAP_DATAm_ENUM
#define RXLP_ERROR_ACTION_MAP_TCAMm_ENUM BCM56260_B0_RXLP_ERROR_ACTION_MAP_TCAMm_ENUM
#define RXLP_HW_RESET_CONTROLr_ENUM BCM56260_B0_RXLP_HW_RESET_CONTROLr_ENUM
#define RXLP_IARBBUF_ECC_STATUSr_ENUM BCM56260_B0_RXLP_IARBBUF_ECC_STATUSr_ENUM
#define RXLP_INTERNAL_STREAM_MAP_PORT_0m_ENUM BCM56260_B0_RXLP_INTERNAL_STREAM_MAP_PORT_0m_ENUM
#define RXLP_INTERNAL_STREAM_MAP_PORT_1m_ENUM BCM56260_B0_RXLP_INTERNAL_STREAM_MAP_PORT_1m_ENUM
#define RXLP_INTERNAL_STREAM_MAP_PORT_2m_ENUM BCM56260_B0_RXLP_INTERNAL_STREAM_MAP_PORT_2m_ENUM
#define RXLP_INTERNAL_STREAM_MAP_PORT_3m_ENUM BCM56260_B0_RXLP_INTERNAL_STREAM_MAP_PORT_3m_ENUM
#define RXLP_INTERRUPT_DATA_LOG_ENABLEr_ENUM BCM56260_B0_RXLP_INTERRUPT_DATA_LOG_ENABLEr_ENUM
#define RXLP_INTERRUPT_DATA_LOG_VALIDr_ENUM BCM56260_B0_RXLP_INTERRUPT_DATA_LOG_VALIDr_ENUM
#define RXLP_INTERRUPT_DATA_SOURCEr_ENUM BCM56260_B0_RXLP_INTERRUPT_DATA_SOURCEr_ENUM
#define RXLP_INTERRUPT_ENABLEr_ENUM BCM56260_B0_RXLP_INTERRUPT_ENABLEr_ENUM
#define RXLP_INTERRUPT_STATUSr_ENUM BCM56260_B0_RXLP_INTERRUPT_STATUSr_ENUM
#define RXLP_INTR_DATA_MEMm_ENUM BCM56260_B0_RXLP_INTR_DATA_MEMm_ENUM
#define RXLP_INT_STREAM_ID_BASEr_ENUM BCM56260_B0_RXLP_INT_STREAM_ID_BASEr_ENUM
#define RXLP_LENGTH_FIELD_SELECTORr_ENUM BCM56260_B0_RXLP_LENGTH_FIELD_SELECTORr_ENUM
#define RXLP_MAX_FRAME_SIZEm_ENUM BCM56260_B0_RXLP_MAX_FRAME_SIZEm_ENUM
#define RXLP_PORT_ACTIVE_STREAM_BITMAP_HIr_ENUM BCM56260_B0_RXLP_PORT_ACTIVE_STREAM_BITMAP_HIr_ENUM
#define RXLP_PORT_ACTIVE_STREAM_BITMAP_LOr_ENUM BCM56260_B0_RXLP_PORT_ACTIVE_STREAM_BITMAP_LOr_ENUM
#define RXLP_PORT_DFC_DESTINATION_MAC_ADDRr_ENUM BCM56260_B0_RXLP_PORT_DFC_DESTINATION_MAC_ADDRr_ENUM
#define RXLP_PORT_DFC_MAC_TYPEr_ENUM BCM56260_B0_RXLP_PORT_DFC_MAC_TYPEr_ENUM
#define RXLP_PORT_DFC_OPCODEr_ENUM BCM56260_B0_RXLP_PORT_DFC_OPCODEr_ENUM
#define RXLP_PORT_DFC_TIMEr_ENUM BCM56260_B0_RXLP_PORT_DFC_TIMEr_ENUM
#define RXLP_PORT_ENABLEr_ENUM BCM56260_B0_RXLP_PORT_ENABLEr_ENUM
#define RXLP_PORT_FAR_END_MAC_ADDRr_ENUM BCM56260_B0_RXLP_PORT_FAR_END_MAC_ADDRr_ENUM
#define RXLP_PORT_LP_MODE_CONTROLr_ENUM BCM56260_B0_RXLP_PORT_LP_MODE_CONTROLr_ENUM
#define RXLP_PORT_NEAR_END_MAC_ADDRr_ENUM BCM56260_B0_RXLP_PORT_NEAR_END_MAC_ADDRr_ENUM
#define RXLP_PORT_PURGE_CONTROLr_ENUM BCM56260_B0_RXLP_PORT_PURGE_CONTROLr_ENUM
#define RXLP_PORT_STREAM_ID_BASEr_ENUM BCM56260_B0_RXLP_PORT_STREAM_ID_BASEr_ENUM
#define RXLP_PORT_VLAN_TPIDr_ENUM BCM56260_B0_RXLP_PORT_VLAN_TPIDr_ENUM
#define RXLP_PURGE_MASTER_OVERRIDEr_ENUM BCM56260_B0_RXLP_PURGE_MASTER_OVERRIDEr_ENUM
#define RXLP_RAM_CONTROL_0r_ENUM BCM56260_B0_RXLP_RAM_CONTROL_0r_ENUM
#define RXLP_RAM_CONTROL_1r_ENUM BCM56260_B0_RXLP_RAM_CONTROL_1r_ENUM
#define RXLP_RAM_CONTROL_2r_ENUM BCM56260_B0_RXLP_RAM_CONTROL_2r_ENUM
#define RXLP_RESIDUAL_CRC_ECC_STATUSr_ENUM BCM56260_B0_RXLP_RESIDUAL_CRC_ECC_STATUSr_ENUM
#define RXLP_SW_FLUSH_CONTROLr_ENUM BCM56260_B0_RXLP_SW_FLUSH_CONTROLr_ENUM
#define RXLP_TCI_FIELD_SELECTORr_ENUM BCM56260_B0_RXLP_TCI_FIELD_SELECTORr_ENUM
#define RXLP_TRIGGER_MEM_PARITY_STATUSr_ENUM BCM56260_B0_RXLP_TRIGGER_MEM_PARITY_STATUSr_ENUM
#define RXLP_TRIGGER_MEM_PARITY_STATUS_NACKr_ENUM BCM56260_B0_RXLP_TRIGGER_MEM_PARITY_STATUS_NACKr_ENUM
#define RXLP_UNEXPECTED_ETHERTYPEr_ENUM BCM56260_B0_RXLP_UNEXPECTED_ETHERTYPEr_ENUM
#define RXLP_UNKNOWN_STREAM_IDr_ENUM BCM56260_B0_RXLP_UNKNOWN_STREAM_IDr_ENUM
#define RXPFr_ENUM BCM56260_B0_RXPFr_ENUM
#define RXPPr_ENUM BCM56260_B0_RXPPr_ENUM
#define RXUDAr_ENUM BCM56260_B0_RXUDAr_ENUM
#define RXUOr_ENUM BCM56260_B0_RXUOr_ENUM
#define RXWSAr_ENUM BCM56260_B0_RXWSAr_ENUM
#define RX_DCB_ENUM BCM56260_B0_RX_DCB_ENUM
#define RX_EEE_LPI_DURATION_COUNTERr_ENUM BCM56260_B0_RX_EEE_LPI_DURATION_COUNTERr_ENUM
#define RX_EEE_LPI_EVENT_COUNTERr_ENUM BCM56260_B0_RX_EEE_LPI_EVENT_COUNTERr_ENUM
#define RX_HCFC_COUNTERr_ENUM BCM56260_B0_RX_HCFC_COUNTERr_ENUM
#define RX_HCFC_CRC_COUNTERr_ENUM BCM56260_B0_RX_HCFC_CRC_COUNTERr_ENUM
#define RX_LLFC_CRC_COUNTERr_ENUM BCM56260_B0_RX_LLFC_CRC_COUNTERr_ENUM
#define RX_LLFC_LOG_COUNTERr_ENUM BCM56260_B0_RX_LLFC_LOG_COUNTERr_ENUM
#define RX_LLFC_PHY_COUNTERr_ENUM BCM56260_B0_RX_LLFC_PHY_COUNTERr_ENUM
#define RX_PROT_GROUP_TABLEm_ENUM BCM56260_B0_RX_PROT_GROUP_TABLEm_ENUM
#define RX_PROT_GROUP_TABLE_1m_ENUM BCM56260_B0_RX_PROT_GROUP_TABLE_1m_ENUM
#define RX_PROT_GROUP_TABLE_1_DMAm_ENUM BCM56260_B0_RX_PROT_GROUP_TABLE_1_DMAm_ENUM
#define RX_PROT_GROUP_TABLE_1_DMA_PARITY_CONTROLr_ENUM BCM56260_B0_RX_PROT_GROUP_TABLE_1_DMA_PARITY_CONTROLr_ENUM
#define RX_PROT_GROUP_TABLE_DMAm_ENUM BCM56260_B0_RX_PROT_GROUP_TABLE_DMAm_ENUM
#define RX_PROT_GROUP_TABLE_DMA_PARITY_CONTROLr_ENUM BCM56260_B0_RX_PROT_GROUP_TABLE_DMA_PARITY_CONTROLr_ENUM
#define SERVICE_COS_MAPm_ENUM BCM56260_B0_SERVICE_COS_MAPm_ENUM
#define SERVICE_COS_MAP_ECC_CONTROLr_ENUM BCM56260_B0_SERVICE_COS_MAP_ECC_CONTROLr_ENUM
#define SER_ACC_TYPE_MAPm_ENUM BCM56260_B0_SER_ACC_TYPE_MAPm_ENUM
#define SER_CONFIG_REGr_ENUM BCM56260_B0_SER_CONFIG_REGr_ENUM
#define SER_ERROR_0r_ENUM BCM56260_B0_SER_ERROR_0r_ENUM
#define SER_ERROR_1r_ENUM BCM56260_B0_SER_ERROR_1r_ENUM
#define SER_MEMORYm_ENUM BCM56260_B0_SER_MEMORYm_ENUM
#define SER_MISSED_EVENTr_ENUM BCM56260_B0_SER_MISSED_EVENTr_ENUM
#define SER_RANGE_0_ADDR_BITSr_ENUM BCM56260_B0_SER_RANGE_0_ADDR_BITSr_ENUM
#define SER_RANGE_0_CONFIGr_ENUM BCM56260_B0_SER_RANGE_0_CONFIGr_ENUM
#define SER_RANGE_0_DISABLEr_ENUM BCM56260_B0_SER_RANGE_0_DISABLEr_ENUM
#define SER_RANGE_0_ENDr_ENUM BCM56260_B0_SER_RANGE_0_ENDr_ENUM
#define SER_RANGE_0_PROT_WORDr_ENUM BCM56260_B0_SER_RANGE_0_PROT_WORDr_ENUM
#define SER_RANGE_0_PROT_WORD_0r_ENUM BCM56260_B0_SER_RANGE_0_PROT_WORD_0r_ENUM
#define SER_RANGE_0_PROT_WORD_1r_ENUM BCM56260_B0_SER_RANGE_0_PROT_WORD_1r_ENUM
#define SER_RANGE_0_PROT_WORD_2r_ENUM BCM56260_B0_SER_RANGE_0_PROT_WORD_2r_ENUM
#define SER_RANGE_0_PROT_WORD_3r_ENUM BCM56260_B0_SER_RANGE_0_PROT_WORD_3r_ENUM
#define SER_RANGE_0_RESULTr_ENUM BCM56260_B0_SER_RANGE_0_RESULTr_ENUM
#define SER_RANGE_0_STARTr_ENUM BCM56260_B0_SER_RANGE_0_STARTr_ENUM
#define SER_RANGE_10_ADDR_BITSr_ENUM BCM56260_B0_SER_RANGE_10_ADDR_BITSr_ENUM
#define SER_RANGE_10_CONFIGr_ENUM BCM56260_B0_SER_RANGE_10_CONFIGr_ENUM
#define SER_RANGE_10_DISABLEr_ENUM BCM56260_B0_SER_RANGE_10_DISABLEr_ENUM
#define SER_RANGE_10_ENDr_ENUM BCM56260_B0_SER_RANGE_10_ENDr_ENUM
#define SER_RANGE_10_PROT_WORDr_ENUM BCM56260_B0_SER_RANGE_10_PROT_WORDr_ENUM
#define SER_RANGE_10_PROT_WORD_0r_ENUM BCM56260_B0_SER_RANGE_10_PROT_WORD_0r_ENUM
#define SER_RANGE_10_PROT_WORD_1r_ENUM BCM56260_B0_SER_RANGE_10_PROT_WORD_1r_ENUM
#define SER_RANGE_10_PROT_WORD_2r_ENUM BCM56260_B0_SER_RANGE_10_PROT_WORD_2r_ENUM
#define SER_RANGE_10_PROT_WORD_3r_ENUM BCM56260_B0_SER_RANGE_10_PROT_WORD_3r_ENUM
#define SER_RANGE_10_RESULTr_ENUM BCM56260_B0_SER_RANGE_10_RESULTr_ENUM
#define SER_RANGE_10_STARTr_ENUM BCM56260_B0_SER_RANGE_10_STARTr_ENUM
#define SER_RANGE_11_ADDR_BITSr_ENUM BCM56260_B0_SER_RANGE_11_ADDR_BITSr_ENUM
#define SER_RANGE_11_CONFIGr_ENUM BCM56260_B0_SER_RANGE_11_CONFIGr_ENUM
#define SER_RANGE_11_DISABLEr_ENUM BCM56260_B0_SER_RANGE_11_DISABLEr_ENUM
#define SER_RANGE_11_ENDr_ENUM BCM56260_B0_SER_RANGE_11_ENDr_ENUM
#define SER_RANGE_11_PROT_WORDr_ENUM BCM56260_B0_SER_RANGE_11_PROT_WORDr_ENUM
#define SER_RANGE_11_PROT_WORD_0r_ENUM BCM56260_B0_SER_RANGE_11_PROT_WORD_0r_ENUM
#define SER_RANGE_11_PROT_WORD_1r_ENUM BCM56260_B0_SER_RANGE_11_PROT_WORD_1r_ENUM
#define SER_RANGE_11_PROT_WORD_2r_ENUM BCM56260_B0_SER_RANGE_11_PROT_WORD_2r_ENUM
#define SER_RANGE_11_PROT_WORD_3r_ENUM BCM56260_B0_SER_RANGE_11_PROT_WORD_3r_ENUM
#define SER_RANGE_11_RESULTr_ENUM BCM56260_B0_SER_RANGE_11_RESULTr_ENUM
#define SER_RANGE_11_STARTr_ENUM BCM56260_B0_SER_RANGE_11_STARTr_ENUM
#define SER_RANGE_12_ADDR_BITSr_ENUM BCM56260_B0_SER_RANGE_12_ADDR_BITSr_ENUM
#define SER_RANGE_12_CONFIGr_ENUM BCM56260_B0_SER_RANGE_12_CONFIGr_ENUM
#define SER_RANGE_12_DISABLEr_ENUM BCM56260_B0_SER_RANGE_12_DISABLEr_ENUM
#define SER_RANGE_12_ENDr_ENUM BCM56260_B0_SER_RANGE_12_ENDr_ENUM
#define SER_RANGE_12_PROT_WORDr_ENUM BCM56260_B0_SER_RANGE_12_PROT_WORDr_ENUM
#define SER_RANGE_12_PROT_WORD_0r_ENUM BCM56260_B0_SER_RANGE_12_PROT_WORD_0r_ENUM
#define SER_RANGE_12_PROT_WORD_1r_ENUM BCM56260_B0_SER_RANGE_12_PROT_WORD_1r_ENUM
#define SER_RANGE_12_PROT_WORD_2r_ENUM BCM56260_B0_SER_RANGE_12_PROT_WORD_2r_ENUM
#define SER_RANGE_12_PROT_WORD_3r_ENUM BCM56260_B0_SER_RANGE_12_PROT_WORD_3r_ENUM
#define SER_RANGE_12_RESULTr_ENUM BCM56260_B0_SER_RANGE_12_RESULTr_ENUM
#define SER_RANGE_12_STARTr_ENUM BCM56260_B0_SER_RANGE_12_STARTr_ENUM
#define SER_RANGE_13_ADDR_BITSr_ENUM BCM56260_B0_SER_RANGE_13_ADDR_BITSr_ENUM
#define SER_RANGE_13_CONFIGr_ENUM BCM56260_B0_SER_RANGE_13_CONFIGr_ENUM
#define SER_RANGE_13_DISABLEr_ENUM BCM56260_B0_SER_RANGE_13_DISABLEr_ENUM
#define SER_RANGE_13_ENDr_ENUM BCM56260_B0_SER_RANGE_13_ENDr_ENUM
#define SER_RANGE_13_PROT_WORDr_ENUM BCM56260_B0_SER_RANGE_13_PROT_WORDr_ENUM
#define SER_RANGE_13_PROT_WORD_0r_ENUM BCM56260_B0_SER_RANGE_13_PROT_WORD_0r_ENUM
#define SER_RANGE_13_PROT_WORD_1r_ENUM BCM56260_B0_SER_RANGE_13_PROT_WORD_1r_ENUM
#define SER_RANGE_13_PROT_WORD_2r_ENUM BCM56260_B0_SER_RANGE_13_PROT_WORD_2r_ENUM
#define SER_RANGE_13_PROT_WORD_3r_ENUM BCM56260_B0_SER_RANGE_13_PROT_WORD_3r_ENUM
#define SER_RANGE_13_RESULTr_ENUM BCM56260_B0_SER_RANGE_13_RESULTr_ENUM
#define SER_RANGE_13_STARTr_ENUM BCM56260_B0_SER_RANGE_13_STARTr_ENUM
#define SER_RANGE_14_ADDR_BITSr_ENUM BCM56260_B0_SER_RANGE_14_ADDR_BITSr_ENUM
#define SER_RANGE_14_CONFIGr_ENUM BCM56260_B0_SER_RANGE_14_CONFIGr_ENUM
#define SER_RANGE_14_DISABLEr_ENUM BCM56260_B0_SER_RANGE_14_DISABLEr_ENUM
#define SER_RANGE_14_ENDr_ENUM BCM56260_B0_SER_RANGE_14_ENDr_ENUM
#define SER_RANGE_14_PROT_WORDr_ENUM BCM56260_B0_SER_RANGE_14_PROT_WORDr_ENUM
#define SER_RANGE_14_PROT_WORD_0r_ENUM BCM56260_B0_SER_RANGE_14_PROT_WORD_0r_ENUM
#define SER_RANGE_14_PROT_WORD_1r_ENUM BCM56260_B0_SER_RANGE_14_PROT_WORD_1r_ENUM
#define SER_RANGE_14_PROT_WORD_2r_ENUM BCM56260_B0_SER_RANGE_14_PROT_WORD_2r_ENUM
#define SER_RANGE_14_PROT_WORD_3r_ENUM BCM56260_B0_SER_RANGE_14_PROT_WORD_3r_ENUM
#define SER_RANGE_14_RESULTr_ENUM BCM56260_B0_SER_RANGE_14_RESULTr_ENUM
#define SER_RANGE_14_STARTr_ENUM BCM56260_B0_SER_RANGE_14_STARTr_ENUM
#define SER_RANGE_15_ADDR_BITSr_ENUM BCM56260_B0_SER_RANGE_15_ADDR_BITSr_ENUM
#define SER_RANGE_15_CONFIGr_ENUM BCM56260_B0_SER_RANGE_15_CONFIGr_ENUM
#define SER_RANGE_15_DISABLEr_ENUM BCM56260_B0_SER_RANGE_15_DISABLEr_ENUM
#define SER_RANGE_15_ENDr_ENUM BCM56260_B0_SER_RANGE_15_ENDr_ENUM
#define SER_RANGE_15_PROT_WORDr_ENUM BCM56260_B0_SER_RANGE_15_PROT_WORDr_ENUM
#define SER_RANGE_15_PROT_WORD_0r_ENUM BCM56260_B0_SER_RANGE_15_PROT_WORD_0r_ENUM
#define SER_RANGE_15_PROT_WORD_1r_ENUM BCM56260_B0_SER_RANGE_15_PROT_WORD_1r_ENUM
#define SER_RANGE_15_PROT_WORD_2r_ENUM BCM56260_B0_SER_RANGE_15_PROT_WORD_2r_ENUM
#define SER_RANGE_15_PROT_WORD_3r_ENUM BCM56260_B0_SER_RANGE_15_PROT_WORD_3r_ENUM
#define SER_RANGE_15_RESULTr_ENUM BCM56260_B0_SER_RANGE_15_RESULTr_ENUM
#define SER_RANGE_15_STARTr_ENUM BCM56260_B0_SER_RANGE_15_STARTr_ENUM
#define SER_RANGE_16_ADDR_BITSr_ENUM BCM56260_B0_SER_RANGE_16_ADDR_BITSr_ENUM
#define SER_RANGE_16_CONFIGr_ENUM BCM56260_B0_SER_RANGE_16_CONFIGr_ENUM
#define SER_RANGE_16_DISABLEr_ENUM BCM56260_B0_SER_RANGE_16_DISABLEr_ENUM
#define SER_RANGE_16_ENDr_ENUM BCM56260_B0_SER_RANGE_16_ENDr_ENUM
#define SER_RANGE_16_PROT_WORDr_ENUM BCM56260_B0_SER_RANGE_16_PROT_WORDr_ENUM
#define SER_RANGE_16_PROT_WORD_0r_ENUM BCM56260_B0_SER_RANGE_16_PROT_WORD_0r_ENUM
#define SER_RANGE_16_PROT_WORD_1r_ENUM BCM56260_B0_SER_RANGE_16_PROT_WORD_1r_ENUM
#define SER_RANGE_16_PROT_WORD_2r_ENUM BCM56260_B0_SER_RANGE_16_PROT_WORD_2r_ENUM
#define SER_RANGE_16_PROT_WORD_3r_ENUM BCM56260_B0_SER_RANGE_16_PROT_WORD_3r_ENUM
#define SER_RANGE_16_RESULTr_ENUM BCM56260_B0_SER_RANGE_16_RESULTr_ENUM
#define SER_RANGE_16_STARTr_ENUM BCM56260_B0_SER_RANGE_16_STARTr_ENUM
#define SER_RANGE_17_ADDR_BITSr_ENUM BCM56260_B0_SER_RANGE_17_ADDR_BITSr_ENUM
#define SER_RANGE_17_CONFIGr_ENUM BCM56260_B0_SER_RANGE_17_CONFIGr_ENUM
#define SER_RANGE_17_DISABLEr_ENUM BCM56260_B0_SER_RANGE_17_DISABLEr_ENUM
#define SER_RANGE_17_ENDr_ENUM BCM56260_B0_SER_RANGE_17_ENDr_ENUM
#define SER_RANGE_17_PROT_WORDr_ENUM BCM56260_B0_SER_RANGE_17_PROT_WORDr_ENUM
#define SER_RANGE_17_PROT_WORD_0r_ENUM BCM56260_B0_SER_RANGE_17_PROT_WORD_0r_ENUM
#define SER_RANGE_17_PROT_WORD_1r_ENUM BCM56260_B0_SER_RANGE_17_PROT_WORD_1r_ENUM
#define SER_RANGE_17_PROT_WORD_2r_ENUM BCM56260_B0_SER_RANGE_17_PROT_WORD_2r_ENUM
#define SER_RANGE_17_PROT_WORD_3r_ENUM BCM56260_B0_SER_RANGE_17_PROT_WORD_3r_ENUM
#define SER_RANGE_17_RESULTr_ENUM BCM56260_B0_SER_RANGE_17_RESULTr_ENUM
#define SER_RANGE_17_STARTr_ENUM BCM56260_B0_SER_RANGE_17_STARTr_ENUM
#define SER_RANGE_18_ADDR_BITSr_ENUM BCM56260_B0_SER_RANGE_18_ADDR_BITSr_ENUM
#define SER_RANGE_18_CONFIGr_ENUM BCM56260_B0_SER_RANGE_18_CONFIGr_ENUM
#define SER_RANGE_18_DISABLEr_ENUM BCM56260_B0_SER_RANGE_18_DISABLEr_ENUM
#define SER_RANGE_18_ENDr_ENUM BCM56260_B0_SER_RANGE_18_ENDr_ENUM
#define SER_RANGE_18_PROT_WORDr_ENUM BCM56260_B0_SER_RANGE_18_PROT_WORDr_ENUM
#define SER_RANGE_18_PROT_WORD_0r_ENUM BCM56260_B0_SER_RANGE_18_PROT_WORD_0r_ENUM
#define SER_RANGE_18_PROT_WORD_1r_ENUM BCM56260_B0_SER_RANGE_18_PROT_WORD_1r_ENUM
#define SER_RANGE_18_PROT_WORD_2r_ENUM BCM56260_B0_SER_RANGE_18_PROT_WORD_2r_ENUM
#define SER_RANGE_18_PROT_WORD_3r_ENUM BCM56260_B0_SER_RANGE_18_PROT_WORD_3r_ENUM
#define SER_RANGE_18_RESULTr_ENUM BCM56260_B0_SER_RANGE_18_RESULTr_ENUM
#define SER_RANGE_18_STARTr_ENUM BCM56260_B0_SER_RANGE_18_STARTr_ENUM
#define SER_RANGE_19_ADDR_BITSr_ENUM BCM56260_B0_SER_RANGE_19_ADDR_BITSr_ENUM
#define SER_RANGE_19_CONFIGr_ENUM BCM56260_B0_SER_RANGE_19_CONFIGr_ENUM
#define SER_RANGE_19_DISABLEr_ENUM BCM56260_B0_SER_RANGE_19_DISABLEr_ENUM
#define SER_RANGE_19_ENDr_ENUM BCM56260_B0_SER_RANGE_19_ENDr_ENUM
#define SER_RANGE_19_PROT_WORDr_ENUM BCM56260_B0_SER_RANGE_19_PROT_WORDr_ENUM
#define SER_RANGE_19_PROT_WORD_0r_ENUM BCM56260_B0_SER_RANGE_19_PROT_WORD_0r_ENUM
#define SER_RANGE_19_PROT_WORD_1r_ENUM BCM56260_B0_SER_RANGE_19_PROT_WORD_1r_ENUM
#define SER_RANGE_19_PROT_WORD_2r_ENUM BCM56260_B0_SER_RANGE_19_PROT_WORD_2r_ENUM
#define SER_RANGE_19_PROT_WORD_3r_ENUM BCM56260_B0_SER_RANGE_19_PROT_WORD_3r_ENUM
#define SER_RANGE_19_RESULTr_ENUM BCM56260_B0_SER_RANGE_19_RESULTr_ENUM
#define SER_RANGE_19_STARTr_ENUM BCM56260_B0_SER_RANGE_19_STARTr_ENUM
#define SER_RANGE_1_ADDR_BITSr_ENUM BCM56260_B0_SER_RANGE_1_ADDR_BITSr_ENUM
#define SER_RANGE_1_CONFIGr_ENUM BCM56260_B0_SER_RANGE_1_CONFIGr_ENUM
#define SER_RANGE_1_DISABLEr_ENUM BCM56260_B0_SER_RANGE_1_DISABLEr_ENUM
#define SER_RANGE_1_ENDr_ENUM BCM56260_B0_SER_RANGE_1_ENDr_ENUM
#define SER_RANGE_1_PROT_WORDr_ENUM BCM56260_B0_SER_RANGE_1_PROT_WORDr_ENUM
#define SER_RANGE_1_PROT_WORD_0r_ENUM BCM56260_B0_SER_RANGE_1_PROT_WORD_0r_ENUM
#define SER_RANGE_1_PROT_WORD_1r_ENUM BCM56260_B0_SER_RANGE_1_PROT_WORD_1r_ENUM
#define SER_RANGE_1_PROT_WORD_2r_ENUM BCM56260_B0_SER_RANGE_1_PROT_WORD_2r_ENUM
#define SER_RANGE_1_PROT_WORD_3r_ENUM BCM56260_B0_SER_RANGE_1_PROT_WORD_3r_ENUM
#define SER_RANGE_1_RESULTr_ENUM BCM56260_B0_SER_RANGE_1_RESULTr_ENUM
#define SER_RANGE_1_STARTr_ENUM BCM56260_B0_SER_RANGE_1_STARTr_ENUM
#define SER_RANGE_20_ADDR_BITSr_ENUM BCM56260_B0_SER_RANGE_20_ADDR_BITSr_ENUM
#define SER_RANGE_20_CONFIGr_ENUM BCM56260_B0_SER_RANGE_20_CONFIGr_ENUM
#define SER_RANGE_20_DISABLEr_ENUM BCM56260_B0_SER_RANGE_20_DISABLEr_ENUM
#define SER_RANGE_20_ENDr_ENUM BCM56260_B0_SER_RANGE_20_ENDr_ENUM
#define SER_RANGE_20_PROT_WORDr_ENUM BCM56260_B0_SER_RANGE_20_PROT_WORDr_ENUM
#define SER_RANGE_20_PROT_WORD_0r_ENUM BCM56260_B0_SER_RANGE_20_PROT_WORD_0r_ENUM
#define SER_RANGE_20_PROT_WORD_1r_ENUM BCM56260_B0_SER_RANGE_20_PROT_WORD_1r_ENUM
#define SER_RANGE_20_PROT_WORD_2r_ENUM BCM56260_B0_SER_RANGE_20_PROT_WORD_2r_ENUM
#define SER_RANGE_20_PROT_WORD_3r_ENUM BCM56260_B0_SER_RANGE_20_PROT_WORD_3r_ENUM
#define SER_RANGE_20_RESULTr_ENUM BCM56260_B0_SER_RANGE_20_RESULTr_ENUM
#define SER_RANGE_20_STARTr_ENUM BCM56260_B0_SER_RANGE_20_STARTr_ENUM
#define SER_RANGE_21_ADDR_BITSr_ENUM BCM56260_B0_SER_RANGE_21_ADDR_BITSr_ENUM
#define SER_RANGE_21_CONFIGr_ENUM BCM56260_B0_SER_RANGE_21_CONFIGr_ENUM
#define SER_RANGE_21_DISABLEr_ENUM BCM56260_B0_SER_RANGE_21_DISABLEr_ENUM
#define SER_RANGE_21_ENDr_ENUM BCM56260_B0_SER_RANGE_21_ENDr_ENUM
#define SER_RANGE_21_PROT_WORDr_ENUM BCM56260_B0_SER_RANGE_21_PROT_WORDr_ENUM
#define SER_RANGE_21_PROT_WORD_0r_ENUM BCM56260_B0_SER_RANGE_21_PROT_WORD_0r_ENUM
#define SER_RANGE_21_PROT_WORD_1r_ENUM BCM56260_B0_SER_RANGE_21_PROT_WORD_1r_ENUM
#define SER_RANGE_21_PROT_WORD_2r_ENUM BCM56260_B0_SER_RANGE_21_PROT_WORD_2r_ENUM
#define SER_RANGE_21_PROT_WORD_3r_ENUM BCM56260_B0_SER_RANGE_21_PROT_WORD_3r_ENUM
#define SER_RANGE_21_RESULTr_ENUM BCM56260_B0_SER_RANGE_21_RESULTr_ENUM
#define SER_RANGE_21_STARTr_ENUM BCM56260_B0_SER_RANGE_21_STARTr_ENUM
#define SER_RANGE_22_ADDR_BITSr_ENUM BCM56260_B0_SER_RANGE_22_ADDR_BITSr_ENUM
#define SER_RANGE_22_CONFIGr_ENUM BCM56260_B0_SER_RANGE_22_CONFIGr_ENUM
#define SER_RANGE_22_DISABLEr_ENUM BCM56260_B0_SER_RANGE_22_DISABLEr_ENUM
#define SER_RANGE_22_ENDr_ENUM BCM56260_B0_SER_RANGE_22_ENDr_ENUM
#define SER_RANGE_22_PROT_WORDr_ENUM BCM56260_B0_SER_RANGE_22_PROT_WORDr_ENUM
#define SER_RANGE_22_PROT_WORD_0r_ENUM BCM56260_B0_SER_RANGE_22_PROT_WORD_0r_ENUM
#define SER_RANGE_22_PROT_WORD_1r_ENUM BCM56260_B0_SER_RANGE_22_PROT_WORD_1r_ENUM
#define SER_RANGE_22_PROT_WORD_2r_ENUM BCM56260_B0_SER_RANGE_22_PROT_WORD_2r_ENUM
#define SER_RANGE_22_PROT_WORD_3r_ENUM BCM56260_B0_SER_RANGE_22_PROT_WORD_3r_ENUM
#define SER_RANGE_22_RESULTr_ENUM BCM56260_B0_SER_RANGE_22_RESULTr_ENUM
#define SER_RANGE_22_STARTr_ENUM BCM56260_B0_SER_RANGE_22_STARTr_ENUM
#define SER_RANGE_23_ADDR_BITSr_ENUM BCM56260_B0_SER_RANGE_23_ADDR_BITSr_ENUM
#define SER_RANGE_23_CONFIGr_ENUM BCM56260_B0_SER_RANGE_23_CONFIGr_ENUM
#define SER_RANGE_23_DISABLEr_ENUM BCM56260_B0_SER_RANGE_23_DISABLEr_ENUM
#define SER_RANGE_23_ENDr_ENUM BCM56260_B0_SER_RANGE_23_ENDr_ENUM
#define SER_RANGE_23_PROT_WORDr_ENUM BCM56260_B0_SER_RANGE_23_PROT_WORDr_ENUM
#define SER_RANGE_23_PROT_WORD_0r_ENUM BCM56260_B0_SER_RANGE_23_PROT_WORD_0r_ENUM
#define SER_RANGE_23_PROT_WORD_1r_ENUM BCM56260_B0_SER_RANGE_23_PROT_WORD_1r_ENUM
#define SER_RANGE_23_PROT_WORD_2r_ENUM BCM56260_B0_SER_RANGE_23_PROT_WORD_2r_ENUM
#define SER_RANGE_23_PROT_WORD_3r_ENUM BCM56260_B0_SER_RANGE_23_PROT_WORD_3r_ENUM
#define SER_RANGE_23_RESULTr_ENUM BCM56260_B0_SER_RANGE_23_RESULTr_ENUM
#define SER_RANGE_23_STARTr_ENUM BCM56260_B0_SER_RANGE_23_STARTr_ENUM
#define SER_RANGE_24_ADDR_BITSr_ENUM BCM56260_B0_SER_RANGE_24_ADDR_BITSr_ENUM
#define SER_RANGE_24_CONFIGr_ENUM BCM56260_B0_SER_RANGE_24_CONFIGr_ENUM
#define SER_RANGE_24_DISABLEr_ENUM BCM56260_B0_SER_RANGE_24_DISABLEr_ENUM
#define SER_RANGE_24_ENDr_ENUM BCM56260_B0_SER_RANGE_24_ENDr_ENUM
#define SER_RANGE_24_PROT_WORDr_ENUM BCM56260_B0_SER_RANGE_24_PROT_WORDr_ENUM
#define SER_RANGE_24_PROT_WORD_0r_ENUM BCM56260_B0_SER_RANGE_24_PROT_WORD_0r_ENUM
#define SER_RANGE_24_PROT_WORD_1r_ENUM BCM56260_B0_SER_RANGE_24_PROT_WORD_1r_ENUM
#define SER_RANGE_24_PROT_WORD_2r_ENUM BCM56260_B0_SER_RANGE_24_PROT_WORD_2r_ENUM
#define SER_RANGE_24_PROT_WORD_3r_ENUM BCM56260_B0_SER_RANGE_24_PROT_WORD_3r_ENUM
#define SER_RANGE_24_RESULTr_ENUM BCM56260_B0_SER_RANGE_24_RESULTr_ENUM
#define SER_RANGE_24_STARTr_ENUM BCM56260_B0_SER_RANGE_24_STARTr_ENUM
#define SER_RANGE_25_ADDR_BITSr_ENUM BCM56260_B0_SER_RANGE_25_ADDR_BITSr_ENUM
#define SER_RANGE_25_CONFIGr_ENUM BCM56260_B0_SER_RANGE_25_CONFIGr_ENUM
#define SER_RANGE_25_DISABLEr_ENUM BCM56260_B0_SER_RANGE_25_DISABLEr_ENUM
#define SER_RANGE_25_ENDr_ENUM BCM56260_B0_SER_RANGE_25_ENDr_ENUM
#define SER_RANGE_25_PROT_WORDr_ENUM BCM56260_B0_SER_RANGE_25_PROT_WORDr_ENUM
#define SER_RANGE_25_PROT_WORD_0r_ENUM BCM56260_B0_SER_RANGE_25_PROT_WORD_0r_ENUM
#define SER_RANGE_25_PROT_WORD_1r_ENUM BCM56260_B0_SER_RANGE_25_PROT_WORD_1r_ENUM
#define SER_RANGE_25_PROT_WORD_2r_ENUM BCM56260_B0_SER_RANGE_25_PROT_WORD_2r_ENUM
#define SER_RANGE_25_PROT_WORD_3r_ENUM BCM56260_B0_SER_RANGE_25_PROT_WORD_3r_ENUM
#define SER_RANGE_25_RESULTr_ENUM BCM56260_B0_SER_RANGE_25_RESULTr_ENUM
#define SER_RANGE_25_STARTr_ENUM BCM56260_B0_SER_RANGE_25_STARTr_ENUM
#define SER_RANGE_26_ADDR_BITSr_ENUM BCM56260_B0_SER_RANGE_26_ADDR_BITSr_ENUM
#define SER_RANGE_26_CONFIGr_ENUM BCM56260_B0_SER_RANGE_26_CONFIGr_ENUM
#define SER_RANGE_26_DISABLEr_ENUM BCM56260_B0_SER_RANGE_26_DISABLEr_ENUM
#define SER_RANGE_26_ENDr_ENUM BCM56260_B0_SER_RANGE_26_ENDr_ENUM
#define SER_RANGE_26_PROT_WORDr_ENUM BCM56260_B0_SER_RANGE_26_PROT_WORDr_ENUM
#define SER_RANGE_26_PROT_WORD_0r_ENUM BCM56260_B0_SER_RANGE_26_PROT_WORD_0r_ENUM
#define SER_RANGE_26_PROT_WORD_1r_ENUM BCM56260_B0_SER_RANGE_26_PROT_WORD_1r_ENUM
#define SER_RANGE_26_PROT_WORD_2r_ENUM BCM56260_B0_SER_RANGE_26_PROT_WORD_2r_ENUM
#define SER_RANGE_26_PROT_WORD_3r_ENUM BCM56260_B0_SER_RANGE_26_PROT_WORD_3r_ENUM
#define SER_RANGE_26_RESULTr_ENUM BCM56260_B0_SER_RANGE_26_RESULTr_ENUM
#define SER_RANGE_26_STARTr_ENUM BCM56260_B0_SER_RANGE_26_STARTr_ENUM
#define SER_RANGE_27_ADDR_BITSr_ENUM BCM56260_B0_SER_RANGE_27_ADDR_BITSr_ENUM
#define SER_RANGE_27_CONFIGr_ENUM BCM56260_B0_SER_RANGE_27_CONFIGr_ENUM
#define SER_RANGE_27_DISABLEr_ENUM BCM56260_B0_SER_RANGE_27_DISABLEr_ENUM
#define SER_RANGE_27_ENDr_ENUM BCM56260_B0_SER_RANGE_27_ENDr_ENUM
#define SER_RANGE_27_PROT_WORDr_ENUM BCM56260_B0_SER_RANGE_27_PROT_WORDr_ENUM
#define SER_RANGE_27_PROT_WORD_0r_ENUM BCM56260_B0_SER_RANGE_27_PROT_WORD_0r_ENUM
#define SER_RANGE_27_PROT_WORD_1r_ENUM BCM56260_B0_SER_RANGE_27_PROT_WORD_1r_ENUM
#define SER_RANGE_27_PROT_WORD_2r_ENUM BCM56260_B0_SER_RANGE_27_PROT_WORD_2r_ENUM
#define SER_RANGE_27_PROT_WORD_3r_ENUM BCM56260_B0_SER_RANGE_27_PROT_WORD_3r_ENUM
#define SER_RANGE_27_RESULTr_ENUM BCM56260_B0_SER_RANGE_27_RESULTr_ENUM
#define SER_RANGE_27_STARTr_ENUM BCM56260_B0_SER_RANGE_27_STARTr_ENUM
#define SER_RANGE_28_ADDR_BITSr_ENUM BCM56260_B0_SER_RANGE_28_ADDR_BITSr_ENUM
#define SER_RANGE_28_CONFIGr_ENUM BCM56260_B0_SER_RANGE_28_CONFIGr_ENUM
#define SER_RANGE_28_DISABLEr_ENUM BCM56260_B0_SER_RANGE_28_DISABLEr_ENUM
#define SER_RANGE_28_ENDr_ENUM BCM56260_B0_SER_RANGE_28_ENDr_ENUM
#define SER_RANGE_28_PROT_WORDr_ENUM BCM56260_B0_SER_RANGE_28_PROT_WORDr_ENUM
#define SER_RANGE_28_PROT_WORD_0r_ENUM BCM56260_B0_SER_RANGE_28_PROT_WORD_0r_ENUM
#define SER_RANGE_28_PROT_WORD_1r_ENUM BCM56260_B0_SER_RANGE_28_PROT_WORD_1r_ENUM
#define SER_RANGE_28_PROT_WORD_2r_ENUM BCM56260_B0_SER_RANGE_28_PROT_WORD_2r_ENUM
#define SER_RANGE_28_PROT_WORD_3r_ENUM BCM56260_B0_SER_RANGE_28_PROT_WORD_3r_ENUM
#define SER_RANGE_28_RESULTr_ENUM BCM56260_B0_SER_RANGE_28_RESULTr_ENUM
#define SER_RANGE_28_STARTr_ENUM BCM56260_B0_SER_RANGE_28_STARTr_ENUM
#define SER_RANGE_29_ADDR_BITSr_ENUM BCM56260_B0_SER_RANGE_29_ADDR_BITSr_ENUM
#define SER_RANGE_29_CONFIGr_ENUM BCM56260_B0_SER_RANGE_29_CONFIGr_ENUM
#define SER_RANGE_29_DISABLEr_ENUM BCM56260_B0_SER_RANGE_29_DISABLEr_ENUM
#define SER_RANGE_29_ENDr_ENUM BCM56260_B0_SER_RANGE_29_ENDr_ENUM
#define SER_RANGE_29_PROT_WORDr_ENUM BCM56260_B0_SER_RANGE_29_PROT_WORDr_ENUM
#define SER_RANGE_29_PROT_WORD_0r_ENUM BCM56260_B0_SER_RANGE_29_PROT_WORD_0r_ENUM
#define SER_RANGE_29_PROT_WORD_1r_ENUM BCM56260_B0_SER_RANGE_29_PROT_WORD_1r_ENUM
#define SER_RANGE_29_PROT_WORD_2r_ENUM BCM56260_B0_SER_RANGE_29_PROT_WORD_2r_ENUM
#define SER_RANGE_29_PROT_WORD_3r_ENUM BCM56260_B0_SER_RANGE_29_PROT_WORD_3r_ENUM
#define SER_RANGE_29_RESULTr_ENUM BCM56260_B0_SER_RANGE_29_RESULTr_ENUM
#define SER_RANGE_29_STARTr_ENUM BCM56260_B0_SER_RANGE_29_STARTr_ENUM
#define SER_RANGE_2_ADDR_BITSr_ENUM BCM56260_B0_SER_RANGE_2_ADDR_BITSr_ENUM
#define SER_RANGE_2_CONFIGr_ENUM BCM56260_B0_SER_RANGE_2_CONFIGr_ENUM
#define SER_RANGE_2_DISABLEr_ENUM BCM56260_B0_SER_RANGE_2_DISABLEr_ENUM
#define SER_RANGE_2_ENDr_ENUM BCM56260_B0_SER_RANGE_2_ENDr_ENUM
#define SER_RANGE_2_PROT_WORDr_ENUM BCM56260_B0_SER_RANGE_2_PROT_WORDr_ENUM
#define SER_RANGE_2_PROT_WORD_0r_ENUM BCM56260_B0_SER_RANGE_2_PROT_WORD_0r_ENUM
#define SER_RANGE_2_PROT_WORD_1r_ENUM BCM56260_B0_SER_RANGE_2_PROT_WORD_1r_ENUM
#define SER_RANGE_2_PROT_WORD_2r_ENUM BCM56260_B0_SER_RANGE_2_PROT_WORD_2r_ENUM
#define SER_RANGE_2_PROT_WORD_3r_ENUM BCM56260_B0_SER_RANGE_2_PROT_WORD_3r_ENUM
#define SER_RANGE_2_RESULTr_ENUM BCM56260_B0_SER_RANGE_2_RESULTr_ENUM
#define SER_RANGE_2_STARTr_ENUM BCM56260_B0_SER_RANGE_2_STARTr_ENUM
#define SER_RANGE_30_ADDR_BITSr_ENUM BCM56260_B0_SER_RANGE_30_ADDR_BITSr_ENUM
#define SER_RANGE_30_CONFIGr_ENUM BCM56260_B0_SER_RANGE_30_CONFIGr_ENUM
#define SER_RANGE_30_DISABLEr_ENUM BCM56260_B0_SER_RANGE_30_DISABLEr_ENUM
#define SER_RANGE_30_ENDr_ENUM BCM56260_B0_SER_RANGE_30_ENDr_ENUM
#define SER_RANGE_30_PROT_WORDr_ENUM BCM56260_B0_SER_RANGE_30_PROT_WORDr_ENUM
#define SER_RANGE_30_PROT_WORD_0r_ENUM BCM56260_B0_SER_RANGE_30_PROT_WORD_0r_ENUM
#define SER_RANGE_30_PROT_WORD_1r_ENUM BCM56260_B0_SER_RANGE_30_PROT_WORD_1r_ENUM
#define SER_RANGE_30_PROT_WORD_2r_ENUM BCM56260_B0_SER_RANGE_30_PROT_WORD_2r_ENUM
#define SER_RANGE_30_PROT_WORD_3r_ENUM BCM56260_B0_SER_RANGE_30_PROT_WORD_3r_ENUM
#define SER_RANGE_30_RESULTr_ENUM BCM56260_B0_SER_RANGE_30_RESULTr_ENUM
#define SER_RANGE_30_STARTr_ENUM BCM56260_B0_SER_RANGE_30_STARTr_ENUM
#define SER_RANGE_31_ADDR_BITSr_ENUM BCM56260_B0_SER_RANGE_31_ADDR_BITSr_ENUM
#define SER_RANGE_31_CONFIGr_ENUM BCM56260_B0_SER_RANGE_31_CONFIGr_ENUM
#define SER_RANGE_31_DISABLEr_ENUM BCM56260_B0_SER_RANGE_31_DISABLEr_ENUM
#define SER_RANGE_31_ENDr_ENUM BCM56260_B0_SER_RANGE_31_ENDr_ENUM
#define SER_RANGE_31_PROT_WORDr_ENUM BCM56260_B0_SER_RANGE_31_PROT_WORDr_ENUM
#define SER_RANGE_31_PROT_WORD_0r_ENUM BCM56260_B0_SER_RANGE_31_PROT_WORD_0r_ENUM
#define SER_RANGE_31_PROT_WORD_1r_ENUM BCM56260_B0_SER_RANGE_31_PROT_WORD_1r_ENUM
#define SER_RANGE_31_PROT_WORD_2r_ENUM BCM56260_B0_SER_RANGE_31_PROT_WORD_2r_ENUM
#define SER_RANGE_31_PROT_WORD_3r_ENUM BCM56260_B0_SER_RANGE_31_PROT_WORD_3r_ENUM
#define SER_RANGE_31_RESULTr_ENUM BCM56260_B0_SER_RANGE_31_RESULTr_ENUM
#define SER_RANGE_31_STARTr_ENUM BCM56260_B0_SER_RANGE_31_STARTr_ENUM
#define SER_RANGE_3_ADDR_BITSr_ENUM BCM56260_B0_SER_RANGE_3_ADDR_BITSr_ENUM
#define SER_RANGE_3_CONFIGr_ENUM BCM56260_B0_SER_RANGE_3_CONFIGr_ENUM
#define SER_RANGE_3_DISABLEr_ENUM BCM56260_B0_SER_RANGE_3_DISABLEr_ENUM
#define SER_RANGE_3_ENDr_ENUM BCM56260_B0_SER_RANGE_3_ENDr_ENUM
#define SER_RANGE_3_PROT_WORDr_ENUM BCM56260_B0_SER_RANGE_3_PROT_WORDr_ENUM
#define SER_RANGE_3_PROT_WORD_0r_ENUM BCM56260_B0_SER_RANGE_3_PROT_WORD_0r_ENUM
#define SER_RANGE_3_PROT_WORD_1r_ENUM BCM56260_B0_SER_RANGE_3_PROT_WORD_1r_ENUM
#define SER_RANGE_3_PROT_WORD_2r_ENUM BCM56260_B0_SER_RANGE_3_PROT_WORD_2r_ENUM
#define SER_RANGE_3_PROT_WORD_3r_ENUM BCM56260_B0_SER_RANGE_3_PROT_WORD_3r_ENUM
#define SER_RANGE_3_RESULTr_ENUM BCM56260_B0_SER_RANGE_3_RESULTr_ENUM
#define SER_RANGE_3_STARTr_ENUM BCM56260_B0_SER_RANGE_3_STARTr_ENUM
#define SER_RANGE_4_ADDR_BITSr_ENUM BCM56260_B0_SER_RANGE_4_ADDR_BITSr_ENUM
#define SER_RANGE_4_CONFIGr_ENUM BCM56260_B0_SER_RANGE_4_CONFIGr_ENUM
#define SER_RANGE_4_DISABLEr_ENUM BCM56260_B0_SER_RANGE_4_DISABLEr_ENUM
#define SER_RANGE_4_ENDr_ENUM BCM56260_B0_SER_RANGE_4_ENDr_ENUM
#define SER_RANGE_4_PROT_WORDr_ENUM BCM56260_B0_SER_RANGE_4_PROT_WORDr_ENUM
#define SER_RANGE_4_PROT_WORD_0r_ENUM BCM56260_B0_SER_RANGE_4_PROT_WORD_0r_ENUM
#define SER_RANGE_4_PROT_WORD_1r_ENUM BCM56260_B0_SER_RANGE_4_PROT_WORD_1r_ENUM
#define SER_RANGE_4_PROT_WORD_2r_ENUM BCM56260_B0_SER_RANGE_4_PROT_WORD_2r_ENUM
#define SER_RANGE_4_PROT_WORD_3r_ENUM BCM56260_B0_SER_RANGE_4_PROT_WORD_3r_ENUM
#define SER_RANGE_4_RESULTr_ENUM BCM56260_B0_SER_RANGE_4_RESULTr_ENUM
#define SER_RANGE_4_STARTr_ENUM BCM56260_B0_SER_RANGE_4_STARTr_ENUM
#define SER_RANGE_5_ADDR_BITSr_ENUM BCM56260_B0_SER_RANGE_5_ADDR_BITSr_ENUM
#define SER_RANGE_5_CONFIGr_ENUM BCM56260_B0_SER_RANGE_5_CONFIGr_ENUM
#define SER_RANGE_5_DISABLEr_ENUM BCM56260_B0_SER_RANGE_5_DISABLEr_ENUM
#define SER_RANGE_5_ENDr_ENUM BCM56260_B0_SER_RANGE_5_ENDr_ENUM
#define SER_RANGE_5_PROT_WORDr_ENUM BCM56260_B0_SER_RANGE_5_PROT_WORDr_ENUM
#define SER_RANGE_5_PROT_WORD_0r_ENUM BCM56260_B0_SER_RANGE_5_PROT_WORD_0r_ENUM
#define SER_RANGE_5_PROT_WORD_1r_ENUM BCM56260_B0_SER_RANGE_5_PROT_WORD_1r_ENUM
#define SER_RANGE_5_PROT_WORD_2r_ENUM BCM56260_B0_SER_RANGE_5_PROT_WORD_2r_ENUM
#define SER_RANGE_5_PROT_WORD_3r_ENUM BCM56260_B0_SER_RANGE_5_PROT_WORD_3r_ENUM
#define SER_RANGE_5_RESULTr_ENUM BCM56260_B0_SER_RANGE_5_RESULTr_ENUM
#define SER_RANGE_5_STARTr_ENUM BCM56260_B0_SER_RANGE_5_STARTr_ENUM
#define SER_RANGE_6_ADDR_BITSr_ENUM BCM56260_B0_SER_RANGE_6_ADDR_BITSr_ENUM
#define SER_RANGE_6_CONFIGr_ENUM BCM56260_B0_SER_RANGE_6_CONFIGr_ENUM
#define SER_RANGE_6_DISABLEr_ENUM BCM56260_B0_SER_RANGE_6_DISABLEr_ENUM
#define SER_RANGE_6_ENDr_ENUM BCM56260_B0_SER_RANGE_6_ENDr_ENUM
#define SER_RANGE_6_PROT_WORDr_ENUM BCM56260_B0_SER_RANGE_6_PROT_WORDr_ENUM
#define SER_RANGE_6_PROT_WORD_0r_ENUM BCM56260_B0_SER_RANGE_6_PROT_WORD_0r_ENUM
#define SER_RANGE_6_PROT_WORD_1r_ENUM BCM56260_B0_SER_RANGE_6_PROT_WORD_1r_ENUM
#define SER_RANGE_6_PROT_WORD_2r_ENUM BCM56260_B0_SER_RANGE_6_PROT_WORD_2r_ENUM
#define SER_RANGE_6_PROT_WORD_3r_ENUM BCM56260_B0_SER_RANGE_6_PROT_WORD_3r_ENUM
#define SER_RANGE_6_RESULTr_ENUM BCM56260_B0_SER_RANGE_6_RESULTr_ENUM
#define SER_RANGE_6_STARTr_ENUM BCM56260_B0_SER_RANGE_6_STARTr_ENUM
#define SER_RANGE_7_ADDR_BITSr_ENUM BCM56260_B0_SER_RANGE_7_ADDR_BITSr_ENUM
#define SER_RANGE_7_CONFIGr_ENUM BCM56260_B0_SER_RANGE_7_CONFIGr_ENUM
#define SER_RANGE_7_DISABLEr_ENUM BCM56260_B0_SER_RANGE_7_DISABLEr_ENUM
#define SER_RANGE_7_ENDr_ENUM BCM56260_B0_SER_RANGE_7_ENDr_ENUM
#define SER_RANGE_7_PROT_WORDr_ENUM BCM56260_B0_SER_RANGE_7_PROT_WORDr_ENUM
#define SER_RANGE_7_PROT_WORD_0r_ENUM BCM56260_B0_SER_RANGE_7_PROT_WORD_0r_ENUM
#define SER_RANGE_7_PROT_WORD_1r_ENUM BCM56260_B0_SER_RANGE_7_PROT_WORD_1r_ENUM
#define SER_RANGE_7_PROT_WORD_2r_ENUM BCM56260_B0_SER_RANGE_7_PROT_WORD_2r_ENUM
#define SER_RANGE_7_PROT_WORD_3r_ENUM BCM56260_B0_SER_RANGE_7_PROT_WORD_3r_ENUM
#define SER_RANGE_7_RESULTr_ENUM BCM56260_B0_SER_RANGE_7_RESULTr_ENUM
#define SER_RANGE_7_STARTr_ENUM BCM56260_B0_SER_RANGE_7_STARTr_ENUM
#define SER_RANGE_8_ADDR_BITSr_ENUM BCM56260_B0_SER_RANGE_8_ADDR_BITSr_ENUM
#define SER_RANGE_8_CONFIGr_ENUM BCM56260_B0_SER_RANGE_8_CONFIGr_ENUM
#define SER_RANGE_8_DISABLEr_ENUM BCM56260_B0_SER_RANGE_8_DISABLEr_ENUM
#define SER_RANGE_8_ENDr_ENUM BCM56260_B0_SER_RANGE_8_ENDr_ENUM
#define SER_RANGE_8_PROT_WORDr_ENUM BCM56260_B0_SER_RANGE_8_PROT_WORDr_ENUM
#define SER_RANGE_8_PROT_WORD_0r_ENUM BCM56260_B0_SER_RANGE_8_PROT_WORD_0r_ENUM
#define SER_RANGE_8_PROT_WORD_1r_ENUM BCM56260_B0_SER_RANGE_8_PROT_WORD_1r_ENUM
#define SER_RANGE_8_PROT_WORD_2r_ENUM BCM56260_B0_SER_RANGE_8_PROT_WORD_2r_ENUM
#define SER_RANGE_8_PROT_WORD_3r_ENUM BCM56260_B0_SER_RANGE_8_PROT_WORD_3r_ENUM
#define SER_RANGE_8_RESULTr_ENUM BCM56260_B0_SER_RANGE_8_RESULTr_ENUM
#define SER_RANGE_8_STARTr_ENUM BCM56260_B0_SER_RANGE_8_STARTr_ENUM
#define SER_RANGE_9_ADDR_BITSr_ENUM BCM56260_B0_SER_RANGE_9_ADDR_BITSr_ENUM
#define SER_RANGE_9_CONFIGr_ENUM BCM56260_B0_SER_RANGE_9_CONFIGr_ENUM
#define SER_RANGE_9_DISABLEr_ENUM BCM56260_B0_SER_RANGE_9_DISABLEr_ENUM
#define SER_RANGE_9_ENDr_ENUM BCM56260_B0_SER_RANGE_9_ENDr_ENUM
#define SER_RANGE_9_PROT_WORDr_ENUM BCM56260_B0_SER_RANGE_9_PROT_WORDr_ENUM
#define SER_RANGE_9_PROT_WORD_0r_ENUM BCM56260_B0_SER_RANGE_9_PROT_WORD_0r_ENUM
#define SER_RANGE_9_PROT_WORD_1r_ENUM BCM56260_B0_SER_RANGE_9_PROT_WORD_1r_ENUM
#define SER_RANGE_9_PROT_WORD_2r_ENUM BCM56260_B0_SER_RANGE_9_PROT_WORD_2r_ENUM
#define SER_RANGE_9_PROT_WORD_3r_ENUM BCM56260_B0_SER_RANGE_9_PROT_WORD_3r_ENUM
#define SER_RANGE_9_RESULTr_ENUM BCM56260_B0_SER_RANGE_9_RESULTr_ENUM
#define SER_RANGE_9_STARTr_ENUM BCM56260_B0_SER_RANGE_9_STARTr_ENUM
#define SER_RANGE_ADDR_BITSr_ENUM BCM56260_B0_SER_RANGE_ADDR_BITSr_ENUM
#define SER_RANGE_CONFIGr_ENUM BCM56260_B0_SER_RANGE_CONFIGr_ENUM
#define SER_RANGE_DISABLEr_ENUM BCM56260_B0_SER_RANGE_DISABLEr_ENUM
#define SER_RANGE_ENABLEr_ENUM BCM56260_B0_SER_RANGE_ENABLEr_ENUM
#define SER_RANGE_ENDr_ENUM BCM56260_B0_SER_RANGE_ENDr_ENUM
#define SER_RANGE_RESULTr_ENUM BCM56260_B0_SER_RANGE_RESULTr_ENUM
#define SER_RANGE_STARTr_ENUM BCM56260_B0_SER_RANGE_STARTr_ENUM
#define SER_RESULT_0m_ENUM BCM56260_B0_SER_RESULT_0m_ENUM
#define SER_RESULT_1m_ENUM BCM56260_B0_SER_RESULT_1m_ENUM
#define SER_RESULT_DATA_0m_ENUM BCM56260_B0_SER_RESULT_DATA_0m_ENUM
#define SER_RESULT_DATA_1m_ENUM BCM56260_B0_SER_RESULT_DATA_1m_ENUM
#define SER_RESULT_EXPECTED_0m_ENUM BCM56260_B0_SER_RESULT_EXPECTED_0m_ENUM
#define SER_RESULT_EXPECTED_1m_ENUM BCM56260_B0_SER_RESULT_EXPECTED_1m_ENUM
#define SER_RESULT_MEM_LVMr_ENUM BCM56260_B0_SER_RESULT_MEM_LVMr_ENUM
#define SER_RESULT_MEM_TMr_ENUM BCM56260_B0_SER_RESULT_MEM_TMr_ENUM
#define SER_RING_ERR_CTRLr_ENUM BCM56260_B0_SER_RING_ERR_CTRLr_ENUM
#define SFLOW_EGR_RAND_SEEDr_ENUM BCM56260_B0_SFLOW_EGR_RAND_SEEDr_ENUM
#define SFLOW_EGR_THRESHOLDr_ENUM BCM56260_B0_SFLOW_EGR_THRESHOLDr_ENUM
#define SFLOW_ING_RAND_SEEDr_ENUM BCM56260_B0_SFLOW_ING_RAND_SEEDr_ENUM
#define SFLOW_ING_THRESHOLDr_ENUM BCM56260_B0_SFLOW_ING_THRESHOLDr_ENUM
#define SFLOW_ING_THRESHOLD_PARITY_CONTROLr_ENUM BCM56260_B0_SFLOW_ING_THRESHOLD_PARITY_CONTROLr_ENUM
#define SMBUS_TIMING_CONFIG_2r_ENUM BCM56260_B0_SMBUS_TIMING_CONFIG_2r_ENUM
#define SOFTWARE_BLOCKMAP_ENUM BCM56260_B0_SOFTWARE_BLOCKMAP_ENUM
#define SOME_RDI_DEFECT_STATUSr_ENUM BCM56260_B0_SOME_RDI_DEFECT_STATUSr_ENUM
#define SOME_RMEP_CCM_DEFECT_STATUSr_ENUM BCM56260_B0_SOME_RMEP_CCM_DEFECT_STATUSr_ENUM
#define SOURCE_MOD_PROXY_TABLEm_ENUM BCM56260_B0_SOURCE_MOD_PROXY_TABLEm_ENUM
#define SOURCE_TRUNK_MAP_MODBASEm_ENUM BCM56260_B0_SOURCE_TRUNK_MAP_MODBASEm_ENUM
#define SOURCE_TRUNK_MAP_MODVIEW_PARITY_CONTROLr_ENUM BCM56260_B0_SOURCE_TRUNK_MAP_MODVIEW_PARITY_CONTROLr_ENUM
#define SOURCE_TRUNK_MAP_TABLEm_ENUM BCM56260_B0_SOURCE_TRUNK_MAP_TABLEm_ENUM
#define SOURCE_VPm_ENUM BCM56260_B0_SOURCE_VPm_ENUM
#define SOURCE_VP_ECC_CONTROLr_ENUM BCM56260_B0_SOURCE_VP_ECC_CONTROLr_ENUM
#define SRC_INTFr_ENUM BCM56260_B0_SRC_INTFr_ENUM
#define SRC_MODID_EGRESSm_ENUM BCM56260_B0_SRC_MODID_EGRESSm_ENUM
#define SRC_MODID_EGRESS_ECC_CONTROLr_ENUM BCM56260_B0_SRC_MODID_EGRESS_ECC_CONTROLr_ENUM
#define SRC_MODID_EGRESS_SELr_ENUM BCM56260_B0_SRC_MODID_EGRESS_SELr_ENUM
#define SRC_MODID_INGRESS_BLOCKm_ENUM BCM56260_B0_SRC_MODID_INGRESS_BLOCKm_ENUM
#define SRC_MODID_INGRESS_BLOCK_PARITY_CONTROLr_ENUM BCM56260_B0_SRC_MODID_INGRESS_BLOCK_PARITY_CONTROLr_ENUM
#define SRC_TRUNK_ECC_CONTROLr_ENUM BCM56260_B0_SRC_TRUNK_ECC_CONTROLr_ENUM
#define START_BY_START_ERROR0_64r_ENUM BCM56260_B0_START_BY_START_ERROR0_64r_ENUM
#define STG_TABm_ENUM BCM56260_B0_STG_TABm_ENUM
#define STORM_CONTROL_METER_CONFIGr_ENUM BCM56260_B0_STORM_CONTROL_METER_CONFIGr_ENUM
#define STORM_CONTROL_METER_CONFIG_PARITY_CONTROLr_ENUM BCM56260_B0_STORM_CONTROL_METER_CONFIG_PARITY_CONTROLr_ENUM
#define STORM_CONTROL_METER_MAPPINGr_ENUM BCM56260_B0_STORM_CONTROL_METER_MAPPINGr_ENUM
#define ST_TRANS_TBL_ECC_ERRr_ENUM BCM56260_B0_ST_TRANS_TBL_ECC_ERRr_ENUM
#define ST_TRANS_TBL_ECC_ERR1r_ENUM BCM56260_B0_ST_TRANS_TBL_ECC_ERR1r_ENUM
#define ST_TRANS_TBL_ECC_ERR2r_ENUM BCM56260_B0_ST_TRANS_TBL_ECC_ERR2r_ENUM
#define SUBPORT_TAG_TO_PP_PORT_MAPm_ENUM BCM56260_B0_SUBPORT_TAG_TO_PP_PORT_MAPm_ENUM
#define SUBPORT_TAG_TO_PP_PORT_MAP_CAM_DBGCTRLr_ENUM BCM56260_B0_SUBPORT_TAG_TO_PP_PORT_MAP_CAM_DBGCTRLr_ENUM
#define SUBPORT_TAG_TO_PP_PORT_MAP_DATA_ONLYm_ENUM BCM56260_B0_SUBPORT_TAG_TO_PP_PORT_MAP_DATA_ONLYm_ENUM
#define SUBPORT_TAG_TO_PP_PORT_MAP_DATA_ONLY_PARITY_CONTROLr_ENUM BCM56260_B0_SUBPORT_TAG_TO_PP_PORT_MAP_DATA_ONLY_PARITY_CONTROLr_ENUM
#define SUBPORT_TAG_TO_PP_PORT_MAP_ONLYm_ENUM BCM56260_B0_SUBPORT_TAG_TO_PP_PORT_MAP_ONLYm_ENUM
#define SUBPORT_TAG_TO_PP_PORT_MAP_ONLY_BIST_CONFIGr_ENUM BCM56260_B0_SUBPORT_TAG_TO_PP_PORT_MAP_ONLY_BIST_CONFIGr_ENUM
#define SUBPORT_TAG_TO_PP_PORT_MAP_ONLY_BIST_DBG_DATAr_ENUM BCM56260_B0_SUBPORT_TAG_TO_PP_PORT_MAP_ONLY_BIST_DBG_DATAr_ENUM
#define SUBPORT_TAG_TO_PP_PORT_MAP_ONLY_BIST_STATUSr_ENUM BCM56260_B0_SUBPORT_TAG_TO_PP_PORT_MAP_ONLY_BIST_STATUSr_ENUM
#define SUBPORT_TAG_TO_PP_PORT_MAP_TM_CONTROLr_ENUM BCM56260_B0_SUBPORT_TAG_TO_PP_PORT_MAP_TM_CONTROLr_ENUM
#define SUBPORT_TAG_TPIDr_ENUM BCM56260_B0_SUBPORT_TAG_TPIDr_ENUM
#define SUBPORT_TAG_TPID_0r_ENUM BCM56260_B0_SUBPORT_TAG_TPID_0r_ENUM
#define SUBPORT_TAG_TPID_1r_ENUM BCM56260_B0_SUBPORT_TAG_TPID_1r_ENUM
#define SUBPORT_TAG_TPID_2r_ENUM BCM56260_B0_SUBPORT_TAG_TPID_2r_ENUM
#define SUBPORT_TAG_TPID_3r_ENUM BCM56260_B0_SUBPORT_TAG_TPID_3r_ENUM
#define SVM_MACROFLOW_INDEX_TABLEm_ENUM BCM56260_B0_SVM_MACROFLOW_INDEX_TABLEm_ENUM
#define SVM_METER_TABLEm_ENUM BCM56260_B0_SVM_METER_TABLEm_ENUM
#define SVM_OFFSET_TABLEm_ENUM BCM56260_B0_SVM_OFFSET_TABLEm_ENUM
#define SVM_POLICY_TABLEm_ENUM BCM56260_B0_SVM_POLICY_TABLEm_ENUM
#define SW1_RAM_DBGCTRLr_ENUM BCM56260_B0_SW1_RAM_DBGCTRLr_ENUM
#define SW1_RAM_DBGCTRL_2r_ENUM BCM56260_B0_SW1_RAM_DBGCTRL_2r_ENUM
#define SW1_RAM_DBGCTRL_3r_ENUM BCM56260_B0_SW1_RAM_DBGCTRL_3r_ENUM
#define SW1_RAM_DBGCTRL_4r_ENUM BCM56260_B0_SW1_RAM_DBGCTRL_4r_ENUM
#define SW1_RAM_DBGCTRL_5r_ENUM BCM56260_B0_SW1_RAM_DBGCTRL_5r_ENUM
#define SW2_EOP_BUFFER_A_PARITY_CONTROLr_ENUM BCM56260_B0_SW2_EOP_BUFFER_A_PARITY_CONTROLr_ENUM
#define SW2_EOP_BUFFER_B_PARITY_CONTROLr_ENUM BCM56260_B0_SW2_EOP_BUFFER_B_PARITY_CONTROLr_ENUM
#define SW2_EOP_BUFFER_C_PARITY_CONTROLr_ENUM BCM56260_B0_SW2_EOP_BUFFER_C_PARITY_CONTROLr_ENUM
#define SW2_FP_DST_ACTION_CONTROLr_ENUM BCM56260_B0_SW2_FP_DST_ACTION_CONTROLr_ENUM
#define SW2_HW_CONTROLr_ENUM BCM56260_B0_SW2_HW_CONTROLr_ENUM
#define SW2_RAM_CONTROL_0r_ENUM BCM56260_B0_SW2_RAM_CONTROL_0r_ENUM
#define SW2_RAM_CONTROL_1r_ENUM BCM56260_B0_SW2_RAM_CONTROL_1r_ENUM
#define SW2_RAM_CONTROL_2r_ENUM BCM56260_B0_SW2_RAM_CONTROL_2r_ENUM
#define SW2_RAM_CONTROL_3r_ENUM BCM56260_B0_SW2_RAM_CONTROL_3r_ENUM
#define SW2_RAM_CONTROL_4r_ENUM BCM56260_B0_SW2_RAM_CONTROL_4r_ENUM
#define SW2_RAM_CONTROL_5r_ENUM BCM56260_B0_SW2_RAM_CONTROL_5r_ENUM
#define SW2_RAM_CONTROL_6r_ENUM BCM56260_B0_SW2_RAM_CONTROL_6r_ENUM
#define SW2_RAM_CONTROL_7r_ENUM BCM56260_B0_SW2_RAM_CONTROL_7r_ENUM
#define SW2_RAM_CONTROL_8r_ENUM BCM56260_B0_SW2_RAM_CONTROL_8r_ENUM
#define SYSTEM_CONFIG_MODVIEW_PARITY_CONTROLr_ENUM BCM56260_B0_SYSTEM_CONFIG_MODVIEW_PARITY_CONTROLr_ENUM
#define SYSTEM_CONFIG_PARITY_CONTROLr_ENUM BCM56260_B0_SYSTEM_CONFIG_PARITY_CONTROLr_ENUM
#define SYSTEM_CONFIG_TABLEm_ENUM BCM56260_B0_SYSTEM_CONFIG_TABLEm_ENUM
#define SYSTEM_CONFIG_TABLE_MODBASEm_ENUM BCM56260_B0_SYSTEM_CONFIG_TABLE_MODBASEm_ENUM
#define SYS_MAC_COUNTr_ENUM BCM56260_B0_SYS_MAC_COUNTr_ENUM
#define SYS_MAC_LIMIT_CONTROLr_ENUM BCM56260_B0_SYS_MAC_LIMIT_CONTROLr_ENUM
#define T1023r_ENUM BCM56260_B0_T1023r_ENUM
#define T127r_ENUM BCM56260_B0_T127r_ENUM
#define T1518r_ENUM BCM56260_B0_T1518r_ENUM
#define T16383r_ENUM BCM56260_B0_T16383r_ENUM
#define T2047r_ENUM BCM56260_B0_T2047r_ENUM
#define T255r_ENUM BCM56260_B0_T255r_ENUM
#define T4095r_ENUM BCM56260_B0_T4095r_ENUM
#define T511r_ENUM BCM56260_B0_T511r_ENUM
#define T64r_ENUM BCM56260_B0_T64r_ENUM
#define T9216r_ENUM BCM56260_B0_T9216r_ENUM
#define TBCAr_ENUM BCM56260_B0_TBCAr_ENUM
#define TBYTr_ENUM BCM56260_B0_TBYTr_ENUM
#define TCP_FNm_ENUM BCM56260_B0_TCP_FNm_ENUM
#define TDBGCr_ENUM BCM56260_B0_TDBGCr_ENUM
#define TDBGC0r_ENUM BCM56260_B0_TDBGC0r_ENUM
#define TDBGC0_SELECTr_ENUM BCM56260_B0_TDBGC0_SELECTr_ENUM
#define TDBGC1r_ENUM BCM56260_B0_TDBGC1r_ENUM
#define TDBGC10r_ENUM BCM56260_B0_TDBGC10r_ENUM
#define TDBGC10_SELECTr_ENUM BCM56260_B0_TDBGC10_SELECTr_ENUM
#define TDBGC11r_ENUM BCM56260_B0_TDBGC11r_ENUM
#define TDBGC11_SELECTr_ENUM BCM56260_B0_TDBGC11_SELECTr_ENUM
#define TDBGC1_SELECTr_ENUM BCM56260_B0_TDBGC1_SELECTr_ENUM
#define TDBGC2r_ENUM BCM56260_B0_TDBGC2r_ENUM
#define TDBGC2_SELECTr_ENUM BCM56260_B0_TDBGC2_SELECTr_ENUM
#define TDBGC3r_ENUM BCM56260_B0_TDBGC3r_ENUM
#define TDBGC3_SELECTr_ENUM BCM56260_B0_TDBGC3_SELECTr_ENUM
#define TDBGC4r_ENUM BCM56260_B0_TDBGC4r_ENUM
#define TDBGC4_SELECTr_ENUM BCM56260_B0_TDBGC4_SELECTr_ENUM
#define TDBGC5r_ENUM BCM56260_B0_TDBGC5r_ENUM
#define TDBGC5_SELECTr_ENUM BCM56260_B0_TDBGC5_SELECTr_ENUM
#define TDBGC6r_ENUM BCM56260_B0_TDBGC6r_ENUM
#define TDBGC6_SELECTr_ENUM BCM56260_B0_TDBGC6_SELECTr_ENUM
#define TDBGC7r_ENUM BCM56260_B0_TDBGC7r_ENUM
#define TDBGC7_SELECTr_ENUM BCM56260_B0_TDBGC7_SELECTr_ENUM
#define TDBGC8r_ENUM BCM56260_B0_TDBGC8r_ENUM
#define TDBGC8_SELECTr_ENUM BCM56260_B0_TDBGC8_SELECTr_ENUM
#define TDBGC9r_ENUM BCM56260_B0_TDBGC9r_ENUM
#define TDBGC9_SELECTr_ENUM BCM56260_B0_TDBGC9_SELECTr_ENUM
#define TDBGC_SELECTr_ENUM BCM56260_B0_TDBGC_SELECTr_ENUM
#define TDBGC_SELECT_2r_ENUM BCM56260_B0_TDBGC_SELECT_2r_ENUM
#define TDFRr_ENUM BCM56260_B0_TDFRr_ENUM
#define TDVLNr_ENUM BCM56260_B0_TDVLNr_ENUM
#define TEDFr_ENUM BCM56260_B0_TEDFr_ENUM
#define TERRr_ENUM BCM56260_B0_TERRr_ENUM
#define TFCSr_ENUM BCM56260_B0_TFCSr_ENUM
#define TFRGr_ENUM BCM56260_B0_TFRGr_ENUM
#define THDIEMA_BUFFER_CELL_LIMIT_SPr_ENUM BCM56260_B0_THDIEMA_BUFFER_CELL_LIMIT_SPr_ENUM
#define THDIEMA_BUFFER_CELL_LIMIT_SP_SHAREDr_ENUM BCM56260_B0_THDIEMA_BUFFER_CELL_LIMIT_SP_SHAREDr_ENUM
#define THDIEMA_CELL_RESET_LIMIT_OFFSET_SPr_ENUM BCM56260_B0_THDIEMA_CELL_RESET_LIMIT_OFFSET_SPr_ENUM
#define THDIEMA_CELL_SPAP_RED_OFFSET_SPr_ENUM BCM56260_B0_THDIEMA_CELL_SPAP_RED_OFFSET_SPr_ENUM
#define THDIEMA_CELL_SPAP_YELLOW_OFFSET_SPr_ENUM BCM56260_B0_THDIEMA_CELL_SPAP_YELLOW_OFFSET_SPr_ENUM
#define THDIEMA_COLOR_AWAREr_ENUM BCM56260_B0_THDIEMA_COLOR_AWAREr_ENUM
#define THDIEMA_ECC_ERROR_SINGLE_BIT_ERROR_CNTr_ENUM BCM56260_B0_THDIEMA_ECC_ERROR_SINGLE_BIT_ERROR_CNTr_ENUM
#define THDIEMA_FLOW_CONTROL_XOFF_STATEr_ENUM BCM56260_B0_THDIEMA_FLOW_CONTROL_XOFF_STATEr_ENUM
#define THDIEMA_GLOBAL_HDRM_COUNTr_ENUM BCM56260_B0_THDIEMA_GLOBAL_HDRM_COUNTr_ENUM
#define THDIEMA_GLOBAL_HDRM_LIMITr_ENUM BCM56260_B0_THDIEMA_GLOBAL_HDRM_LIMITr_ENUM
#define THDIEMA_INPUT_PORT_RX_ENABLE_64r_ENUM BCM56260_B0_THDIEMA_INPUT_PORT_RX_ENABLE_64r_ENUM
#define THDIEMA_MEMORY_TM_0r_ENUM BCM56260_B0_THDIEMA_MEMORY_TM_0r_ENUM
#define THDIEMA_MEMORY_TM_1r_ENUM BCM56260_B0_THDIEMA_MEMORY_TM_1r_ENUM
#define THDIEMA_PARITY_ERROR_INTR_MASKr_ENUM BCM56260_B0_THDIEMA_PARITY_ERROR_INTR_MASKr_ENUM
#define THDIEMA_PARITY_ERROR_STATUS_0r_ENUM BCM56260_B0_THDIEMA_PARITY_ERROR_STATUS_0r_ENUM
#define THDIEMA_POOL_DROP_STATEr_ENUM BCM56260_B0_THDIEMA_POOL_DROP_STATEr_ENUM
#define THDIEMA_PORT_COUNT_CELLr_ENUM BCM56260_B0_THDIEMA_PORT_COUNT_CELLr_ENUM
#define THDIEMA_PORT_FC_STATUSr_ENUM BCM56260_B0_THDIEMA_PORT_FC_STATUSr_ENUM
#define THDIEMA_PORT_LIMIT_STATESr_ENUM BCM56260_B0_THDIEMA_PORT_LIMIT_STATESr_ENUM
#define THDIEMA_PORT_MAX_PKT_SIZEr_ENUM BCM56260_B0_THDIEMA_PORT_MAX_PKT_SIZEr_ENUM
#define THDIEMA_PORT_OVQ_PAUSE_ENABLE_64r_ENUM BCM56260_B0_THDIEMA_PORT_OVQ_PAUSE_ENABLE_64r_ENUM
#define THDIEMA_PORT_PAUSE_ENABLE_64r_ENUM BCM56260_B0_THDIEMA_PORT_PAUSE_ENABLE_64r_ENUM
#define THDIEMA_PORT_PG_SPIDr_ENUM BCM56260_B0_THDIEMA_PORT_PG_SPIDr_ENUM
#define THDIEMA_PORT_PRI_XON_ENABLEr_ENUM BCM56260_B0_THDIEMA_PORT_PRI_XON_ENABLEr_ENUM
#define THDIEMA_PORT_PROFILE_MAPr_ENUM BCM56260_B0_THDIEMA_PORT_PROFILE_MAPr_ENUM
#define THDIEMA_PORT_SHARED_COUNT_CELLr_ENUM BCM56260_B0_THDIEMA_PORT_SHARED_COUNT_CELLr_ENUM
#define THDIEMA_PROFILE0_PRI_GRPr_ENUM BCM56260_B0_THDIEMA_PROFILE0_PRI_GRPr_ENUM
#define THDIEMA_PROFILE0_PRI_GRP0r_ENUM BCM56260_B0_THDIEMA_PROFILE0_PRI_GRP0r_ENUM
#define THDIEMA_PROFILE0_PRI_GRP1r_ENUM BCM56260_B0_THDIEMA_PROFILE0_PRI_GRP1r_ENUM
#define THDIEMA_PROFILE1_PRI_GRPr_ENUM BCM56260_B0_THDIEMA_PROFILE1_PRI_GRPr_ENUM
#define THDIEMA_PROFILE1_PRI_GRP0r_ENUM BCM56260_B0_THDIEMA_PROFILE1_PRI_GRP0r_ENUM
#define THDIEMA_PROFILE1_PRI_GRP1r_ENUM BCM56260_B0_THDIEMA_PROFILE1_PRI_GRP1r_ENUM
#define THDIEMA_PROFILE2_PRI_GRPr_ENUM BCM56260_B0_THDIEMA_PROFILE2_PRI_GRPr_ENUM
#define THDIEMA_PROFILE2_PRI_GRP0r_ENUM BCM56260_B0_THDIEMA_PROFILE2_PRI_GRP0r_ENUM
#define THDIEMA_PROFILE2_PRI_GRP1r_ENUM BCM56260_B0_THDIEMA_PROFILE2_PRI_GRP1r_ENUM
#define THDIEMA_PROFILE3_PRI_GRPr_ENUM BCM56260_B0_THDIEMA_PROFILE3_PRI_GRPr_ENUM
#define THDIEMA_PROFILE3_PRI_GRP0r_ENUM BCM56260_B0_THDIEMA_PROFILE3_PRI_GRP0r_ENUM
#define THDIEMA_PROFILE3_PRI_GRP1r_ENUM BCM56260_B0_THDIEMA_PROFILE3_PRI_GRP1r_ENUM
#define THDIEMA_RDE_POOL_SELECTr_ENUM BCM56260_B0_THDIEMA_RDE_POOL_SELECTr_ENUM
#define THDIEMA_THDI_BYPASSr_ENUM BCM56260_B0_THDIEMA_THDI_BYPASSr_ENUM
#define THDIEMA_THDI_PORT_PG_CNTRSm_ENUM BCM56260_B0_THDIEMA_THDI_PORT_PG_CNTRSm_ENUM
#define THDIEMA_THDI_PORT_PG_CONFIGm_ENUM BCM56260_B0_THDIEMA_THDI_PORT_PG_CONFIGm_ENUM
#define THDIEMA_THDI_PORT_SP_CNTRSm_ENUM BCM56260_B0_THDIEMA_THDI_PORT_SP_CNTRSm_ENUM
#define THDIEMA_THDI_PORT_SP_CONFIGm_ENUM BCM56260_B0_THDIEMA_THDI_PORT_SP_CONFIGm_ENUM
#define THDIEMA_TOTAL_BUFFER_COUNT_CELLr_ENUM BCM56260_B0_THDIEMA_TOTAL_BUFFER_COUNT_CELLr_ENUM
#define THDIEMA_TOTAL_BUFFER_COUNT_CELL_SPr_ENUM BCM56260_B0_THDIEMA_TOTAL_BUFFER_COUNT_CELL_SPr_ENUM
#define THDIEMA_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr_ENUM BCM56260_B0_THDIEMA_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr_ENUM
#define THDIEMA_USE_SP_SHAREDr_ENUM BCM56260_B0_THDIEMA_USE_SP_SHAREDr_ENUM
#define THDIEXT_BUFFER_CELL_LIMIT_SPr_ENUM BCM56260_B0_THDIEXT_BUFFER_CELL_LIMIT_SPr_ENUM
#define THDIEXT_BUFFER_CELL_LIMIT_SP_SHAREDr_ENUM BCM56260_B0_THDIEXT_BUFFER_CELL_LIMIT_SP_SHAREDr_ENUM
#define THDIEXT_CELL_RESET_LIMIT_OFFSET_SPr_ENUM BCM56260_B0_THDIEXT_CELL_RESET_LIMIT_OFFSET_SPr_ENUM
#define THDIEXT_CELL_SPAP_RED_OFFSET_SPr_ENUM BCM56260_B0_THDIEXT_CELL_SPAP_RED_OFFSET_SPr_ENUM
#define THDIEXT_CELL_SPAP_YELLOW_OFFSET_SPr_ENUM BCM56260_B0_THDIEXT_CELL_SPAP_YELLOW_OFFSET_SPr_ENUM
#define THDIEXT_COLOR_AWAREr_ENUM BCM56260_B0_THDIEXT_COLOR_AWAREr_ENUM
#define THDIEXT_ECC_ERROR_SINGLE_BIT_ERROR_CNTr_ENUM BCM56260_B0_THDIEXT_ECC_ERROR_SINGLE_BIT_ERROR_CNTr_ENUM
#define THDIEXT_FLOW_CONTROL_XOFF_STATEr_ENUM BCM56260_B0_THDIEXT_FLOW_CONTROL_XOFF_STATEr_ENUM
#define THDIEXT_GLOBAL_HDRM_COUNTr_ENUM BCM56260_B0_THDIEXT_GLOBAL_HDRM_COUNTr_ENUM
#define THDIEXT_GLOBAL_HDRM_LIMITr_ENUM BCM56260_B0_THDIEXT_GLOBAL_HDRM_LIMITr_ENUM
#define THDIEXT_INPUT_PORT_RX_ENABLE_64r_ENUM BCM56260_B0_THDIEXT_INPUT_PORT_RX_ENABLE_64r_ENUM
#define THDIEXT_MEMORY_TM_0r_ENUM BCM56260_B0_THDIEXT_MEMORY_TM_0r_ENUM
#define THDIEXT_MEMORY_TM_1r_ENUM BCM56260_B0_THDIEXT_MEMORY_TM_1r_ENUM
#define THDIEXT_PARITY_ERROR_INTR_MASKr_ENUM BCM56260_B0_THDIEXT_PARITY_ERROR_INTR_MASKr_ENUM
#define THDIEXT_PARITY_ERROR_STATUS_0r_ENUM BCM56260_B0_THDIEXT_PARITY_ERROR_STATUS_0r_ENUM
#define THDIEXT_POOL_DROP_STATEr_ENUM BCM56260_B0_THDIEXT_POOL_DROP_STATEr_ENUM
#define THDIEXT_PORT_COUNT_CELLr_ENUM BCM56260_B0_THDIEXT_PORT_COUNT_CELLr_ENUM
#define THDIEXT_PORT_FC_STATUSr_ENUM BCM56260_B0_THDIEXT_PORT_FC_STATUSr_ENUM
#define THDIEXT_PORT_LIMIT_STATESr_ENUM BCM56260_B0_THDIEXT_PORT_LIMIT_STATESr_ENUM
#define THDIEXT_PORT_MAX_PKT_SIZEr_ENUM BCM56260_B0_THDIEXT_PORT_MAX_PKT_SIZEr_ENUM
#define THDIEXT_PORT_OVQ_PAUSE_ENABLE_64r_ENUM BCM56260_B0_THDIEXT_PORT_OVQ_PAUSE_ENABLE_64r_ENUM
#define THDIEXT_PORT_PAUSE_ENABLE_64r_ENUM BCM56260_B0_THDIEXT_PORT_PAUSE_ENABLE_64r_ENUM
#define THDIEXT_PORT_PG_SPIDr_ENUM BCM56260_B0_THDIEXT_PORT_PG_SPIDr_ENUM
#define THDIEXT_PORT_PRI_XON_ENABLEr_ENUM BCM56260_B0_THDIEXT_PORT_PRI_XON_ENABLEr_ENUM
#define THDIEXT_PORT_PROFILE_MAPr_ENUM BCM56260_B0_THDIEXT_PORT_PROFILE_MAPr_ENUM
#define THDIEXT_PORT_SHARED_COUNT_CELLr_ENUM BCM56260_B0_THDIEXT_PORT_SHARED_COUNT_CELLr_ENUM
#define THDIEXT_PROFILE0_PRI_GRPr_ENUM BCM56260_B0_THDIEXT_PROFILE0_PRI_GRPr_ENUM
#define THDIEXT_PROFILE0_PRI_GRP0r_ENUM BCM56260_B0_THDIEXT_PROFILE0_PRI_GRP0r_ENUM
#define THDIEXT_PROFILE0_PRI_GRP1r_ENUM BCM56260_B0_THDIEXT_PROFILE0_PRI_GRP1r_ENUM
#define THDIEXT_PROFILE1_PRI_GRPr_ENUM BCM56260_B0_THDIEXT_PROFILE1_PRI_GRPr_ENUM
#define THDIEXT_PROFILE1_PRI_GRP0r_ENUM BCM56260_B0_THDIEXT_PROFILE1_PRI_GRP0r_ENUM
#define THDIEXT_PROFILE1_PRI_GRP1r_ENUM BCM56260_B0_THDIEXT_PROFILE1_PRI_GRP1r_ENUM
#define THDIEXT_PROFILE2_PRI_GRPr_ENUM BCM56260_B0_THDIEXT_PROFILE2_PRI_GRPr_ENUM
#define THDIEXT_PROFILE2_PRI_GRP0r_ENUM BCM56260_B0_THDIEXT_PROFILE2_PRI_GRP0r_ENUM
#define THDIEXT_PROFILE2_PRI_GRP1r_ENUM BCM56260_B0_THDIEXT_PROFILE2_PRI_GRP1r_ENUM
#define THDIEXT_PROFILE3_PRI_GRPr_ENUM BCM56260_B0_THDIEXT_PROFILE3_PRI_GRPr_ENUM
#define THDIEXT_PROFILE3_PRI_GRP0r_ENUM BCM56260_B0_THDIEXT_PROFILE3_PRI_GRP0r_ENUM
#define THDIEXT_PROFILE3_PRI_GRP1r_ENUM BCM56260_B0_THDIEXT_PROFILE3_PRI_GRP1r_ENUM
#define THDIEXT_RDE_POOL_SELECTr_ENUM BCM56260_B0_THDIEXT_RDE_POOL_SELECTr_ENUM
#define THDIEXT_THDI_BYPASSr_ENUM BCM56260_B0_THDIEXT_THDI_BYPASSr_ENUM
#define THDIEXT_THDI_PORT_PG_CNTRSm_ENUM BCM56260_B0_THDIEXT_THDI_PORT_PG_CNTRSm_ENUM
#define THDIEXT_THDI_PORT_PG_CONFIGm_ENUM BCM56260_B0_THDIEXT_THDI_PORT_PG_CONFIGm_ENUM
#define THDIEXT_THDI_PORT_SP_CNTRSm_ENUM BCM56260_B0_THDIEXT_THDI_PORT_SP_CNTRSm_ENUM
#define THDIEXT_THDI_PORT_SP_CONFIGm_ENUM BCM56260_B0_THDIEXT_THDI_PORT_SP_CONFIGm_ENUM
#define THDIEXT_TOTAL_BUFFER_COUNT_CELLr_ENUM BCM56260_B0_THDIEXT_TOTAL_BUFFER_COUNT_CELLr_ENUM
#define THDIEXT_TOTAL_BUFFER_COUNT_CELL_SPr_ENUM BCM56260_B0_THDIEXT_TOTAL_BUFFER_COUNT_CELL_SPr_ENUM
#define THDIEXT_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr_ENUM BCM56260_B0_THDIEXT_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr_ENUM
#define THDIEXT_USE_SP_SHAREDr_ENUM BCM56260_B0_THDIEXT_USE_SP_SHAREDr_ENUM
#define THDIQEN_BUFFER_CELL_LIMIT_SPr_ENUM BCM56260_B0_THDIQEN_BUFFER_CELL_LIMIT_SPr_ENUM
#define THDIQEN_BUFFER_CELL_LIMIT_SP_SHAREDr_ENUM BCM56260_B0_THDIQEN_BUFFER_CELL_LIMIT_SP_SHAREDr_ENUM
#define THDIQEN_CELL_RESET_LIMIT_OFFSET_SPr_ENUM BCM56260_B0_THDIQEN_CELL_RESET_LIMIT_OFFSET_SPr_ENUM
#define THDIQEN_CELL_SPAP_RED_OFFSET_SPr_ENUM BCM56260_B0_THDIQEN_CELL_SPAP_RED_OFFSET_SPr_ENUM
#define THDIQEN_CELL_SPAP_YELLOW_OFFSET_SPr_ENUM BCM56260_B0_THDIQEN_CELL_SPAP_YELLOW_OFFSET_SPr_ENUM
#define THDIQEN_COLOR_AWAREr_ENUM BCM56260_B0_THDIQEN_COLOR_AWAREr_ENUM
#define THDIQEN_ECC_ERROR_SINGLE_BIT_ERROR_CNTr_ENUM BCM56260_B0_THDIQEN_ECC_ERROR_SINGLE_BIT_ERROR_CNTr_ENUM
#define THDIQEN_FLOW_CONTROL_XOFF_STATEr_ENUM BCM56260_B0_THDIQEN_FLOW_CONTROL_XOFF_STATEr_ENUM
#define THDIQEN_GLOBAL_HDRM_COUNTr_ENUM BCM56260_B0_THDIQEN_GLOBAL_HDRM_COUNTr_ENUM
#define THDIQEN_GLOBAL_HDRM_LIMITr_ENUM BCM56260_B0_THDIQEN_GLOBAL_HDRM_LIMITr_ENUM
#define THDIQEN_INPUT_PORT_RX_ENABLE_64r_ENUM BCM56260_B0_THDIQEN_INPUT_PORT_RX_ENABLE_64r_ENUM
#define THDIQEN_MEMORY_TM_0r_ENUM BCM56260_B0_THDIQEN_MEMORY_TM_0r_ENUM
#define THDIQEN_MEMORY_TM_1r_ENUM BCM56260_B0_THDIQEN_MEMORY_TM_1r_ENUM
#define THDIQEN_PARITY_ERROR_INTR_MASKr_ENUM BCM56260_B0_THDIQEN_PARITY_ERROR_INTR_MASKr_ENUM
#define THDIQEN_PARITY_ERROR_STATUS_0r_ENUM BCM56260_B0_THDIQEN_PARITY_ERROR_STATUS_0r_ENUM
#define THDIQEN_POOL_DROP_STATEr_ENUM BCM56260_B0_THDIQEN_POOL_DROP_STATEr_ENUM
#define THDIQEN_PORT_COUNT_CELLr_ENUM BCM56260_B0_THDIQEN_PORT_COUNT_CELLr_ENUM
#define THDIQEN_PORT_FC_STATUSr_ENUM BCM56260_B0_THDIQEN_PORT_FC_STATUSr_ENUM
#define THDIQEN_PORT_LIMIT_STATESr_ENUM BCM56260_B0_THDIQEN_PORT_LIMIT_STATESr_ENUM
#define THDIQEN_PORT_MAX_PKT_SIZEr_ENUM BCM56260_B0_THDIQEN_PORT_MAX_PKT_SIZEr_ENUM
#define THDIQEN_PORT_OVQ_PAUSE_ENABLE_64r_ENUM BCM56260_B0_THDIQEN_PORT_OVQ_PAUSE_ENABLE_64r_ENUM
#define THDIQEN_PORT_PAUSE_ENABLE_64r_ENUM BCM56260_B0_THDIQEN_PORT_PAUSE_ENABLE_64r_ENUM
#define THDIQEN_PORT_PG_SPIDr_ENUM BCM56260_B0_THDIQEN_PORT_PG_SPIDr_ENUM
#define THDIQEN_PORT_PRI_XON_ENABLEr_ENUM BCM56260_B0_THDIQEN_PORT_PRI_XON_ENABLEr_ENUM
#define THDIQEN_PORT_PROFILE_MAPr_ENUM BCM56260_B0_THDIQEN_PORT_PROFILE_MAPr_ENUM
#define THDIQEN_PORT_SHARED_COUNT_CELLr_ENUM BCM56260_B0_THDIQEN_PORT_SHARED_COUNT_CELLr_ENUM
#define THDIQEN_PROFILE0_PRI_GRPr_ENUM BCM56260_B0_THDIQEN_PROFILE0_PRI_GRPr_ENUM
#define THDIQEN_PROFILE0_PRI_GRP0r_ENUM BCM56260_B0_THDIQEN_PROFILE0_PRI_GRP0r_ENUM
#define THDIQEN_PROFILE0_PRI_GRP1r_ENUM BCM56260_B0_THDIQEN_PROFILE0_PRI_GRP1r_ENUM
#define THDIQEN_PROFILE1_PRI_GRPr_ENUM BCM56260_B0_THDIQEN_PROFILE1_PRI_GRPr_ENUM
#define THDIQEN_PROFILE1_PRI_GRP0r_ENUM BCM56260_B0_THDIQEN_PROFILE1_PRI_GRP0r_ENUM
#define THDIQEN_PROFILE1_PRI_GRP1r_ENUM BCM56260_B0_THDIQEN_PROFILE1_PRI_GRP1r_ENUM
#define THDIQEN_PROFILE2_PRI_GRPr_ENUM BCM56260_B0_THDIQEN_PROFILE2_PRI_GRPr_ENUM
#define THDIQEN_PROFILE2_PRI_GRP0r_ENUM BCM56260_B0_THDIQEN_PROFILE2_PRI_GRP0r_ENUM
#define THDIQEN_PROFILE2_PRI_GRP1r_ENUM BCM56260_B0_THDIQEN_PROFILE2_PRI_GRP1r_ENUM
#define THDIQEN_PROFILE3_PRI_GRPr_ENUM BCM56260_B0_THDIQEN_PROFILE3_PRI_GRPr_ENUM
#define THDIQEN_PROFILE3_PRI_GRP0r_ENUM BCM56260_B0_THDIQEN_PROFILE3_PRI_GRP0r_ENUM
#define THDIQEN_PROFILE3_PRI_GRP1r_ENUM BCM56260_B0_THDIQEN_PROFILE3_PRI_GRP1r_ENUM
#define THDIQEN_RDE_POOL_SELECTr_ENUM BCM56260_B0_THDIQEN_RDE_POOL_SELECTr_ENUM
#define THDIQEN_THDI_BYPASSr_ENUM BCM56260_B0_THDIQEN_THDI_BYPASSr_ENUM
#define THDIQEN_THDI_PORT_PG_CNTRSm_ENUM BCM56260_B0_THDIQEN_THDI_PORT_PG_CNTRSm_ENUM
#define THDIQEN_THDI_PORT_PG_CONFIGm_ENUM BCM56260_B0_THDIQEN_THDI_PORT_PG_CONFIGm_ENUM
#define THDIQEN_THDI_PORT_SP_CNTRSm_ENUM BCM56260_B0_THDIQEN_THDI_PORT_SP_CNTRSm_ENUM
#define THDIQEN_THDI_PORT_SP_CONFIGm_ENUM BCM56260_B0_THDIQEN_THDI_PORT_SP_CONFIGm_ENUM
#define THDIQEN_TOTAL_BUFFER_COUNT_CELLr_ENUM BCM56260_B0_THDIQEN_TOTAL_BUFFER_COUNT_CELLr_ENUM
#define THDIQEN_TOTAL_BUFFER_COUNT_CELL_SPr_ENUM BCM56260_B0_THDIQEN_TOTAL_BUFFER_COUNT_CELL_SPr_ENUM
#define THDIQEN_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr_ENUM BCM56260_B0_THDIQEN_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr_ENUM
#define THDIQEN_USE_SP_SHAREDr_ENUM BCM56260_B0_THDIQEN_USE_SP_SHAREDr_ENUM
#define THDIRQE_BUFFER_CELL_LIMIT_SPr_ENUM BCM56260_B0_THDIRQE_BUFFER_CELL_LIMIT_SPr_ENUM
#define THDIRQE_BUFFER_CELL_LIMIT_SP_SHAREDr_ENUM BCM56260_B0_THDIRQE_BUFFER_CELL_LIMIT_SP_SHAREDr_ENUM
#define THDIRQE_CELL_RESET_LIMIT_OFFSET_SPr_ENUM BCM56260_B0_THDIRQE_CELL_RESET_LIMIT_OFFSET_SPr_ENUM
#define THDIRQE_CELL_SPAP_RED_OFFSET_SPr_ENUM BCM56260_B0_THDIRQE_CELL_SPAP_RED_OFFSET_SPr_ENUM
#define THDIRQE_CELL_SPAP_YELLOW_OFFSET_SPr_ENUM BCM56260_B0_THDIRQE_CELL_SPAP_YELLOW_OFFSET_SPr_ENUM
#define THDIRQE_COLOR_AWAREr_ENUM BCM56260_B0_THDIRQE_COLOR_AWAREr_ENUM
#define THDIRQE_ECC_ERROR_SINGLE_BIT_ERROR_CNTr_ENUM BCM56260_B0_THDIRQE_ECC_ERROR_SINGLE_BIT_ERROR_CNTr_ENUM
#define THDIRQE_FLOW_CONTROL_XOFF_STATEr_ENUM BCM56260_B0_THDIRQE_FLOW_CONTROL_XOFF_STATEr_ENUM
#define THDIRQE_GLOBAL_HDRM_COUNTr_ENUM BCM56260_B0_THDIRQE_GLOBAL_HDRM_COUNTr_ENUM
#define THDIRQE_GLOBAL_HDRM_LIMITr_ENUM BCM56260_B0_THDIRQE_GLOBAL_HDRM_LIMITr_ENUM
#define THDIRQE_INPUT_PORT_RX_ENABLE_64r_ENUM BCM56260_B0_THDIRQE_INPUT_PORT_RX_ENABLE_64r_ENUM
#define THDIRQE_MEMORY_TM_0r_ENUM BCM56260_B0_THDIRQE_MEMORY_TM_0r_ENUM
#define THDIRQE_MEMORY_TM_1r_ENUM BCM56260_B0_THDIRQE_MEMORY_TM_1r_ENUM
#define THDIRQE_PARITY_ERROR_INTR_MASKr_ENUM BCM56260_B0_THDIRQE_PARITY_ERROR_INTR_MASKr_ENUM
#define THDIRQE_PARITY_ERROR_STATUS_0r_ENUM BCM56260_B0_THDIRQE_PARITY_ERROR_STATUS_0r_ENUM
#define THDIRQE_POOL_DROP_STATEr_ENUM BCM56260_B0_THDIRQE_POOL_DROP_STATEr_ENUM
#define THDIRQE_PORT_COUNT_CELLr_ENUM BCM56260_B0_THDIRQE_PORT_COUNT_CELLr_ENUM
#define THDIRQE_PORT_FC_STATUSr_ENUM BCM56260_B0_THDIRQE_PORT_FC_STATUSr_ENUM
#define THDIRQE_PORT_LIMIT_STATESr_ENUM BCM56260_B0_THDIRQE_PORT_LIMIT_STATESr_ENUM
#define THDIRQE_PORT_MAX_PKT_SIZEr_ENUM BCM56260_B0_THDIRQE_PORT_MAX_PKT_SIZEr_ENUM
#define THDIRQE_PORT_OVQ_PAUSE_ENABLE_64r_ENUM BCM56260_B0_THDIRQE_PORT_OVQ_PAUSE_ENABLE_64r_ENUM
#define THDIRQE_PORT_PAUSE_ENABLE_64r_ENUM BCM56260_B0_THDIRQE_PORT_PAUSE_ENABLE_64r_ENUM
#define THDIRQE_PORT_PG_SPIDr_ENUM BCM56260_B0_THDIRQE_PORT_PG_SPIDr_ENUM
#define THDIRQE_PORT_PRI_XON_ENABLEr_ENUM BCM56260_B0_THDIRQE_PORT_PRI_XON_ENABLEr_ENUM
#define THDIRQE_PORT_PROFILE_MAPr_ENUM BCM56260_B0_THDIRQE_PORT_PROFILE_MAPr_ENUM
#define THDIRQE_PORT_SHARED_COUNT_CELLr_ENUM BCM56260_B0_THDIRQE_PORT_SHARED_COUNT_CELLr_ENUM
#define THDIRQE_PROFILE0_PRI_GRPr_ENUM BCM56260_B0_THDIRQE_PROFILE0_PRI_GRPr_ENUM
#define THDIRQE_PROFILE0_PRI_GRP0r_ENUM BCM56260_B0_THDIRQE_PROFILE0_PRI_GRP0r_ENUM
#define THDIRQE_PROFILE0_PRI_GRP1r_ENUM BCM56260_B0_THDIRQE_PROFILE0_PRI_GRP1r_ENUM
#define THDIRQE_PROFILE1_PRI_GRPr_ENUM BCM56260_B0_THDIRQE_PROFILE1_PRI_GRPr_ENUM
#define THDIRQE_PROFILE1_PRI_GRP0r_ENUM BCM56260_B0_THDIRQE_PROFILE1_PRI_GRP0r_ENUM
#define THDIRQE_PROFILE1_PRI_GRP1r_ENUM BCM56260_B0_THDIRQE_PROFILE1_PRI_GRP1r_ENUM
#define THDIRQE_PROFILE2_PRI_GRPr_ENUM BCM56260_B0_THDIRQE_PROFILE2_PRI_GRPr_ENUM
#define THDIRQE_PROFILE2_PRI_GRP0r_ENUM BCM56260_B0_THDIRQE_PROFILE2_PRI_GRP0r_ENUM
#define THDIRQE_PROFILE2_PRI_GRP1r_ENUM BCM56260_B0_THDIRQE_PROFILE2_PRI_GRP1r_ENUM
#define THDIRQE_PROFILE3_PRI_GRPr_ENUM BCM56260_B0_THDIRQE_PROFILE3_PRI_GRPr_ENUM
#define THDIRQE_PROFILE3_PRI_GRP0r_ENUM BCM56260_B0_THDIRQE_PROFILE3_PRI_GRP0r_ENUM
#define THDIRQE_PROFILE3_PRI_GRP1r_ENUM BCM56260_B0_THDIRQE_PROFILE3_PRI_GRP1r_ENUM
#define THDIRQE_RDE_POOL_SELECTr_ENUM BCM56260_B0_THDIRQE_RDE_POOL_SELECTr_ENUM
#define THDIRQE_THDI_BYPASSr_ENUM BCM56260_B0_THDIRQE_THDI_BYPASSr_ENUM
#define THDIRQE_THDI_PORT_PG_CNTRSm_ENUM BCM56260_B0_THDIRQE_THDI_PORT_PG_CNTRSm_ENUM
#define THDIRQE_THDI_PORT_PG_CONFIGm_ENUM BCM56260_B0_THDIRQE_THDI_PORT_PG_CONFIGm_ENUM
#define THDIRQE_THDI_PORT_SP_CNTRSm_ENUM BCM56260_B0_THDIRQE_THDI_PORT_SP_CNTRSm_ENUM
#define THDIRQE_THDI_PORT_SP_CONFIGm_ENUM BCM56260_B0_THDIRQE_THDI_PORT_SP_CONFIGm_ENUM
#define THDIRQE_TOTAL_BUFFER_COUNT_CELLr_ENUM BCM56260_B0_THDIRQE_TOTAL_BUFFER_COUNT_CELLr_ENUM
#define THDIRQE_TOTAL_BUFFER_COUNT_CELL_SPr_ENUM BCM56260_B0_THDIRQE_TOTAL_BUFFER_COUNT_CELL_SPr_ENUM
#define THDIRQE_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr_ENUM BCM56260_B0_THDIRQE_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr_ENUM
#define THDIRQE_USE_SP_SHAREDr_ENUM BCM56260_B0_THDIRQE_USE_SP_SHAREDr_ENUM
#define THDI_BYPASSr_ENUM BCM56260_B0_THDI_BYPASSr_ENUM
#define THDI_PORT_PG_CNTRSm_ENUM BCM56260_B0_THDI_PORT_PG_CNTRSm_ENUM
#define THDI_PORT_PG_CONFIGm_ENUM BCM56260_B0_THDI_PORT_PG_CONFIGm_ENUM
#define THDI_PORT_SP_CNTRSm_ENUM BCM56260_B0_THDI_PORT_SP_CNTRSm_ENUM
#define THDI_PORT_SP_CONFIGm_ENUM BCM56260_B0_THDI_PORT_SP_CONFIGm_ENUM
#define THDI_TO_OOBFC_SP_STr_ENUM BCM56260_B0_THDI_TO_OOBFC_SP_STr_ENUM
#define THDO_BYPASSr_ENUM BCM56260_B0_THDO_BYPASSr_ENUM
#define THDO_DROP_CTR_CONFIGr_ENUM BCM56260_B0_THDO_DROP_CTR_CONFIGr_ENUM
#define THDO_INTEROP_CONFIGr_ENUM BCM56260_B0_THDO_INTEROP_CONFIGr_ENUM
#define THDO_MEMDEBUG_OPNCONFIGr_ENUM BCM56260_B0_THDO_MEMDEBUG_OPNCONFIGr_ENUM
#define THDO_MEMDEBUG_OPNCOUNTr_ENUM BCM56260_B0_THDO_MEMDEBUG_OPNCOUNTr_ENUM
#define THDO_MEMDEBUG_OPNOFFSETr_ENUM BCM56260_B0_THDO_MEMDEBUG_OPNOFFSETr_ENUM
#define THDO_MEMDEBUG_OPNSTATUSr_ENUM BCM56260_B0_THDO_MEMDEBUG_OPNSTATUSr_ENUM
#define THDO_MEMDEBUG_QCONFIGr_ENUM BCM56260_B0_THDO_MEMDEBUG_QCONFIGr_ENUM
#define THDO_MEMDEBUG_QCOUNTr_ENUM BCM56260_B0_THDO_MEMDEBUG_QCOUNTr_ENUM
#define THDO_MEMDEBUG_QOFFSETr_ENUM BCM56260_B0_THDO_MEMDEBUG_QOFFSETr_ENUM
#define THDO_MEMDEBUG_QRESETr_ENUM BCM56260_B0_THDO_MEMDEBUG_QRESETr_ENUM
#define THDO_MEMDEBUG_QSTATUSr_ENUM BCM56260_B0_THDO_MEMDEBUG_QSTATUSr_ENUM
#define THDO_MISCCONFIGr_ENUM BCM56260_B0_THDO_MISCCONFIGr_ENUM
#define THDO_OPNCOUNT_QENTRYm_ENUM BCM56260_B0_THDO_OPNCOUNT_QENTRYm_ENUM
#define THDO_PARITY_ERROR_ADDRESSr_ENUM BCM56260_B0_THDO_PARITY_ERROR_ADDRESSr_ENUM
#define THDO_PARITY_ERROR_COUNTr_ENUM BCM56260_B0_THDO_PARITY_ERROR_COUNTr_ENUM
#define THDO_PARITY_ERROR_COUNT_2BITr_ENUM BCM56260_B0_THDO_PARITY_ERROR_COUNT_2BITr_ENUM
#define THDO_PARITY_ERROR_MASKr_ENUM BCM56260_B0_THDO_PARITY_ERROR_MASKr_ENUM
#define THDO_PARITY_ERROR_MASK1r_ENUM BCM56260_B0_THDO_PARITY_ERROR_MASK1r_ENUM
#define THDO_PARITY_ERROR_MASK2r_ENUM BCM56260_B0_THDO_PARITY_ERROR_MASK2r_ENUM
#define THDO_PARITY_ERROR_STATUSr_ENUM BCM56260_B0_THDO_PARITY_ERROR_STATUSr_ENUM
#define THDO_PARITY_ERROR_STATUS1r_ENUM BCM56260_B0_THDO_PARITY_ERROR_STATUS1r_ENUM
#define THDO_PARITY_ERROR_STATUS2r_ENUM BCM56260_B0_THDO_PARITY_ERROR_STATUS2r_ENUM
#define THDO_PORT_DISABLE_CFG1r_ENUM BCM56260_B0_THDO_PORT_DISABLE_CFG1r_ENUM
#define THDO_PORT_DISABLE_STATUSr_ENUM BCM56260_B0_THDO_PORT_DISABLE_STATUSr_ENUM
#define THDO_QCOUNT_QENTRYm_ENUM BCM56260_B0_THDO_QCOUNT_QENTRYm_ENUM
#define THDO_QUEUE_DISABLE_CFG1r_ENUM BCM56260_B0_THDO_QUEUE_DISABLE_CFG1r_ENUM
#define THDO_QUEUE_DISABLE_CFG2r_ENUM BCM56260_B0_THDO_QUEUE_DISABLE_CFG2r_ENUM
#define THDO_QUEUE_DISABLE_STATUSr_ENUM BCM56260_B0_THDO_QUEUE_DISABLE_STATUSr_ENUM
#define THDO_RDE_WORK_QUEUE_DROP_STATUS_64r_ENUM BCM56260_B0_THDO_RDE_WORK_QUEUE_DROP_STATUS_64r_ENUM
#define THDO_RQE_WORK_QUEUE_DROP_STATUS_64r_ENUM BCM56260_B0_THDO_RQE_WORK_QUEUE_DROP_STATUS_64r_ENUM
#define THDO_TO_OOBFC_SP_STr_ENUM BCM56260_B0_THDO_TO_OOBFC_SP_STr_ENUM
#define TIME_DOMAINr_ENUM BCM56260_B0_TIME_DOMAINr_ENUM
#define TJBRr_ENUM BCM56260_B0_TJBRr_ENUM
#define TLCLr_ENUM BCM56260_B0_TLCLr_ENUM
#define TMCAr_ENUM BCM56260_B0_TMCAr_ENUM
#define TMCLr_ENUM BCM56260_B0_TMCLr_ENUM
#define TMGVr_ENUM BCM56260_B0_TMGVr_ENUM
#define TNCLr_ENUM BCM56260_B0_TNCLr_ENUM
#define TOP_ARS_WRAP_CLK_PMB_ENr_ENUM BCM56260_B0_TOP_ARS_WRAP_CLK_PMB_ENr_ENUM
#define TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRLr_ENUM BCM56260_B0_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRLr_ENUM
#define TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_0r_ENUM BCM56260_B0_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_0r_ENUM
#define TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_1r_ENUM BCM56260_B0_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_1r_ENUM
#define TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRLr_ENUM BCM56260_B0_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRLr_ENUM
#define TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_1r_ENUM BCM56260_B0_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_1r_ENUM
#define TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_2r_ENUM BCM56260_B0_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_2r_ENUM
#define TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_3r_ENUM BCM56260_B0_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_3r_ENUM
#define TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_4r_ENUM BCM56260_B0_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_4r_ENUM
#define TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_5r_ENUM BCM56260_B0_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_5r_ENUM
#define TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_6r_ENUM BCM56260_B0_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_6r_ENUM
#define TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_7r_ENUM BCM56260_B0_TOP_BROAD_SYNC0_PLL_CTRL_REGISTER_7r_ENUM
#define TOP_BROAD_SYNC0_PLL_STATUSr_ENUM BCM56260_B0_TOP_BROAD_SYNC0_PLL_STATUSr_ENUM
#define TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRLr_ENUM BCM56260_B0_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRLr_ENUM
#define TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_0r_ENUM BCM56260_B0_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_0r_ENUM
#define TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_1r_ENUM BCM56260_B0_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_1r_ENUM
#define TOP_BROAD_SYNC1_LCPLL_SAMPLE_DIV_CTRLr_ENUM BCM56260_B0_TOP_BROAD_SYNC1_LCPLL_SAMPLE_DIV_CTRLr_ENUM
#define TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_1r_ENUM BCM56260_B0_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_1r_ENUM
#define TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_2r_ENUM BCM56260_B0_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_2r_ENUM
#define TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_3r_ENUM BCM56260_B0_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_3r_ENUM
#define TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_4r_ENUM BCM56260_B0_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_4r_ENUM
#define TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_5r_ENUM BCM56260_B0_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_5r_ENUM
#define TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_6r_ENUM BCM56260_B0_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_6r_ENUM
#define TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_7r_ENUM BCM56260_B0_TOP_BROAD_SYNC1_PLL_CTRL_REGISTER_7r_ENUM
#define TOP_BROAD_SYNC1_PLL_STATUSr_ENUM BCM56260_B0_TOP_BROAD_SYNC1_PLL_STATUSr_ENUM
#define TOP_BROAD_SYNC_LCPLL_SAMPLE_DIV_CTRLr_ENUM BCM56260_B0_TOP_BROAD_SYNC_LCPLL_SAMPLE_DIV_CTRLr_ENUM
#define TOP_BROAD_SYNC_PLL_STATUSr_ENUM BCM56260_B0_TOP_BROAD_SYNC_PLL_STATUSr_ENUM
#define TOP_CI_DDR_PHY_REG_CTRLr_ENUM BCM56260_B0_TOP_CI_DDR_PHY_REG_CTRLr_ENUM
#define TOP_CI_DDR_PHY_REG_DATAr_ENUM BCM56260_B0_TOP_CI_DDR_PHY_REG_DATAr_ENUM
#define TOP_CI_PHY_CONTROLr_ENUM BCM56260_B0_TOP_CI_PHY_CONTROLr_ENUM
#define TOP_CI_PHY_STATUSr_ENUM BCM56260_B0_TOP_CI_PHY_STATUSr_ENUM
#define TOP_CORE_PLL0_CTRL_REGISTER_0r_ENUM BCM56260_B0_TOP_CORE_PLL0_CTRL_REGISTER_0r_ENUM
#define TOP_CORE_PLL0_CTRL_REGISTER_1r_ENUM BCM56260_B0_TOP_CORE_PLL0_CTRL_REGISTER_1r_ENUM
#define TOP_CORE_PLL0_CTRL_REGISTER_2r_ENUM BCM56260_B0_TOP_CORE_PLL0_CTRL_REGISTER_2r_ENUM
#define TOP_CORE_PLL0_CTRL_REGISTER_3r_ENUM BCM56260_B0_TOP_CORE_PLL0_CTRL_REGISTER_3r_ENUM
#define TOP_CORE_PLL0_CTRL_REGISTER_4r_ENUM BCM56260_B0_TOP_CORE_PLL0_CTRL_REGISTER_4r_ENUM
#define TOP_CORE_PLL0_CTRL_REGISTER_5r_ENUM BCM56260_B0_TOP_CORE_PLL0_CTRL_REGISTER_5r_ENUM
#define TOP_CORE_PLL0_STATUSr_ENUM BCM56260_B0_TOP_CORE_PLL0_STATUSr_ENUM
#define TOP_DEV_REV_IDr_ENUM BCM56260_B0_TOP_DEV_REV_IDr_ENUM
#define TOP_HW_TAP_CONTROLr_ENUM BCM56260_B0_TOP_HW_TAP_CONTROLr_ENUM
#define TOP_HW_TAP_MEM_DEBUGr_ENUM BCM56260_B0_TOP_HW_TAP_MEM_DEBUGr_ENUM
#define TOP_HW_TAP_MEM_ECC_CTRLr_ENUM BCM56260_B0_TOP_HW_TAP_MEM_ECC_CTRLr_ENUM
#define TOP_HW_TAP_MEM_ECC_CTRL1r_ENUM BCM56260_B0_TOP_HW_TAP_MEM_ECC_CTRL1r_ENUM
#define TOP_HW_TAP_MEM_ECC_STATUSr_ENUM BCM56260_B0_TOP_HW_TAP_MEM_ECC_STATUSr_ENUM
#define TOP_HW_TAP_READ_VAILD_DEBUG_STATUSr_ENUM BCM56260_B0_TOP_HW_TAP_READ_VAILD_DEBUG_STATUSr_ENUM
#define TOP_L1_SYNCE_CLK_LINK_STATUS_1r_ENUM BCM56260_B0_TOP_L1_SYNCE_CLK_LINK_STATUS_1r_ENUM
#define TOP_L1_SYNCE_CLK_LINK_STATUS_2r_ENUM BCM56260_B0_TOP_L1_SYNCE_CLK_LINK_STATUS_2r_ENUM
#define TOP_LCPLL_SOFT_RESET_REGr_ENUM BCM56260_B0_TOP_LCPLL_SOFT_RESET_REGr_ENUM
#define TOP_MASTER_LCPLL_FBDIV_CTRLr_ENUM BCM56260_B0_TOP_MASTER_LCPLL_FBDIV_CTRLr_ENUM
#define TOP_MASTER_LCPLL_FBDIV_CTRL_0r_ENUM BCM56260_B0_TOP_MASTER_LCPLL_FBDIV_CTRL_0r_ENUM
#define TOP_MASTER_LCPLL_FBDIV_CTRL_1r_ENUM BCM56260_B0_TOP_MASTER_LCPLL_FBDIV_CTRL_1r_ENUM
#define TOP_MASTER_LCPLL_SAMPLE_DIV_CTRLr_ENUM BCM56260_B0_TOP_MASTER_LCPLL_SAMPLE_DIV_CTRLr_ENUM
#define TOP_MBIST_MEM0_TM_CTRLr_ENUM BCM56260_B0_TOP_MBIST_MEM0_TM_CTRLr_ENUM
#define TOP_MBIST_MEM1_TM_CTRLr_ENUM BCM56260_B0_TOP_MBIST_MEM1_TM_CTRLr_ENUM
#define TOP_MBIST_MEM_TM_CTRLr_ENUM BCM56260_B0_TOP_MBIST_MEM_TM_CTRLr_ENUM
#define TOP_MISC_CONTROL_0r_ENUM BCM56260_B0_TOP_MISC_CONTROL_0r_ENUM
#define TOP_MISC_CONTROL_1r_ENUM BCM56260_B0_TOP_MISC_CONTROL_1r_ENUM
#define TOP_MISC_CONTROL_2r_ENUM BCM56260_B0_TOP_MISC_CONTROL_2r_ENUM
#define TOP_MISC_CONTROL_3r_ENUM BCM56260_B0_TOP_MISC_CONTROL_3r_ENUM
#define TOP_MISC_CONTROL_4r_ENUM BCM56260_B0_TOP_MISC_CONTROL_4r_ENUM
#define TOP_MISC_STATUS_0r_ENUM BCM56260_B0_TOP_MISC_STATUS_0r_ENUM
#define TOP_MISC_STATUS_1r_ENUM BCM56260_B0_TOP_MISC_STATUS_1r_ENUM
#define TOP_MMU_DDR_PHY_CTRLr_ENUM BCM56260_B0_TOP_MMU_DDR_PHY_CTRLr_ENUM
#define TOP_PVTMON_CALIBRATIONr_ENUM BCM56260_B0_TOP_PVTMON_CALIBRATIONr_ENUM
#define TOP_PVTMON_CTRL_0r_ENUM BCM56260_B0_TOP_PVTMON_CTRL_0r_ENUM
#define TOP_PVTMON_CTRL_1r_ENUM BCM56260_B0_TOP_PVTMON_CTRL_1r_ENUM
#define TOP_PVTMON_RESULTr_ENUM BCM56260_B0_TOP_PVTMON_RESULTr_ENUM
#define TOP_PVTMON_RESULT_0r_ENUM BCM56260_B0_TOP_PVTMON_RESULT_0r_ENUM
#define TOP_PVTMON_RESULT_1r_ENUM BCM56260_B0_TOP_PVTMON_RESULT_1r_ENUM
#define TOP_PVTMON_VDAC_DATAr_ENUM BCM56260_B0_TOP_PVTMON_VDAC_DATAr_ENUM
#define TOP_RESCAL_CONTROLr_ENUM BCM56260_B0_TOP_RESCAL_CONTROLr_ENUM
#define TOP_RESCAL_STATUS_0r_ENUM BCM56260_B0_TOP_RESCAL_STATUS_0r_ENUM
#define TOP_RESCAL_STATUS_1r_ENUM BCM56260_B0_TOP_RESCAL_STATUS_1r_ENUM
#define TOP_SERDES_LCPLL_FBDIV_CTRLr_ENUM BCM56260_B0_TOP_SERDES_LCPLL_FBDIV_CTRLr_ENUM
#define TOP_SERDES_LCPLL_FBDIV_CTRL_0r_ENUM BCM56260_B0_TOP_SERDES_LCPLL_FBDIV_CTRL_0r_ENUM
#define TOP_SERDES_LCPLL_FBDIV_CTRL_1r_ENUM BCM56260_B0_TOP_SERDES_LCPLL_FBDIV_CTRL_1r_ENUM
#define TOP_SERDES_LCPLL_SAMPLE_DIV_CTRLr_ENUM BCM56260_B0_TOP_SERDES_LCPLL_SAMPLE_DIV_CTRLr_ENUM
#define TOP_SOFT_RESET_REGr_ENUM BCM56260_B0_TOP_SOFT_RESET_REGr_ENUM
#define TOP_SOFT_RESET_REG_2r_ENUM BCM56260_B0_TOP_SOFT_RESET_REG_2r_ENUM
#define TOP_SOFT_RESET_REG_3r_ENUM BCM56260_B0_TOP_SOFT_RESET_REG_3r_ENUM
#define TOP_SWITCH_FEATURE_ENABLE_0r_ENUM BCM56260_B0_TOP_SWITCH_FEATURE_ENABLE_0r_ENUM
#define TOP_SWITCH_FEATURE_ENABLE_1r_ENUM BCM56260_B0_TOP_SWITCH_FEATURE_ENABLE_1r_ENUM
#define TOP_SWITCH_FEATURE_ENABLE_2r_ENUM BCM56260_B0_TOP_SWITCH_FEATURE_ENABLE_2r_ENUM
#define TOP_SWITCH_FEATURE_ENABLE_3r_ENUM BCM56260_B0_TOP_SWITCH_FEATURE_ENABLE_3r_ENUM
#define TOP_SWITCH_FEATURE_ENABLE_4r_ENUM BCM56260_B0_TOP_SWITCH_FEATURE_ENABLE_4r_ENUM
#define TOP_SWITCH_FEATURE_ENABLE_5r_ENUM BCM56260_B0_TOP_SWITCH_FEATURE_ENABLE_5r_ENUM
#define TOP_SWITCH_FEATURE_ENABLE_6r_ENUM BCM56260_B0_TOP_SWITCH_FEATURE_ENABLE_6r_ENUM
#define TOP_SWITCH_FEATURE_ENABLE_7r_ENUM BCM56260_B0_TOP_SWITCH_FEATURE_ENABLE_7r_ENUM
#define TOP_SW_BOND_OVRD_CTRL0r_ENUM BCM56260_B0_TOP_SW_BOND_OVRD_CTRL0r_ENUM
#define TOP_SW_BOND_OVRD_CTRL1r_ENUM BCM56260_B0_TOP_SW_BOND_OVRD_CTRL1r_ENUM
#define TOP_TAP_CONTROLr_ENUM BCM56260_B0_TOP_TAP_CONTROLr_ENUM
#define TOP_TIME_SYNC_PLL_CTRL_REGISTER_0r_ENUM BCM56260_B0_TOP_TIME_SYNC_PLL_CTRL_REGISTER_0r_ENUM
#define TOP_TIME_SYNC_PLL_CTRL_REGISTER_1r_ENUM BCM56260_B0_TOP_TIME_SYNC_PLL_CTRL_REGISTER_1r_ENUM
#define TOP_TIME_SYNC_PLL_CTRL_REGISTER_2r_ENUM BCM56260_B0_TOP_TIME_SYNC_PLL_CTRL_REGISTER_2r_ENUM
#define TOP_TIME_SYNC_PLL_CTRL_REGISTER_3r_ENUM BCM56260_B0_TOP_TIME_SYNC_PLL_CTRL_REGISTER_3r_ENUM
#define TOP_TIME_SYNC_PLL_CTRL_REGISTER_4r_ENUM BCM56260_B0_TOP_TIME_SYNC_PLL_CTRL_REGISTER_4r_ENUM
#define TOP_TIME_SYNC_PLL_CTRL_REGISTER_5r_ENUM BCM56260_B0_TOP_TIME_SYNC_PLL_CTRL_REGISTER_5r_ENUM
#define TOP_TIME_SYNC_PLL_STATUSr_ENUM BCM56260_B0_TOP_TIME_SYNC_PLL_STATUSr_ENUM
#define TOP_TSCE_CONFIGr_ENUM BCM56260_B0_TOP_TSCE_CONFIGr_ENUM
#define TOP_UC_TAP_CONTROLr_ENUM BCM56260_B0_TOP_UC_TAP_CONTROLr_ENUM
#define TOP_UC_TAP_READ_DATAr_ENUM BCM56260_B0_TOP_UC_TAP_READ_DATAr_ENUM
#define TOP_UC_TAP_WRITE_DATAr_ENUM BCM56260_B0_TOP_UC_TAP_WRITE_DATAr_ENUM
#define TOP_UPI_CTRL_0r_ENUM BCM56260_B0_TOP_UPI_CTRL_0r_ENUM
#define TOP_UPI_CTRL_1r_ENUM BCM56260_B0_TOP_UPI_CTRL_1r_ENUM
#define TOP_UPI_RING_OSC_V1P8_CTRLr_ENUM BCM56260_B0_TOP_UPI_RING_OSC_V1P8_CTRLr_ENUM
#define TOP_UPI_STATUS_0r_ENUM BCM56260_B0_TOP_UPI_STATUS_0r_ENUM
#define TOP_UPI_STATUS_1r_ENUM BCM56260_B0_TOP_UPI_STATUS_1r_ENUM
#define TOP_UPI_STATUS_10r_ENUM BCM56260_B0_TOP_UPI_STATUS_10r_ENUM
#define TOP_UPI_STATUS_11r_ENUM BCM56260_B0_TOP_UPI_STATUS_11r_ENUM
#define TOP_UPI_STATUS_12r_ENUM BCM56260_B0_TOP_UPI_STATUS_12r_ENUM
#define TOP_UPI_STATUS_13r_ENUM BCM56260_B0_TOP_UPI_STATUS_13r_ENUM
#define TOP_UPI_STATUS_14r_ENUM BCM56260_B0_TOP_UPI_STATUS_14r_ENUM
#define TOP_UPI_STATUS_15r_ENUM BCM56260_B0_TOP_UPI_STATUS_15r_ENUM
#define TOP_UPI_STATUS_16r_ENUM BCM56260_B0_TOP_UPI_STATUS_16r_ENUM
#define TOP_UPI_STATUS_2r_ENUM BCM56260_B0_TOP_UPI_STATUS_2r_ENUM
#define TOP_UPI_STATUS_3r_ENUM BCM56260_B0_TOP_UPI_STATUS_3r_ENUM
#define TOP_UPI_STATUS_4r_ENUM BCM56260_B0_TOP_UPI_STATUS_4r_ENUM
#define TOP_UPI_STATUS_5r_ENUM BCM56260_B0_TOP_UPI_STATUS_5r_ENUM
#define TOP_UPI_STATUS_6r_ENUM BCM56260_B0_TOP_UPI_STATUS_6r_ENUM
#define TOP_UPI_STATUS_7r_ENUM BCM56260_B0_TOP_UPI_STATUS_7r_ENUM
#define TOP_UPI_STATUS_8r_ENUM BCM56260_B0_TOP_UPI_STATUS_8r_ENUM
#define TOP_UPI_STATUS_9r_ENUM BCM56260_B0_TOP_UPI_STATUS_9r_ENUM
#define TOP_XGXS0_PLL_CONTROL_1r_ENUM BCM56260_B0_TOP_XGXS0_PLL_CONTROL_1r_ENUM
#define TOP_XGXS0_PLL_CONTROL_2r_ENUM BCM56260_B0_TOP_XGXS0_PLL_CONTROL_2r_ENUM
#define TOP_XGXS0_PLL_CONTROL_3r_ENUM BCM56260_B0_TOP_XGXS0_PLL_CONTROL_3r_ENUM
#define TOP_XGXS0_PLL_CONTROL_4r_ENUM BCM56260_B0_TOP_XGXS0_PLL_CONTROL_4r_ENUM
#define TOP_XGXS0_PLL_CONTROL_5r_ENUM BCM56260_B0_TOP_XGXS0_PLL_CONTROL_5r_ENUM
#define TOP_XGXS0_PLL_CONTROL_6r_ENUM BCM56260_B0_TOP_XGXS0_PLL_CONTROL_6r_ENUM
#define TOP_XGXS0_PLL_CONTROL_7r_ENUM BCM56260_B0_TOP_XGXS0_PLL_CONTROL_7r_ENUM
#define TOP_XGXS0_PLL_CONTROL_8r_ENUM BCM56260_B0_TOP_XGXS0_PLL_CONTROL_8r_ENUM
#define TOP_XGXS0_PLL_STATUSr_ENUM BCM56260_B0_TOP_XGXS0_PLL_STATUSr_ENUM
#define TOP_XGXS1_PLL_CONTROL_1r_ENUM BCM56260_B0_TOP_XGXS1_PLL_CONTROL_1r_ENUM
#define TOP_XGXS1_PLL_CONTROL_2r_ENUM BCM56260_B0_TOP_XGXS1_PLL_CONTROL_2r_ENUM
#define TOP_XGXS1_PLL_CONTROL_3r_ENUM BCM56260_B0_TOP_XGXS1_PLL_CONTROL_3r_ENUM
#define TOP_XGXS1_PLL_CONTROL_4r_ENUM BCM56260_B0_TOP_XGXS1_PLL_CONTROL_4r_ENUM
#define TOP_XGXS1_PLL_CONTROL_5r_ENUM BCM56260_B0_TOP_XGXS1_PLL_CONTROL_5r_ENUM
#define TOP_XGXS1_PLL_CONTROL_6r_ENUM BCM56260_B0_TOP_XGXS1_PLL_CONTROL_6r_ENUM
#define TOP_XGXS1_PLL_CONTROL_7r_ENUM BCM56260_B0_TOP_XGXS1_PLL_CONTROL_7r_ENUM
#define TOP_XGXS1_PLL_CONTROL_8r_ENUM BCM56260_B0_TOP_XGXS1_PLL_CONTROL_8r_ENUM
#define TOP_XGXS1_PLL_STATUSr_ENUM BCM56260_B0_TOP_XGXS1_PLL_STATUSr_ENUM
#define TOP_XGXS_MDIO_CONFIGr_ENUM BCM56260_B0_TOP_XGXS_MDIO_CONFIGr_ENUM
#define TOP_XGXS_MDIO_CONFIG_0r_ENUM BCM56260_B0_TOP_XGXS_MDIO_CONFIG_0r_ENUM
#define TOP_XGXS_MDIO_CONFIG_1r_ENUM BCM56260_B0_TOP_XGXS_MDIO_CONFIG_1r_ENUM
#define TOP_XGXS_MDIO_CONFIG_2r_ENUM BCM56260_B0_TOP_XGXS_MDIO_CONFIG_2r_ENUM
#define TOP_XGXS_MDIO_CONFIG_3r_ENUM BCM56260_B0_TOP_XGXS_MDIO_CONFIG_3r_ENUM
#define TOP_XGXS_MDIO_CONFIG_4r_ENUM BCM56260_B0_TOP_XGXS_MDIO_CONFIG_4r_ENUM
#define TOP_XGXS_MDIO_CONFIG_5r_ENUM BCM56260_B0_TOP_XGXS_MDIO_CONFIG_5r_ENUM
#define TOP_XGXS_MDIO_CONFIG_SGMIIr_ENUM BCM56260_B0_TOP_XGXS_MDIO_CONFIG_SGMIIr_ENUM
#define TOP_XGXS_PLL_CONTROL_1r_ENUM BCM56260_B0_TOP_XGXS_PLL_CONTROL_1r_ENUM
#define TOP_XGXS_PLL_CONTROL_2r_ENUM BCM56260_B0_TOP_XGXS_PLL_CONTROL_2r_ENUM
#define TOP_XGXS_PLL_CONTROL_3r_ENUM BCM56260_B0_TOP_XGXS_PLL_CONTROL_3r_ENUM
#define TOP_XGXS_PLL_CONTROL_4r_ENUM BCM56260_B0_TOP_XGXS_PLL_CONTROL_4r_ENUM
#define TOP_XGXS_PLL_CONTROL_5r_ENUM BCM56260_B0_TOP_XGXS_PLL_CONTROL_5r_ENUM
#define TOP_XGXS_PLL_CONTROL_6r_ENUM BCM56260_B0_TOP_XGXS_PLL_CONTROL_6r_ENUM
#define TOP_XGXS_PLL_CONTROL_7r_ENUM BCM56260_B0_TOP_XGXS_PLL_CONTROL_7r_ENUM
#define TOP_XGXS_PLL_STATUSr_ENUM BCM56260_B0_TOP_XGXS_PLL_STATUSr_ENUM
#define TOQ_BW_LIMITING_MIDPKT_ENr_ENUM BCM56260_B0_TOQ_BW_LIMITING_MIDPKT_ENr_ENUM
#define TOQ_DEBUG_EXT_PQE_WATERMARKr_ENUM BCM56260_B0_TOQ_DEBUG_EXT_PQE_WATERMARKr_ENUM
#define TOQ_DEBUG_INT_PQE_WATERMARKr_ENUM BCM56260_B0_TOQ_DEBUG_INT_PQE_WATERMARKr_ENUM
#define TOQ_DEBUG_PQE_CREDITr_ENUM BCM56260_B0_TOQ_DEBUG_PQE_CREDITr_ENUM
#define TOQ_ECC_DEBUGr_ENUM BCM56260_B0_TOQ_ECC_DEBUGr_ENUM
#define TOQ_EG_CREDITr_ENUM BCM56260_B0_TOQ_EG_CREDITr_ENUM
#define TOQ_ERROR1r_ENUM BCM56260_B0_TOQ_ERROR1r_ENUM
#define TOQ_ERROR1_MASKr_ENUM BCM56260_B0_TOQ_ERROR1_MASKr_ENUM
#define TOQ_ERROR2r_ENUM BCM56260_B0_TOQ_ERROR2r_ENUM
#define TOQ_ERROR2_MASKr_ENUM BCM56260_B0_TOQ_ERROR2_MASKr_ENUM
#define TOQ_EXT_MEM_BW_MAP_TABLEr_ENUM BCM56260_B0_TOQ_EXT_MEM_BW_MAP_TABLEr_ENUM
#define TOQ_EXT_MEM_BW_TIMER_CFGr_ENUM BCM56260_B0_TOQ_EXT_MEM_BW_TIMER_CFGr_ENUM
#define TOQ_FLUSH0r_ENUM BCM56260_B0_TOQ_FLUSH0r_ENUM
#define TOQ_FLUSH1r_ENUM BCM56260_B0_TOQ_FLUSH1r_ENUM
#define TOQ_FLUSH2r_ENUM BCM56260_B0_TOQ_FLUSH2r_ENUM
#define TOQ_GEN_CFGr_ENUM BCM56260_B0_TOQ_GEN_CFGr_ENUM
#define TOQ_GEN_CFG1r_ENUM BCM56260_B0_TOQ_GEN_CFG1r_ENUM
#define TOQ_INTERRUPTr_ENUM BCM56260_B0_TOQ_INTERRUPTr_ENUM
#define TOQ_INTERRUPT_MASKr_ENUM BCM56260_B0_TOQ_INTERRUPT_MASKr_ENUM
#define TOQ_MEM_DEBUG0r_ENUM BCM56260_B0_TOQ_MEM_DEBUG0r_ENUM
#define TOQ_MEM_DEBUG1r_ENUM BCM56260_B0_TOQ_MEM_DEBUG1r_ENUM
#define TOQ_MEM_DEBUG2r_ENUM BCM56260_B0_TOQ_MEM_DEBUG2r_ENUM
#define TOQ_MEM_DEBUG3r_ENUM BCM56260_B0_TOQ_MEM_DEBUG3r_ENUM
#define TOQ_MEM_DEBUG4r_ENUM BCM56260_B0_TOQ_MEM_DEBUG4r_ENUM
#define TOQ_PORT_BW_CTRLr_ENUM BCM56260_B0_TOQ_PORT_BW_CTRLr_ENUM
#define TOS_FNm_ENUM BCM56260_B0_TOS_FNm_ENUM
#define TOS_FN_PARITY_CONTROLr_ENUM BCM56260_B0_TOS_FN_PARITY_CONTROLr_ENUM
#define TOTAL_BUFFER_COUNT_CELLr_ENUM BCM56260_B0_TOTAL_BUFFER_COUNT_CELLr_ENUM
#define TOTAL_BUFFER_COUNT_CELL_SPr_ENUM BCM56260_B0_TOTAL_BUFFER_COUNT_CELL_SPr_ENUM
#define TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr_ENUM BCM56260_B0_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr_ENUM
#define TOVRr_ENUM BCM56260_B0_TOVRr_ENUM
#define TPCEr_ENUM BCM56260_B0_TPCEr_ENUM
#define TPFCr_ENUM BCM56260_B0_TPFCr_ENUM
#define TPFC0r_ENUM BCM56260_B0_TPFC0r_ENUM
#define TPFC1r_ENUM BCM56260_B0_TPFC1r_ENUM
#define TPFC2r_ENUM BCM56260_B0_TPFC2r_ENUM
#define TPFC3r_ENUM BCM56260_B0_TPFC3r_ENUM
#define TPFC4r_ENUM BCM56260_B0_TPFC4r_ENUM
#define TPFC5r_ENUM BCM56260_B0_TPFC5r_ENUM
#define TPFC6r_ENUM BCM56260_B0_TPFC6r_ENUM
#define TPFC7r_ENUM BCM56260_B0_TPFC7r_ENUM
#define TPKTr_ENUM BCM56260_B0_TPKTr_ENUM
#define TPOKr_ENUM BCM56260_B0_TPOKr_ENUM
#define TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_CONTROLr_ENUM BCM56260_B0_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_CONTROLr_ENUM
#define TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_CONTROLr_ENUM BCM56260_B0_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_CONTROLr_ENUM
#define TRILL_RX_PKTS_PARITY_CONTROLr_ENUM BCM56260_B0_TRILL_RX_PKTS_PARITY_CONTROLr_ENUM
#define TRPKTr_ENUM BCM56260_B0_TRPKTr_ENUM
#define TRUNK_BITMAPm_ENUM BCM56260_B0_TRUNK_BITMAPm_ENUM
#define TRUNK_BITMAP_TABLE_PARITY_CONTROLr_ENUM BCM56260_B0_TRUNK_BITMAP_TABLE_PARITY_CONTROLr_ENUM
#define TRUNK_CBL_TABLEm_ENUM BCM56260_B0_TRUNK_CBL_TABLEm_ENUM
#define TRUNK_GROUPm_ENUM BCM56260_B0_TRUNK_GROUPm_ENUM
#define TRUNK_GROUP_PARITY_CONTROLr_ENUM BCM56260_B0_TRUNK_GROUP_PARITY_CONTROLr_ENUM
#define TRUNK_MEMBERm_ENUM BCM56260_B0_TRUNK_MEMBERm_ENUM
#define TRUNK_MEMBER_PARITY_CONTROLr_ENUM BCM56260_B0_TRUNK_MEMBER_PARITY_CONTROLr_ENUM
#define TSCLr_ENUM BCM56260_B0_TSCLr_ENUM
#define TS_TO_CORE_SYNC_ENABLEr_ENUM BCM56260_B0_TS_TO_CORE_SYNC_ENABLEr_ENUM
#define TTL_FNm_ENUM BCM56260_B0_TTL_FNm_ENUM
#define TTL_FN_PARITY_CONTROLr_ENUM BCM56260_B0_TTL_FN_PARITY_CONTROLr_ENUM
#define TUCAr_ENUM BCM56260_B0_TUCAr_ENUM
#define TUFLr_ENUM BCM56260_B0_TUFLr_ENUM
#define TVLNr_ENUM BCM56260_B0_TVLNr_ENUM
#define TXCFr_ENUM BCM56260_B0_TXCFr_ENUM
#define TXCLr_ENUM BCM56260_B0_TXCLr_ENUM
#define TXLP_COUNTER_MEM_PARITY_STATUSr_ENUM BCM56260_B0_TXLP_COUNTER_MEM_PARITY_STATUSr_ENUM
#define TXLP_COUNTER_MEM_PARITY_STATUS_NACKr_ENUM BCM56260_B0_TXLP_COUNTER_MEM_PARITY_STATUS_NACKr_ENUM
#define TXLP_CSTATEBUF_PARITY_STATUSr_ENUM BCM56260_B0_TXLP_CSTATEBUF_PARITY_STATUSr_ENUM
#define TXLP_DATABUF_ECC_STATUSr_ENUM BCM56260_B0_TXLP_DATABUF_ECC_STATUSr_ENUM
#define TXLP_DEBUG_COUNTER0m_ENUM BCM56260_B0_TXLP_DEBUG_COUNTER0m_ENUM
#define TXLP_DEBUG_COUNTER1m_ENUM BCM56260_B0_TXLP_DEBUG_COUNTER1m_ENUM
#define TXLP_DEBUG_COUNTER10m_ENUM BCM56260_B0_TXLP_DEBUG_COUNTER10m_ENUM
#define TXLP_DEBUG_COUNTER11m_ENUM BCM56260_B0_TXLP_DEBUG_COUNTER11m_ENUM
#define TXLP_DEBUG_COUNTER2m_ENUM BCM56260_B0_TXLP_DEBUG_COUNTER2m_ENUM
#define TXLP_DEBUG_COUNTER3m_ENUM BCM56260_B0_TXLP_DEBUG_COUNTER3m_ENUM
#define TXLP_DEBUG_COUNTER4m_ENUM BCM56260_B0_TXLP_DEBUG_COUNTER4m_ENUM
#define TXLP_DEBUG_COUNTER5m_ENUM BCM56260_B0_TXLP_DEBUG_COUNTER5m_ENUM
#define TXLP_DEBUG_COUNTER6m_ENUM BCM56260_B0_TXLP_DEBUG_COUNTER6m_ENUM
#define TXLP_DEBUG_COUNTER7m_ENUM BCM56260_B0_TXLP_DEBUG_COUNTER7m_ENUM
#define TXLP_DEBUG_COUNTER8m_ENUM BCM56260_B0_TXLP_DEBUG_COUNTER8m_ENUM
#define TXLP_DEBUG_COUNTER9m_ENUM BCM56260_B0_TXLP_DEBUG_COUNTER9m_ENUM
#define TXLP_DEBUG_COUNTER_SELECTr_ENUM BCM56260_B0_TXLP_DEBUG_COUNTER_SELECTr_ENUM
#define TXLP_DEBUG_COUNTER_SELECT0r_ENUM BCM56260_B0_TXLP_DEBUG_COUNTER_SELECT0r_ENUM
#define TXLP_DEBUG_COUNTER_SELECT1r_ENUM BCM56260_B0_TXLP_DEBUG_COUNTER_SELECT1r_ENUM
#define TXLP_DEBUG_COUNTER_SELECT2r_ENUM BCM56260_B0_TXLP_DEBUG_COUNTER_SELECT2r_ENUM
#define TXLP_DEBUG_COUNTER_SELECT3r_ENUM BCM56260_B0_TXLP_DEBUG_COUNTER_SELECT3r_ENUM
#define TXLP_DEBUG_COUNTER_SELECT4r_ENUM BCM56260_B0_TXLP_DEBUG_COUNTER_SELECT4r_ENUM
#define TXLP_DEBUG_COUNTER_SELECT5r_ENUM BCM56260_B0_TXLP_DEBUG_COUNTER_SELECT5r_ENUM
#define TXLP_DEBUG_COUNTER_SELECT6r_ENUM BCM56260_B0_TXLP_DEBUG_COUNTER_SELECT6r_ENUM
#define TXLP_DEBUG_COUNTER_SELECT7r_ENUM BCM56260_B0_TXLP_DEBUG_COUNTER_SELECT7r_ENUM
#define TXLP_ECC_PARITY_CONTROLr_ENUM BCM56260_B0_TXLP_ECC_PARITY_CONTROLr_ENUM
#define TXLP_HW_RESET_CONTROL_0r_ENUM BCM56260_B0_TXLP_HW_RESET_CONTROL_0r_ENUM
#define TXLP_HW_RESET_CONTROL_1r_ENUM BCM56260_B0_TXLP_HW_RESET_CONTROL_1r_ENUM
#define TXLP_INT2EXT_STREAM_MAP_PARITY_STATUSr_ENUM BCM56260_B0_TXLP_INT2EXT_STREAM_MAP_PARITY_STATUSr_ENUM
#define TXLP_INT2EXT_STREAM_MAP_PARITY_STATUS_NACKr_ENUM BCM56260_B0_TXLP_INT2EXT_STREAM_MAP_PARITY_STATUS_NACKr_ENUM
#define TXLP_INT2EXT_STREAM_MAP_TABLEm_ENUM BCM56260_B0_TXLP_INT2EXT_STREAM_MAP_TABLEm_ENUM
#define TXLP_INTR_ENABLEr_ENUM BCM56260_B0_TXLP_INTR_ENABLEr_ENUM
#define TXLP_INTR_STATUSr_ENUM BCM56260_B0_TXLP_INTR_STATUSr_ENUM
#define TXLP_INT_STREAM_ID_BASEr_ENUM BCM56260_B0_TXLP_INT_STREAM_ID_BASEr_ENUM
#define TXLP_LENGTH_FIELD_SELECTORr_ENUM BCM56260_B0_TXLP_LENGTH_FIELD_SELECTORr_ENUM
#define TXLP_MIN_STARTCNTr_ENUM BCM56260_B0_TXLP_MIN_STARTCNTr_ENUM
#define TXLP_PFC_CONTROLr_ENUM BCM56260_B0_TXLP_PFC_CONTROLr_ENUM
#define TXLP_PORT_ADDR_MAP_TABLEm_ENUM BCM56260_B0_TXLP_PORT_ADDR_MAP_TABLEm_ENUM
#define TXLP_PORT_CREDIT_RESETr_ENUM BCM56260_B0_TXLP_PORT_CREDIT_RESETr_ENUM
#define TXLP_PORT_ENABLEr_ENUM BCM56260_B0_TXLP_PORT_ENABLEr_ENUM
#define TXLP_PORT_FAR_END_MAC_ADDRr_ENUM BCM56260_B0_TXLP_PORT_FAR_END_MAC_ADDRr_ENUM
#define TXLP_PORT_LP_MODE_CONTROLr_ENUM BCM56260_B0_TXLP_PORT_LP_MODE_CONTROLr_ENUM
#define TXLP_PORT_MMU_REQUESTSm_ENUM BCM56260_B0_TXLP_PORT_MMU_REQUESTSm_ENUM
#define TXLP_PORT_NEAR_END_MAC_ADDRr_ENUM BCM56260_B0_TXLP_PORT_NEAR_END_MAC_ADDRr_ENUM
#define TXLP_PORT_REQUESTSm_ENUM BCM56260_B0_TXLP_PORT_REQUESTSm_ENUM
#define TXLP_PORT_STREAM_BITMAP_TABLEm_ENUM BCM56260_B0_TXLP_PORT_STREAM_BITMAP_TABLEm_ENUM
#define TXLP_PORT_USED_ENTRIESm_ENUM BCM56260_B0_TXLP_PORT_USED_ENTRIESm_ENUM
#define TXLP_PORT_VLAN_TPIDr_ENUM BCM56260_B0_TXLP_PORT_VLAN_TPIDr_ENUM
#define TXLP_RAM_CONTROLr_ENUM BCM56260_B0_TXLP_RAM_CONTROLr_ENUM
#define TXLP_RAM_CONTROL_1r_ENUM BCM56260_B0_TXLP_RAM_CONTROL_1r_ENUM
#define TXLP_RAM_CONTROL_2r_ENUM BCM56260_B0_TXLP_RAM_CONTROL_2r_ENUM
#define TXLP_RAM_CONTROL_3r_ENUM BCM56260_B0_TXLP_RAM_CONTROL_3r_ENUM
#define TXLP_RAM_CONTROL_4r_ENUM BCM56260_B0_TXLP_RAM_CONTROL_4r_ENUM
#define TXLP_RAM_CONTROL_5r_ENUM BCM56260_B0_TXLP_RAM_CONTROL_5r_ENUM
#define TXLP_RAM_CONTROL_6r_ENUM BCM56260_B0_TXLP_RAM_CONTROL_6r_ENUM
#define TXLP_RESICRCBUF_PARITY_STATUSr_ENUM BCM56260_B0_TXLP_RESICRCBUF_PARITY_STATUSr_ENUM
#define TXLP_RESIDATABUF_ECC_STATUSr_ENUM BCM56260_B0_TXLP_RESIDATABUF_ECC_STATUSr_ENUM
#define TXLP_STREAM_ADDR_MAP_TABLEm_ENUM BCM56260_B0_TXLP_STREAM_ADDR_MAP_TABLEm_ENUM
#define TXLP_STREAM_MMU_REQUESTSm_ENUM BCM56260_B0_TXLP_STREAM_MMU_REQUESTSm_ENUM
#define TXLP_STREAM_USED_ENTRIESm_ENUM BCM56260_B0_TXLP_STREAM_USED_ENTRIESm_ENUM
#define TXLP_TCI_FIELD_SELECTORr_ENUM BCM56260_B0_TXLP_TCI_FIELD_SELECTORr_ENUM
#define TXLP_TRIGGER_MEM_PARITY_STATUSr_ENUM BCM56260_B0_TXLP_TRIGGER_MEM_PARITY_STATUSr_ENUM
#define TXLP_TRIGGER_MEM_PARITY_STATUS_NACKr_ENUM BCM56260_B0_TXLP_TRIGGER_MEM_PARITY_STATUS_NACKr_ENUM
#define TXPFr_ENUM BCM56260_B0_TXPFr_ENUM
#define TXPPr_ENUM BCM56260_B0_TXPPr_ENUM
#define TX_DCB_ENUM BCM56260_B0_TX_DCB_ENUM
#define TX_EEE_LPI_DURATION_COUNTERr_ENUM BCM56260_B0_TX_EEE_LPI_DURATION_COUNTERr_ENUM
#define TX_EEE_LPI_EVENT_COUNTERr_ENUM BCM56260_B0_TX_EEE_LPI_EVENT_COUNTERr_ENUM
#define TX_HCFC_COUNTERr_ENUM BCM56260_B0_TX_HCFC_COUNTERr_ENUM
#define TX_LLFC_LOG_COUNTERr_ENUM BCM56260_B0_TX_LLFC_LOG_COUNTERr_ENUM
#define UDF_CAM_BIST_CONFIGr_ENUM BCM56260_B0_UDF_CAM_BIST_CONFIGr_ENUM
#define UDF_CAM_BIST_DBG_DATAr_ENUM BCM56260_B0_UDF_CAM_BIST_DBG_DATAr_ENUM
#define UDF_CAM_BIST_STATUSr_ENUM BCM56260_B0_UDF_CAM_BIST_STATUSr_ENUM
#define UDF_CAM_DBGCTRLr_ENUM BCM56260_B0_UDF_CAM_DBGCTRLr_ENUM
#define UDF_CONDITIONAL_CHECK_TABLE_CAMm_ENUM BCM56260_B0_UDF_CONDITIONAL_CHECK_TABLE_CAMm_ENUM
#define UDF_CONDITIONAL_CHECK_TABLE_RAMm_ENUM BCM56260_B0_UDF_CONDITIONAL_CHECK_TABLE_RAMm_ENUM
#define UDF_OFFSET_ECC_CONTROLr_ENUM BCM56260_B0_UDF_OFFSET_ECC_CONTROLr_ENUM
#define UNKNOWN_HGI_BITMAPm_ENUM BCM56260_B0_UNKNOWN_HGI_BITMAPm_ENUM
#define UNKNOWN_HGI_BITMAP_PARITY_CONTROLr_ENUM BCM56260_B0_UNKNOWN_HGI_BITMAP_PARITY_CONTROLr_ENUM
#define UNKNOWN_MCAST_BLOCK_MASKm_ENUM BCM56260_B0_UNKNOWN_MCAST_BLOCK_MASKm_ENUM
#define UNKNOWN_MCAST_BLOCK_MASK_PARITY_CONTROLr_ENUM BCM56260_B0_UNKNOWN_MCAST_BLOCK_MASK_PARITY_CONTROLr_ENUM
#define UNKNOWN_UCAST_BLOCK_MASKm_ENUM BCM56260_B0_UNKNOWN_UCAST_BLOCK_MASKm_ENUM
#define UNKNOWN_UCAST_BLOCK_MASK_PARITY_CONTROLr_ENUM BCM56260_B0_UNKNOWN_UCAST_BLOCK_MASK_PARITY_CONTROLr_ENUM
#define USE_SP_SHAREDr_ENUM BCM56260_B0_USE_SP_SHAREDr_ENUM
#define VFIm_ENUM BCM56260_B0_VFIm_ENUM
#define VFI_1m_ENUM BCM56260_B0_VFI_1m_ENUM
#define VFI_1_PARITY_CONTROLr_ENUM BCM56260_B0_VFI_1_PARITY_CONTROLr_ENUM
#define VFI_ECC_CONTROLr_ENUM BCM56260_B0_VFI_ECC_CONTROLr_ENUM
#define VFP_CAM_BIST_CONFIGr_ENUM BCM56260_B0_VFP_CAM_BIST_CONFIGr_ENUM
#define VFP_CAM_BIST_CONTROLr_ENUM BCM56260_B0_VFP_CAM_BIST_CONTROLr_ENUM
#define VFP_CAM_BIST_DBG_DATAr_ENUM BCM56260_B0_VFP_CAM_BIST_DBG_DATAr_ENUM
#define VFP_CAM_BIST_STATUSr_ENUM BCM56260_B0_VFP_CAM_BIST_STATUSr_ENUM
#define VFP_CAM_CONTROL_SLICE_3_0r_ENUM BCM56260_B0_VFP_CAM_CONTROL_SLICE_3_0r_ENUM
#define VFP_HASH_FIELD_BMAP_TABLE_Am_ENUM BCM56260_B0_VFP_HASH_FIELD_BMAP_TABLE_Am_ENUM
#define VFP_HASH_FIELD_BMAP_TABLE_Bm_ENUM BCM56260_B0_VFP_HASH_FIELD_BMAP_TABLE_Bm_ENUM
#define VFP_KEY_CONTROL_1r_ENUM BCM56260_B0_VFP_KEY_CONTROL_1r_ENUM
#define VFP_KEY_CONTROL_2r_ENUM BCM56260_B0_VFP_KEY_CONTROL_2r_ENUM
#define VFP_POLICY_ECC_CONTROLr_ENUM BCM56260_B0_VFP_POLICY_ECC_CONTROLr_ENUM
#define VFP_POLICY_TABLEm_ENUM BCM56260_B0_VFP_POLICY_TABLEm_ENUM
#define VFP_POLICY_TABLE_RAM_CONTROLr_ENUM BCM56260_B0_VFP_POLICY_TABLE_RAM_CONTROLr_ENUM
#define VFP_SLICE_CONTROLr_ENUM BCM56260_B0_VFP_SLICE_CONTROLr_ENUM
#define VFP_SLICE_MAPr_ENUM BCM56260_B0_VFP_SLICE_MAPr_ENUM
#define VFP_TCAMm_ENUM BCM56260_B0_VFP_TCAMm_ENUM
#define VLAN_CTRLr_ENUM BCM56260_B0_VLAN_CTRLr_ENUM
#define VLAN_ECC_CONTROLr_ENUM BCM56260_B0_VLAN_ECC_CONTROLr_ENUM
#define VLAN_MACm_ENUM BCM56260_B0_VLAN_MACm_ENUM
#define VLAN_MAC_OVERFLOWm_ENUM BCM56260_B0_VLAN_MAC_OVERFLOWm_ENUM
#define VLAN_MPLSm_ENUM BCM56260_B0_VLAN_MPLSm_ENUM
#define VLAN_MPLS_PARITY_CONTROLr_ENUM BCM56260_B0_VLAN_MPLS_PARITY_CONTROLr_ENUM
#define VLAN_OR_VFI_MAC_COUNTm_ENUM BCM56260_B0_VLAN_OR_VFI_MAC_COUNTm_ENUM
#define VLAN_OR_VFI_MAC_COUNT_PARITY_CONTROLr_ENUM BCM56260_B0_VLAN_OR_VFI_MAC_COUNT_PARITY_CONTROLr_ENUM
#define VLAN_OR_VFI_MAC_LIMITm_ENUM BCM56260_B0_VLAN_OR_VFI_MAC_LIMITm_ENUM
#define VLAN_OR_VFI_MAC_LIMIT_ECC_CONTROLr_ENUM BCM56260_B0_VLAN_OR_VFI_MAC_LIMIT_ECC_CONTROLr_ENUM
#define VLAN_PROFILE_2m_ENUM BCM56260_B0_VLAN_PROFILE_2m_ENUM
#define VLAN_PROFILE_2_PARITY_CONTROLr_ENUM BCM56260_B0_VLAN_PROFILE_2_PARITY_CONTROLr_ENUM
#define VLAN_PROFILE_PARITY_CONTROLr_ENUM BCM56260_B0_VLAN_PROFILE_PARITY_CONTROLr_ENUM
#define VLAN_PROFILE_TABm_ENUM BCM56260_B0_VLAN_PROFILE_TABm_ENUM
#define VLAN_PROTOCOLm_ENUM BCM56260_B0_VLAN_PROTOCOLm_ENUM
#define VLAN_PROTOCOL_DATAm_ENUM BCM56260_B0_VLAN_PROTOCOL_DATAm_ENUM
#define VLAN_PROTOCOL_DATA_DBGCTRLr_ENUM BCM56260_B0_VLAN_PROTOCOL_DATA_DBGCTRLr_ENUM
#define VLAN_PROT_ECC_CONTROLr_ENUM BCM56260_B0_VLAN_PROT_ECC_CONTROLr_ENUM
#define VLAN_RAM_DBGCTRLr_ENUM BCM56260_B0_VLAN_RAM_DBGCTRLr_ENUM
#define VLAN_RANGE_PARITY_CONTROLr_ENUM BCM56260_B0_VLAN_RANGE_PARITY_CONTROLr_ENUM
#define VLAN_STG_PARITY_CONTROLr_ENUM BCM56260_B0_VLAN_STG_PARITY_CONTROLr_ENUM
#define VLAN_SUBNETm_ENUM BCM56260_B0_VLAN_SUBNETm_ENUM
#define VLAN_SUBNET_CAM_BIST_CONFIGr_ENUM BCM56260_B0_VLAN_SUBNET_CAM_BIST_CONFIGr_ENUM
#define VLAN_SUBNET_CAM_BIST_DBG_DATAr_ENUM BCM56260_B0_VLAN_SUBNET_CAM_BIST_DBG_DATAr_ENUM
#define VLAN_SUBNET_CAM_BIST_STATUSr_ENUM BCM56260_B0_VLAN_SUBNET_CAM_BIST_STATUSr_ENUM
#define VLAN_SUBNET_CAM_DBGCTRLr_ENUM BCM56260_B0_VLAN_SUBNET_CAM_DBGCTRLr_ENUM
#define VLAN_SUBNET_DATA_DBGCTRLr_ENUM BCM56260_B0_VLAN_SUBNET_DATA_DBGCTRLr_ENUM
#define VLAN_SUBNET_DATA_ONLYm_ENUM BCM56260_B0_VLAN_SUBNET_DATA_ONLYm_ENUM
#define VLAN_SUBNET_ONLYm_ENUM BCM56260_B0_VLAN_SUBNET_ONLYm_ENUM
#define VLAN_SUBNET_PARITY_CONTROLr_ENUM BCM56260_B0_VLAN_SUBNET_PARITY_CONTROLr_ENUM
#define VLAN_SUBNET_PARITY_STATUS_INTRr_ENUM BCM56260_B0_VLAN_SUBNET_PARITY_STATUS_INTRr_ENUM
#define VLAN_SUBNET_PARITY_STATUS_NACKr_ENUM BCM56260_B0_VLAN_SUBNET_PARITY_STATUS_NACKr_ENUM
#define VLAN_TABm_ENUM BCM56260_B0_VLAN_TABm_ENUM
#define VLAN_XLATEm_ENUM BCM56260_B0_VLAN_XLATEm_ENUM
#define VLAN_XLATE_DATA_DBGCTRL_0r_ENUM BCM56260_B0_VLAN_XLATE_DATA_DBGCTRL_0r_ENUM
#define VLAN_XLATE_DATA_DBGCTRL_1r_ENUM BCM56260_B0_VLAN_XLATE_DATA_DBGCTRL_1r_ENUM
#define VLAN_XLATE_DATA_DBGCTRL_2r_ENUM BCM56260_B0_VLAN_XLATE_DATA_DBGCTRL_2r_ENUM
#define VLAN_XLATE_DATA_DBGCTRL_3r_ENUM BCM56260_B0_VLAN_XLATE_DATA_DBGCTRL_3r_ENUM
#define VLAN_XLATE_DATA_DBGCTRL_4r_ENUM BCM56260_B0_VLAN_XLATE_DATA_DBGCTRL_4r_ENUM
#define VLAN_XLATE_DATA_DBGCTRL_5r_ENUM BCM56260_B0_VLAN_XLATE_DATA_DBGCTRL_5r_ENUM
#define VLAN_XLATE_DATA_DBGCTRL_6r_ENUM BCM56260_B0_VLAN_XLATE_DATA_DBGCTRL_6r_ENUM
#define VLAN_XLATE_DATA_DBGCTRL_7r_ENUM BCM56260_B0_VLAN_XLATE_DATA_DBGCTRL_7r_ENUM
#define VLAN_XLATE_ECC_CONTROLr_ENUM BCM56260_B0_VLAN_XLATE_ECC_CONTROLr_ENUM
#define VLAN_XLATE_HASH_CONTROLr_ENUM BCM56260_B0_VLAN_XLATE_HASH_CONTROLr_ENUM
#define VLAN_XLATE_OVERFLOWm_ENUM BCM56260_B0_VLAN_XLATE_OVERFLOWm_ENUM
#define VRFm_ENUM BCM56260_B0_VRFm_ENUM
#define VRF_MASKr_ENUM BCM56260_B0_VRF_MASKr_ENUM
#define VRF_PARITY_CONTROLr_ENUM BCM56260_B0_VRF_PARITY_CONTROLr_ENUM
#define WREDMEMDEBUG_OPN_AVG_QSIZEr_ENUM BCM56260_B0_WREDMEMDEBUG_OPN_AVG_QSIZEr_ENUM
#define WREDMEMDEBUG_OPN_CONFIGr_ENUM BCM56260_B0_WREDMEMDEBUG_OPN_CONFIGr_ENUM
#define WREDMEMDEBUG_OPN_DROP_THD_DEQr_ENUM BCM56260_B0_WREDMEMDEBUG_OPN_DROP_THD_DEQr_ENUM
#define WREDMEMDEBUG_OPN_DROP_THD_ENQr_ENUM BCM56260_B0_WREDMEMDEBUG_OPN_DROP_THD_ENQr_ENUM
#define WREDMEMDEBUG_PROFILEr_ENUM BCM56260_B0_WREDMEMDEBUG_PROFILEr_ENUM
#define WREDMEMDEBUG_QUEUE_AVG_QSIZEr_ENUM BCM56260_B0_WREDMEMDEBUG_QUEUE_AVG_QSIZEr_ENUM
#define WREDMEMDEBUG_QUEUE_CONFIGr_ENUM BCM56260_B0_WREDMEMDEBUG_QUEUE_CONFIGr_ENUM
#define WREDMEMDEBUG_QUEUE_DROP_THD_DEQr_ENUM BCM56260_B0_WREDMEMDEBUG_QUEUE_DROP_THD_DEQr_ENUM
#define WREDMEMDEBUG_QUEUE_DROP_THD_ENQr_ENUM BCM56260_B0_WREDMEMDEBUG_QUEUE_DROP_THD_ENQr_ENUM
#define WREDMEMDEBUG_QUEUE_OPN_MAPr_ENUM BCM56260_B0_WREDMEMDEBUG_QUEUE_OPN_MAPr_ENUM
#define WRED_MISCCONFIGr_ENUM BCM56260_B0_WRED_MISCCONFIGr_ENUM
#define WRED_PARITY_ERROR_BITMAPr_ENUM BCM56260_B0_WRED_PARITY_ERROR_BITMAPr_ENUM
#define WRED_PARITY_ERROR_INFOr_ENUM BCM56260_B0_WRED_PARITY_ERROR_INFOr_ENUM
#define WRED_PARITY_ERROR_INFO_2BITr_ENUM BCM56260_B0_WRED_PARITY_ERROR_INFO_2BITr_ENUM
#define WRED_PARITY_ERROR_MASKr_ENUM BCM56260_B0_WRED_PARITY_ERROR_MASKr_ENUM
#define WRED_PARITY_ERROR_POINTERr_ENUM BCM56260_B0_WRED_PARITY_ERROR_POINTERr_ENUM
#define WRED_PROFILE0_PARITY_ERROR_POINTERr_ENUM BCM56260_B0_WRED_PROFILE0_PARITY_ERROR_POINTERr_ENUM
#define WRED_PROFILE1_PARITY_ERROR_POINTERr_ENUM BCM56260_B0_WRED_PROFILE1_PARITY_ERROR_POINTERr_ENUM
#define WRED_PROFILE2_PARITY_ERROR_POINTERr_ENUM BCM56260_B0_WRED_PROFILE2_PARITY_ERROR_POINTERr_ENUM
#define WRED_PROFILE3_PARITY_ERROR_POINTERr_ENUM BCM56260_B0_WRED_PROFILE3_PARITY_ERROR_POINTERr_ENUM
#define WRED_PROFILE4_PARITY_ERROR_POINTERr_ENUM BCM56260_B0_WRED_PROFILE4_PARITY_ERROR_POINTERr_ENUM
#define WRED_PROFILE5_PARITY_ERROR_POINTERr_ENUM BCM56260_B0_WRED_PROFILE5_PARITY_ERROR_POINTERr_ENUM
#define WRED_PROFILE_PARITY_ERROR_BITMAPr_ENUM BCM56260_B0_WRED_PROFILE_PARITY_ERROR_BITMAPr_ENUM
#define WRED_PROFILE_PARITY_ERROR_MASKr_ENUM BCM56260_B0_WRED_PROFILE_PARITY_ERROR_MASKr_ENUM
#define WRED_PROFILE_PARITY_ERROR_POINTERr_ENUM BCM56260_B0_WRED_PROFILE_PARITY_ERROR_POINTERr_ENUM
#define XCON_CCM_DEFECT_STATUSr_ENUM BCM56260_B0_XCON_CCM_DEFECT_STATUSr_ENUM
#define XLMAC_CLEAR_ECC_STATUSr_ENUM BCM56260_B0_XLMAC_CLEAR_ECC_STATUSr_ENUM
#define XLMAC_CLEAR_FIFO_STATUSr_ENUM BCM56260_B0_XLMAC_CLEAR_FIFO_STATUSr_ENUM
#define XLMAC_CLEAR_RX_LSS_STATUSr_ENUM BCM56260_B0_XLMAC_CLEAR_RX_LSS_STATUSr_ENUM
#define XLMAC_CTRLr_ENUM BCM56260_B0_XLMAC_CTRLr_ENUM
#define XLMAC_E2ECC_DATA_HDRr_ENUM BCM56260_B0_XLMAC_E2ECC_DATA_HDRr_ENUM
#define XLMAC_E2ECC_DATA_HDR_0r_ENUM BCM56260_B0_XLMAC_E2ECC_DATA_HDR_0r_ENUM
#define XLMAC_E2ECC_DATA_HDR_1r_ENUM BCM56260_B0_XLMAC_E2ECC_DATA_HDR_1r_ENUM
#define XLMAC_E2ECC_MODULE_HDRr_ENUM BCM56260_B0_XLMAC_E2ECC_MODULE_HDRr_ENUM
#define XLMAC_E2ECC_MODULE_HDR_0r_ENUM BCM56260_B0_XLMAC_E2ECC_MODULE_HDR_0r_ENUM
#define XLMAC_E2ECC_MODULE_HDR_1r_ENUM BCM56260_B0_XLMAC_E2ECC_MODULE_HDR_1r_ENUM
#define XLMAC_E2EFC_DATA_HDRr_ENUM BCM56260_B0_XLMAC_E2EFC_DATA_HDRr_ENUM
#define XLMAC_E2EFC_DATA_HDR_0r_ENUM BCM56260_B0_XLMAC_E2EFC_DATA_HDR_0r_ENUM
#define XLMAC_E2EFC_DATA_HDR_1r_ENUM BCM56260_B0_XLMAC_E2EFC_DATA_HDR_1r_ENUM
#define XLMAC_E2EFC_MODULE_HDRr_ENUM BCM56260_B0_XLMAC_E2EFC_MODULE_HDRr_ENUM
#define XLMAC_E2EFC_MODULE_HDR_0r_ENUM BCM56260_B0_XLMAC_E2EFC_MODULE_HDR_0r_ENUM
#define XLMAC_E2EFC_MODULE_HDR_1r_ENUM BCM56260_B0_XLMAC_E2EFC_MODULE_HDR_1r_ENUM
#define XLMAC_E2E_CTRLr_ENUM BCM56260_B0_XLMAC_E2E_CTRLr_ENUM
#define XLMAC_ECC_CTRLr_ENUM BCM56260_B0_XLMAC_ECC_CTRLr_ENUM
#define XLMAC_ECC_FORCE_DOUBLE_BIT_ERRr_ENUM BCM56260_B0_XLMAC_ECC_FORCE_DOUBLE_BIT_ERRr_ENUM
#define XLMAC_ECC_FORCE_SINGLE_BIT_ERRr_ENUM BCM56260_B0_XLMAC_ECC_FORCE_SINGLE_BIT_ERRr_ENUM
#define XLMAC_EEE_1_SEC_LINK_STATUS_TIMERr_ENUM BCM56260_B0_XLMAC_EEE_1_SEC_LINK_STATUS_TIMERr_ENUM
#define XLMAC_EEE_CTRLr_ENUM BCM56260_B0_XLMAC_EEE_CTRLr_ENUM
#define XLMAC_EEE_TIMERSr_ENUM BCM56260_B0_XLMAC_EEE_TIMERSr_ENUM
#define XLMAC_FIFO_STATUSr_ENUM BCM56260_B0_XLMAC_FIFO_STATUSr_ENUM
#define XLMAC_GMII_EEE_CTRLr_ENUM BCM56260_B0_XLMAC_GMII_EEE_CTRLr_ENUM
#define XLMAC_HIGIG_HDRr_ENUM BCM56260_B0_XLMAC_HIGIG_HDRr_ENUM
#define XLMAC_HIGIG_HDR_0r_ENUM BCM56260_B0_XLMAC_HIGIG_HDR_0r_ENUM
#define XLMAC_HIGIG_HDR_1r_ENUM BCM56260_B0_XLMAC_HIGIG_HDR_1r_ENUM
#define XLMAC_LAG_FAILOVER_STATUSr_ENUM BCM56260_B0_XLMAC_LAG_FAILOVER_STATUSr_ENUM
#define XLMAC_LLFC_CTRLr_ENUM BCM56260_B0_XLMAC_LLFC_CTRLr_ENUM
#define XLMAC_MEM_CTRLr_ENUM BCM56260_B0_XLMAC_MEM_CTRLr_ENUM
#define XLMAC_MODEr_ENUM BCM56260_B0_XLMAC_MODEr_ENUM
#define XLMAC_PAUSE_CTRLr_ENUM BCM56260_B0_XLMAC_PAUSE_CTRLr_ENUM
#define XLMAC_PFC_CTRLr_ENUM BCM56260_B0_XLMAC_PFC_CTRLr_ENUM
#define XLMAC_PFC_DAr_ENUM BCM56260_B0_XLMAC_PFC_DAr_ENUM
#define XLMAC_PFC_OPCODEr_ENUM BCM56260_B0_XLMAC_PFC_OPCODEr_ENUM
#define XLMAC_PFC_TYPEr_ENUM BCM56260_B0_XLMAC_PFC_TYPEr_ENUM
#define XLMAC_RX_CDC_ECC_STATUSr_ENUM BCM56260_B0_XLMAC_RX_CDC_ECC_STATUSr_ENUM
#define XLMAC_RX_CTRLr_ENUM BCM56260_B0_XLMAC_RX_CTRLr_ENUM
#define XLMAC_RX_LLFC_MSG_FIELDSr_ENUM BCM56260_B0_XLMAC_RX_LLFC_MSG_FIELDSr_ENUM
#define XLMAC_RX_LSS_CTRLr_ENUM BCM56260_B0_XLMAC_RX_LSS_CTRLr_ENUM
#define XLMAC_RX_LSS_STATUSr_ENUM BCM56260_B0_XLMAC_RX_LSS_STATUSr_ENUM
#define XLMAC_RX_MAC_SAr_ENUM BCM56260_B0_XLMAC_RX_MAC_SAr_ENUM
#define XLMAC_RX_MAX_SIZEr_ENUM BCM56260_B0_XLMAC_RX_MAX_SIZEr_ENUM
#define XLMAC_RX_VLAN_TAGr_ENUM BCM56260_B0_XLMAC_RX_VLAN_TAGr_ENUM
#define XLMAC_SPAREr_ENUM BCM56260_B0_XLMAC_SPAREr_ENUM
#define XLMAC_SPARE0r_ENUM BCM56260_B0_XLMAC_SPARE0r_ENUM
#define XLMAC_SPARE1r_ENUM BCM56260_B0_XLMAC_SPARE1r_ENUM
#define XLMAC_TIMESTAMP_ADJUSTr_ENUM BCM56260_B0_XLMAC_TIMESTAMP_ADJUSTr_ENUM
#define XLMAC_TIMESTAMP_BYTE_ADJUSTr_ENUM BCM56260_B0_XLMAC_TIMESTAMP_BYTE_ADJUSTr_ENUM
#define XLMAC_TXFIFO_CELL_CNTr_ENUM BCM56260_B0_XLMAC_TXFIFO_CELL_CNTr_ENUM
#define XLMAC_TXFIFO_CELL_REQ_CNTr_ENUM BCM56260_B0_XLMAC_TXFIFO_CELL_REQ_CNTr_ENUM
#define XLMAC_TX_CDC_ECC_STATUSr_ENUM BCM56260_B0_XLMAC_TX_CDC_ECC_STATUSr_ENUM
#define XLMAC_TX_CRC_CORRUPT_CTRLr_ENUM BCM56260_B0_XLMAC_TX_CRC_CORRUPT_CTRLr_ENUM
#define XLMAC_TX_CTRLr_ENUM BCM56260_B0_XLMAC_TX_CTRLr_ENUM
#define XLMAC_TX_LLFC_MSG_FIELDSr_ENUM BCM56260_B0_XLMAC_TX_LLFC_MSG_FIELDSr_ENUM
#define XLMAC_TX_MAC_SAr_ENUM BCM56260_B0_XLMAC_TX_MAC_SAr_ENUM
#define XLMAC_TX_TIMESTAMP_FIFO_DATAr_ENUM BCM56260_B0_XLMAC_TX_TIMESTAMP_FIFO_DATAr_ENUM
#define XLMAC_TX_TIMESTAMP_FIFO_STATUSr_ENUM BCM56260_B0_XLMAC_TX_TIMESTAMP_FIFO_STATUSr_ENUM
#define XLMAC_VERSION_IDr_ENUM BCM56260_B0_XLMAC_VERSION_IDr_ENUM
#define XLPORT_CNTMAXSIZEr_ENUM BCM56260_B0_XLPORT_CNTMAXSIZEr_ENUM
#define XLPORT_CONFIGr_ENUM BCM56260_B0_XLPORT_CONFIGr_ENUM
#define XLPORT_ECC_CONTROLr_ENUM BCM56260_B0_XLPORT_ECC_CONTROLr_ENUM
#define XLPORT_EEE_CLOCK_GATEr_ENUM BCM56260_B0_XLPORT_EEE_CLOCK_GATEr_ENUM
#define XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_ENUM BCM56260_B0_XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_ENUM
#define XLPORT_EEE_COUNTER_MODEr_ENUM BCM56260_B0_XLPORT_EEE_COUNTER_MODEr_ENUM
#define XLPORT_EEE_DURATION_TIMER_PULSEr_ENUM BCM56260_B0_XLPORT_EEE_DURATION_TIMER_PULSEr_ENUM
#define XLPORT_ENABLE_REGr_ENUM BCM56260_B0_XLPORT_ENABLE_REGr_ENUM
#define XLPORT_FAULT_LINK_STATUSr_ENUM BCM56260_B0_XLPORT_FAULT_LINK_STATUSr_ENUM
#define XLPORT_FLOW_CONTROL_CONFIGr_ENUM BCM56260_B0_XLPORT_FLOW_CONTROL_CONFIGr_ENUM
#define XLPORT_FORCE_DOUBLE_BIT_ERRORr_ENUM BCM56260_B0_XLPORT_FORCE_DOUBLE_BIT_ERRORr_ENUM
#define XLPORT_FORCE_SINGLE_BIT_ERRORr_ENUM BCM56260_B0_XLPORT_FORCE_SINGLE_BIT_ERRORr_ENUM
#define XLPORT_INTR_ENABLEr_ENUM BCM56260_B0_XLPORT_INTR_ENABLEr_ENUM
#define XLPORT_INTR_STATUSr_ENUM BCM56260_B0_XLPORT_INTR_STATUSr_ENUM
#define XLPORT_LAG_FAILOVER_CONFIGr_ENUM BCM56260_B0_XLPORT_LAG_FAILOVER_CONFIGr_ENUM
#define XLPORT_LED_CHAIN_CONFIGr_ENUM BCM56260_B0_XLPORT_LED_CHAIN_CONFIGr_ENUM
#define XLPORT_LINKSTATUS_DOWNr_ENUM BCM56260_B0_XLPORT_LINKSTATUS_DOWNr_ENUM
#define XLPORT_LINKSTATUS_DOWN_CLEARr_ENUM BCM56260_B0_XLPORT_LINKSTATUS_DOWN_CLEARr_ENUM
#define XLPORT_MAC_CONTROLr_ENUM BCM56260_B0_XLPORT_MAC_CONTROLr_ENUM
#define XLPORT_MAC_RSV_MASKr_ENUM BCM56260_B0_XLPORT_MAC_RSV_MASKr_ENUM
#define XLPORT_MIB_RESETr_ENUM BCM56260_B0_XLPORT_MIB_RESETr_ENUM
#define XLPORT_MIB_RSC0_ECC_STATUSr_ENUM BCM56260_B0_XLPORT_MIB_RSC0_ECC_STATUSr_ENUM
#define XLPORT_MIB_RSC1_ECC_STATUSr_ENUM BCM56260_B0_XLPORT_MIB_RSC1_ECC_STATUSr_ENUM
#define XLPORT_MIB_RSC_ECC_STATUSr_ENUM BCM56260_B0_XLPORT_MIB_RSC_ECC_STATUSr_ENUM
#define XLPORT_MIB_RSC_RAM_CONTROLr_ENUM BCM56260_B0_XLPORT_MIB_RSC_RAM_CONTROLr_ENUM
#define XLPORT_MIB_TSC0_ECC_STATUSr_ENUM BCM56260_B0_XLPORT_MIB_TSC0_ECC_STATUSr_ENUM
#define XLPORT_MIB_TSC1_ECC_STATUSr_ENUM BCM56260_B0_XLPORT_MIB_TSC1_ECC_STATUSr_ENUM
#define XLPORT_MIB_TSC_ECC_STATUSr_ENUM BCM56260_B0_XLPORT_MIB_TSC_ECC_STATUSr_ENUM
#define XLPORT_MIB_TSC_RAM_CONTROLr_ENUM BCM56260_B0_XLPORT_MIB_TSC_RAM_CONTROLr_ENUM
#define XLPORT_MODE_REGr_ENUM BCM56260_B0_XLPORT_MODE_REGr_ENUM
#define XLPORT_POWER_SAVEr_ENUM BCM56260_B0_XLPORT_POWER_SAVEr_ENUM
#define XLPORT_SBUS_CONTROLr_ENUM BCM56260_B0_XLPORT_SBUS_CONTROLr_ENUM
#define XLPORT_SGNDET_EARLYCRSr_ENUM BCM56260_B0_XLPORT_SGNDET_EARLYCRSr_ENUM
#define XLPORT_SOFT_RESETr_ENUM BCM56260_B0_XLPORT_SOFT_RESETr_ENUM
#define XLPORT_SPARE0_REGr_ENUM BCM56260_B0_XLPORT_SPARE0_REGr_ENUM
#define XLPORT_SW_FLOW_CONTROLr_ENUM BCM56260_B0_XLPORT_SW_FLOW_CONTROLr_ENUM
#define XLPORT_TSC_PLL_LOCK_STATUSr_ENUM BCM56260_B0_XLPORT_TSC_PLL_LOCK_STATUSr_ENUM
#define XLPORT_TS_TIMER_31_0_REGr_ENUM BCM56260_B0_XLPORT_TS_TIMER_31_0_REGr_ENUM
#define XLPORT_TS_TIMER_47_32_REGr_ENUM BCM56260_B0_XLPORT_TS_TIMER_47_32_REGr_ENUM
#define XLPORT_WC_UCMEM_CTRLr_ENUM BCM56260_B0_XLPORT_WC_UCMEM_CTRLr_ENUM
#define XLPORT_WC_UCMEM_DATAm_ENUM BCM56260_B0_XLPORT_WC_UCMEM_DATAm_ENUM
#define XLPORT_XGXS0_CTRL_REGr_ENUM BCM56260_B0_XLPORT_XGXS0_CTRL_REGr_ENUM
#define XLPORT_XGXS0_LN0_STATUS0_REGr_ENUM BCM56260_B0_XLPORT_XGXS0_LN0_STATUS0_REGr_ENUM
#define XLPORT_XGXS0_LN1_STATUS0_REGr_ENUM BCM56260_B0_XLPORT_XGXS0_LN1_STATUS0_REGr_ENUM
#define XLPORT_XGXS0_LN2_STATUS0_REGr_ENUM BCM56260_B0_XLPORT_XGXS0_LN2_STATUS0_REGr_ENUM
#define XLPORT_XGXS0_LN3_STATUS0_REGr_ENUM BCM56260_B0_XLPORT_XGXS0_LN3_STATUS0_REGr_ENUM
#define XLPORT_XGXS0_STATUS0_REGr_ENUM BCM56260_B0_XLPORT_XGXS0_STATUS0_REGr_ENUM
#define XLPORT_XGXS_COUNTER_MODEr_ENUM BCM56260_B0_XLPORT_XGXS_COUNTER_MODEr_ENUM
#define XPORT_CONFIGr_ENUM BCM56260_B0_XPORT_CONFIGr_ENUM
#define XPORT_ECC_CONTROLr_ENUM BCM56260_B0_XPORT_ECC_CONTROLr_ENUM
#define XPORT_EEE_DURATION_TIMER_PULSEr_ENUM BCM56260_B0_XPORT_EEE_DURATION_TIMER_PULSEr_ENUM
#define XPORT_FORCE_DOUBLE_BIT_ERRORr_ENUM BCM56260_B0_XPORT_FORCE_DOUBLE_BIT_ERRORr_ENUM
#define XPORT_FORCE_SINGLE_BIT_ERRORr_ENUM BCM56260_B0_XPORT_FORCE_SINGLE_BIT_ERRORr_ENUM
#define XPORT_INTR_ENABLEr_ENUM BCM56260_B0_XPORT_INTR_ENABLEr_ENUM
#define XPORT_INTR_STATUSr_ENUM BCM56260_B0_XPORT_INTR_STATUSr_ENUM
#define XPORT_LINKSTATUS_DOWNr_ENUM BCM56260_B0_XPORT_LINKSTATUS_DOWNr_ENUM
#define XPORT_MEMORY_CONTROL0r_ENUM BCM56260_B0_XPORT_MEMORY_CONTROL0r_ENUM
#define XPORT_MIB_RESETr_ENUM BCM56260_B0_XPORT_MIB_RESETr_ENUM
#define XPORT_MIB_RSC_MEM0_ECC_STATUSr_ENUM BCM56260_B0_XPORT_MIB_RSC_MEM0_ECC_STATUSr_ENUM
#define XPORT_MIB_RSC_MEM1_ECC_STATUSr_ENUM BCM56260_B0_XPORT_MIB_RSC_MEM1_ECC_STATUSr_ENUM
#define XPORT_MIB_RSC_MEM2_ECC_STATUSr_ENUM BCM56260_B0_XPORT_MIB_RSC_MEM2_ECC_STATUSr_ENUM
#define XPORT_MIB_RSC_MEM3_ECC_STATUSr_ENUM BCM56260_B0_XPORT_MIB_RSC_MEM3_ECC_STATUSr_ENUM
#define XPORT_MIB_RSC_MEM4_ECC_STATUSr_ENUM BCM56260_B0_XPORT_MIB_RSC_MEM4_ECC_STATUSr_ENUM
#define XPORT_MIB_RSC_MEM_ECC_STATUSr_ENUM BCM56260_B0_XPORT_MIB_RSC_MEM_ECC_STATUSr_ENUM
#define XPORT_MIB_TSC_MEM0_ECC_STATUSr_ENUM BCM56260_B0_XPORT_MIB_TSC_MEM0_ECC_STATUSr_ENUM
#define XPORT_MIB_TSC_MEM1_ECC_STATUSr_ENUM BCM56260_B0_XPORT_MIB_TSC_MEM1_ECC_STATUSr_ENUM
#define XPORT_MIB_TSC_MEM2_ECC_STATUSr_ENUM BCM56260_B0_XPORT_MIB_TSC_MEM2_ECC_STATUSr_ENUM
#define XPORT_MIB_TSC_MEM3_ECC_STATUSr_ENUM BCM56260_B0_XPORT_MIB_TSC_MEM3_ECC_STATUSr_ENUM
#define XPORT_MIB_TSC_MEM_ECC_STATUSr_ENUM BCM56260_B0_XPORT_MIB_TSC_MEM_ECC_STATUSr_ENUM
#define XPORT_MODE_REGr_ENUM BCM56260_B0_XPORT_MODE_REGr_ENUM
#define XPORT_PORT_ENABLEr_ENUM BCM56260_B0_XPORT_PORT_ENABLEr_ENUM
#define XPORT_RXFIFO_MEM_ECC_STATUSr_ENUM BCM56260_B0_XPORT_RXFIFO_MEM_ECC_STATUSr_ENUM
#define XPORT_TO_MMU_BKPr_ENUM BCM56260_B0_XPORT_TO_MMU_BKPr_ENUM
#define XPORT_TXFIFO_MEM_ECC_STATUSr_ENUM BCM56260_B0_XPORT_TXFIFO_MEM_ECC_STATUSr_ENUM
#define XPORT_XGXS0_STATUS0_REGr_ENUM BCM56260_B0_XPORT_XGXS0_STATUS0_REGr_ENUM
#define XPORT_XGXS1_STATUS0_REGr_ENUM BCM56260_B0_XPORT_XGXS1_STATUS0_REGr_ENUM
#define XPORT_XGXS2_STATUS0_REGr_ENUM BCM56260_B0_XPORT_XGXS2_STATUS0_REGr_ENUM
#define XPORT_XGXS3_STATUS0_REGr_ENUM BCM56260_B0_XPORT_XGXS3_STATUS0_REGr_ENUM
#define XPORT_XGXS_COUNTER_MODEr_ENUM BCM56260_B0_XPORT_XGXS_COUNTER_MODEr_ENUM
#define XPORT_XGXS_CTRLr_ENUM BCM56260_B0_XPORT_XGXS_CTRLr_ENUM
#define XPORT_XGXS_GEN_STATUS_REGr_ENUM BCM56260_B0_XPORT_XGXS_GEN_STATUS_REGr_ENUM
#define XPORT_XGXS_STATUS0_REGr_ENUM BCM56260_B0_XPORT_XGXS_STATUS0_REGr_ENUM
#define XPORT_XMAC_CONTROLr_ENUM BCM56260_B0_XPORT_XMAC_CONTROLr_ENUM
#define XP_EEE_COUNTER_MODEr_ENUM BCM56260_B0_XP_EEE_COUNTER_MODEr_ENUM
#define XP_FIFO_OVERFLOW_STATUSr_ENUM BCM56260_B0_XP_FIFO_OVERFLOW_STATUSr_ENUM
#define XP_TXFIFO_CELL_CNTr_ENUM BCM56260_B0_XP_TXFIFO_CELL_CNTr_ENUM
#define XP_TXFIFO_CELL_REQ_CNTr_ENUM BCM56260_B0_XP_TXFIFO_CELL_REQ_CNTr_ENUM
#define XP_TXFIFO_PKT_DROP_CTLr_ENUM BCM56260_B0_XP_TXFIFO_PKT_DROP_CTLr_ENUM
#define XTHOLr_ENUM BCM56260_B0_XTHOLr_ENUM
#define X_GPORT_CNTMAXSIZEr_ENUM BCM56260_B0_X_GPORT_CNTMAXSIZEr_ENUM
#define X_GPORT_SGNDET_EARLYCRSr_ENUM BCM56260_B0_X_GPORT_SGNDET_EARLYCRSr_ENUM

#endif /* CDK_EXCLUDE_CHIPLESS_TYPES */

#endif /* __BCM56260_B0_ENUM_H__ */
