{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 23 15:49:18 2014 " "Info: Processing started: Tue Dec 23 15:49:18 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zong -c zong --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off zong -c zong --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zong.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file zong.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 zong " "Info: Found entity 1: zong" {  } { { "zong.bdf" "" { Schematic "E:/TEST/EDA/thu/zong.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "zong " "Info: Elaborating entity \"zong\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "jiaotong.vhd 2 1 " "Warning: Using design file jiaotong.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jiaotong-arc " "Info: Found design unit 1: jiaotong-arc" {  } { { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 jiaotong " "Info: Found entity 1: jiaotong" {  } { { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jiaotong jiaotong:inst1 " "Info: Elaborating entity \"jiaotong\" for hierarchy \"jiaotong:inst1\"" {  } { { "zong.bdf" "inst1" { Schematic "E:/TEST/EDA/thu/zong.bdf" { { 96 440 536 256 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x jiaotong.vhd(19) " "Warning (10492): VHDL Process Statement warning at jiaotong.vhd(19): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x jiaotong.vhd(20) " "Warning (10492): VHDL Process Statement warning at jiaotong.vhd(20): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x jiaotong.vhd(21) " "Warning (10492): VHDL Process Statement warning at jiaotong.vhd(21): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "fenpinqi.vhd 2 1 " "Warning: Using design file fenpinqi.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fenpinqi-one " "Info: Found design unit 1: fenpinqi-one" {  } { { "fenpinqi.vhd" "" { Text "E:/TEST/EDA/thu/fenpinqi.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fenpinqi " "Info: Found entity 1: fenpinqi" {  } { { "fenpinqi.vhd" "" { Text "E:/TEST/EDA/thu/fenpinqi.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fenpinqi fenpinqi:inst " "Info: Elaborating entity \"fenpinqi\" for hierarchy \"fenpinqi:inst\"" {  } { { "zong.bdf" "inst" { Schematic "E:/TEST/EDA/thu/zong.bdf" { { 40 296 392 136 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "fenpinqi:inst\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"fenpinqi:inst\|Add0\"" {  } { { "fenpinqi.vhd" "Add0" { Text "E:/TEST/EDA/thu/fenpinqi.vhd" 23 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "jiaotong:inst1\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"jiaotong:inst1\|Add0\"" {  } { { "jiaotong.vhd" "Add0" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 26 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fenpinqi:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"fenpinqi:inst\|lpm_add_sub:Add0\"" {  } { { "fenpinqi.vhd" "" { Text "E:/TEST/EDA/thu/fenpinqi.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fenpinqi:inst\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"fenpinqi:inst\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Info: Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fenpinqi.vhd" "" { Text "E:/TEST/EDA/thu/fenpinqi.vhd" 23 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fenpinqi:inst\|lpm_add_sub:Add0\|addcore:adder fenpinqi:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"fenpinqi:inst\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"fenpinqi:inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/program/alter/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "fenpinqi.vhd" "" { Text "E:/TEST/EDA/thu/fenpinqi.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fenpinqi:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node fenpinqi:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"fenpinqi:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"fenpinqi:inst\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/program/alter/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "fenpinqi.vhd" "" { Text "E:/TEST/EDA/thu/fenpinqi.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fenpinqi:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node fenpinqi:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"fenpinqi:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"fenpinqi:inst\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/program/alter/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "fenpinqi.vhd" "" { Text "E:/TEST/EDA/thu/fenpinqi.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fenpinqi:inst\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs fenpinqi:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"fenpinqi:inst\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"fenpinqi:inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/program/alter/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "fenpinqi.vhd" "" { Text "E:/TEST/EDA/thu/fenpinqi.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fenpinqi:inst\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs fenpinqi:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"fenpinqi:inst\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"fenpinqi:inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/program/alter/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } } { "fenpinqi.vhd" "" { Text "E:/TEST/EDA/thu/fenpinqi.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "jiaotong:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"jiaotong:inst1\|lpm_add_sub:Add0\"" {  } { { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jiaotong:inst1\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"jiaotong:inst1\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 26 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jiaotong:inst1\|lpm_add_sub:Add0\|addcore:adder jiaotong:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"jiaotong:inst1\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"jiaotong:inst1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/program/alter/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jiaotong:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node jiaotong:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"jiaotong:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"jiaotong:inst1\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/program/alter/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jiaotong:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node jiaotong:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"jiaotong:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"jiaotong:inst1\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/program/alter/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jiaotong:inst1\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs jiaotong:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"jiaotong:inst1\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"jiaotong:inst1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/program/alter/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 5 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 23 15:49:19 2014 " "Info: Processing ended: Tue Dec 23 15:49:19 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
