<stg><name>apply_bit_reverse</name>


<trans_list>

<trans id="37" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="34" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="13" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:1 %store_ln24 = store i13 0, i13 %i

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
entry:2 %br_ln24 = br void %for.body.lr.ph.i

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body.lr.ph.i:0 %i_1 = load i13 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.lr.ph.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.lr.ph.i:2 %icmp_ln24 = icmp_eq  i13 %i_1, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.lr.ph.i:3 %add_ln24 = add i13 %i_1, i13 1

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.lr.ph.i:4 %br_ln24 = br i1 %icmp_ln24, void %for.body.lr.ph.i.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="13">
<![CDATA[
for.body.lr.ph.i.split:0 %i_cast = zext i13 %i_1

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.lr.ph.i.split:3 %or_ln13_s = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %i_1, i32 11, i32 0

]]></Node>
<StgValue><ssdm name="or_ln13_s"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.lr.ph.i.split:4 %x_addr = getelementptr i32 %x, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="12">
<![CDATA[
for.body.lr.ph.i.split:7 %x_load = load i12 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph.i.split:9 %store_ln24 = store i13 %add_ln24, i13 %i

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="12">
<![CDATA[
for.body.lr.ph.i.split:7 %x_load = load i12 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0">
<![CDATA[
for.end:0 %ret_ln28 = ret

]]></Node>
<StgValue><ssdm name="ret_ln28"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.lr.ph.i.split:1 %speclooptripcount_ln24 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln24"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.lr.ph.i.split:2 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="12">
<![CDATA[
for.body.lr.ph.i.split:5 %zext_ln26 = zext i12 %or_ln13_s

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.lr.ph.i.split:6 %result_addr = getelementptr i32 %result, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="result_addr"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.body.lr.ph.i.split:8 %store_ln26 = store i32 %x_load, i12 %result_addr

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
for.body.lr.ph.i.split:10 %br_ln24 = br void %for.body.lr.ph.i

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="38" name="x" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="39" name="result" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="result"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="41" from="StgValue_40" to="i" fromId="40" toId="6">
</dataflow>
<dataflow id="43" from="StgValue_42" to="store_ln24" fromId="42" toId="7">
</dataflow>
<dataflow id="44" from="i" to="store_ln24" fromId="6" toId="7">
</dataflow>
<dataflow id="45" from="i" to="i_1" fromId="6" toId="9">
</dataflow>
<dataflow id="47" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="46" toId="10">
</dataflow>
<dataflow id="49" from="StgValue_48" to="specpipeline_ln0" fromId="48" toId="10">
</dataflow>
<dataflow id="51" from="StgValue_50" to="specpipeline_ln0" fromId="50" toId="10">
</dataflow>
<dataflow id="52" from="StgValue_40" to="specpipeline_ln0" fromId="40" toId="10">
</dataflow>
<dataflow id="53" from="StgValue_50" to="specpipeline_ln0" fromId="50" toId="10">
</dataflow>
<dataflow id="55" from="p_str" to="specpipeline_ln0" fromId="54" toId="10">
</dataflow>
<dataflow id="56" from="i_1" to="icmp_ln24" fromId="9" toId="11">
</dataflow>
<dataflow id="58" from="StgValue_57" to="icmp_ln24" fromId="57" toId="11">
</dataflow>
<dataflow id="59" from="i_1" to="add_ln24" fromId="9" toId="12">
</dataflow>
<dataflow id="61" from="StgValue_60" to="add_ln24" fromId="60" toId="12">
</dataflow>
<dataflow id="62" from="icmp_ln24" to="br_ln24" fromId="11" toId="13">
</dataflow>
<dataflow id="63" from="i_1" to="i_cast" fromId="9" toId="14">
</dataflow>
<dataflow id="65" from="_ssdm_op_PartSelect.i12.i13.i32.i32" to="or_ln13_s" fromId="64" toId="15">
</dataflow>
<dataflow id="66" from="i_1" to="or_ln13_s" fromId="9" toId="15">
</dataflow>
<dataflow id="68" from="StgValue_67" to="or_ln13_s" fromId="67" toId="15">
</dataflow>
<dataflow id="69" from="StgValue_50" to="or_ln13_s" fromId="50" toId="15">
</dataflow>
<dataflow id="70" from="x" to="x_addr" fromId="38" toId="16">
</dataflow>
<dataflow id="72" from="StgValue_71" to="x_addr" fromId="71" toId="16">
</dataflow>
<dataflow id="73" from="i_cast" to="x_addr" fromId="14" toId="16">
</dataflow>
<dataflow id="74" from="x_addr" to="x_load" fromId="16" toId="17">
</dataflow>
<dataflow id="75" from="add_ln24" to="store_ln24" fromId="12" toId="18">
</dataflow>
<dataflow id="76" from="i" to="store_ln24" fromId="6" toId="18">
</dataflow>
<dataflow id="77" from="x_addr" to="x_load" fromId="16" toId="19">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln24" fromId="78" toId="20">
</dataflow>
<dataflow id="81" from="StgValue_80" to="speclooptripcount_ln24" fromId="80" toId="20">
</dataflow>
<dataflow id="82" from="StgValue_80" to="speclooptripcount_ln24" fromId="80" toId="20">
</dataflow>
<dataflow id="83" from="StgValue_80" to="speclooptripcount_ln24" fromId="80" toId="20">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecLoopName" to="specloopname_ln24" fromId="84" toId="21">
</dataflow>
<dataflow id="87" from="empty_11" to="specloopname_ln24" fromId="86" toId="21">
</dataflow>
<dataflow id="88" from="or_ln13_s" to="zext_ln26" fromId="15" toId="22">
</dataflow>
<dataflow id="89" from="result" to="result_addr" fromId="39" toId="23">
</dataflow>
<dataflow id="90" from="StgValue_71" to="result_addr" fromId="71" toId="23">
</dataflow>
<dataflow id="91" from="zext_ln26" to="result_addr" fromId="22" toId="23">
</dataflow>
<dataflow id="92" from="x_load" to="store_ln26" fromId="19" toId="24">
</dataflow>
<dataflow id="93" from="result_addr" to="store_ln26" fromId="23" toId="24">
</dataflow>
<dataflow id="94" from="icmp_ln24" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="95" from="icmp_ln24" to="StgValue_3" fromId="11" toId="3">
</dataflow>
</dataflows>


</stg>
