Analysis & Synthesis report for top
Mon Dec 03 04:49:04 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Port Connectivity Checks: "alu:au1"
 13. Post-Synthesis Netlist Statistics for Top Partition
 14. Elapsed Time Per Partition
 15. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+-----------------------------------+---------------------------------------------+
; Analysis & Synthesis Status       ; Successful - Mon Dec 03 04:49:04 2018       ;
; Quartus Prime Version             ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                     ; top                                         ;
; Top-level Entity Name             ; top                                         ;
; Family                            ; Arria II GX                                 ;
; Logic utilization                 ; N/A                                         ;
;     Combinational ALUTs           ; 1,175                                       ;
;     Memory ALUTs                  ; 0                                           ;
;     Dedicated logic registers     ; 2,088                                       ;
; Total registers                   ; 2088                                        ;
; Total pins                        ; 3                                           ;
; Total virtual pins                ; 0                                           ;
; Total block memory bits           ; 0                                           ;
; DSP block 18-bit elements         ; 0                                           ;
; Total GXB Receiver Channel PCS    ; 0                                           ;
; Total GXB Receiver Channel PMA    ; 0                                           ;
; Total GXB Transmitter Channel PCS ; 0                                           ;
; Total GXB Transmitter Channel PMA ; 0                                           ;
; Total PLLs                        ; 0                                           ;
; Total DLLs                        ; 0                                           ;
+-----------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                           ; top                ; top                ;
; Family name                                                                     ; Arria II GX        ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto RAM Block Balancing                                                        ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                               ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                            ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------+---------+
; top.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/Omar/Documents/CSE 141L project/top.sv         ;         ;
; rf.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/Omar/Documents/CSE 141L project/rf.sv          ;         ;
; pc.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/Omar/Documents/CSE 141L project/pc.sv          ;         ;
; imem.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/Omar/Documents/CSE 141L project/imem.sv        ;         ;
; dmem.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/Omar/Documents/CSE 141L project/dmem.sv        ;         ;
; definitions.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/Omar/Documents/CSE 141L project/definitions.sv ;         ;
; alu.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/Omar/Documents/CSE 141L project/alu.sv         ;         ;
; ctrl_dec.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/Omar/Documents/CSE 141L project/ctrl_dec.sv    ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+-----------------------------------------------+-----------+
; Resource                                      ; Usage     ;
+-----------------------------------------------+-----------+
; Estimated ALUTs Used                          ; 1175      ;
;     -- Combinational ALUTs                    ; 1175      ;
;     -- Memory ALUTs                           ; 0         ;
;     -- LUT_REGs                               ; 0         ;
; Dedicated logic registers                     ; 2088      ;
;                                               ;           ;
; Estimated ALUTs Unavailable                   ; 0         ;
;     -- Due to unpartnered combinational logic ; 0         ;
;     -- Due to Memory ALUTs                    ; 0         ;
;                                               ;           ;
; Total combinational functions                 ; 1175      ;
; Combinational ALUT usage by number of inputs  ;           ;
;     -- 7 input functions                      ; 0         ;
;     -- 6 input functions                      ; 781       ;
;     -- 5 input functions                      ; 37        ;
;     -- 4 input functions                      ; 64        ;
;     -- <=3 input functions                    ; 293       ;
;                                               ;           ;
; Combinational ALUTs by mode                   ;           ;
;     -- normal mode                            ; 1150      ;
;     -- extended LUT mode                      ; 0         ;
;     -- arithmetic mode                        ; 25        ;
;     -- shared arithmetic mode                 ; 0         ;
;                                               ;           ;
; Estimated ALUT/register pairs used            ; 3011      ;
;                                               ;           ;
; Total registers                               ; 2088      ;
;     -- Dedicated logic registers              ; 2088      ;
;     -- I/O registers                          ; 0         ;
;     -- LUT_REGs                               ; 0         ;
;                                               ;           ;
;                                               ;           ;
; I/O pins                                      ; 3         ;
;                                               ;           ;
; DSP block 18-bit elements                     ; 0         ;
;                                               ;           ;
; Maximum fan-out node                          ; clk~input ;
; Maximum fan-out                               ; 2088      ;
; Total fan-out                                 ; 12028     ;
; Average fan-out                               ; 3.68      ;
+-----------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+---------------------+-------------+--------------+
; |top                       ; 1175 (24)           ; 2088 (0)                  ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 3    ; 0            ; |top                ; top         ; work         ;
;    |alu:au1|               ; 90 (90)             ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |top|alu:au1        ; alu         ; work         ;
;    |dmem:dm1|              ; 1004 (1004)         ; 2048 (2048)               ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |top|dmem:dm1       ; dmem        ; work         ;
;    |imem:im1|              ; 12 (12)             ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |top|imem:im1       ; imem        ; work         ;
;    |pc:pc1|                ; 8 (8)               ; 8 (8)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |top|pc:pc1         ; pc          ; work         ;
;    |rf:rf1|                ; 37 (37)             ; 32 (32)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |top|rf:rf1         ; rf          ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+----------------------------------------+---------------------------------------------+
; Register name                          ; Reason for Removal                          ;
+----------------------------------------+---------------------------------------------+
; rf:rf1|core[0][3]                      ; Stuck at GND due to stuck port clock_enable ;
; rf:rf1|core[6][3]                      ; Stuck at GND due to stuck port clock_enable ;
; rf:rf1|core[4][3]                      ; Stuck at GND due to stuck port clock_enable ;
; rf:rf1|core[2][3]                      ; Stuck at GND due to stuck port clock_enable ;
; rf:rf1|core[4][2]                      ; Stuck at GND due to stuck port clock_enable ;
; rf:rf1|core[6][2]                      ; Stuck at GND due to stuck port clock_enable ;
; rf:rf1|core[0][2]                      ; Stuck at GND due to stuck port clock_enable ;
; rf:rf1|core[2][2]                      ; Stuck at GND due to stuck port clock_enable ;
; rf:rf1|core[4][1]                      ; Stuck at GND due to stuck port clock_enable ;
; rf:rf1|core[6][1]                      ; Stuck at GND due to stuck port clock_enable ;
; rf:rf1|core[0][1]                      ; Stuck at GND due to stuck port clock_enable ;
; rf:rf1|core[2][1]                      ; Stuck at GND due to stuck port clock_enable ;
; rf:rf1|core[4][0]                      ; Stuck at GND due to stuck port clock_enable ;
; rf:rf1|core[6][0]                      ; Stuck at GND due to stuck port clock_enable ;
; rf:rf1|core[0][0]                      ; Stuck at GND due to stuck port clock_enable ;
; rf:rf1|core[2][0]                      ; Stuck at GND due to stuck port clock_enable ;
; rf:rf1|core[4][4]                      ; Stuck at GND due to stuck port clock_enable ;
; rf:rf1|core[6][4]                      ; Stuck at GND due to stuck port clock_enable ;
; rf:rf1|core[2][4]                      ; Stuck at GND due to stuck port clock_enable ;
; rf:rf1|core[0][4]                      ; Stuck at GND due to stuck port clock_enable ;
; rf:rf1|core[0][5]                      ; Stuck at GND due to stuck port clock_enable ;
; rf:rf1|core[6][5]                      ; Stuck at GND due to stuck port clock_enable ;
; rf:rf1|core[4][5]                      ; Stuck at GND due to stuck port clock_enable ;
; rf:rf1|core[2][5]                      ; Stuck at GND due to stuck port clock_enable ;
; rf:rf1|core[4][6]                      ; Stuck at GND due to stuck port clock_enable ;
; rf:rf1|core[6][6]                      ; Stuck at GND due to stuck port clock_enable ;
; rf:rf1|core[2][6]                      ; Stuck at GND due to stuck port clock_enable ;
; rf:rf1|core[0][6]                      ; Stuck at GND due to stuck port clock_enable ;
; rf:rf1|core[0][7]                      ; Stuck at GND due to stuck port clock_enable ;
; rf:rf1|core[6][7]                      ; Stuck at GND due to stuck port clock_enable ;
; rf:rf1|core[4][7]                      ; Stuck at GND due to stuck port clock_enable ;
; rf:rf1|core[2][7]                      ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 32 ;                                             ;
+----------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                      ;
+-------------------+--------------------------------+-----------------------------------------------------------------------------+
; Register name     ; Reason for Removal             ; Registers Removed due to This Register                                      ;
+-------------------+--------------------------------+-----------------------------------------------------------------------------+
; rf:rf1|core[6][2] ; Stuck at GND                   ; rf:rf1|core[4][1], rf:rf1|core[2][1], rf:rf1|core[4][0], rf:rf1|core[6][0], ;
;                   ; due to stuck port clock_enable ; rf:rf1|core[0][0], rf:rf1|core[2][0], rf:rf1|core[4][4], rf:rf1|core[6][4], ;
;                   ;                                ; rf:rf1|core[2][4], rf:rf1|core[0][4], rf:rf1|core[0][5], rf:rf1|core[6][5], ;
;                   ;                                ; rf:rf1|core[4][5], rf:rf1|core[2][5], rf:rf1|core[4][6], rf:rf1|core[6][6], ;
;                   ;                                ; rf:rf1|core[2][6], rf:rf1|core[0][6], rf:rf1|core[0][7], rf:rf1|core[6][7], ;
;                   ;                                ; rf:rf1|core[4][7], rf:rf1|core[2][7]                                        ;
; rf:rf1|core[2][2] ; Stuck at GND                   ; rf:rf1|core[6][1], rf:rf1|core[0][1]                                        ;
;                   ; due to stuck port clock_enable ;                                                                             ;
+-------------------+--------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2088  ;
; Number of registers using Synchronous Clear  ; 8     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2080  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 4:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |top|rf:rf1|Mux12          ;
; 3:1                ; 3 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; No         ; |top|ptr_w[0]              ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |top|alu:au1|ShiftLeft0    ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |top|alu:au1|ShiftLeft0    ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |top|alu:au1|ShiftLeft0    ;
; 8:1                ; 8 bits    ; 40 ALUTs      ; 40 ALUTs             ; 0 ALUTs                ; No         ; |top|rf:rf1|Mux2           ;
; 3:1                ; 3 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; No         ; |top|Selector3             ;
; 16:1               ; 4 bits    ; 40 ALUTs      ; 32 ALUTs             ; 8 ALUTs                ; No         ; |top|alu:au1|Mux2          ;
; 16:1               ; 3 bits    ; 30 ALUTs      ; 24 ALUTs             ; 6 ALUTs                ; No         ; |top|alu:au1|Mux4          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "alu:au1"               ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; ci   ; Input  ; Info     ; Stuck at GND           ;
; co   ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriaii_ff            ; 2088                        ;
;     ENA               ; 2080                        ;
;     SCLR              ; 8                           ;
; boundary_port         ; 3                           ;
; stratixiv_lcell_comb  ; 1175                        ;
;     arith             ; 25                          ;
;         0 data inputs ; 1                           ;
;         3 data inputs ; 3                           ;
;         4 data inputs ; 8                           ;
;         5 data inputs ; 13                          ;
;     normal            ; 1150                        ;
;         2 data inputs ; 265                         ;
;         3 data inputs ; 24                          ;
;         4 data inputs ; 56                          ;
;         5 data inputs ; 24                          ;
;         6 data inputs ; 781                         ;
;                       ;                             ;
; Max LUT depth         ; 8.90                        ;
; Average LUT depth     ; 5.80                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Mon Dec 03 04:48:55 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: top File: C:/Users/Omar/Documents/CSE 141L project/top.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file test_bench.sv
    Info (12023): Found entity 1: test_bench File: C:/Users/Omar/Documents/CSE 141L project/test_bench.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rf.sv
    Info (12023): Found entity 1: rf File: C:/Users/Omar/Documents/CSE 141L project/rf.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file pc.sv
    Info (12023): Found entity 1: pc File: C:/Users/Omar/Documents/CSE 141L project/pc.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file lut_pc.sv
    Info (12023): Found entity 1: lut_pc File: C:/Users/Omar/Documents/CSE 141L project/lut_pc.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file lut_m.sv
    Info (12023): Found entity 1: lut_m File: C:/Users/Omar/Documents/CSE 141L project/lut_m.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ls_dec.sv
    Info (12023): Found entity 1: ls_dec File: C:/Users/Omar/Documents/CSE 141L project/ls_dec.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file imem.sv
    Info (12023): Found entity 1: imem File: C:/Users/Omar/Documents/CSE 141L project/imem.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file dmem.sv
    Info (12023): Found entity 1: dmem File: C:/Users/Omar/Documents/CSE 141L project/dmem.sv Line: 2
Info (12021): Found 1 design units, including 0 entities, in source file definitions.sv
    Info (12022): Found design unit 1: definitions (SystemVerilog) File: C:/Users/Omar/Documents/CSE 141L project/definitions.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/Omar/Documents/CSE 141L project/alu.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file ctrl_dec.sv
    Info (12023): Found entity 1: ctrl_dec File: C:/Users/Omar/Documents/CSE 141L project/ctrl_dec.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.sv
    Info (12023): Found entity 1: alu_tb File: C:/Users/Omar/Documents/CSE 141L project/alu_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ctrl_dec_tb.sv
    Info (12023): Found entity 1: ctrl_dec_tb File: C:/Users/Omar/Documents/CSE 141L project/ctrl_dec_tb.sv Line: 2
Warning (10236): Verilog HDL Implicit Net warning at top.sv(32): created implicit net for "sh_d" File: C:/Users/Omar/Documents/CSE 141L project/top.sv Line: 32
Warning (10236): Verilog HDL Implicit Net warning at pc.sv(12): created implicit net for "brel" File: C:/Users/Omar/Documents/CSE 141L project/pc.sv Line: 12
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.sv(14): object "dm_in" assigned a value but never read File: C:/Users/Omar/Documents/CSE 141L project/top.sv Line: 14
Warning (10230): Verilog HDL assignment warning at top.sv(47): truncated value with size 32 to match size of target (8) File: C:/Users/Omar/Documents/CSE 141L project/top.sv Line: 47
Info (12128): Elaborating entity "pc" for hierarchy "pc:pc1" File: C:/Users/Omar/Documents/CSE 141L project/top.sv Line: 60
Warning (10230): Verilog HDL assignment warning at pc.sv(20): truncated value with size 32 to match size of target (8) File: C:/Users/Omar/Documents/CSE 141L project/pc.sv Line: 20
Info (12128): Elaborating entity "imem" for hierarchy "imem:im1" File: C:/Users/Omar/Documents/CSE 141L project/top.sv Line: 64
Info (12128): Elaborating entity "ctrl_dec" for hierarchy "ctrl_dec:dc1" File: C:/Users/Omar/Documents/CSE 141L project/top.sv Line: 73
Info (12128): Elaborating entity "rf" for hierarchy "rf:rf1" File: C:/Users/Omar/Documents/CSE 141L project/top.sv Line: 85
Info (12128): Elaborating entity "alu" for hierarchy "alu:au1" File: C:/Users/Omar/Documents/CSE 141L project/top.sv Line: 95
Warning (10036): Verilog HDL or VHDL warning at alu.sv(13): object "op_mnemonic" assigned a value but never read File: C:/Users/Omar/Documents/CSE 141L project/alu.sv Line: 13
Info (12128): Elaborating entity "dmem" for hierarchy "dmem:dm1" File: C:/Users/Omar/Documents/CSE 141L project/top.sv Line: 103
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "dmem:dm1|guts" is uninferred due to asynchronous read logic File: C:/Users/Omar/Documents/CSE 141L project/dmem.sv Line: 9
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3258 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 3255 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4886 megabytes
    Info: Processing ended: Mon Dec 03 04:49:04 2018
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:18


