# Exercise 3 - Clock Divider

### Input clock: 50MHz
### Output clock: DIV 00 - 100Hz, DIV 01 - 1KHz, DIV 10 - 10KHz, DIV 11 - 100KHz

#### <ins>RTL</ins>:
![alt text](https://github.com/pawelgates/Verilog-Projects/blob/main/Exercise%203%20-%20Clock%20Divider/pics/RTL.png)
#### <ins>Modelsim Simulation:</ins>
![alt text](https://github.com/pawelgates/Verilog-Projects/blob/main/Exercise%203%20-%20Clock%20Divider/pics/tb1.png)
![alt text](https://github.com/pawelgates/Verilog-Projects/blob/main/Exercise%203%20-%20Clock%20Divider/pics/tb2.png)
![alt text](https://github.com/pawelgates/Verilog-Projects/blob/main/Exercise%203%20-%20Clock%20Divider/pics/tb3.png)
