Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: VGAWrite.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "VGAWrite.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "VGAWrite"
Output Format                      : NGC
Target Device                      : xc6slx9-3-csg324

---- Source Options
Top Module Name                    : VGAWrite
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/troy/Embedded/finalproj/vgaGame.v" into library work
Parsing module <frogger>.
Parsing module <hvsync_generator>.
Parsing module <VGAWrite>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <VGAWrite>.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/finalproj/vgaGame.v" Line 157: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <hvsync_generator>.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/finalproj/vgaGame.v" Line 120: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/finalproj/vgaGame.v" Line 125: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module <frogger>.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/finalproj/vgaGame.v" Line 27: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/finalproj/vgaGame.v" Line 29: Result of 29-bit expression is truncated to fit in 28-bit target.
WARNING:HDLCompiler:91 - "/home/troy/Embedded/finalproj/vgaGame.v" Line 33: Signal <vert1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/troy/Embedded/finalproj/vgaGame.v" Line 34: Signal <vert1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/troy/Embedded/finalproj/vgaGame.v" Line 38: Signal <vert2> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/troy/Embedded/finalproj/vgaGame.v" Line 39: Signal <vert2> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/troy/Embedded/finalproj/vgaGame.v" Line 43: Signal <vert3> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/troy/Embedded/finalproj/vgaGame.v" Line 44: Signal <vert3> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/troy/Embedded/finalproj/vgaGame.v" Line 48: Signal <vert5> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/troy/Embedded/finalproj/vgaGame.v" Line 49: Signal <vert5> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/troy/Embedded/finalproj/vgaGame.v" Line 53: Signal <vert6> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/troy/Embedded/finalproj/vgaGame.v" Line 54: Signal <vert6> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:1127 - "/home/troy/Embedded/finalproj/vgaGame.v" Line 57: Assignment to win ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/troy/Embedded/finalproj/vgaGame.v" Line 63: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/troy/Embedded/finalproj/vgaGame.v" Line 64: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/troy/Embedded/finalproj/vgaGame.v" Line 99: Assignment to andedReg ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <VGAWrite>.
    Related source file is "/home/troy/Embedded/finalproj/vgaGame.v".
    Found 8-bit register for signal <drawHorizPosition>.
    Found 3-bit register for signal <pixel>.
    Found 2-bit register for signal <clk_counter>.
    Found 2-bit adder for signal <clk_counter[1]_GND_1_o_add_2_OUT> created at line 157.
    Found 10-bit comparator greater for signal <CounterX[9]_GND_1_o_LessThan_6_o> created at line 194
    Found 10-bit comparator greater for signal <CounterX[9]_GND_1_o_LessThan_7_o> created at line 196
    Found 10-bit comparator greater for signal <CounterX[9]_GND_1_o_LessThan_8_o> created at line 198
    Found 10-bit comparator greater for signal <CounterX[9]_GND_1_o_LessThan_9_o> created at line 200
    Found 10-bit comparator greater for signal <CounterX[9]_GND_1_o_LessThan_10_o> created at line 202
    Found 10-bit comparator greater for signal <CounterX[9]_GND_1_o_LessThan_11_o> created at line 204
    Found 10-bit comparator greater for signal <CounterX[9]_PWR_1_o_LessThan_12_o> created at line 206
    Found 10-bit comparator lessequal for signal <CounterX[9]_PWR_1_o_LessThan_13_o> created at line 208
    Found 9-bit comparator greater for signal <CounterY[8]_GND_1_o_LessThan_24_o> created at line 216
    Found 9-bit comparator greater for signal <CounterY[8]_GND_1_o_LessThan_25_o> created at line 218
    Found 9-bit comparator greater for signal <GND_1_o_CounterY[8]_LessThan_26_o> created at line 218
    Found 9-bit comparator greater for signal <CounterY[8]_GND_1_o_LessThan_30_o> created at line 223
    Found 9-bit comparator greater for signal <GND_1_o_CounterY[8]_LessThan_31_o> created at line 223
    Found 9-bit comparator greater for signal <CounterY[8]_GND_1_o_LessThan_35_o> created at line 228
    Found 9-bit comparator greater for signal <GND_1_o_CounterY[8]_LessThan_36_o> created at line 228
    Found 9-bit comparator greater for signal <CounterY[8]_PWR_1_o_LessThan_40_o> created at line 233
    Found 9-bit comparator greater for signal <GND_1_o_CounterY[8]_LessThan_41_o> created at line 233
    Found 9-bit comparator greater for signal <CounterY[8]_PWR_1_o_LessThan_42_o> created at line 235
    Found 9-bit comparator greater for signal <PWR_1_o_CounterY[8]_LessThan_43_o> created at line 235
    Found 9-bit comparator greater for signal <CounterY[8]_PWR_1_o_LessThan_47_o> created at line 240
    Found 9-bit comparator greater for signal <PWR_1_o_CounterY[8]_LessThan_48_o> created at line 240
    Found 9-bit comparator lessequal for signal <CounterY[8]_PWR_1_o_LessThan_52_o> created at line 245
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred  22 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <VGAWrite> synthesized.

Synthesizing Unit <hvsync_generator>.
    Related source file is "/home/troy/Embedded/finalproj/vgaGame.v".
    Found 9-bit register for signal <CounterY>.
    Found 1-bit register for signal <vga_HS>.
    Found 1-bit register for signal <vga_VS>.
    Found 1-bit register for signal <inDisplayArea>.
    Found 10-bit register for signal <CounterX>.
    Found 10-bit adder for signal <CounterX[9]_GND_2_o_add_2_OUT> created at line 120.
    Found 9-bit adder for signal <CounterY[8]_GND_2_o_mux_7_OUT> created at line 125.
    Found 10-bit comparator greater for signal <PWR_2_o_CounterX[9]_LessThan_12_o> created at line 128
    Found 10-bit comparator greater for signal <CounterX[9]_PWR_2_o_LessThan_13_o> created at line 128
    Found 9-bit comparator greater for signal <PWR_2_o_CounterY[8]_LessThan_15_o> created at line 131
    Found 9-bit comparator greater for signal <CounterY[8]_PWR_2_o_LessThan_16_o> created at line 131
    Found 10-bit comparator greater for signal <CounterX[9]_PWR_2_o_LessThan_18_o> created at line 134
    Found 9-bit comparator greater for signal <CounterY[8]_PWR_2_o_LessThan_19_o> created at line 134
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <hvsync_generator> synthesized.
