
<html><head><title>Interface Elements for Multiple Power Supply Designs</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668974" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Interface Elements for Multiple Power Supply Designs" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Analog Mixed-Signal,Spectre AMS Designer,Spectre AMS Designer," />
<meta name="prod_subfeature" content="Interface Elements,Multiple Power Supplies, Interface Elements, Multiple Power Supplies," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668974" />
<meta name="NextFile" content="Mixed-Signal_Design_Elaboration.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Supply-Sensitive_Modules_for_Multiple_Power_Supply_Designs.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Interface Elements for Multiple Power Supply Designs" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Supply-Sensitive_Modules_for_Multiple_Power_Supply_Designs.html" title="Supply-Sensitive_Modules_for_Multiple_Power_Supply_Designs">Supply-Sensitive_Modules_for_M ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Mixed-Signal_Design_Elaboration.html" title="Mixed-Signal_Design_Elaboration">Mixed-Signal_Design_Elaboratio ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Interface Elements for Multiple Power Supply Designs</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>AMS Designer Simulator allows selective insertion of individual interface elements (IEs) when one analog net is connecting to two or more digital ports that have different supply conditions.</p>

<p>You can instruct the Elaborator to insert separate interface elements (connect modules) using the<span>&#160;</span><code>xrun</code>/<code>xmelab</code><span>&#160;</span>command-line option,&#160;<code>-ams_check_msup</code>. You can split interface elements in any of the following design scenarios, where you have one net connecting to:</p>
<ul><li>Ports with different discrete domains in the ie card statements</li><li>Ports with different supply-sensitive connect module supplies</li><li>Child instances with different inherited connection as connect module supplies</li></ul>
<p><strong>Example 1</strong></p>

<p>The following is an example of using the<span>&#160;</span><code>-ams_check_msup</code><span>&#160;</span>option for inserting separate interface elements for a design with different supply-sensitive connect module supplies,<span>&#160;</span><code>3.3</code><span>&#160;</span>and<span>&#160;</span><code>1.2</code>. The design is illustrated in the<span>&#160;</span><code>test_res.vams file</code>. The tool inserts two interface elements with signal testbench.net1 though it is using merge mode IE insertion.</p>

<p><code>xrun test_res.vams -amsconnrules CR_ss_full_fast -timescale 1ns/1ps -dres -input probe.tcl amscf.scs -ams_check_msup</code></p>

<p><code>//test_res.vams</code><br /><code>`include &quot;disciplines.h&quot;</code></p>

<p><code>module mod3 (inp1, VDD, VSS);</code></p>

<p><code>input VDD, VSS;<br /></code><code>electrical VDD, VSS;<br /></code><code>ground VSS;</code></p>

<p><code>input (* integer supplySensitivity=&quot;VDD&quot;;integer groundSensitivity=&quot;VSS&quot;; *) inp1; logic inp1;</code></p>

<p><code>endmodule</code></p>

<p><code>module mod4 (inp1, VDD, VSS);</code></p>

<p><code>input VDD, VSS;</code><br /><code>electrical VDD, VSS;</code><br /><code>ground VSS;</code></p>

<p><code>input (* integer supplySensitivity=&quot;VDD&quot;;integer groundSensitivity=&quot;VSS&quot;; *) inp1; logic inp1;</code></p>

<p><code>endmodule</code></p>

<p><code>module testbench();</code><br /><code>&#160; &#160; electrical gnd;</code><br /><code>&#160; &#160; ground gnd;</code><br /><code>&#160; &#160; wire net1;</code><br /><code>&#160; &#160; mod3 instance3 (net1, VDD, gnd);</code><br /><code>&#160; &#160; mod4 instance4 (net1, VDD2, gnd);</code><br /><code>&#160; &#160; vsource #(.wave({0, 0, 10u, 0, 20u, 2.2, 30u,3.3,70u,3.3, 80u, 2.2, 90u, 0 }), .dc(3.3), .type(&quot;pwl&quot;)) V0 (net1, gnd);</code></p>

<p><code>&#160; analog begin</code><br /><code>&#160; &#160; &#160;V(VDD) &lt;+ 3.3;</code><br /><code>&#160; &#160; &#160;V(VDD2) &lt;+ 1.2;</code><br /><code>&#160; end</code></p>

<p><code>endmodule</code></p>

<p><code>module cds_globals();</code><br /><code>&#160; &#160;electrical vdd , \vss! ;</code><br /><code>endmodule</code></p>

<p><code>//amscf.scs</code><br /><code>tran tran stop=100u</code><br /><code>opt options save=all</code></p>

<p><strong>Example 2</strong></p>

<p>The following is an example of using the<span>&#160;</span><code>-ams_check_msup</code><span>&#160;</span>option for inserting separate interface elements for a design, with different disciplines,<span>&#160;</span><code>3.3</code><span>&#160;</span>and<span>&#160;</span><code>1.2</code>. The disciplines are specified in the<span>&#160;</span><code>ie</code><span>&#160;</span>card statements defined in the<span>&#160;</span><code>amscf.scs</code><span>&#160;</span>file.</p>

<p>The tool inserts two interface element with signal<span>&#160;</span><code>testbench.net1</code><span>&#160;</span>because the two connected ports have different supply value.</p>

<p><code>xrun clean test_res.vams -amsconnrules CR_full_fast -discipline logic&#160; amscf.scs +dr_info -timescale 1ns/1ps -dres -ieinfo -clean -input probe.tcl -ams_check_msup</code></p>

<p><code>//test_res.vams</code><br /><code>`include &quot;disciplines.h&quot;</code><br /><code>module mod1 (inp1, VDD, VSS);</code></p>

<p><code>input VDD, VSS;</code><br /><code>electrical VDD, VSS;</code><br /><code>ground VSS;</code></p>

<p><code>input inp1;</code><br /><code>...</code><br /><code>endmodule</code></p>

<p><code>module mod3 (inp1, VDD, VSS);</code></p>

<p><code>input VDD, VSS;</code></p>

<p><code>electrical VDD, VSS;</code><br /><code>ground VSS;&#160;</code></p>

<p><code>input inp1;</code></p>

<p><code>...</code><br /><code>endmodule</code></p>

<p><code>module testbench();</code><br /><code>&#160; mod3 instance3 (net1, VDD, gnd);</code><br /><code>&#160; mod1 instance1 (net1, VDD, gnd);</code><br /><code>endmodule</code></p>

<p><code>//amscf.scs</code><br /><code>amsd {</code><br /><code>&#160; &#160; &#160;ie vsup=3.3&#160; inst=&quot;testbench.instance1&quot;</code><br /><code>&#160; &#160; &#160;ie vsup=1.2&#160; inst=&quot;testbench.instance3&quot;&#160; &#160; &#160;</code><br /><code>}</code></p>

<p><code>simulator lang=spectre</code><br /><code>tran tran stop=100u</code><br /><code>opt options save=all</code></p>
<h4 id="InterfaceElementsforMultiplePowerSupplyDesigns-RelatedTopics">Related Topics</h4>
<ul><li><a href="ie_Statement_in_an_amsd_Block_for_Multiple_Power_Supply_Design.html">ie Statement in an amsd Block for Multiple Power Supply Design</a></li><li><a href="Block-Based_Discipline_Resolution_for_Multiple_Power_Supply_Design.html">Block-Based Discipline Resolution for Multiple Power Supply Design</a></li><li><a href="Supply-Sensitive_Modules_for_Multiple_Power_Supply_Designs.html">Supply-Sensitive Modules for Multiple Power Supply Designs</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Supply-Sensitive_Modules_for_Multiple_Power_Supply_Designs.html" id="prev" title="Supply-Sensitive_Modules_for_Multiple_Power_Supply_Designs">Supply-Sensitive_Modules_for_M ...</a></em></b><b><em><a href="Mixed-Signal_Design_Elaboration.html" id="nex" title="Mixed-Signal_Design_Elaboration">Mixed-Signal_Design_Elaboratio ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>