Warning (10268): Verilog HDL information at fir_17.v(47): always construct contains both blocking and non-blocking assignments File: C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v Line: 47
