Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_15 -L lmb_v10_v3_0_15 -L lmb_bram_if_cntlr_v4_0_26 -L blk_mem_gen_v8_4_11 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_28 -L proc_sys_reset_v5_0_17 -L axi_uartlite_v2_0_39 -L axi_bram_ctrl_v4_1_13 -L interrupt_control_v3_1_5 -L axi_gpio_v2_0_37 -L xlconstant_v1_1_10 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_35 -L axi_vip_v1_1_21 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot system_bd_wrapper_behav xil_defaultlib.system_bd_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.ip_user_files/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/sim/bd_e6ac.v:3768]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_13.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package mdm_v3_2_28.mdm_funcs
Compiling package microblaze_v11_0_15.microblaze_types
Compiling package microblaze_v11_0_15.microblaze_isa
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package microblaze_v11_0_15.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_26.lmb_bram_if_funcs
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_13.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_13.wrap_brst [\wrap_brst(c_axi_addr_width=18,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_13.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_13.wr_chnl [\wr_chnl(c_axi_addr_width=18,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_13.rd_chnl [\rd_chnl(c_axi_addr_width=18,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_13.full_axi [\full_axi(c_s_axi_addr_width=18,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_13.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_13.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=32...]
Compiling architecture system_bd_axi_bram_ctrl_0_1_arch of entity xil_defaultlib.system_bd_axi_bram_ctrl_0_1 [system_bd_axi_bram_ctrl_0_1_defa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_13.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_13.wrap_brst [\wrap_brst(c_axi_addr_width=17,c...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_13.wr_chnl [\wr_chnl(c_axi_addr_width=17,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_13.rd_chnl [\rd_chnl(c_axi_addr_width=17,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_13.full_axi [\full_axi(c_s_axi_addr_width=17,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_13.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_13.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=81...]
Compiling architecture system_bd_axi_bram_ctrl_0_2_arch of entity xil_defaultlib.system_bd_axi_bram_ctrl_0_2 [system_bd_axi_bram_ctrl_0_2_defa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling module xpm.xpm_cdc_array_single(DEST_SYNC_F...
Compiling architecture imp of entity axi_gpio_v2_0_37.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=3...]
Compiling architecture imp of entity axi_gpio_v2_0_37.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture system_bd_axi_gpio_0_0_arch of entity xil_defaultlib.system_bd_axi_gpio_0_0 [system_bd_axi_gpio_0_0_default]
Compiling module xpm.xpm_cdc_array_single(DEST_SYNC_F...
Compiling architecture imp of entity axi_gpio_v2_0_37.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=8...]
Compiling architecture imp of entity axi_gpio_v2_0_37.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture system_bd_axi_gpio_1_0_arch of entity xil_defaultlib.system_bd_axi_gpio_1_0 [system_bd_axi_gpio_1_0_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_39.baudrate [\baudrate(c_ratio=54)\]
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=4,IN...
Compiling architecture imp of entity axi_uartlite_v2_0_39.srl_fifo [\srl_fifo(c_dwidth=8,c_depth=16)...]
Compiling architecture rtl of entity axi_uartlite_v2_0_39.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_39.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_39.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_39.axi_uartlite [\axi_uartlite(c_family="artix7",...]
Compiling architecture system_bd_axi_uartlite_0_0_arch of entity xil_defaultlib.system_bd_axi_uartlite_0_0 [system_bd_axi_uartlite_0_0_defau...]
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11_output_stage...
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11_output_stage...
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11_softecc_outp...
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11_mem_module(C...
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11(C_FAMILY="ar...
Compiling module xil_defaultlib.system_bd_blk_mem_gen_0_1
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11_output_stage...
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11_output_stage...
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11_softecc_outp...
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11_mem_module(C...
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11(C_FAMILY="ar...
Compiling module xil_defaultlib.system_bd_blk_mem_gen_0_2
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.system_bd_clk_wiz_1_0_clk_wiz
Compiling module xil_defaultlib.system_bd_clk_wiz_1_0
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_conv1_out_RAM_T2P_BRAM_1R1W [\ecg_cnn_conv1_out_RAM_T2P_BRAM_...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W [\ecg_cnn_pool1_out_RAM_T2P_BRAM_...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_conv2_out_RAM_T2P_BRAM_1R1W [\ecg_cnn_conv2_out_RAM_T2P_BRAM_...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_conv1d_relu_w_local_0_RAM_T2P_BRAM_1R1W [ecg_cnn_conv1d_relu_w_local_0_ra...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_conv1d_relu_w_local_1_RAM_T2P_BRAM_1R1W [ecg_cnn_conv1d_relu_w_local_1_ra...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_conv1d_relu_w_local_2_RAM_T2P_BRAM_1R1W [ecg_cnn_conv1d_relu_w_local_2_ra...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_conv1d_relu_w_local_3_RAM_T2P_BRAM_1R1W [ecg_cnn_conv1d_relu_w_local_3_ra...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_conv1d_relu_w_local_4_RAM_T2P_BRAM_1R1W [ecg_cnn_conv1d_relu_w_local_4_ra...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_conv1d_relu_w_local_5_RAM_T2P_BRAM_1R1W [ecg_cnn_conv1d_relu_w_local_5_ra...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_conv1d_relu_w_local_6_RAM_T2P_BRAM_1R1W [ecg_cnn_conv1d_relu_w_local_6_ra...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_sparsemux_17_3_10_1_1 [\ecg_cnn_sparsemux_17_3_10_1_1(d...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_mac_muladd_12s_9s_19s_21_4_1_DSP48_0 [ecg_cnn_mac_muladd_12s_9s_19s_21...]
Compiling architecture arch of entity xil_defaultlib.ecg_cnn_mac_muladd_12s_9s_19s_21_4_1 [\ecg_cnn_mac_muladd_12s_9s_19s_2...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1_DSP48_0 [ecg_cnn_mac_muladd_12s_9s_21ns_2...]
Compiling architecture arch of entity xil_defaultlib.ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1 [\ecg_cnn_mac_muladd_12s_9s_21ns_...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0 [ecg_cnn_mac_muladd_12s_10s_21ns_...]
Compiling architecture arch of entity xil_defaultlib.ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1 [\ecg_cnn_mac_muladd_12s_10s_21ns...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_flow_control_loop_pipe_sequential_init [ecg_cnn_flow_control_loop_pipe_s...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_conv1d_relu [ecg_cnn_conv1d_relu_default]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_urem_9ns_4ns_3_13_1_divider [\ecg_cnn_urem_9ns_4ns_3_13_1_div...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_urem_9ns_4ns_3_13_1 [\ecg_cnn_urem_9ns_4ns_3_13_1(num...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_mul_9ns_11ns_19_1_1 [\ecg_cnn_mul_9ns_11ns_19_1_1(num...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_maxpool [ecg_cnn_maxpool_default]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_conv1d_relu2_w_local_80_0_0_RAM_T2P_BRAM_1R1W [ecg_cnn_conv1d_relu2_w_local_80_...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_conv1d_relu2_w_local_80_0_1_RAM_T2P_BRAM_1R1W [ecg_cnn_conv1d_relu2_w_local_80_...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_conv1d_relu2_w_local_80_0_2_RAM_T2P_BRAM_1R1W [ecg_cnn_conv1d_relu2_w_local_80_...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_conv1d_relu2_w_local_80_0_3_RAM_T2P_BRAM_1R1W [ecg_cnn_conv1d_relu2_w_local_80_...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_conv1d_relu2_w_local_80_0_4_RAM_T2P_BRAM_1R1W [ecg_cnn_conv1d_relu2_w_local_80_...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_conv1d_relu2_w_local_80_1_0_RAM_T2P_BRAM_1R1W [ecg_cnn_conv1d_relu2_w_local_80_...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_conv1d_relu2_w_local_80_1_1_RAM_T2P_BRAM_1R1W [ecg_cnn_conv1d_relu2_w_local_80_...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_conv1d_relu2_w_local_80_1_2_RAM_T2P_BRAM_1R1W [ecg_cnn_conv1d_relu2_w_local_80_...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_conv1d_relu2_w_local_80_1_3_RAM_T2P_BRAM_1R1W [ecg_cnn_conv1d_relu2_w_local_80_...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_conv1d_relu2_w_local_80_1_4_RAM_T2P_BRAM_1R1W [ecg_cnn_conv1d_relu2_w_local_80_...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_conv1d_relu2_w_local_80_2_0_RAM_T2P_BRAM_1R1W [ecg_cnn_conv1d_relu2_w_local_80_...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_conv1d_relu2_w_local_80_2_1_RAM_T2P_BRAM_1R1W [ecg_cnn_conv1d_relu2_w_local_80_...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_conv1d_relu2_w_local_80_2_2_RAM_T2P_BRAM_1R1W [ecg_cnn_conv1d_relu2_w_local_80_...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_conv1d_relu2_w_local_80_2_3_RAM_T2P_BRAM_1R1W [ecg_cnn_conv1d_relu2_w_local_80_...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_conv1d_relu2_w_local_80_2_4_RAM_T2P_BRAM_1R1W [ecg_cnn_conv1d_relu2_w_local_80_...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_conv1d_relu2_w_local_80_3_0_RAM_T2P_BRAM_1R1W [ecg_cnn_conv1d_relu2_w_local_80_...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_conv1d_relu2_w_local_80_3_1_RAM_T2P_BRAM_1R1W [ecg_cnn_conv1d_relu2_w_local_80_...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_conv1d_relu2_w_local_80_3_2_RAM_T2P_BRAM_1R1W [ecg_cnn_conv1d_relu2_w_local_80_...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_conv1d_relu2_w_local_80_3_3_RAM_T2P_BRAM_1R1W [ecg_cnn_conv1d_relu2_w_local_80_...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_conv1d_relu2_w_local_80_3_4_RAM_T2P_BRAM_1R1W [ecg_cnn_conv1d_relu2_w_local_80_...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_sparsemux_11_3_11_1_1 [\ecg_cnn_sparsemux_11_3_11_1_1(d...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_sparsemux_11_3_11_1_1 [\ecg_cnn_sparsemux_11_3_11_1_1(d...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_sparsemux_11_3_11_1_1 [\ecg_cnn_sparsemux_11_3_11_1_1(d...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_sparsemux_11_3_11_1_1 [\ecg_cnn_sparsemux_11_3_11_1_1(d...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_sparsemux_11_3_11_1_1 [\ecg_cnn_sparsemux_11_3_11_1_1(d...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_sparsemux_33_4_10_1_1 [\ecg_cnn_sparsemux_33_4_10_1_1(d...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_mac_muladd_11ns_9s_19s_21_4_1_DSP48_0 [ecg_cnn_mac_muladd_11ns_9s_19s_2...]
Compiling architecture arch of entity xil_defaultlib.ecg_cnn_mac_muladd_11ns_9s_19s_21_4_1 [\ecg_cnn_mac_muladd_11ns_9s_19s_...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_mac_muladd_11ns_9s_21s_21_4_1_DSP48_0 [ecg_cnn_mac_muladd_11ns_9s_21s_2...]
Compiling architecture arch of entity xil_defaultlib.ecg_cnn_mac_muladd_11ns_9s_21s_21_4_1 [\ecg_cnn_mac_muladd_11ns_9s_21s_...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0 [ecg_cnn_mac_muladd_11ns_10s_21ns...]
Compiling architecture arch of entity xil_defaultlib.ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1 [\ecg_cnn_mac_muladd_11ns_10s_21n...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_mac_muladd_11ns_8s_21s_21_4_1_DSP48_0 [ecg_cnn_mac_muladd_11ns_8s_21s_2...]
Compiling architecture arch of entity xil_defaultlib.ecg_cnn_mac_muladd_11ns_8s_21s_21_4_1 [\ecg_cnn_mac_muladd_11ns_8s_21s_...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_conv1d_relu2 [ecg_cnn_conv1d_relu2_default]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_sparsemux_9_2_11_1_1 [\ecg_cnn_sparsemux_9_2_11_1_1(di...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_gap_Pipeline_VITIS_LOOP_117_1 [ecg_cnn_gap_pipeline_vitis_loop_...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_gap [ecg_cnn_gap_default]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_148_2_w_local_82_0_ROM_AUTO_1R [ecg_cnn_dense_relu_pipeline_viti...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_148_2_w_local_82_1_ROM_AUTO_1R [ecg_cnn_dense_relu_pipeline_viti...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_148_2_w_local_82_2_ROM_AUTO_1R [ecg_cnn_dense_relu_pipeline_viti...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_148_2_w_local_82_3_ROM_AUTO_1R [ecg_cnn_dense_relu_pipeline_viti...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_sparsemux_33_4_12_1_1 [\ecg_cnn_sparsemux_33_4_12_1_1(d...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_sparsemux_9_2_10_1_1 [\ecg_cnn_sparsemux_9_2_10_1_1(di...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_148_2 [ecg_cnn_dense_relu_pipeline_viti...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_sparsemux_33_4_10_1_1_x [\ecg_cnn_sparsemux_33_4_10_1_1_x...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_dense_relu [ecg_cnn_dense_relu_default]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_sparsemux_33_4_11_1_1 [\ecg_cnn_sparsemux_33_4_11_1_1(d...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_sparsemux_33_4_10_1_1_x0 [\ecg_cnn_sparsemux_33_4_10_1_1_x...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_dense_linear [ecg_cnn_dense_linear_default]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_exp_12_3_s_f_x_lsb_table_ROM_AUTO_1R [ecg_cnn_exp_12_3_s_f_x_lsb_table...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_exp_12_3_s_exp_x_msb_2_m_1_table_ROM_AUTO_1R [ecg_cnn_exp_12_3_s_exp_x_msb_2_m...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_exp_12_3_s_exp_x_msb_1_table_ROM_AUTO_1R [ecg_cnn_exp_12_3_s_exp_x_msb_1_t...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_mul_25ns_25ns_50_1_0 [\ecg_cnn_mul_25ns_25ns_50_1_0(nu...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_mul_25ns_18ns_43_1_0 [\ecg_cnn_mul_25ns_18ns_43_1_0(nu...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_exp_12_3_s [ecg_cnn_exp_12_3_s_default]
Compiling architecture behave of entity xil_defaultlib.ecg_cnn_CTRL_s_axi [ecg_cnn_ctrl_s_axi_default]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_INPUT_r_m_axi_srl [\ecg_cnn_INPUT_r_m_axi_srl(data_...]
Compiling architecture behave of entity xil_defaultlib.ecg_cnn_INPUT_r_m_axi_fifo [\ecg_cnn_INPUT_r_m_axi_fifo(data...]
Compiling architecture behave of entity xil_defaultlib.ecg_cnn_INPUT_r_m_axi_reg_slice [\ecg_cnn_INPUT_r_m_axi_reg_slice...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_INPUT_r_m_axi_srl [\ecg_cnn_INPUT_r_m_axi_srl(data_...]
Compiling architecture behave of entity xil_defaultlib.ecg_cnn_INPUT_r_m_axi_fifo [\ecg_cnn_INPUT_r_m_axi_fifo(data...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_INPUT_r_m_axi_mem [\ecg_cnn_INPUT_r_m_axi_mem(mem_s...]
Compiling architecture behave of entity xil_defaultlib.ecg_cnn_INPUT_r_m_axi_fifo [\ecg_cnn_INPUT_r_m_axi_fifo(mem_...]
Compiling architecture behave of entity xil_defaultlib.ecg_cnn_INPUT_r_m_axi_load [\ecg_cnn_INPUT_r_m_axi_load(num_...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_INPUT_r_m_axi_srl [\ecg_cnn_INPUT_r_m_axi_srl(data_...]
Compiling architecture behave of entity xil_defaultlib.ecg_cnn_INPUT_r_m_axi_fifo [\ecg_cnn_INPUT_r_m_axi_fifo(data...]
Compiling architecture behave of entity xil_defaultlib.ecg_cnn_INPUT_r_m_axi_reg_slice [\ecg_cnn_INPUT_r_m_axi_reg_slice...]
Compiling architecture behave of entity xil_defaultlib.ecg_cnn_INPUT_r_m_axi_burst_sequential [\ecg_cnn_INPUT_r_m_axi_burst_seq...]
Compiling architecture behave of entity xil_defaultlib.ecg_cnn_INPUT_r_m_axi_burst_converter [\ecg_cnn_INPUT_r_m_axi_burst_con...]
Compiling architecture behave of entity xil_defaultlib.ecg_cnn_INPUT_r_m_axi_reg_slice [\ecg_cnn_INPUT_r_m_axi_reg_slice...]
Compiling architecture behave of entity xil_defaultlib.ecg_cnn_INPUT_r_m_axi_read [\ecg_cnn_INPUT_r_m_axi_read(bus_...]
Compiling architecture behave of entity xil_defaultlib.ecg_cnn_INPUT_r_m_axi [\ecg_cnn_INPUT_r_m_axi(c_m_axi_a...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_OUTPUT_r_m_axi_srl [\ecg_cnn_OUTPUT_r_m_axi_srl(data...]
Compiling architecture behave of entity xil_defaultlib.ecg_cnn_OUTPUT_r_m_axi_fifo [\ecg_cnn_OUTPUT_r_m_axi_fifo(1,8...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_OUTPUT_r_m_axi_srl [\ecg_cnn_OUTPUT_r_m_axi_srl(data...]
Compiling architecture behave of entity xil_defaultlib.ecg_cnn_OUTPUT_r_m_axi_fifo [\ecg_cnn_OUTPUT_r_m_axi_fifo(dat...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_OUTPUT_r_m_axi_srl [\ecg_cnn_OUTPUT_r_m_axi_srl(data...]
Compiling architecture behave of entity xil_defaultlib.ecg_cnn_OUTPUT_r_m_axi_fifo [\ecg_cnn_OUTPUT_r_m_axi_fifo(dat...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_OUTPUT_r_m_axi_srl [\ecg_cnn_OUTPUT_r_m_axi_srl(data...]
Compiling architecture behave of entity xil_defaultlib.ecg_cnn_OUTPUT_r_m_axi_fifo [\ecg_cnn_OUTPUT_r_m_axi_fifo(dat...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_OUTPUT_r_m_axi_srl [\ecg_cnn_OUTPUT_r_m_axi_srl(data...]
Compiling architecture behave of entity xil_defaultlib.ecg_cnn_OUTPUT_r_m_axi_fifo [\ecg_cnn_OUTPUT_r_m_axi_fifo(dat...]
Compiling architecture behave of entity xil_defaultlib.ecg_cnn_OUTPUT_r_m_axi_store [\ecg_cnn_OUTPUT_r_m_axi_store(co...]
Compiling architecture behave of entity xil_defaultlib.ecg_cnn_OUTPUT_r_m_axi_reg_slice [\ecg_cnn_OUTPUT_r_m_axi_reg_slic...]
Compiling architecture behave of entity xil_defaultlib.ecg_cnn_OUTPUT_r_m_axi_burst_sequential [\ecg_cnn_OUTPUT_r_m_axi_burst_se...]
Compiling architecture behave of entity xil_defaultlib.ecg_cnn_OUTPUT_r_m_axi_burst_converter [\ecg_cnn_OUTPUT_r_m_axi_burst_co...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_OUTPUT_r_m_axi_srl [\ecg_cnn_OUTPUT_r_m_axi_srl(data...]
Compiling architecture behave of entity xil_defaultlib.ecg_cnn_OUTPUT_r_m_axi_fifo [\ecg_cnn_OUTPUT_r_m_axi_fifo(dat...]
Compiling architecture behave of entity xil_defaultlib.ecg_cnn_OUTPUT_r_m_axi_reg_slice [\ecg_cnn_OUTPUT_r_m_axi_reg_slic...]
Compiling architecture behave of entity xil_defaultlib.ecg_cnn_OUTPUT_r_m_axi_reg_slice [\ecg_cnn_OUTPUT_r_m_axi_reg_slic...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn_OUTPUT_r_m_axi_throttle [\ecg_cnn_OUTPUT_r_m_axi_throttle...]
Compiling architecture behave of entity xil_defaultlib.ecg_cnn_OUTPUT_r_m_axi_reg_slice [\ecg_cnn_OUTPUT_r_m_axi_reg_slic...]
Compiling architecture behave of entity xil_defaultlib.ecg_cnn_OUTPUT_r_m_axi_write [\ecg_cnn_OUTPUT_r_m_axi_write(co...]
Compiling architecture behave of entity xil_defaultlib.ecg_cnn_OUTPUT_r_m_axi [\ecg_cnn_OUTPUT_r_m_axi(c_m_axi_...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_sdiv_20ns_13s_20_24_seq_1_divseq [\ecg_cnn_sdiv_20ns_13s_20_24_seq...]
Compiling architecture rtl of entity xil_defaultlib.ecg_cnn_sdiv_20ns_13s_20_24_seq_1 [\ecg_cnn_sdiv_20ns_13s_20_24_seq...]
Compiling architecture behav of entity xil_defaultlib.ecg_cnn [ecg_cnn_default]
Compiling architecture system_bd_ecg_cnn_0_1_arch of entity xil_defaultlib.system_bd_ecg_cnn_0_1 [system_bd_ecg_cnn_0_1_default]
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_28.MB_BSCANE2 [\MB_BSCANE2(c_target=artix7,jtag...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(0,1)\]
Compiling architecture imp of entity mdm_v3_2_28.MB_LUT1 [\MB_LUT1(c_target=artix7,init="1...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_28.MB_BUFG [\MB_BUFG(c_target=artix7)\]
Compiling architecture imp of entity mdm_v3_2_28.xil_scan_reset_control [xil_scan_reset_control_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_28.MB_FDC_1 [\MB_FDC_1(c_target=artix7)\]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_28.MB_FDRE_1 [\MB_FDRE_1(c_target=artix7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_28.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_sta...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_28.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_sta...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_28.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_sta...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_28.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_sta...]
Compiling architecture imp of entity mdm_v3_2_28.JTAG_CONTROL [\JTAG_CONTROL(c_target=artix7,c_...]
Compiling architecture imp of entity mdm_v3_2_28.MDM_Core [\MDM_Core(c_target=artix7,c_jtag...]
Compiling architecture imp of entity mdm_v3_2_28.MDM [\MDM(c_family="artix7",c_device=...]
Compiling architecture system_bd_mdm_1_0_arch of entity xil_defaultlib.system_bd_mdm_1_0 [system_bd_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v11_0_15.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_15.DAXI_interface [\DAXI_interface(c_data_size=64,c...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101011000000...]
Compiling architecture imp of entity microblaze_v11_0_15.MB_LUT5 [\MB_LUT5(c_target=artix7,init="1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101100")(0...]
Compiling architecture imp of entity microblaze_v11_0_15.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture ram32x1d_v of entity unisim.RAM32X1D [ram32x1d_default]
Compiling architecture imp of entity microblaze_v11_0_15.MB_RAM32X1D [\MB_RAM32X1D(c_target=artix7,c_u...]
Compiling architecture imp of entity microblaze_v11_0_15.MB_RAM16X1D [\MB_RAM16X1D(c_target=artix7,c_u...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010111100001100...]
Compiling architecture imp of entity microblaze_v11_0_15.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010000011111100...]
Compiling architecture imp of entity microblaze_v11_0_15.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v11_0_15.Cache_Interface [\Cache_Interface(c_target=artix7...]
Compiling architecture imp of entity microblaze_v11_0_15.comparator [\comparator(c_target=artix7,c_is...]
Compiling architecture imp of entity microblaze_v11_0_15.cache_valid_bit_detect [\cache_valid_bit_detect(c_addr_s...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_a="0000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(read_width_a=36,read_w...]
Compiling architecture imp of entity microblaze_v11_0_15.MB_RAMB36 [\MB_RAMB36(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v11_0_15.RAM_Module [\RAM_Module(c_id=300,c_target=ar...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_a="0000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(read_width_a=18,read_w...]
Compiling architecture imp of entity microblaze_v11_0_15.MB_RAMB36 [\MB_RAMB36(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v11_0_15.RAM_Module [\RAM_Module(c_id=400,c_target=ar...]
Compiling architecture imp of entity microblaze_v11_0_15.DCache_gti [\DCache_gti(c_target=artix7,c_us...]
Compiling architecture imp of entity microblaze_v11_0_15.comparator [\comparator(c_target=artix7,c_is...]
Compiling architecture imp of entity microblaze_v11_0_15.cache_valid_bit_detect [\cache_valid_bit_detect(c_addr_s...]
Compiling architecture imp of entity microblaze_v11_0_15.RAM_Module [\RAM_Module(c_id=1200,c_target=a...]
Compiling architecture imp of entity microblaze_v11_0_15.RAM_Module [\RAM_Module(c_id=1300,c_target=a...]
Compiling architecture imp of entity microblaze_v11_0_15.Cache_Interface [\Cache_Interface(c_target=artix7...]
Compiling architecture imp of entity microblaze_v11_0_15.Icache [\Icache(c_target=artix7,c_use_co...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_15.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1100000000011111")...]
Compiling architecture imp of entity microblaze_v11_0_15.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_15.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1100000000000000")...]
Compiling architecture imp of entity microblaze_v11_0_15.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010100010000101")...]
Compiling architecture imp of entity microblaze_v11_0_15.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000010000000000")...]
Compiling architecture imp of entity microblaze_v11_0_15.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1000100000011011")...]
Compiling architecture imp of entity microblaze_v11_0_15.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000010000000")...]
Compiling architecture imp of entity microblaze_v11_0_15.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100101")...]
Compiling architecture imp of entity microblaze_v11_0_15.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_15.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v11_0_15.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_15.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_15.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_15.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_15.MB_SRLC16E [\MB_SRLC16E(c_target=artix7,c_us...]
Compiling architecture imp of entity microblaze_v11_0_15.address_hit [\address_hit(c_target=artix7,c_u...]
Compiling architecture imp of entity microblaze_v11_0_15.xil_scan_reset_control [xil_scan_reset_control_default]
Compiling architecture imp of entity microblaze_v11_0_15.Debug [\Debug(c_data_size=64,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_15.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_15.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_15.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_15.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_15.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_15.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_15.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v11_0_15.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_15.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_15.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_15.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_15.PC_Module_gti [\PC_Module_gti(c_data_size=64,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_15.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v11_0_15.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_15.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_15.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v11_0_15.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v11_0_15.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_instr_siz...]
Compiling architecture imp of entity microblaze_v11_0_15.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_15.Decode_gti [\Decode_gti(c_data_size=64,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v11_0_15.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v11_0_15.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v11_0_15.Register_File_gti [\Register_File_gti(c_data_size=6...]
Compiling architecture imp of entity microblaze_v11_0_15.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_15.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v11_0_15.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_15.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_15.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_15.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_15.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v11_0_15.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v11_0_15.ALU [\ALU(c_data_size=64,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v11_0_15.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_15.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_15.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_15.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v11_0_15.mul_unit [\mul_unit(c_data_size=64,c_targe...]
Compiling architecture imp of entity microblaze_v11_0_15.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v11_0_15.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v11_0_15.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v11_0_15.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v11_0_15.WB_Mux [\WB_Mux(c_data_size=64,c_daddr_s...]
Compiling architecture imp of entity microblaze_v11_0_15.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=64,...]
Compiling architecture imp of entity microblaze_v11_0_15.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_15.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=64,...]
Compiling architecture msr_reg of entity microblaze_v11_0_15.msr_reg_gti [\msr_reg_gti(c_data_size=64,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_15.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v11_0_15.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v11_0_15.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v11_0_15.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_15.Fpu [\Fpu(c_data_size=64,c_target=art...]
Compiling architecture imp of entity microblaze_v11_0_15.PVR [\PVR(c_data_size=64,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_15.Data_Flow_gti [\Data_Flow_gti(c_data_size=64,c_...]
Compiling architecture imp of entity microblaze_v11_0_15.read_data_mux [\read_data_mux(c_data_size=64,c_...]
Compiling architecture imp of entity microblaze_v11_0_15.instr_mux [\instr_mux(c_instr_size=32,c_lmb...]
Compiling architecture imp of entity microblaze_v11_0_15.MMU [\MMU(c_data_size=64,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_15.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v11_0_15.mb_sync_bit [\mb_sync_bit(c_reset_value='1')\]
Compiling architecture imp of entity microblaze_v11_0_15.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v11_0_15.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture system_bd_microblaze_0_0_arch of entity xil_defaultlib.system_bd_microblaze_0_0 [system_bd_microblaze_0_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_26.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_26.lmb_mux [\lmb_mux(c_target=artix7,c_basea...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_26.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture system_bd_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.system_bd_dlmb_bram_if_cntlr_0 [system_bd_dlmb_bram_if_cntlr_0_d...]
Compiling architecture imp of entity lmb_v10_v3_0_15.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1,c_lm...]
Compiling architecture system_bd_dlmb_v10_0_arch of entity xil_defaultlib.system_bd_dlmb_v10_0 [system_bd_dlmb_v10_0_default]
Compiling architecture system_bd_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.system_bd_ilmb_bram_if_cntlr_0 [system_bd_ilmb_bram_if_cntlr_0_d...]
Compiling architecture system_bd_ilmb_v10_0_arch of entity xil_defaultlib.system_bd_ilmb_v10_0 [system_bd_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11_output_stage...
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11_softecc_outp...
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11_mem_module(C...
Compiling module blk_mem_gen_v8_4_11.blk_mem_gen_v8_4_11(C_FAMILY="ar...
Compiling module xil_defaultlib.system_bd_lmb_bram_0
Compiling architecture structure of entity xil_defaultlib.microblaze_0_local_memory_imp_CVHQOW [microblaze_0_local_memory_imp_cv...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_17.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_17.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_17.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_17.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture system_bd_rst_clk_wiz_1_100m_0_arch of entity xil_defaultlib.system_bd_rst_clk_wiz_1_100M_0 [system_bd_rst_clk_wiz_1_100m_0_d...]
Compiling module xlconstant_v1_1_10.xlconstant_v1_1_10_xlconstant(CO...
Compiling module xil_defaultlib.bd_e6ac_one_0
Compiling architecture imp of entity proc_sys_reset_v5_0_17.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_17.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture bd_e6ac_psr_aclk_0_arch of entity xil_defaultlib.bd_e6ac_psr_aclk_0 [bd_e6ac_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_1CTFAST
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_e6ac_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_O8R8AE
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=32...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=63...
Compiling module xil_defaultlib.bd_e6ac_m00arn_0
Compiling module xil_defaultlib.bd_e6ac_m00awn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=70...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=35...
Compiling module xil_defaultlib.bd_e6ac_m00bn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=48...
Compiling module xil_defaultlib.bd_e6ac_m00rn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=4,...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=59...
Compiling module xil_defaultlib.bd_e6ac_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_2230KA
Compiling module xil_defaultlib.bd_e6ac_m00s2a_0
Compiling module xil_defaultlib.bd_e6ac_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_HVY4JA
Compiling module xil_defaultlib.bd_e6ac_m01arn_0
Compiling module xil_defaultlib.bd_e6ac_m01awn_0
Compiling module xil_defaultlib.bd_e6ac_m01bn_0
Compiling module xil_defaultlib.bd_e6ac_m01rn_0
Compiling module xil_defaultlib.bd_e6ac_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_16U7RVW
Compiling module xil_defaultlib.bd_e6ac_m01s2a_0
Compiling module xil_defaultlib.bd_e6ac_m02e_0
Compiling module xil_defaultlib.m02_exit_pipeline_imp_XL7YGM
Compiling module xil_defaultlib.bd_e6ac_m02arn_0
Compiling module xil_defaultlib.bd_e6ac_m02awn_0
Compiling module xil_defaultlib.bd_e6ac_m02bn_0
Compiling module xil_defaultlib.bd_e6ac_m02rn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=59...
Compiling module xil_defaultlib.bd_e6ac_m02wn_0
Compiling module xil_defaultlib.m02_nodes_imp_1RTKTH3
Compiling module xil_defaultlib.bd_e6ac_m02s2a_0
Compiling module xil_defaultlib.bd_e6ac_m03e_0
Compiling module xil_defaultlib.m03_exit_pipeline_imp_UKAOS6
Compiling module xil_defaultlib.bd_e6ac_m03arn_0
Compiling module xil_defaultlib.bd_e6ac_m03awn_0
Compiling module xil_defaultlib.bd_e6ac_m03bn_0
Compiling module xil_defaultlib.bd_e6ac_m03rn_0
Compiling module xil_defaultlib.bd_e6ac_m03wn_0
Compiling module xil_defaultlib.m03_nodes_imp_Y529MP
Compiling module xil_defaultlib.bd_e6ac_m03s2a_0
Compiling module xil_defaultlib.bd_e6ac_m04e_0
Compiling module xil_defaultlib.m04_exit_pipeline_imp_3BST6E
Compiling module xil_defaultlib.bd_e6ac_m04arn_0
Compiling module xil_defaultlib.bd_e6ac_m04awn_0
Compiling module xil_defaultlib.bd_e6ac_m04bn_0
Compiling module xil_defaultlib.bd_e6ac_m04rn_0
Compiling module xil_defaultlib.bd_e6ac_m04wn_0
Compiling module xil_defaultlib.m04_nodes_imp_8JE4CH
Compiling module xil_defaultlib.bd_e6ac_m04s2a_0
Compiling module xil_defaultlib.bd_e6ac_m05e_0
Compiling module xil_defaultlib.m05_exit_pipeline_imp_801KDY
Compiling module xil_defaultlib.bd_e6ac_m05arn_0
Compiling module xil_defaultlib.bd_e6ac_m05awn_0
Compiling module xil_defaultlib.bd_e6ac_m05bn_0
Compiling module xil_defaultlib.bd_e6ac_m05rn_0
Compiling module xil_defaultlib.bd_e6ac_m05wn_0
Compiling module xil_defaultlib.m05_nodes_imp_10KE7LJ
Compiling module xil_defaultlib.bd_e6ac_m05s2a_0
Compiling module xil_defaultlib.bd_e6ac_s00a2s_0
Compiling module xil_defaultlib.bd_e6ac_s00mmu_0
Compiling module xil_defaultlib.bd_e6ac_s00sic_0
Compiling module xil_defaultlib.bd_e6ac_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_1MY7WL1
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=73...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=57...
Compiling module xil_defaultlib.bd_e6ac_sarn_0
Compiling module xil_defaultlib.bd_e6ac_sawn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=99...
Compiling module xil_defaultlib.bd_e6ac_sbn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=55...
Compiling module xil_defaultlib.bd_e6ac_srn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=52...
Compiling module xil_defaultlib.bd_e6ac_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_1HRWYWF
Compiling module xil_defaultlib.bd_e6ac_s01a2s_0
Compiling module xil_defaultlib.bd_e6ac_s01mmu_0
Compiling module xil_defaultlib.bd_e6ac_s01sic_0
Compiling module xil_defaultlib.bd_e6ac_s01tr_0
Compiling module xil_defaultlib.s01_entry_pipeline_imp_LXC02P
Compiling module xil_defaultlib.bd_e6ac_sarn_1
Compiling module xil_defaultlib.bd_e6ac_srn_1
Compiling module xil_defaultlib.s01_nodes_imp_PQH2VT
Compiling module xil_defaultlib.bd_e6ac_s02a2s_0
Compiling module xil_defaultlib.bd_e6ac_s02mmu_0
Compiling module xil_defaultlib.bd_e6ac_s02sic_0
Compiling module xil_defaultlib.bd_e6ac_s02tr_0
Compiling module xil_defaultlib.s02_entry_pipeline_imp_G24VA4
Compiling module xil_defaultlib.bd_e6ac_sawn_1
Compiling module xil_defaultlib.bd_e6ac_sbn_1
Compiling module xil_defaultlib.bd_e6ac_swn_1
Compiling module xil_defaultlib.s02_nodes_imp_91Y1VM
Compiling module xil_defaultlib.bd_e6ac_s03a2s_0
Compiling module xil_defaultlib.bd_e6ac_s03mmu_0
Compiling module xil_defaultlib.bd_e6ac_s03sic_0
Compiling module xil_defaultlib.bd_e6ac_s03tr_0
Compiling module xil_defaultlib.s03_entry_pipeline_imp_193WTC8
Compiling module xil_defaultlib.bd_e6ac_sarn_2
Compiling module xil_defaultlib.bd_e6ac_sawn_2
Compiling module xil_defaultlib.bd_e6ac_sbn_2
Compiling module xil_defaultlib.bd_e6ac_srn_2
Compiling module xil_defaultlib.bd_e6ac_swn_2
Compiling module xil_defaultlib.s03_nodes_imp_1GMO19W
Compiling module xil_defaultlib.bd_e6ac_s04a2s_0
Compiling module xil_defaultlib.bd_e6ac_s04mmu_0
Compiling module xil_defaultlib.bd_e6ac_s04sic_0
Compiling module xil_defaultlib.bd_e6ac_s04tr_0
Compiling module xil_defaultlib.s04_entry_pipeline_imp_1MV9OH2
Compiling module xil_defaultlib.bd_e6ac_sarn_3
Compiling module xil_defaultlib.bd_e6ac_srn_3
Compiling module xil_defaultlib.s04_nodes_imp_1O1GMUS
Compiling module xil_defaultlib.bd_e6ac_arsw_0
Compiling module xil_defaultlib.bd_e6ac_awsw_0
Compiling module xil_defaultlib.bd_e6ac_bsw_0
Compiling module xil_defaultlib.bd_e6ac_rsw_0
Compiling module xil_defaultlib.bd_e6ac_wsw_0
Compiling module xil_defaultlib.switchboards_imp_1B8AX8B
Compiling module xil_defaultlib.bd_e6ac
Compiling module xil_defaultlib.system_bd_smartconnect_0_0
Compiling module xlconstant_v1_1_10.xlconstant_v1_1_10_xlconstant(CO...
Compiling module xil_defaultlib.system_bd_xlconstant_0_0
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture structure of entity xil_defaultlib.system_bd [system_bd_default]
Compiling architecture structure of entity xil_defaultlib.system_bd_wrapper
Built simulation snapshot system_bd_wrapper_behav
