Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date              : Thu May 20 17:41:51 2021
| Host              : zxn running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file my_project_timing_summary_routed.rpt -pb my_project_timing_summary_routed.pb -rpx my_project_timing_summary_routed.rpx -warn_on_violation
| Design            : my_project
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (744)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1220)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (744)
--------------------------
 There are 744 register/latch pins with no clock driven by root clock pin: SYS_CLK_P (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1220)
---------------------------------------------------
 There are 1220 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.841        0.000                      0                96068        0.004        0.000                      0                95976        0.225        0.000                       0                 55842  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                       ------------           ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}         33.000          30.303          
gt_refclk_p                                                                                 {0.000 3.200}          6.400           156.250         
  qpll0clk_in[0]                                                                            {0.000 0.097}          0.194           5156.250        
    rxoutclk_out[0]                                                                         {0.000 1.600}          3.200           312.500         
      rx_core_clk_0                                                                         {0.000 3.200}          6.400           156.250         
    rxoutclk_out[0]_1                                                                       {0.000 1.600}          3.200           312.500         
      rx_core_clk_1                                                                         {0.000 3.200}          6.400           156.250         
    rxoutclk_out[0]_2                                                                       {0.000 1.600}          3.200           312.500         
      rx_core_clk_2                                                                         {0.000 3.200}          6.400           156.250         
    rxoutclk_out[0]_3                                                                       {0.000 1.600}          3.200           312.500         
      rx_core_clk_3                                                                         {0.000 3.200}          6.400           156.250         
    txoutclk_out[0]                                                                         {0.000 1.600}          3.200           312.500         
      tx_clk_out_0                                                                          {0.000 3.200}          6.400           156.250         
    txoutclk_out[0]_1                                                                       {0.000 1.600}          3.200           312.500         
      tx_clk_out_1                                                                          {0.000 3.200}          6.400           156.250         
    txoutclk_out[0]_2                                                                       {0.000 1.600}          3.200           312.500         
      tx_clk_out_2                                                                          {0.000 3.200}          6.400           156.250         
    txoutclk_out[0]_3                                                                       {0.000 1.600}          3.200           312.500         
      tx_clk_out_3                                                                          {0.000 3.200}          6.400           156.250         
  qpll0refclk_in[0]                                                                         {0.000 3.200}          6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.416        0.000                      0                 1003        0.038        0.000                      0                 1003       15.832        0.000                       0                   519  
    rxoutclk_out[0]                                                                                                                                                                                                                           0.412        0.000                       0                     3  
      rx_core_clk_0                                                                               2.385        0.000                      0                 5410        0.035        0.000                      0                 5410        0.560        0.000                       0                  3012  
    rxoutclk_out[0]_1                                                                                                                                                                                                                         0.403        0.000                       0                     3  
      rx_core_clk_1                                                                               2.031        0.000                      0                11443        0.031        0.000                      0                11443        0.557        0.000                       0                  6709  
    rxoutclk_out[0]_2                                                                                                                                                                                                                         0.426        0.000                       0                     3  
      rx_core_clk_2                                                                               3.223        0.000                      0                 4184        0.030        0.000                      0                 4184        0.541        0.000                       0                  2257  
    rxoutclk_out[0]_3                                                                                                                                                                                                                         0.397        0.000                       0                     3  
      rx_core_clk_3                                                                               3.499        0.000                      0                 4184        0.029        0.000                      0                 4184        0.548        0.000                       0                  2257  
    txoutclk_out[0]                                                                                                                                                                                                                           0.227        0.000                       0                     3  
      tx_clk_out_0                                                                                2.555        0.000                      0                 7681        0.030        0.000                      0                 7680        0.317        0.000                       0                  3705  
    txoutclk_out[0]_1                                                                                                                                                                                                                         0.246        0.000                       0                     3  
      tx_clk_out_1                                                                                0.841        0.000                      0                17197        0.030        0.000                      0                17196        0.267        0.000                       0                 11736  
    txoutclk_out[0]_2                                                                                                                                                                                                                         0.245        0.000                       0                     3  
      tx_clk_out_2                                                                                1.836        0.000                      0                 8361        0.030        0.000                      0                 8360        0.320        0.000                       0                  4226  
    txoutclk_out[0]_3                                                                                                                                                                                                                         0.225        0.000                       0                     3  
      tx_clk_out_3                                                                                2.015        0.000                      0                34316        0.004        0.000                      0                34315        0.295        0.000                       0                 21397  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
tx_clk_out_3                                                                                dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        5.644        0.000                      0                    8                                                                        
tx_clk_out_0                                                                                rx_core_clk_0                                                                                     5.482        0.000                      0                   22                                                                        
tx_clk_out_1                                                                                rx_core_clk_1                                                                                     4.395        0.000                      0                   60        0.036        0.000                      0                   48  
tx_clk_out_2                                                                                rx_core_clk_2                                                                                     5.541        0.000                      0                    2                                                                        
tx_clk_out_3                                                                                rx_core_clk_3                                                                                     5.892        0.000                      0                    2                                                                        
rx_core_clk_0                                                                               tx_clk_out_0                                                                                      5.476        0.000                      0                   21                                                                        
rx_core_clk_1                                                                               tx_clk_out_1                                                                                      5.667        0.000                      0                   11                                                                        
rx_core_clk_2                                                                               tx_clk_out_2                                                                                      5.970        0.000                      0                    1                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  tx_clk_out_3                                                                                     32.211        0.000                      0                    8                                                                        
rx_core_clk_3                                                                               tx_clk_out_3                                                                                      6.140        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.682        0.000                      0                  100        0.146        0.000                      0                  100  
**async_default**                                                                           rx_core_clk_0                                                                               rx_core_clk_0                                                                                     4.200        0.000                      0                  114        0.152        0.000                      0                  114  
**async_default**                                                                           rx_core_clk_1                                                                               rx_core_clk_1                                                                                     2.917        0.000                      0                  704        0.237        0.000                      0                  704  
**async_default**                                                                           rx_core_clk_2                                                                               rx_core_clk_2                                                                                     5.644        0.000                      0                   12        0.136        0.000                      0                   12  
**async_default**                                                                           rx_core_clk_3                                                                               rx_core_clk_3                                                                                     5.647        0.000                      0                   12        0.149        0.000                      0                   12  
**async_default**                                                                           tx_clk_out_0                                                                                tx_clk_out_0                                                                                      4.302        0.000                      0                   56        0.236        0.000                      0                   56  
**async_default**                                                                           tx_clk_out_1                                                                                tx_clk_out_1                                                                                      2.332        0.000                      0                  834        0.242        0.000                      0                  834  
**async_default**                                                                           tx_clk_out_2                                                                                tx_clk_out_2                                                                                      3.440        0.000                      0                  223        0.142        0.000                      0                  223  
**async_default**                                                                           tx_clk_out_3                                                                                tx_clk_out_3                                                                                      5.224        0.000                      0                  146        0.129        0.000                      0                  146  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.416ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 1.123ns (31.777%)  route 2.411ns (68.223%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.794ns = ( 36.794 - 33.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.335ns, distribution 1.508ns)
  Clock Net Delay (Destination): 1.615ns (routing 0.309ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.843     4.555    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y264        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     4.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.846     5.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X73Y272        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.720 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           0.701     6.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X72Y272        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.191     6.612 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X72Y272        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.333     6.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.465     7.410    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X72Y264        LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.147     7.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.364     7.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X73Y265        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     8.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.035     8.089    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X73Y265        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.104    35.104    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.615    36.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X73Y265        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.683    37.477    
                         clock uncertainty           -0.035    37.442    
    SLICE_X73Y265        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    37.505    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.505    
                         arrival time                          -8.089    
  -------------------------------------------------------------------
                         slack                                 29.416    

Slack (MET) :             29.438ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 1.105ns (31.499%)  route 2.403ns (68.501%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.794ns = ( 36.794 - 33.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.335ns, distribution 1.508ns)
  Clock Net Delay (Destination): 1.615ns (routing 0.309ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.843     4.555    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y264        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     4.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.846     5.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X73Y272        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.720 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           0.701     6.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X72Y272        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.191     6.612 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X72Y272        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.333     6.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.465     7.410    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X72Y264        LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.147     7.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.364     7.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X73Y265        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     8.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.027     8.063    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X73Y265        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.104    35.104    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.615    36.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X73Y265        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.683    37.477    
                         clock uncertainty           -0.035    37.442    
    SLICE_X73Y265        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    37.501    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.501    
                         arrival time                          -8.063    
  -------------------------------------------------------------------
                         slack                                 29.438    

Slack (MET) :             29.448ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 1.163ns (33.077%)  route 2.353ns (66.923%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 36.796 - 33.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.699ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.335ns, distribution 1.508ns)
  Clock Net Delay (Destination): 1.617ns (routing 0.309ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.843     4.555    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y264        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     4.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.846     5.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X73Y272        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.720 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           0.701     6.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X72Y272        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.191     6.612 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X72Y272        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.333     6.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.465     7.410    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X72Y264        LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.147     7.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.312     7.869    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X73Y264        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.173     8.042 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.029     8.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X73Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.104    35.104    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.617    36.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X73Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.699    37.495    
                         clock uncertainty           -0.035    37.460    
    SLICE_X73Y264        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    37.519    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.519    
                         arrival time                          -8.071    
  -------------------------------------------------------------------
                         slack                                 29.448    

Slack (MET) :             29.559ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 1.060ns (31.296%)  route 2.327ns (68.704%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.794ns = ( 36.794 - 33.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.335ns, distribution 1.508ns)
  Clock Net Delay (Destination): 1.615ns (routing 0.309ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.843     4.555    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y264        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     4.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.846     5.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X73Y272        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.720 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           0.701     6.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X72Y272        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.191     6.612 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X72Y272        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.333     6.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.465     7.410    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X72Y264        LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.147     7.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.286     7.843    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X73Y265        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.070     7.913 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.029     7.942    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X73Y265        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.104    35.104    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.615    36.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X73Y265        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.683    37.477    
                         clock uncertainty           -0.035    37.442    
    SLICE_X73Y265        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    37.501    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.501    
                         arrival time                          -7.942    
  -------------------------------------------------------------------
                         slack                                 29.559    

Slack (MET) :             29.560ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 1.061ns (31.344%)  route 2.324ns (68.656%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.794ns = ( 36.794 - 33.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.335ns, distribution 1.508ns)
  Clock Net Delay (Destination): 1.615ns (routing 0.309ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.843     4.555    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y264        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     4.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.846     5.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X73Y272        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.720 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           0.701     6.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X72Y272        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.191     6.612 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X72Y272        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.333     6.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.465     7.410    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X72Y264        LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.147     7.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.286     7.843    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X73Y265        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     7.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.026     7.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X73Y265        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.104    35.104    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.615    36.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X73Y265        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.683    37.477    
                         clock uncertainty           -0.035    37.442    
    SLICE_X73Y265        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058    37.500    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.500    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                 29.560    

Slack (MET) :             29.566ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 1.094ns (33.182%)  route 2.203ns (66.818%))
  Logic Levels:           5  (CARRY8=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.783ns = ( 36.783 - 33.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.335ns, distribution 1.508ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.309ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.843     4.555    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y264        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     4.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.846     5.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X73Y272        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.720 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           0.701     6.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X72Y272        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.191     6.612 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X72Y272        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.333     6.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.462     7.407    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X72Y264        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     7.523 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.167     7.690    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X71Y264        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.135     7.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.027     7.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X71Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.104    35.104    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.604    36.783    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X71Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.611    37.394    
                         clock uncertainty           -0.035    37.359    
    SLICE_X71Y264        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059    37.418    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.418    
                         arrival time                          -7.852    
  -------------------------------------------------------------------
                         slack                                 29.566    

Slack (MET) :             29.655ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 1.061ns (32.064%)  route 2.248ns (67.936%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 36.796 - 33.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.699ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.335ns, distribution 1.508ns)
  Clock Net Delay (Destination): 1.617ns (routing 0.309ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.843     4.555    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y264        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     4.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.846     5.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X73Y272        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.720 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           0.701     6.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X72Y272        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.191     6.612 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X72Y272        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.333     6.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.465     7.410    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X72Y264        LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.147     7.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.209     7.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X73Y264        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.071     7.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.027     7.864    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X73Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.104    35.104    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.617    36.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X73Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.699    37.495    
                         clock uncertainty           -0.035    37.460    
    SLICE_X73Y264        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    37.519    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.519    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                 29.655    

Slack (MET) :             29.716ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 1.094ns (33.071%)  route 2.214ns (66.929%))
  Logic Levels:           5  (CARRY8=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 36.798 - 33.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.335ns, distribution 1.508ns)
  Clock Net Delay (Destination): 1.619ns (routing 0.309ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.843     4.555    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y264        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     4.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.846     5.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X73Y272        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.720 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           0.701     6.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X72Y272        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.191     6.612 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X72Y272        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.333     6.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.517     7.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X72Y264        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.178     7.640 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.123     7.763    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X72Y264        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.073     7.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.027     7.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X72Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.104    35.104    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.619    36.798    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.756    37.554    
                         clock uncertainty           -0.035    37.519    
    SLICE_X72Y264        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060    37.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.579    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                 29.716    

Slack (MET) :             29.768ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 1.033ns (32.281%)  route 2.167ns (67.719%))
  Logic Levels:           5  (CARRY8=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 36.800 - 33.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.699ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.335ns, distribution 1.508ns)
  Clock Net Delay (Destination): 1.621ns (routing 0.309ns, distribution 1.312ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.843     4.555    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y264        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     4.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.846     5.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X73Y272        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     5.720 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           0.701     6.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X72Y272        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.191     6.612 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     6.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X72Y272        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.333     6.945 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.465     7.410    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X72Y264        LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.147     7.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.128     7.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X72Y264        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.043     7.728 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.027     7.755    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X72Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.104    35.104    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.621    36.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.699    37.499    
                         clock uncertainty           -0.035    37.464    
    SLICE_X72Y264        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059    37.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.523    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                 29.768    

Slack (MET) :             30.054ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.566ns (21.870%)  route 2.022ns (78.130%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.755ns = ( 36.755 - 33.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.335ns, distribution 1.508ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.309ns, distribution 1.267ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.843     4.555    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.669 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.351     5.020    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X73Y265        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.189     5.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.216     5.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X73Y264        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115     5.540 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.711     6.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X76Y239        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.074     6.325 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.242     6.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X76Y238        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.074     6.641 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.502     7.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X75Y239        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.104    35.104    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.576    36.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X75Y239        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.559    37.314    
                         clock uncertainty           -0.035    37.279    
    SLICE_X75Y239        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.082    37.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         37.197    
                         arrival time                          -7.143    
  -------------------------------------------------------------------
                         slack                                 30.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.065ns (39.634%)  route 0.099ns (60.366%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.736ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Net Delay (Source):      0.792ns (routing 0.127ns, distribution 0.665ns)
  Clock Net Delay (Destination): 0.944ns (routing 0.142ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.294     1.294    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.792     2.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X81Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y231        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     2.162 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/Q
                         net (fo=1, routed)           0.083     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[5]
    SLICE_X82Y231        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.016     2.261 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[4]_i_1__0/O
                         net (fo=1, routed)           0.016     2.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_11
    SLICE_X82Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.944     2.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X82Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/C
                         clock pessimism             -0.553     2.183    
    SLICE_X82Y231        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.056     2.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.048ns (32.432%)  route 0.100ns (67.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Net Delay (Source):      0.785ns (routing 0.127ns, distribution 0.658ns)
  Clock Net Delay (Destination): 0.930ns (routing 0.142ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.294     1.294    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.785     2.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X81Y220        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y220        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     2.154 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.100     2.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB0
    SLICE_X81Y219        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.930     2.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X81Y219        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism             -0.576     2.146    
    SLICE_X81Y219        RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.065     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.063ns (44.056%)  route 0.080ns (55.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Net Delay (Source):      0.784ns (routing 0.127ns, distribution 0.657ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.142ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.294     1.294    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.784     2.105    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X73Y275        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y275        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[21]/Q
                         net (fo=1, routed)           0.068     2.221    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[21]
    SLICE_X73Y275        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.015     2.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[20]_i_1/O
                         net (fo=1, routed)           0.012     2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[20]_i_1_n_0
    SLICE_X73Y275        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.942     2.734    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X73Y275        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[20]/C
                         clock pessimism             -0.587     2.147    
    SLICE_X73Y275        FDSE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.078ns (47.561%)  route 0.086ns (52.439%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.723ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Net Delay (Source):      0.786ns (routing 0.127ns, distribution 0.659ns)
  Clock Net Delay (Destination): 0.931ns (routing 0.142ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.294     1.294    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.786     2.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X81Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y228        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     2.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=3, routed)           0.072     2.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q[2]_6[2]
    SLICE_X80Y228        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.030     2.257 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin0/O
                         net (fo=1, routed)           0.014     2.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin0_n_0
    SLICE_X80Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.931     2.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X80Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.553     2.170    
    SLICE_X80Y228        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056     2.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.049ns (33.562%)  route 0.097ns (66.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Net Delay (Source):      0.786ns (routing 0.127ns, distribution 0.659ns)
  Clock Net Delay (Destination): 0.938ns (routing 0.142ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.294     1.294    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.786     2.107    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X73Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y264        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/Q
                         net (fo=2, routed)           0.097     2.253    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]
    SLICE_X73Y265        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.938     2.730    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X73Y265        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                         clock pessimism             -0.577     2.153    
    SLICE_X73Y265        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     2.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.048ns (32.215%)  route 0.101ns (67.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Net Delay (Source):      0.785ns (routing 0.127ns, distribution 0.658ns)
  Clock Net Delay (Destination): 0.930ns (routing 0.142ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.294     1.294    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.785     2.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X81Y220        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y220        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     2.154 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.101     2.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIC1
    SLICE_X81Y219        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.930     2.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X81Y219        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism             -0.576     2.146    
    SLICE_X81Y219        RAMD32 (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.062     2.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Net Delay (Source):      0.781ns (routing 0.127ns, distribution 0.654ns)
  Clock Net Delay (Destination): 0.936ns (routing 0.142ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.294     1.294    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.781     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y271        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/Q
                         net (fo=3, routed)           0.033     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[20]
    SLICE_X72Y271        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.015     2.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[20]_i_1/O
                         net (fo=1, routed)           0.012     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[20]_i_1_n_0
    SLICE_X72Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.936     2.728    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/C
                         clock pessimism             -0.621     2.107    
    SLICE_X72Y271        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     2.163    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Net Delay (Source):      0.780ns (routing 0.127ns, distribution 0.653ns)
  Clock Net Delay (Destination): 0.926ns (routing 0.142ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.294     1.294    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.780     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X75Y272        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y272        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/Q
                         net (fo=2, routed)           0.033     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[9]
    SLICE_X75Y272        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.015     2.198 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[9]_i_1/O
                         net (fo=1, routed)           0.012     2.210    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[9]
    SLICE_X75Y272        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.926     2.718    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X75Y272        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/C
                         clock pessimism             -0.612     2.106    
    SLICE_X75Y272        FDSE (Hold_AFF_SLICEM_C_D)
                                                      0.056     2.162    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.079ns (47.305%)  route 0.088ns (52.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.723ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Net Delay (Source):      0.786ns (routing 0.127ns, distribution 0.659ns)
  Clock Net Delay (Destination): 0.931ns (routing 0.142ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.294     1.294    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.786     2.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X81Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y228        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     2.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=3, routed)           0.072     2.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg[2]
    SLICE_X80Y228        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.031     2.258 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/gnxpm_cdc.wr_pntr_bin[2]_i_1/O
                         net (fo=1, routed)           0.016     2.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin0__0
    SLICE_X80Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.931     2.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X80Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.553     2.170    
    SLICE_X80Y228        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     2.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.094ns (64.383%)  route 0.052ns (35.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Net Delay (Source):      0.794ns (routing 0.127ns, distribution 0.667ns)
  Clock Net Delay (Destination): 0.949ns (routing 0.142ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.294     1.294    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.794     2.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X79Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y227        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     2.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/Q
                         net (fo=1, routed)           0.036     2.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[11]
    SLICE_X79Y227        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.046     2.245 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[10]_i_1/O
                         net (fo=1, routed)           0.016     2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_5
    SLICE_X79Y227        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.949     2.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X79Y227        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/C
                         clock pessimism             -0.585     2.156    
    SLICE_X79Y227        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.056     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         33.000      31.621     BUFGCE_X1Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X81Y219  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X81Y219  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X81Y219  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X81Y219  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X81Y219  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X81Y219  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X81Y219  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X81Y219  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X81Y219  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X79Y219  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X79Y219  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X79Y219  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X79Y219  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X79Y219  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X79Y219  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X79Y219  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X79Y219  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X79Y219  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X79Y219  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y219  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y219  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y219  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y219  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y219  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y219  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y219  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y219  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y219  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y219  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.412ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y87        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y86        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Max Skew    Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.107       0.412      GTHE3_CHANNEL_X0Y12  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.091       0.425      GTHE3_CHANNEL_X0Y12  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_core_clk_0
  To Clock:  rx_core_clk_0

Setup :            0  Failing Endpoints,  Worst Slack        2.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.560ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.385ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 1.302ns (35.564%)  route 2.359ns (64.436%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 8.424 - 6.400 ) 
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.037ns (routing 0.316ns, distribution 1.721ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.283ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        2.037     2.434    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X8Y30         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.393     2.827 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[9]
                         net (fo=8, routed)           1.062     3.889    inst_Ports0/inst_RTT_Measurement/rx_tdata_out[9]
    SLICE_X89Y125        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.188     4.077 r  inst_Ports0/inst_RTT_Measurement/SM[0]_i_23/O
                         net (fo=1, routed)           0.000     4.077    inst_Ports0/inst_RTT_Measurement/SM[0]_i_23_n_0
    SLICE_X89Y125        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     4.401 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.428    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10_n_0
    SLICE_X89Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.447 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.474    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4_n_0
    SLICE_X89Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.588 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_3/CO[5]
                         net (fo=3, routed)           0.344     4.932    inst_Ports0/inst_RTT_Measurement/eqOp
    SLICE_X88Y124        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.132     5.064 f  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2/O
                         net (fo=1, routed)           0.069     5.133    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2_n_0
    SLICE_X88Y124        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     5.265 r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1/O
                         net (fo=16, routed)          0.830     6.095    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1_n_0
    SLICE_X94Y131        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.695     8.424    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X94Y131        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[0]/C
                         clock pessimism              0.175     8.599    
                         clock uncertainty           -0.035     8.563    
    SLICE_X94Y131        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.083     8.480    inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[0]
  -------------------------------------------------------------------
                         required time                          8.480    
                         arrival time                          -6.095    
  -------------------------------------------------------------------
                         slack                                  2.385    

Slack (MET) :             2.385ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 1.302ns (35.564%)  route 2.359ns (64.436%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 8.424 - 6.400 ) 
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.037ns (routing 0.316ns, distribution 1.721ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.283ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        2.037     2.434    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X8Y30         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.393     2.827 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[9]
                         net (fo=8, routed)           1.062     3.889    inst_Ports0/inst_RTT_Measurement/rx_tdata_out[9]
    SLICE_X89Y125        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.188     4.077 r  inst_Ports0/inst_RTT_Measurement/SM[0]_i_23/O
                         net (fo=1, routed)           0.000     4.077    inst_Ports0/inst_RTT_Measurement/SM[0]_i_23_n_0
    SLICE_X89Y125        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     4.401 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.428    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10_n_0
    SLICE_X89Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.447 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.474    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4_n_0
    SLICE_X89Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.588 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_3/CO[5]
                         net (fo=3, routed)           0.344     4.932    inst_Ports0/inst_RTT_Measurement/eqOp
    SLICE_X88Y124        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.132     5.064 f  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2/O
                         net (fo=1, routed)           0.069     5.133    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2_n_0
    SLICE_X88Y124        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     5.265 r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1/O
                         net (fo=16, routed)          0.830     6.095    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1_n_0
    SLICE_X94Y131        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.695     8.424    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X94Y131        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[11]/C
                         clock pessimism              0.175     8.599    
                         clock uncertainty           -0.035     8.563    
    SLICE_X94Y131        FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.083     8.480    inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[11]
  -------------------------------------------------------------------
                         required time                          8.480    
                         arrival time                          -6.095    
  -------------------------------------------------------------------
                         slack                                  2.385    

Slack (MET) :             2.385ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 1.302ns (35.564%)  route 2.359ns (64.436%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 8.424 - 6.400 ) 
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.037ns (routing 0.316ns, distribution 1.721ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.283ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        2.037     2.434    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X8Y30         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.393     2.827 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[9]
                         net (fo=8, routed)           1.062     3.889    inst_Ports0/inst_RTT_Measurement/rx_tdata_out[9]
    SLICE_X89Y125        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.188     4.077 r  inst_Ports0/inst_RTT_Measurement/SM[0]_i_23/O
                         net (fo=1, routed)           0.000     4.077    inst_Ports0/inst_RTT_Measurement/SM[0]_i_23_n_0
    SLICE_X89Y125        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     4.401 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.428    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10_n_0
    SLICE_X89Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.447 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.474    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4_n_0
    SLICE_X89Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.588 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_3/CO[5]
                         net (fo=3, routed)           0.344     4.932    inst_Ports0/inst_RTT_Measurement/eqOp
    SLICE_X88Y124        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.132     5.064 f  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2/O
                         net (fo=1, routed)           0.069     5.133    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2_n_0
    SLICE_X88Y124        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     5.265 r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1/O
                         net (fo=16, routed)          0.830     6.095    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1_n_0
    SLICE_X94Y131        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.695     8.424    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X94Y131        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[13]/C
                         clock pessimism              0.175     8.599    
                         clock uncertainty           -0.035     8.563    
    SLICE_X94Y131        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.083     8.480    inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[13]
  -------------------------------------------------------------------
                         required time                          8.480    
                         arrival time                          -6.095    
  -------------------------------------------------------------------
                         slack                                  2.385    

Slack (MET) :             2.385ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 1.302ns (35.564%)  route 2.359ns (64.436%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 8.424 - 6.400 ) 
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.037ns (routing 0.316ns, distribution 1.721ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.283ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        2.037     2.434    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X8Y30         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.393     2.827 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[9]
                         net (fo=8, routed)           1.062     3.889    inst_Ports0/inst_RTT_Measurement/rx_tdata_out[9]
    SLICE_X89Y125        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.188     4.077 r  inst_Ports0/inst_RTT_Measurement/SM[0]_i_23/O
                         net (fo=1, routed)           0.000     4.077    inst_Ports0/inst_RTT_Measurement/SM[0]_i_23_n_0
    SLICE_X89Y125        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     4.401 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.428    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10_n_0
    SLICE_X89Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.447 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.474    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4_n_0
    SLICE_X89Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.588 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_3/CO[5]
                         net (fo=3, routed)           0.344     4.932    inst_Ports0/inst_RTT_Measurement/eqOp
    SLICE_X88Y124        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.132     5.064 f  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2/O
                         net (fo=1, routed)           0.069     5.133    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2_n_0
    SLICE_X88Y124        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     5.265 r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1/O
                         net (fo=16, routed)          0.830     6.095    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1_n_0
    SLICE_X94Y131        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.695     8.424    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X94Y131        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[2]/C
                         clock pessimism              0.175     8.599    
                         clock uncertainty           -0.035     8.563    
    SLICE_X94Y131        FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.083     8.480    inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[2]
  -------------------------------------------------------------------
                         required time                          8.480    
                         arrival time                          -6.095    
  -------------------------------------------------------------------
                         slack                                  2.385    

Slack (MET) :             2.385ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 1.302ns (35.564%)  route 2.359ns (64.436%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 8.424 - 6.400 ) 
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.037ns (routing 0.316ns, distribution 1.721ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.283ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        2.037     2.434    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X8Y30         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.393     2.827 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[9]
                         net (fo=8, routed)           1.062     3.889    inst_Ports0/inst_RTT_Measurement/rx_tdata_out[9]
    SLICE_X89Y125        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.188     4.077 r  inst_Ports0/inst_RTT_Measurement/SM[0]_i_23/O
                         net (fo=1, routed)           0.000     4.077    inst_Ports0/inst_RTT_Measurement/SM[0]_i_23_n_0
    SLICE_X89Y125        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     4.401 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.428    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10_n_0
    SLICE_X89Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.447 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.474    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4_n_0
    SLICE_X89Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.588 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_3/CO[5]
                         net (fo=3, routed)           0.344     4.932    inst_Ports0/inst_RTT_Measurement/eqOp
    SLICE_X88Y124        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.132     5.064 f  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2/O
                         net (fo=1, routed)           0.069     5.133    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2_n_0
    SLICE_X88Y124        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     5.265 r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1/O
                         net (fo=16, routed)          0.830     6.095    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1_n_0
    SLICE_X94Y131        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.695     8.424    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X94Y131        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[3]/C
                         clock pessimism              0.175     8.599    
                         clock uncertainty           -0.035     8.563    
    SLICE_X94Y131        FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.083     8.480    inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[3]
  -------------------------------------------------------------------
                         required time                          8.480    
                         arrival time                          -6.095    
  -------------------------------------------------------------------
                         slack                                  2.385    

Slack (MET) :             2.385ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 1.302ns (35.564%)  route 2.359ns (64.436%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 8.424 - 6.400 ) 
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.037ns (routing 0.316ns, distribution 1.721ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.283ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        2.037     2.434    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X8Y30         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.393     2.827 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[9]
                         net (fo=8, routed)           1.062     3.889    inst_Ports0/inst_RTT_Measurement/rx_tdata_out[9]
    SLICE_X89Y125        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.188     4.077 r  inst_Ports0/inst_RTT_Measurement/SM[0]_i_23/O
                         net (fo=1, routed)           0.000     4.077    inst_Ports0/inst_RTT_Measurement/SM[0]_i_23_n_0
    SLICE_X89Y125        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     4.401 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.428    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10_n_0
    SLICE_X89Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.447 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.474    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4_n_0
    SLICE_X89Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.588 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_3/CO[5]
                         net (fo=3, routed)           0.344     4.932    inst_Ports0/inst_RTT_Measurement/eqOp
    SLICE_X88Y124        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.132     5.064 f  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2/O
                         net (fo=1, routed)           0.069     5.133    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2_n_0
    SLICE_X88Y124        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     5.265 r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1/O
                         net (fo=16, routed)          0.830     6.095    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1_n_0
    SLICE_X94Y131        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.695     8.424    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X94Y131        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[5]/C
                         clock pessimism              0.175     8.599    
                         clock uncertainty           -0.035     8.563    
    SLICE_X94Y131        FDRE (Setup_GFF2_SLICEM_C_R)
                                                     -0.083     8.480    inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[5]
  -------------------------------------------------------------------
                         required time                          8.480    
                         arrival time                          -6.095    
  -------------------------------------------------------------------
                         slack                                  2.385    

Slack (MET) :             2.385ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 1.302ns (35.564%)  route 2.359ns (64.436%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 8.424 - 6.400 ) 
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.037ns (routing 0.316ns, distribution 1.721ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.283ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        2.037     2.434    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X8Y30         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.393     2.827 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[9]
                         net (fo=8, routed)           1.062     3.889    inst_Ports0/inst_RTT_Measurement/rx_tdata_out[9]
    SLICE_X89Y125        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.188     4.077 r  inst_Ports0/inst_RTT_Measurement/SM[0]_i_23/O
                         net (fo=1, routed)           0.000     4.077    inst_Ports0/inst_RTT_Measurement/SM[0]_i_23_n_0
    SLICE_X89Y125        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     4.401 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.428    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10_n_0
    SLICE_X89Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.447 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.474    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4_n_0
    SLICE_X89Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.588 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_3/CO[5]
                         net (fo=3, routed)           0.344     4.932    inst_Ports0/inst_RTT_Measurement/eqOp
    SLICE_X88Y124        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.132     5.064 f  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2/O
                         net (fo=1, routed)           0.069     5.133    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2_n_0
    SLICE_X88Y124        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     5.265 r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1/O
                         net (fo=16, routed)          0.830     6.095    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1_n_0
    SLICE_X94Y131        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.695     8.424    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X94Y131        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[6]/C
                         clock pessimism              0.175     8.599    
                         clock uncertainty           -0.035     8.563    
    SLICE_X94Y131        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.083     8.480    inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[6]
  -------------------------------------------------------------------
                         required time                          8.480    
                         arrival time                          -6.095    
  -------------------------------------------------------------------
                         slack                                  2.385    

Slack (MET) :             2.533ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 1.302ns (37.052%)  route 2.212ns (62.948%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.025ns = ( 8.425 - 6.400 ) 
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.037ns (routing 0.316ns, distribution 1.721ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.283ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        2.037     2.434    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X8Y30         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.393     2.827 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[9]
                         net (fo=8, routed)           1.062     3.889    inst_Ports0/inst_RTT_Measurement/rx_tdata_out[9]
    SLICE_X89Y125        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.188     4.077 r  inst_Ports0/inst_RTT_Measurement/SM[0]_i_23/O
                         net (fo=1, routed)           0.000     4.077    inst_Ports0/inst_RTT_Measurement/SM[0]_i_23_n_0
    SLICE_X89Y125        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     4.401 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.428    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10_n_0
    SLICE_X89Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.447 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.474    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4_n_0
    SLICE_X89Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.588 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_3/CO[5]
                         net (fo=3, routed)           0.344     4.932    inst_Ports0/inst_RTT_Measurement/eqOp
    SLICE_X88Y124        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.132     5.064 f  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2/O
                         net (fo=1, routed)           0.069     5.133    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2_n_0
    SLICE_X88Y124        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     5.265 r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1/O
                         net (fo=16, routed)          0.683     5.948    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1_n_0
    SLICE_X92Y130        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.696     8.425    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X92Y130        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[10]/C
                         clock pessimism              0.175     8.600    
                         clock uncertainty           -0.035     8.564    
    SLICE_X92Y130        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     8.481    inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[10]
  -------------------------------------------------------------------
                         required time                          8.481    
                         arrival time                          -5.948    
  -------------------------------------------------------------------
                         slack                                  2.533    

Slack (MET) :             2.533ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 1.302ns (37.052%)  route 2.212ns (62.948%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.025ns = ( 8.425 - 6.400 ) 
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.037ns (routing 0.316ns, distribution 1.721ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.283ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        2.037     2.434    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X8Y30         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.393     2.827 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[9]
                         net (fo=8, routed)           1.062     3.889    inst_Ports0/inst_RTT_Measurement/rx_tdata_out[9]
    SLICE_X89Y125        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.188     4.077 r  inst_Ports0/inst_RTT_Measurement/SM[0]_i_23/O
                         net (fo=1, routed)           0.000     4.077    inst_Ports0/inst_RTT_Measurement/SM[0]_i_23_n_0
    SLICE_X89Y125        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     4.401 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.428    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10_n_0
    SLICE_X89Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.447 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.474    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4_n_0
    SLICE_X89Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.588 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_3/CO[5]
                         net (fo=3, routed)           0.344     4.932    inst_Ports0/inst_RTT_Measurement/eqOp
    SLICE_X88Y124        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.132     5.064 f  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2/O
                         net (fo=1, routed)           0.069     5.133    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2_n_0
    SLICE_X88Y124        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     5.265 r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1/O
                         net (fo=16, routed)          0.683     5.948    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1_n_0
    SLICE_X92Y130        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.696     8.425    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X92Y130        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[1]/C
                         clock pessimism              0.175     8.600    
                         clock uncertainty           -0.035     8.564    
    SLICE_X92Y130        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     8.481    inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[1]
  -------------------------------------------------------------------
                         required time                          8.481    
                         arrival time                          -5.948    
  -------------------------------------------------------------------
                         slack                                  2.533    

Slack (MET) :             2.533ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 1.302ns (37.052%)  route 2.212ns (62.948%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.025ns = ( 8.425 - 6.400 ) 
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.037ns (routing 0.316ns, distribution 1.721ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.283ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        2.037     2.434    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X8Y30         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.393     2.827 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[9]
                         net (fo=8, routed)           1.062     3.889    inst_Ports0/inst_RTT_Measurement/rx_tdata_out[9]
    SLICE_X89Y125        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.188     4.077 r  inst_Ports0/inst_RTT_Measurement/SM[0]_i_23/O
                         net (fo=1, routed)           0.000     4.077    inst_Ports0/inst_RTT_Measurement/SM[0]_i_23_n_0
    SLICE_X89Y125        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     4.401 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10/CO[7]
                         net (fo=1, routed)           0.027     4.428    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_10_n_0
    SLICE_X89Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     4.447 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.474    inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_4_n_0
    SLICE_X89Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.114     4.588 f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]_i_3/CO[5]
                         net (fo=3, routed)           0.344     4.932    inst_Ports0/inst_RTT_Measurement/eqOp
    SLICE_X88Y124        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.132     5.064 f  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2/O
                         net (fo=1, routed)           0.069     5.133    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_2_n_0
    SLICE_X88Y124        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     5.265 r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1/O
                         net (fo=16, routed)          0.683     5.948    inst_Ports0/inst_RTT_Measurement/MAC_15downto0[15]_i_1_n_0
    SLICE_X92Y130        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.696     8.425    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X92Y130        FDRE                                         r  inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[7]/C
                         clock pessimism              0.175     8.600    
                         clock uncertainty           -0.035     8.564    
    SLICE_X92Y130        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083     8.481    inst_Ports0/inst_RTT_Measurement/MAC_15downto0_reg[7]
  -------------------------------------------------------------------
                         required time                          8.481    
                         arrival time                          -5.948    
  -------------------------------------------------------------------
                         slack                                  2.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.049ns (18.919%)  route 0.210ns (81.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      0.850ns (routing 0.163ns, distribution 0.687ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.190ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.850     0.968    <hidden>
    SLICE_X94Y126        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y126        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.017 r  <hidden>
                         net (fo=1, routed)           0.210     1.227    <hidden>
    RAMB36_X9Y23         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.081     1.246    <hidden>
    RAMB36_X9Y23         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.083     1.163    
    RAMB36_X9Y23         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[27])
                                                      0.029     1.192    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.048ns (18.462%)  route 0.212ns (81.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      0.851ns (routing 0.163ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.190ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.851     0.969    <hidden>
    SLICE_X94Y126        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y126        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     1.017 r  <hidden>
                         net (fo=1, routed)           0.212     1.229    <hidden>
    RAMB36_X9Y23         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.081     1.246    <hidden>
    RAMB36_X9Y23         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.083     1.163    
    RAMB36_X9Y23         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[25])
                                                      0.029     1.192    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/preamble_d2_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_34/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.048ns (31.373%)  route 0.105ns (68.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      0.839ns (routing 0.163ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.014ns (routing 0.190ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.839     0.957    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/rx_serdes_clk
    SLICE_X94Y163        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/preamble_d2_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y163        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     1.005 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/preamble_d2_reg[55]/Q
                         net (fo=1, routed)           0.105     1.110    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_34/DIB1
    SLICE_X94Y161        RAMD32                                       r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_34/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.014     1.179    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_34/WCLK
    SLICE_X94Y161        RAMD32                                       r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_34/RAMB_D1/CLK
                         clock pessimism             -0.168     1.011    
    SLICE_X94Y161        RAMD32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.062     1.073    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_34/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/preambleout_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/preamble_d1_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.048ns (33.566%)  route 0.095ns (66.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      0.847ns (routing 0.163ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.190ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.847     0.965    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X92Y171        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/preambleout_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y171        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.013 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/preambleout_reg[53]/Q
                         net (fo=1, routed)           0.095     1.108    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/preamble_d1_reg[55]_1[53]
    SLICE_X92Y170        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/preamble_d1_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.017     1.182    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/rx_serdes_clk
    SLICE_X92Y170        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/preamble_d1_reg[53]/C
                         clock pessimism             -0.168     1.015    
    SLICE_X92Y170        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     1.071    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/preamble_d1_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.049ns (34.266%)  route 0.094ns (65.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      0.824ns (routing 0.163ns, distribution 0.661ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.190ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.824     0.942    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_0/rx_serdes_clk_0
    SLICE_X98Y183        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y183        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.991 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[32]/Q
                         net (fo=2, routed)           0.094     1.085    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_data0[32]
    SLICE_X98Y182        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.997     1.162    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_clk
    SLICE_X98Y182        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[32]/C
                         clock pessimism             -0.171     0.991    
    SLICE_X98Y182        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     1.047    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.048ns (20.000%)  route 0.192ns (80.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      0.876ns (routing 0.163ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.190ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.876     0.994    <hidden>
    SLICE_X82Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y120        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.042 r  <hidden>
                         net (fo=1, routed)           0.192     1.234    <hidden>
    RAMB36_X8Y23         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.085     1.250    <hidden>
    RAMB36_X8Y23         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.083     1.167    
    RAMB36_X8Y23         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[16])
                                                      0.029     1.196    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d3_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d4_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.049ns (33.562%)  route 0.097ns (66.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Net Delay (Source):      0.850ns (routing 0.163ns, distribution 0.687ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.190ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.850     0.968    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X97Y174        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d3_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y174        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.017 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d3_reg[44]/Q
                         net (fo=6, routed)           0.097     1.114    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/in46[20]
    SLICE_X97Y173        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d4_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.021     1.186    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X97Y173        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d4_reg[44]/C
                         clock pessimism             -0.166     1.020    
    SLICE_X97Y173        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.076    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d4_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.869ns (routing 0.163ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.190ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.869     0.987    <hidden>
    SLICE_X94Y115        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y115        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.036 r  <hidden>
                         net (fo=1, routed)           0.142     1.178    <hidden>
    RAMB36_X9Y23         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.081     1.246    <hidden>
    RAMB36_X9Y23         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.136     1.110    
    RAMB36_X9Y23         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                      0.029     1.139    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/dataout_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.094ns (51.087%)  route 0.090ns (48.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.823ns (routing 0.163ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.190ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.823     0.941    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_clk
    SLICE_X97Y181        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y181        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.990 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[26]/Q
                         net (fo=2, routed)           0.075     1.065    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/p_0_in109_in
    SLICE_X98Y181        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.045     1.110 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/dataout[51]_i_1/O
                         net (fo=1, routed)           0.015     1.125    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/dataout_nxt0155_out
    SLICE_X98Y181        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/dataout_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.007     1.172    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_clk
    SLICE_X98Y181        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/dataout_reg[51]/C
                         clock pessimism             -0.142     1.030    
    SLICE_X98Y181        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.086    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DESCRAMBLER/dataout_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.048ns (27.746%)  route 0.125ns (72.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.839ns (routing 0.163ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.190ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.839     0.957    <hidden>
    SLICE_X99Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y120        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.005 r  <hidden>
                         net (fo=3, routed)           0.125     1.130    <hidden>
    SLICE_X100Y120       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.008     1.173    <hidden>
    SLICE_X100Y120       FDRE                                         r  <hidden>
                         clock pessimism             -0.138     1.035    
    SLICE_X100Y120       FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     1.091    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_core_clk_0
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X8Y30         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X8Y29         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y30         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB18_X9Y52         inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y29         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y25         inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB18_X9Y53         inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y24         inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB18_X9Y42         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y22         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y30         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y29         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y29         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y30         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y29         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X9Y52         inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y23         <hidden>
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X9Y53         inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X9Y53         inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X9Y42         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y30         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y30         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y29         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y29         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y30         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y30         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X9Y52         inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y24         inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y24         inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X9Y42         <hidden>
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.445       0.560      GTHE3_CHANNEL_X0Y12  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.270       0.612      GTHE3_CHANNEL_X0Y12  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]_1
  To Clock:  rxoutclk_out[0]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.403ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]_1
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y83        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y82        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Max Skew    Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.116       0.403      GTHE3_CHANNEL_X0Y13  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.100       0.416      GTHE3_CHANNEL_X0Y13  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_core_clk_1
  To Clock:  rx_core_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        2.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.557ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.031ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.117ns (3.340%)  route 3.386ns (96.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.109ns = ( 8.509 - 6.400 ) 
    Source Clock Delay      (SCD):    2.650ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.253ns (routing 0.405ns, distribution 1.848ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.365ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.253     2.650    <hidden>
    SLICE_X59Y245        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y245        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.767 r  <hidden>
                         net (fo=23, routed)          3.386     6.153    <hidden>
    RAMB18_X8Y90         RAMB18E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.780     8.509    <hidden>
    RAMB18_X8Y90         RAMB18E2                                     r  <hidden>
                         clock pessimism              0.108     8.617    
                         clock uncertainty           -0.035     8.582    
    RAMB18_X8Y90         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.398     8.184    <hidden>
  -------------------------------------------------------------------
                         required time                          8.184    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.190ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.117ns (3.515%)  route 3.212ns (96.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.106ns = ( 8.506 - 6.400 ) 
    Source Clock Delay      (SCD):    2.650ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.253ns (routing 0.405ns, distribution 1.848ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.365ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.253     2.650    <hidden>
    SLICE_X59Y245        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y245        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.767 r  <hidden>
                         net (fo=23, routed)          3.212     5.979    <hidden>
    RAMB36_X8Y44         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.777     8.506    <hidden>
    RAMB36_X8Y44         RAMB36E2                                     r  <hidden>
                         clock pessimism              0.108     8.614    
                         clock uncertainty           -0.035     8.579    
    RAMB36_X8Y44         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.410     8.169    <hidden>
  -------------------------------------------------------------------
                         required time                          8.169    
                         arrival time                          -5.979    
  -------------------------------------------------------------------
                         slack                                  2.190    

Slack (MET) :             2.336ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 1.894ns (49.118%)  route 1.962ns (50.882%))
  Logic Levels:           9  (CARRY8=6 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 8.607 - 6.400 ) 
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.236ns (routing 0.405ns, distribution 1.831ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.365ns, distribution 1.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.236     2.633    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X7Y38         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y38         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[24])
                                                      0.391     3.024 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[24]
                         net (fo=4, routed)           0.786     3.810    inst_Ports_for_CC_port_1/inst_RTT_Measurement/rx_tdata_out[24]
    SLICE_X71Y199        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.190     4.000 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM[2]_i_18/O
                         net (fo=1, routed)           0.000     4.000    inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM[2]_i_18_n_0
    SLICE_X71Y199        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.404     4.404 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.431    inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_4_n_0
    SLICE_X71Y200        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.114     4.545 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_3/CO[5]
                         net (fo=2, routed)           0.517     5.062    inst_Ports_for_CC_port_1/inst_RTT_Measurement/eqOp
    SLICE_X73Y207        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.131     5.193 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[7]_i_3/O
                         net (fo=1, routed)           0.000     5.193    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[7]_i_3_n_0
    SLICE_X73Y207        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     5.543 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.570    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[7]_i_2_n_0
    SLICE_X73Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     5.589 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.616    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[15]_i_2_n_0
    SLICE_X73Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     5.635 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.040     5.675    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[23]_i_2_n_0
    SLICE_X73Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     5.774 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.511     6.285    inst_Ports_for_CC_port_1/inst_RTT_Measurement/in3[24]
    SLICE_X72Y210        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     6.462 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[24]_i_1/O
                         net (fo=1, routed)           0.027     6.489    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_nxt[24]
    SLICE_X72Y210        FDCE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.878     8.607    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X72Y210        FDCE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[24]/C
                         clock pessimism              0.193     8.800    
                         clock uncertainty           -0.035     8.765    
    SLICE_X72Y210        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.060     8.825    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[24]
  -------------------------------------------------------------------
                         required time                          8.825    
                         arrival time                          -6.489    
  -------------------------------------------------------------------
                         slack                                  2.336    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.117ns (3.852%)  route 2.920ns (96.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.106ns = ( 8.506 - 6.400 ) 
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.256ns (routing 0.405ns, distribution 1.851ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.365ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.256     2.653    <hidden>
    SLICE_X56Y247        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y247        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.770 r  <hidden>
                         net (fo=23, routed)          2.920     5.690    <hidden>
    RAMB36_X8Y44         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.777     8.506    <hidden>
    RAMB36_X8Y44         RAMB36E2                                     r  <hidden>
                         clock pessimism              0.108     8.614    
                         clock uncertainty           -0.035     8.579    
    RAMB36_X8Y44         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.469     8.110    <hidden>
  -------------------------------------------------------------------
                         required time                          8.110    
                         arrival time                          -5.690    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 1.943ns (51.579%)  route 1.824ns (48.420%))
  Logic Levels:           10  (CARRY8=7 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 8.608 - 6.400 ) 
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.236ns (routing 0.405ns, distribution 1.831ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.365ns, distribution 1.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.236     2.633    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X7Y38         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y38         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[24])
                                                      0.391     3.024 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[24]
                         net (fo=4, routed)           0.786     3.810    inst_Ports_for_CC_port_1/inst_RTT_Measurement/rx_tdata_out[24]
    SLICE_X71Y199        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.190     4.000 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM[2]_i_18/O
                         net (fo=1, routed)           0.000     4.000    inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM[2]_i_18_n_0
    SLICE_X71Y199        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.404     4.404 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_4/CO[7]
                         net (fo=1, routed)           0.027     4.431    inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_4_n_0
    SLICE_X71Y200        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.114     4.545 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/FSM_sequential_SM_reg[2]_i_3/CO[5]
                         net (fo=2, routed)           0.517     5.062    inst_Ports_for_CC_port_1/inst_RTT_Measurement/eqOp
    SLICE_X73Y207        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.131     5.193 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[7]_i_3/O
                         net (fo=1, routed)           0.000     5.193    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[7]_i_3_n_0
    SLICE_X73Y207        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350     5.543 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.570    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[7]_i_2_n_0
    SLICE_X73Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     5.589 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.616    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[15]_i_2_n_0
    SLICE_X73Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     5.635 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.040     5.675    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[23]_i_2_n_0
    SLICE_X73Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     5.694 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.721    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[31]_i_2_n_0
    SLICE_X73Y211        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174     5.895 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[39]_i_2/O[5]
                         net (fo=1, routed)           0.350     6.245    inst_Ports_for_CC_port_1/inst_RTT_Measurement/in3[37]
    SLICE_X72Y210        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.132     6.377 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[37]_i_1/O
                         net (fo=1, routed)           0.023     6.400    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_nxt[37]
    SLICE_X72Y210        FDCE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.879     8.608    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X72Y210        FDCE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[37]/C
                         clock pessimism              0.193     8.801    
                         clock uncertainty           -0.035     8.766    
    SLICE_X72Y210        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.059     8.825    inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac_reg[37]
  -------------------------------------------------------------------
                         required time                          8.825    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.118ns (3.829%)  route 2.964ns (96.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.109ns = ( 8.509 - 6.400 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.242ns (routing 0.405ns, distribution 1.837ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.365ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.242     2.639    <hidden>
    SLICE_X57Y246        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y246        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.757 r  <hidden>
                         net (fo=23, routed)          2.964     5.721    <hidden>
    RAMB18_X8Y90         RAMB18E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.780     8.509    <hidden>
    RAMB18_X8Y90         RAMB18E2                                     r  <hidden>
                         clock pessimism              0.108     8.617    
                         clock uncertainty           -0.035     8.582    
    RAMB18_X8Y90         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.427     8.155    <hidden>
  -------------------------------------------------------------------
                         required time                          8.155    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 0.116ns (3.277%)  route 3.424ns (96.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.192ns = ( 8.592 - 6.400 ) 
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.207ns (routing 0.405ns, distribution 1.802ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.365ns, distribution 1.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.207     2.604    <hidden>
    SLICE_X63Y245        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y245        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.720 r  <hidden>
                         net (fo=797, routed)         3.424     6.144    <hidden>
    SLICE_X74Y209        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.863     8.592    <hidden>
    SLICE_X74Y209        FDRE                                         r  <hidden>
                         clock pessimism              0.108     8.700    
                         clock uncertainty           -0.035     8.665    
    SLICE_X74Y209        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     8.582    <hidden>
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -6.144    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 0.116ns (3.277%)  route 3.424ns (96.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.192ns = ( 8.592 - 6.400 ) 
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.207ns (routing 0.405ns, distribution 1.802ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.365ns, distribution 1.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.207     2.604    <hidden>
    SLICE_X63Y245        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y245        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.720 r  <hidden>
                         net (fo=797, routed)         3.424     6.144    <hidden>
    SLICE_X74Y209        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.863     8.592    <hidden>
    SLICE_X74Y209        FDRE                                         r  <hidden>
                         clock pessimism              0.108     8.700    
                         clock uncertainty           -0.035     8.665    
    SLICE_X74Y209        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     8.582    <hidden>
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -6.144    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 0.116ns (3.277%)  route 3.424ns (96.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.192ns = ( 8.592 - 6.400 ) 
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.207ns (routing 0.405ns, distribution 1.802ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.365ns, distribution 1.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.207     2.604    <hidden>
    SLICE_X63Y245        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y245        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.720 r  <hidden>
                         net (fo=797, routed)         3.424     6.144    <hidden>
    SLICE_X74Y209        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.863     8.592    <hidden>
    SLICE_X74Y209        FDRE                                         r  <hidden>
                         clock pessimism              0.108     8.700    
                         clock uncertainty           -0.035     8.665    
    SLICE_X74Y209        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083     8.582    <hidden>
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -6.144    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 0.116ns (3.277%)  route 3.424ns (96.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.192ns = ( 8.592 - 6.400 ) 
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.207ns (routing 0.405ns, distribution 1.802ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.365ns, distribution 1.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.207     2.604    <hidden>
    SLICE_X63Y245        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y245        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.720 r  <hidden>
                         net (fo=797, routed)         3.424     6.144    <hidden>
    SLICE_X74Y209        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.863     8.592    <hidden>
    SLICE_X74Y209        FDRE                                         r  <hidden>
                         clock pessimism              0.108     8.700    
                         clock uncertainty           -0.035     8.665    
    SLICE_X74Y209        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.083     8.582    <hidden>
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -6.144    
  -------------------------------------------------------------------
                         slack                                  2.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DINADIN[31]
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.049ns (25.789%)  route 0.141ns (74.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      0.909ns (routing 0.203ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.234ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.909     1.027    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    SLICE_X75Y191        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y191        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.076 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[31]/Q
                         net (fo=1, routed)           0.141     1.217    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_data_pipe[31]
    RAMB36_X7Y38         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DINADIN[31]
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.143     1.308    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X7Y38         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.151     1.157    
    RAMB36_X7Y38         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[31])
                                                      0.029     1.186    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DINADIN[30]
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.048ns (33.566%)  route 0.095ns (66.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Net Delay (Source):      0.914ns (routing 0.203ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.234ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.914     1.032    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    SLICE_X74Y191        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y191        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.080 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[30]/Q
                         net (fo=1, routed)           0.095     1.175    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_data_pipe[30]
    RAMB36_X7Y38         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DINADIN[30]
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.143     1.308    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X7Y38         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.194     1.114    
    RAMB36_X7Y38         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[30])
                                                      0.029     1.143    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.049ns (27.072%)  route 0.132ns (72.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.366ns
    Source Clock Delay      (SCD):    1.097ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.979ns (routing 0.203ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.234ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.979     1.097    <hidden>
    SLICE_X58Y223        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y223        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.146 r  <hidden>
                         net (fo=1, routed)           0.132     1.278    <hidden>
    RAMB36_X6Y44         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.201     1.366    <hidden>
    RAMB36_X6Y44         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.149     1.217    
    RAMB36_X6Y44         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[27])
                                                      0.029     1.246    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/dat_d3_reg[36]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.048ns (20.870%)  route 0.182ns (79.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      0.864ns (routing 0.203ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.234ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.864     0.982    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X80Y199        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y199        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.030 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[36]/Q
                         net (fo=5, routed)           0.182     1.212    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/Q[36]
    SLICE_X79Y193        SRL16E                                       r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/dat_d3_reg[36]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.071     1.236    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/rx_serdes_clk
    SLICE_X79Y193        SRL16E                                       r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/dat_d3_reg[36]_srl3/CLK
                         clock pessimism             -0.177     1.059    
    SLICE_X79Y193        SRL16E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.120     1.179    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/dat_d3_reg[36]_srl3
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.048ns (25.131%)  route 0.143ns (74.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    1.028ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      0.910ns (routing 0.203ns, distribution 0.707ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.234ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.910     1.028    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    SLICE_X75Y189        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y189        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.076 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[2]/Q
                         net (fo=1, routed)           0.143     1.219    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_data_pipe[2]
    RAMB36_X7Y38         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.143     1.308    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/wr_addr_pipe_reg[9]_0
    RAMB36_X7Y38         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.151     1.157    
    RAMB36_X7Y38         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                      0.029     1.186    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.103ns (24.292%)  route 0.321ns (75.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Net Delay (Source):      1.929ns (routing 0.365ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.201ns (routing 0.405ns, distribution 1.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.929     2.258    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X63Y217        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y217        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.103     2.361 r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw_reg[12]/Q
                         net (fo=3, routed)           0.321     2.682    <hidden>
    SLICE_X61Y214        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.201     2.598    <hidden>
    SLICE_X61Y214        SRL16E                                       r  <hidden>
                         clock pessimism             -0.193     2.405    
    SLICE_X61Y214        SRL16E (Hold_E5LUT_SLICEM_CLK_D)
                                                      0.244     2.649    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.649    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.048ns (17.712%)  route 0.223ns (82.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.366ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Net Delay (Source):      0.988ns (routing 0.203ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.234ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.988     1.106    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X54Y239        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y239        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.154 r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast_reg[10]/Q
                         net (fo=3, routed)           0.223     1.377    <hidden>
    SLICE_X56Y242        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.201     1.366    <hidden>
    SLICE_X56Y242        FDRE                                         r  <hidden>
                         clock pessimism             -0.078     1.288    
    SLICE_X56Y242        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.344    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/rlane_fifo_waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_35/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.048ns (28.743%)  route 0.119ns (71.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.021ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Net Delay (Source):      0.903ns (routing 0.203ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.234ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.903     1.021    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/rx_serdes_clk
    SLICE_X75Y200        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/rlane_fifo_waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y200        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.069 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/rlane_fifo_waddr_reg[0]/Q
                         net (fo=109, routed)         0.119     1.188    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_35/ADDRD0
    SLICE_X75Y197        RAMD32                                       r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_35/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.097     1.262    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_35/WCLK
    SLICE_X75Y197        RAMD32                                       r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_35/RAMA/CLK
                         clock pessimism             -0.182     1.080    
    SLICE_X75Y197        RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR0)
                                                      0.075     1.155    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/rlane_fifo_waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_35/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.048ns (28.743%)  route 0.119ns (71.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.021ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Net Delay (Source):      0.903ns (routing 0.203ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.234ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.903     1.021    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/rx_serdes_clk
    SLICE_X75Y200        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/rlane_fifo_waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y200        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.069 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/rlane_fifo_waddr_reg[0]/Q
                         net (fo=109, routed)         0.119     1.188    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_35/ADDRD0
    SLICE_X75Y197        RAMD32                                       r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_35/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.097     1.262    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_35/WCLK
    SLICE_X75Y197        RAMD32                                       r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_35/RAMA_D1/CLK
                         clock pessimism             -0.182     1.080    
    SLICE_X75Y197        RAMD32 (Hold_E6LUT_SLICEM_CLK_WADR0)
                                                      0.075     1.155    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_35/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/rlane_fifo_waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_35/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.048ns (28.743%)  route 0.119ns (71.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.021ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Net Delay (Source):      0.903ns (routing 0.203ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.234ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.903     1.021    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/rx_serdes_clk
    SLICE_X75Y200        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/rlane_fifo_waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y200        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.069 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/rlane_fifo_waddr_reg[0]/Q
                         net (fo=109, routed)         0.119     1.188    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_35/ADDRD0
    SLICE_X75Y197        RAMD32                                       r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_35/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.097     1.262    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_35/WCLK
    SLICE_X75Y197        RAMD32                                       r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_35/RAMB/CLK
                         clock pessimism             -0.182     1.080    
    SLICE_X75Y197        RAMD32 (Hold_F5LUT_SLICEM_CLK_WADR0)
                                                      0.075     1.155    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_35/RAMB
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_core_clk_1
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X7Y38         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X7Y39         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB18_X8Y90         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X5Y48         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X6Y44         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X6Y43         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X6Y42         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X6Y41         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y46         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y44         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y39         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y39         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y38         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y38         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y41         <hidden>
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y90         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y42         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y42         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y47         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y47         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y39         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y38         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y38         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y39         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y46         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y46         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y47         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y47         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y46         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y46         <hidden>
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.448       0.557      GTHE3_CHANNEL_X0Y13  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.269       0.613      GTHE3_CHANNEL_X0Y13  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]_2
  To Clock:  rxoutclk_out[0]_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.426ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]_2
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y79        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y78        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Max Skew    Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.093       0.426      GTHE3_CHANNEL_X0Y14  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.066       0.450      GTHE3_CHANNEL_X0Y14  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_core_clk_2
  To Clock:  rx_core_clk_2

Setup :            0  Failing Endpoints,  Worst Slack        3.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.541ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.223ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 1.456ns (51.070%)  route 1.395ns (48.930%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns = ( 8.372 - 6.400 ) 
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.421ns, distribution 1.563ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.379ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.984     2.381    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X9Y42         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[31])
                                                      1.265     3.646 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DOUTBDOUT[31]
                         net (fo=4, routed)           0.964     4.610    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/rd_state0
    SLICE_X86Y218        LUT5 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.191     4.801 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/rd_addr[9]_i_1__4/O
                         net (fo=10, routed)          0.431     5.232    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_enable
    SLICE_X87Y216        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.643     8.372    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/reset_sync0_reg
    SLICE_X87Y216        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[1]/C
                         clock pessimism              0.168     8.540    
                         clock uncertainty           -0.035     8.505    
    SLICE_X87Y216        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050     8.455    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -5.232    
  -------------------------------------------------------------------
                         slack                                  3.223    

Slack (MET) :             3.223ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 1.456ns (51.070%)  route 1.395ns (48.930%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns = ( 8.372 - 6.400 ) 
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.421ns, distribution 1.563ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.379ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.984     2.381    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X9Y42         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[31])
                                                      1.265     3.646 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DOUTBDOUT[31]
                         net (fo=4, routed)           0.964     4.610    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/rd_state0
    SLICE_X86Y218        LUT5 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.191     4.801 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/rd_addr[9]_i_1__4/O
                         net (fo=10, routed)          0.431     5.232    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_enable
    SLICE_X87Y216        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.643     8.372    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/reset_sync0_reg
    SLICE_X87Y216        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[2]/C
                         clock pessimism              0.168     8.540    
                         clock uncertainty           -0.035     8.505    
    SLICE_X87Y216        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.050     8.455    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -5.232    
  -------------------------------------------------------------------
                         slack                                  3.223    

Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.456ns (51.286%)  route 1.383ns (48.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.976ns = ( 8.376 - 6.400 ) 
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.421ns, distribution 1.563ns)
  Clock Net Delay (Destination): 1.647ns (routing 0.379ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.984     2.381    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X9Y42         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[31])
                                                      1.265     3.646 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DOUTBDOUT[31]
                         net (fo=4, routed)           0.964     4.610    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/rd_state0
    SLICE_X86Y218        LUT5 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.191     4.801 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/rd_addr[9]_i_1__4/O
                         net (fo=10, routed)          0.419     5.220    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_enable
    SLICE_X87Y217        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.647     8.376    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/reset_sync0_reg
    SLICE_X87Y217        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[9]/C
                         clock pessimism              0.168     8.544    
                         clock uncertainty           -0.035     8.509    
    SLICE_X87Y217        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048     8.461    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.246ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 1.456ns (51.358%)  route 1.379ns (48.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.976ns = ( 8.376 - 6.400 ) 
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.421ns, distribution 1.563ns)
  Clock Net Delay (Destination): 1.647ns (routing 0.379ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.984     2.381    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X9Y42         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[31])
                                                      1.265     3.646 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DOUTBDOUT[31]
                         net (fo=4, routed)           0.964     4.610    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/rd_state0
    SLICE_X86Y218        LUT5 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.191     4.801 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/rd_addr[9]_i_1__4/O
                         net (fo=10, routed)          0.415     5.216    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_enable
    SLICE_X87Y217        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.647     8.376    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/reset_sync0_reg
    SLICE_X87Y217        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[8]/C
                         clock pessimism              0.168     8.544    
                         clock uncertainty           -0.035     8.509    
    SLICE_X87Y217        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     8.462    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                          -5.216    
  -------------------------------------------------------------------
                         slack                                  3.246    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/FSM_sequential_rd_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 1.437ns (50.724%)  route 1.396ns (49.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 8.382 - 6.400 ) 
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.421ns, distribution 1.563ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.379ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.984     2.381    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X9Y42         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[31])
                                                      1.265     3.646 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DOUTBDOUT[31]
                         net (fo=4, routed)           0.964     4.610    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/rd_state0
    SLICE_X86Y218        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     4.782 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/FSM_sequential_rd_state[2]_i_1__4/O
                         net (fo=3, routed)           0.432     5.214    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst_n_68
    SLICE_X86Y218        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/FSM_sequential_rd_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.653     8.382    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/reset_sync0_reg
    SLICE_X86Y218        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/FSM_sequential_rd_state_reg[2]/C
                         clock pessimism              0.168     8.550    
                         clock uncertainty           -0.035     8.515    
    SLICE_X86Y218        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050     8.465    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/FSM_sequential_rd_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -5.214    
  -------------------------------------------------------------------
                         slack                                  3.251    

Slack (MET) :             3.258ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/FSM_sequential_rd_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        2.829ns  (logic 1.437ns (50.795%)  route 1.392ns (49.205%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 8.382 - 6.400 ) 
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.421ns, distribution 1.563ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.379ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.984     2.381    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X9Y42         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[31])
                                                      1.265     3.646 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DOUTBDOUT[31]
                         net (fo=4, routed)           0.964     4.610    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/rd_state0
    SLICE_X86Y218        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     4.782 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/FSM_sequential_rd_state[2]_i_1__4/O
                         net (fo=3, routed)           0.428     5.210    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst_n_68
    SLICE_X86Y218        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/FSM_sequential_rd_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.653     8.382    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/reset_sync0_reg
    SLICE_X86Y218        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/FSM_sequential_rd_state_reg[0]/C
                         clock pessimism              0.168     8.550    
                         clock uncertainty           -0.035     8.515    
    SLICE_X86Y218        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     8.468    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/FSM_sequential_rd_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.468    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                  3.258    

Slack (MET) :             3.258ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/FSM_sequential_rd_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        2.829ns  (logic 1.437ns (50.795%)  route 1.392ns (49.205%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 8.382 - 6.400 ) 
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.421ns, distribution 1.563ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.379ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.984     2.381    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X9Y42         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[31])
                                                      1.265     3.646 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DOUTBDOUT[31]
                         net (fo=4, routed)           0.964     4.610    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/rd_state0
    SLICE_X86Y218        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     4.782 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/FSM_sequential_rd_state[2]_i_1__4/O
                         net (fo=3, routed)           0.428     5.210    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst_n_68
    SLICE_X86Y218        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/FSM_sequential_rd_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.653     8.382    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/reset_sync0_reg
    SLICE_X86Y218        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/FSM_sequential_rd_state_reg[1]/C
                         clock pessimism              0.168     8.550    
                         clock uncertainty           -0.035     8.515    
    SLICE_X86Y218        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     8.468    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/FSM_sequential_rd_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.468    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                  3.258    

Slack (MET) :             3.267ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_frames_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.477ns (18.899%)  route 2.047ns (81.101%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 8.399 - 6.400 ) 
    Source Clock Delay      (SCD):    2.279ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.882ns (routing 0.421ns, distribution 1.461ns)
  Clock Net Delay (Destination): 1.670ns (routing 0.379ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.882     2.279    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/reset_sync0_reg
    SLICE_X87Y223        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_frames_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y223        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.392 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_frames_reg[1]/Q
                         net (fo=5, routed)           0.753     3.145    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/Q[1]
    SLICE_X87Y222        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.040     3.185 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_avail_i_2__4/O
                         net (fo=1, routed)           0.068     3.253    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_avail_i_2__4_n_0
    SLICE_X87Y222        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     3.385 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_avail_i_1__4/O
                         net (fo=3, routed)           0.306     3.691    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/pwropt_1
    SLICE_X87Y218        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.192     3.883 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1_ENBWREN_cooolgate_en_gate_105/O
                         net (fo=1, routed)           0.920     4.803    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1_ENBWREN_cooolgate_en_sig_92
    RAMB36_X9Y42         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.670     8.399    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X9Y42         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
                         clock pessimism              0.169     8.568    
                         clock uncertainty           -0.035     8.532    
    RAMB36_X9Y42         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462     8.070    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                          8.070    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                  3.267    

Slack (MET) :             3.275ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 1.456ns (51.944%)  route 1.347ns (48.056%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.974ns = ( 8.374 - 6.400 ) 
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.421ns, distribution 1.563ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.379ns, distribution 1.266ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.984     2.381    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X9Y42         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[31])
                                                      1.265     3.646 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DOUTBDOUT[31]
                         net (fo=4, routed)           0.964     4.610    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/rd_state0
    SLICE_X86Y218        LUT5 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.191     4.801 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/rd_addr[9]_i_1__4/O
                         net (fo=10, routed)          0.383     5.184    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_enable
    SLICE_X87Y216        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.645     8.374    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/reset_sync0_reg
    SLICE_X87Y216        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[0]/C
                         clock pessimism              0.168     8.542    
                         clock uncertainty           -0.035     8.507    
    SLICE_X87Y216        FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.048     8.459    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -5.184    
  -------------------------------------------------------------------
                         slack                                  3.275    

Slack (MET) :             3.275ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 1.456ns (51.944%)  route 1.347ns (48.056%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.974ns = ( 8.374 - 6.400 ) 
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.421ns, distribution 1.563ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.379ns, distribution 1.266ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.984     2.381    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X9Y42         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[31])
                                                      1.265     3.646 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DOUTBDOUT[31]
                         net (fo=4, routed)           0.964     4.610    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/rd_state0
    SLICE_X86Y218        LUT5 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.191     4.801 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/rd_addr[9]_i_1__4/O
                         net (fo=10, routed)          0.383     5.184    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_enable
    SLICE_X87Y216        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.645     8.374    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/reset_sync0_reg
    SLICE_X87Y216        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[4]/C
                         clock pessimism              0.168     8.542    
                         clock uncertainty           -0.035     8.507    
    SLICE_X87Y216        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048     8.459    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/rd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -5.184    
  -------------------------------------------------------------------
                         slack                                  3.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d4_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/mtyout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.079ns (45.402%)  route 0.095ns (54.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.841ns (routing 0.217ns, distribution 0.624ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.251ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.841     0.959    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X95Y220        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d4_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y220        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.008 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d4_reg[61]/Q
                         net (fo=12, routed)          0.079     1.087    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/mtyout_reg[1]_0[33]
    SLICE_X97Y220        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.030     1.117 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/mtyout[1]_i_1/O
                         net (fo=1, routed)           0.016     1.133    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_11
    SLICE_X97Y220        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/mtyout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.017     1.182    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X97Y220        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/mtyout_reg[1]/C
                         clock pessimism             -0.135     1.047    
    SLICE_X97Y220        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.103    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/mtyout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/preambleout_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/preamble_d1_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.048ns (33.803%)  route 0.094ns (66.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      0.840ns (routing 0.217ns, distribution 0.623ns)
  Clock Net Delay (Destination): 1.018ns (routing 0.251ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.840     0.958    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X99Y219        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/preambleout_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y219        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.006 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/preambleout_reg[54]/Q
                         net (fo=1, routed)           0.094     1.100    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/preamble_d1_reg[55]_1[54]
    SLICE_X99Y220        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/preamble_d1_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.018     1.183    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/rx_serdes_clk
    SLICE_X99Y220        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/preamble_d1_reg[54]/C
                         clock pessimism             -0.171     1.012    
    SLICE_X99Y220        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     1.068    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/preamble_d1_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/dat_d3_reg[44]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.104ns (24.703%)  route 0.317ns (75.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      1.644ns (routing 0.379ns, distribution 1.265ns)
  Clock Net Delay (Destination): 1.889ns (routing 0.421ns, distribution 1.468ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.644     1.973    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X87Y215        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y215        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104     2.077 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[44]/Q
                         net (fo=1, routed)           0.317     2.394    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/Q[44]
    SLICE_X82Y215        SRL16E                                       r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/dat_d3_reg[44]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.889     2.286    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/rx_serdes_clk
    SLICE_X82Y215        SRL16E                                       r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/dat_d3_reg[44]_srl3/CLK
                         clock pessimism             -0.169     2.117    
    SLICE_X82Y215        SRL16E (Hold_E5LUT_SLICEM_CLK_D)
                                                      0.244     2.361    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/dat_d3_reg[44]_srl3
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.048ns (31.788%)  route 0.103ns (68.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      0.801ns (routing 0.217ns, distribution 0.584ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.251ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.801     0.919    <hidden>
    SLICE_X83Y217        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y217        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     0.967 r  <hidden>
                         net (fo=10, routed)          0.103     1.070    <hidden>
    SLICE_X83Y219        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.982     1.147    <hidden>
    SLICE_X83Y219        FDRE                                         r  <hidden>
                         clock pessimism             -0.167     0.980    
    SLICE_X83Y219        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     1.036    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d3_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.079ns (45.665%)  route 0.094ns (54.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.840ns (routing 0.217ns, distribution 0.623ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.251ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.840     0.958    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X94Y217        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d3_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y217        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.007 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d3_reg[50]/Q
                         net (fo=6, routed)           0.078     1.085    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/Q[26]
    SLICE_X93Y217        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.030     1.115 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[26]_i_1__0/O
                         net (fo=1, routed)           0.016     1.131    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_65
    SLICE_X93Y217        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.011     1.176    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X93Y217        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[26]/C
                         clock pessimism             -0.135     1.041    
    SLICE_X93Y217        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.097    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.048ns (25.263%)  route 0.142ns (74.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.794ns (routing 0.217ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.251ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.794     0.912    <hidden>
    SLICE_X82Y204        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y204        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     0.960 r  <hidden>
                         net (fo=1, routed)           0.142     1.102    <hidden>
    RAMB36_X8Y40         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.009     1.174    <hidden>
    RAMB36_X8Y40         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.136     1.038    
    RAMB36_X8Y40         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[21])
                                                      0.029     1.067    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.049ns (31.818%)  route 0.105ns (68.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      0.801ns (routing 0.217ns, distribution 0.584ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.251ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.801     0.919    <hidden>
    SLICE_X83Y217        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y217        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.968 r  <hidden>
                         net (fo=11, routed)          0.105     1.073    <hidden>
    SLICE_X83Y219        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.982     1.147    <hidden>
    SLICE_X83Y219        FDRE                                         r  <hidden>
                         clock pessimism             -0.167     0.980    
    SLICE_X83Y219        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     1.035    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.049ns (25.258%)  route 0.145ns (74.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.793ns (routing 0.217ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.251ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.793     0.911    <hidden>
    SLICE_X82Y204        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y204        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.960 r  <hidden>
                         net (fo=1, routed)           0.145     1.105    <hidden>
    RAMB36_X8Y40         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.009     1.174    <hidden>
    RAMB36_X8Y40         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.136     1.038    
    RAMB36_X8Y40         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[17])
                                                      0.029     1.067    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.048ns (24.742%)  route 0.146ns (75.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.793ns (routing 0.217ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.251ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.793     0.911    <hidden>
    SLICE_X82Y205        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y205        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     0.959 r  <hidden>
                         net (fo=1, routed)           0.146     1.105    <hidden>
    RAMB36_X8Y40         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.009     1.174    <hidden>
    RAMB36_X8Y40         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.136     1.038    
    RAMB36_X8Y40         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[7])
                                                      0.029     1.067    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d3_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.063ns (43.448%)  route 0.082ns (56.552%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      0.837ns (routing 0.217ns, distribution 0.620ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.251ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.837     0.955    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X93Y216        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d3_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y216        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.003 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d3_reg[55]/Q
                         net (fo=6, routed)           0.070     1.073    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/Q[31]
    SLICE_X93Y217        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.015     1.088 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[31]_i_1__0/O
                         net (fo=1, routed)           0.012     1.100    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_60
    SLICE_X93Y217        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.011     1.176    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X93Y217        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[31]/C
                         clock pessimism             -0.170     1.006    
    SLICE_X93Y217        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.062    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_core_clk_2
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X8Y42         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X9Y42         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB18_X8Y78         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y40         <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y42         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y43         <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y42         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMS64E/CLK              n/a                     1.336         6.400       5.064      SLICE_X100Y212       my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/gcsram/SP/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X82Y211        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_0/RAMA/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X82Y211        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_0/RAMA_D1/CLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y42         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y42         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y42         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y42         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y78         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y40         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y42         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y78         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y42         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y42         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y42         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y42         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y42         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y42         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y40         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y43         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y43         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y40         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y42         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y42         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.464       0.541      GTHE3_CHANNEL_X0Y14  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.282       0.600      GTHE3_CHANNEL_X0Y14  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]_3
  To Clock:  rxoutclk_out[0]_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.397ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]_3
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y75        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y74        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Max Skew    Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.122       0.397      GTHE3_CHANNEL_X0Y15  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.105       0.411      GTHE3_CHANNEL_X0Y15  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_core_clk_3
  To Clock:  rx_core_clk_3

Setup :            0  Failing Endpoints,  Worst Slack        3.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.499ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.597ns (20.911%)  route 2.258ns (79.089%))
  Logic Levels:           6  (CARRY8=5 SRLC32E=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.231ns = ( 8.631 - 6.400 ) 
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.419ns, distribution 1.676ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.377ns, distribution 1.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        2.095     2.492    <hidden>
    SLICE_X79Y280        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y280        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     2.606 r  <hidden>
                         net (fo=3, routed)           0.748     3.354    <hidden>
    SLICE_X81Y280        SRLC32E (Prop_D6LUT_SLICEM_A[0]_Q)
                                                      0.177     3.531 r  <hidden>
                         net (fo=1, routed)           0.509     4.040    <hidden>
    SLICE_X81Y282        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.176     4.216 r  <hidden>
                         net (fo=1, routed)           0.094     4.310    <hidden>
    SLICE_X81Y283        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.329 r  <hidden>
                         net (fo=1, routed)           0.094     4.423    <hidden>
    SLICE_X81Y284        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.442 r  <hidden>
                         net (fo=1, routed)           0.094     4.536    <hidden>
    SLICE_X81Y285        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.555 r  <hidden>
                         net (fo=1, routed)           0.094     4.649    <hidden>
    SLICE_X81Y286        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.073     4.722 r  <hidden>
                         net (fo=1, routed)           0.625     5.347    <hidden>
    SLICE_X75Y285        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.902     8.631    <hidden>
    SLICE_X75Y285        FDRE                                         r  <hidden>
                         clock pessimism              0.190     8.821    
                         clock uncertainty           -0.035     8.786    
    SLICE_X75Y285        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     8.846    <hidden>
  -------------------------------------------------------------------
                         required time                          8.846    
                         arrival time                          -5.347    
  -------------------------------------------------------------------
                         slack                                  3.499    

Slack (MET) :             3.533ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/FSM_sequential_rx_decoder_state_d3_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 0.650ns (24.724%)  route 1.979ns (75.276%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns = ( 8.606 - 6.400 ) 
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.155ns (routing 0.419ns, distribution 1.736ns)
  Clock Net Delay (Destination): 1.877ns (routing 0.377ns, distribution 1.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        2.155     2.552    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X95Y259        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/FSM_sequential_rx_decoder_state_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y259        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.666 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/FSM_sequential_rx_decoder_state_d3_reg[0]/Q
                         net (fo=41, routed)          0.548     3.214    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_decoder_state_d3__0[0]
    SLICE_X100Y262       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.191     3.405 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_11/O
                         net (fo=1, routed)           0.236     3.641    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_11_n_0
    SLICE_X97Y261        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     3.773 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_9/O
                         net (fo=1, routed)           0.205     3.978    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_9_n_0
    SLICE_X97Y261        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     4.150 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_5/O
                         net (fo=2, routed)           0.259     4.409    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout_reg[0]_0
    SLICE_X99Y262        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.041     4.450 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_1__0/O
                         net (fo=64, routed)          0.731     5.181    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_20
    SLICE_X99Y265        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.877     8.606    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X99Y265        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[20]/C
                         clock pessimism              0.190     8.796    
                         clock uncertainty           -0.035     8.761    
    SLICE_X99Y265        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047     8.714    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[20]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  3.533    

Slack (MET) :             3.533ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/FSM_sequential_rx_decoder_state_d3_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 0.650ns (24.724%)  route 1.979ns (75.276%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns = ( 8.606 - 6.400 ) 
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.155ns (routing 0.419ns, distribution 1.736ns)
  Clock Net Delay (Destination): 1.877ns (routing 0.377ns, distribution 1.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        2.155     2.552    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X95Y259        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/FSM_sequential_rx_decoder_state_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y259        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.666 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/FSM_sequential_rx_decoder_state_d3_reg[0]/Q
                         net (fo=41, routed)          0.548     3.214    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_decoder_state_d3__0[0]
    SLICE_X100Y262       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.191     3.405 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_11/O
                         net (fo=1, routed)           0.236     3.641    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_11_n_0
    SLICE_X97Y261        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     3.773 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_9/O
                         net (fo=1, routed)           0.205     3.978    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_9_n_0
    SLICE_X97Y261        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     4.150 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_5/O
                         net (fo=2, routed)           0.259     4.409    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout_reg[0]_0
    SLICE_X99Y262        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.041     4.450 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_1__0/O
                         net (fo=64, routed)          0.731     5.181    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_20
    SLICE_X99Y265        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.877     8.606    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X99Y265        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[39]/C
                         clock pessimism              0.190     8.796    
                         clock uncertainty           -0.035     8.761    
    SLICE_X99Y265        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047     8.714    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[39]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  3.533    

Slack (MET) :             3.536ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/FSM_sequential_rx_decoder_state_d3_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 0.650ns (24.743%)  route 1.977ns (75.257%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 8.607 - 6.400 ) 
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.155ns (routing 0.419ns, distribution 1.736ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.377ns, distribution 1.501ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        2.155     2.552    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X95Y259        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/FSM_sequential_rx_decoder_state_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y259        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.666 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/FSM_sequential_rx_decoder_state_d3_reg[0]/Q
                         net (fo=41, routed)          0.548     3.214    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_decoder_state_d3__0[0]
    SLICE_X100Y262       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.191     3.405 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_11/O
                         net (fo=1, routed)           0.236     3.641    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_11_n_0
    SLICE_X97Y261        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     3.773 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_9/O
                         net (fo=1, routed)           0.205     3.978    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_9_n_0
    SLICE_X97Y261        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     4.150 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_5/O
                         net (fo=2, routed)           0.259     4.409    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout_reg[0]_0
    SLICE_X99Y262        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.041     4.450 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_1__0/O
                         net (fo=64, routed)          0.729     5.179    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_20
    SLICE_X98Y265        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.878     8.607    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X98Y265        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[47]/C
                         clock pessimism              0.190     8.797    
                         clock uncertainty           -0.035     8.762    
    SLICE_X98Y265        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047     8.715    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[47]
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -5.179    
  -------------------------------------------------------------------
                         slack                                  3.536    

Slack (MET) :             3.536ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/FSM_sequential_rx_decoder_state_d3_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 0.650ns (24.743%)  route 1.977ns (75.257%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 8.607 - 6.400 ) 
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.155ns (routing 0.419ns, distribution 1.736ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.377ns, distribution 1.501ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        2.155     2.552    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X95Y259        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/FSM_sequential_rx_decoder_state_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y259        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.666 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/FSM_sequential_rx_decoder_state_d3_reg[0]/Q
                         net (fo=41, routed)          0.548     3.214    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_decoder_state_d3__0[0]
    SLICE_X100Y262       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.191     3.405 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_11/O
                         net (fo=1, routed)           0.236     3.641    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_11_n_0
    SLICE_X97Y261        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     3.773 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_9/O
                         net (fo=1, routed)           0.205     3.978    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_9_n_0
    SLICE_X97Y261        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     4.150 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_5/O
                         net (fo=2, routed)           0.259     4.409    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout_reg[0]_0
    SLICE_X99Y262        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.041     4.450 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_1__0/O
                         net (fo=64, routed)          0.729     5.179    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_20
    SLICE_X98Y265        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.878     8.607    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X98Y265        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[55]/C
                         clock pessimism              0.190     8.797    
                         clock uncertainty           -0.035     8.762    
    SLICE_X98Y265        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047     8.715    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[55]
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -5.179    
  -------------------------------------------------------------------
                         slack                                  3.536    

Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/FSM_sequential_rx_decoder_state_d3_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.650ns (25.204%)  route 1.929ns (74.796%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.203ns = ( 8.603 - 6.400 ) 
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.155ns (routing 0.419ns, distribution 1.736ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.377ns, distribution 1.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        2.155     2.552    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X95Y259        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/FSM_sequential_rx_decoder_state_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y259        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.666 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/FSM_sequential_rx_decoder_state_d3_reg[0]/Q
                         net (fo=41, routed)          0.548     3.214    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_decoder_state_d3__0[0]
    SLICE_X100Y262       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.191     3.405 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_11/O
                         net (fo=1, routed)           0.236     3.641    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_11_n_0
    SLICE_X97Y261        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     3.773 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_9/O
                         net (fo=1, routed)           0.205     3.978    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_9_n_0
    SLICE_X97Y261        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     4.150 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_5/O
                         net (fo=2, routed)           0.259     4.409    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout_reg[0]_0
    SLICE_X99Y262        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.041     4.450 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_1__0/O
                         net (fo=64, routed)          0.681     5.131    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_20
    SLICE_X95Y266        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.874     8.603    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X95Y266        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[46]/C
                         clock pessimism              0.258     8.861    
                         clock uncertainty           -0.035     8.825    
    SLICE_X95Y266        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     8.778    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[46]
  -------------------------------------------------------------------
                         required time                          8.778    
                         arrival time                          -5.131    
  -------------------------------------------------------------------
                         slack                                  3.647    

Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/FSM_sequential_rx_decoder_state_d3_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.650ns (25.204%)  route 1.929ns (74.796%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.203ns = ( 8.603 - 6.400 ) 
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.155ns (routing 0.419ns, distribution 1.736ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.377ns, distribution 1.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        2.155     2.552    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X95Y259        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/FSM_sequential_rx_decoder_state_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y259        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.666 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/FSM_sequential_rx_decoder_state_d3_reg[0]/Q
                         net (fo=41, routed)          0.548     3.214    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_decoder_state_d3__0[0]
    SLICE_X100Y262       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.191     3.405 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_11/O
                         net (fo=1, routed)           0.236     3.641    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_11_n_0
    SLICE_X97Y261        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     3.773 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_9/O
                         net (fo=1, routed)           0.205     3.978    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_9_n_0
    SLICE_X97Y261        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     4.150 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_5/O
                         net (fo=2, routed)           0.259     4.409    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout_reg[0]_0
    SLICE_X99Y262        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.041     4.450 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_1__0/O
                         net (fo=64, routed)          0.681     5.131    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_20
    SLICE_X95Y266        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.874     8.603    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X95Y266        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[50]/C
                         clock pessimism              0.258     8.861    
                         clock uncertainty           -0.035     8.825    
    SLICE_X95Y266        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047     8.778    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[50]
  -------------------------------------------------------------------
                         required time                          8.778    
                         arrival time                          -5.131    
  -------------------------------------------------------------------
                         slack                                  3.647    

Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/FSM_sequential_rx_decoder_state_d3_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.650ns (25.204%)  route 1.929ns (74.796%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.203ns = ( 8.603 - 6.400 ) 
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.155ns (routing 0.419ns, distribution 1.736ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.377ns, distribution 1.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        2.155     2.552    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X95Y259        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/FSM_sequential_rx_decoder_state_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y259        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.666 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/FSM_sequential_rx_decoder_state_d3_reg[0]/Q
                         net (fo=41, routed)          0.548     3.214    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_decoder_state_d3__0[0]
    SLICE_X100Y262       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.191     3.405 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_11/O
                         net (fo=1, routed)           0.236     3.641    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_11_n_0
    SLICE_X97Y261        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     3.773 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_9/O
                         net (fo=1, routed)           0.205     3.978    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_9_n_0
    SLICE_X97Y261        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     4.150 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_5/O
                         net (fo=2, routed)           0.259     4.409    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout_reg[0]_0
    SLICE_X99Y262        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.041     4.450 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_1__0/O
                         net (fo=64, routed)          0.681     5.131    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_20
    SLICE_X95Y266        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.874     8.603    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X95Y266        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[52]/C
                         clock pessimism              0.258     8.861    
                         clock uncertainty           -0.035     8.825    
    SLICE_X95Y266        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047     8.778    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[52]
  -------------------------------------------------------------------
                         required time                          8.778    
                         arrival time                          -5.131    
  -------------------------------------------------------------------
                         slack                                  3.647    

Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/FSM_sequential_rx_decoder_state_d3_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.650ns (26.073%)  route 1.843ns (73.927%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.188ns = ( 8.588 - 6.400 ) 
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.155ns (routing 0.419ns, distribution 1.736ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.377ns, distribution 1.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        2.155     2.552    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X95Y259        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/FSM_sequential_rx_decoder_state_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y259        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.666 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/FSM_sequential_rx_decoder_state_d3_reg[0]/Q
                         net (fo=41, routed)          0.548     3.214    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_decoder_state_d3__0[0]
    SLICE_X100Y262       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.191     3.405 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_11/O
                         net (fo=1, routed)           0.236     3.641    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_11_n_0
    SLICE_X97Y261        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     3.773 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_9/O
                         net (fo=1, routed)           0.205     3.978    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_9_n_0
    SLICE_X97Y261        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     4.150 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout[63]_i_5/O
                         net (fo=2, routed)           0.259     4.409    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout_reg[0]_0
    SLICE_X99Y262        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.041     4.450 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/dataout[63]_i_1__0/O
                         net (fo=64, routed)          0.595     5.045    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER_n_20
    SLICE_X93Y265        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.859     8.588    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X93Y265        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[41]/C
                         clock pessimism              0.190     8.778    
                         clock uncertainty           -0.035     8.743    
    SLICE_X93Y265        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     8.696    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/dataout_reg[41]
  -------------------------------------------------------------------
                         required time                          8.696    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/rd_axis_tdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 1.349ns (54.286%)  route 1.136ns (45.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.144ns = ( 8.544 - 6.400 ) 
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.216ns (routing 0.419ns, distribution 1.797ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.377ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        2.216     2.613    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X9Y55         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[7])
                                                      1.349     3.962 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DOUTBDOUT[7]
                         net (fo=1, routed)           1.136     5.098    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/rd_data[7]
    SLICE_X81Y279        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/rd_axis_tdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.815     8.544    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/reset_sync0_reg
    SLICE_X81Y279        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/rd_axis_tdata_reg[7]/C
                         clock pessimism              0.190     8.734    
                         clock uncertainty           -0.035     8.699    
    SLICE_X81Y279        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     8.759    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/rd_axis_tdata_reg[7]
  -------------------------------------------------------------------
                         required time                          8.759    
                         arrival time                          -5.098    
  -------------------------------------------------------------------
                         slack                                  3.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.049ns (32.450%)  route 0.102ns (67.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.341ns
    Source Clock Delay      (SCD):    1.061ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.943ns (routing 0.220ns, distribution 0.723ns)
  Clock Net Delay (Destination): 1.176ns (routing 0.254ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.943     1.061    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    SLICE_X91Y282        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y282        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.110 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[39]/Q
                         net (fo=1, routed)           0.102     1.212    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe[39]
    RAMB36_X9Y56         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.176     1.341    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X9Y56         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.188     1.153    
    RAMB36_X9Y56         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                      0.029     1.183    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E2 clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.049ns (23.223%)  route 0.162ns (76.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    1.019ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      0.901ns (routing 0.220ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.161ns (routing 0.254ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.901     1.019    <hidden>
    SLICE_X76Y280        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y280        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.068 r  <hidden>
                         net (fo=1, routed)           0.162     1.230    <hidden>
    RAMB18_X7Y112        RAMB18E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.161     1.326    <hidden>
    RAMB18_X7Y112        RAMB18E2                                     r  <hidden>
                         clock pessimism             -0.156     1.170    
    RAMB18_X7Y112        RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[3])
                                                      0.029     1.199    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/rd_axis_tkeep_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.104ns (20.884%)  route 0.394ns (79.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.582ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.825ns (routing 0.377ns, distribution 1.448ns)
  Clock Net Delay (Destination): 2.185ns (routing 0.419ns, distribution 1.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.825     2.154    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/reset_sync0_reg
    SLICE_X79Y281        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/rd_axis_tkeep_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y281        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.104     2.258 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/rd_axis_tkeep_reg[0]/Q
                         net (fo=2, routed)           0.394     2.652    <hidden>
    SLICE_X75Y284        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        2.185     2.582    <hidden>
    SLICE_X75Y284        SRL16E                                       r  <hidden>
                         clock pessimism             -0.190     2.392    
    SLICE_X75Y284        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.228     2.620    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.620    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    1.019ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      0.901ns (routing 0.220ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.169ns (routing 0.254ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.901     1.019    <hidden>
    SLICE_X76Y287        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y287        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.067 r  <hidden>
                         net (fo=1, routed)           0.174     1.241    <hidden>
    RAMB36_X7Y58         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.169     1.334    <hidden>
    RAMB36_X7Y58         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.156     1.178    
    RAMB36_X7Y58         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[9])
                                                      0.029     1.207    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/chkr_error_block_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/FSM_sequential_rx_decoder_state_d3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.079ns (44.633%)  route 0.098ns (55.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.303ns
    Source Clock Delay      (SCD):    1.065ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      0.947ns (routing 0.220ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.254ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.947     1.065    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X97Y259        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/chkr_error_block_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y259        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.114 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/chkr_error_block_d3_reg/Q
                         net (fo=5, routed)           0.082     1.196    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/FSM_sequential_rx_decoder_state_d3_reg[1]_1
    SLICE_X95Y259        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.030     1.226 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/FSM_sequential_rx_decoder_state_d3[1]_i_3/O
                         net (fo=1, routed)           0.016     1.242    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_decoder_state_d3_nxt__0[1]
    SLICE_X95Y259        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/FSM_sequential_rx_decoder_state_d3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.138     1.303    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X95Y259        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/FSM_sequential_rx_decoder_state_d3_reg[1]/C
                         clock pessimism             -0.151     1.152    
    SLICE_X95Y259        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.208    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/FSM_sequential_rx_decoder_state_d3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d3_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.048ns (32.653%)  route 0.099ns (67.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    1.058ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.940ns (routing 0.220ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.254ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.940     1.058    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X95Y254        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y254        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.106 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d2_reg[16]/Q
                         net (fo=1, routed)           0.099     1.205    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d2[16]
    SLICE_X95Y257        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d3_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.137     1.302    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X95Y257        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d3_reg[16]/C
                         clock pessimism             -0.188     1.114    
    SLICE_X95Y257        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     1.170    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d3_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DINADIN[31]
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.048ns (24.870%)  route 0.145ns (75.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.339ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      0.942ns (routing 0.220ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.174ns (routing 0.254ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.942     1.060    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    SLICE_X92Y276        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y276        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.108 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[31]/Q
                         net (fo=1, routed)           0.145     1.253    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe[31]
    RAMB36_X9Y55         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DINADIN[31]
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.174     1.339    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X9Y55         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.151     1.188    
    RAMB36_X9Y55         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[31])
                                                      0.029     1.217    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.049ns (25.000%)  route 0.147ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.339ns
    Source Clock Delay      (SCD):    1.057ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      0.939ns (routing 0.220ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.174ns (routing 0.254ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.939     1.057    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    SLICE_X94Y274        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y274        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.106 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[0]/Q
                         net (fo=1, routed)           0.147     1.253    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe[0]
    RAMB36_X9Y55         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.174     1.339    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X9Y55         RAMB36E2                                     r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.151     1.188    
    RAMB36_X9Y55         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                      0.029     1.217    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/wr_data_pipe_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.048ns (27.273%)  route 0.128ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      0.935ns (routing 0.220ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.254ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.935     1.053    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/reset_sync0_reg
    SLICE_X96Y274        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/wr_data_pipe_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y274        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.101 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/wr_data_pipe_reg[48]/Q
                         net (fo=1, routed)           0.128     1.229    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[63]_0[48]
    SLICE_X95Y274        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.123     1.288    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[67]_0
    SLICE_X95Y274        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[48]/C
                         clock pessimism             -0.151     1.137    
    SLICE_X95Y274        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     1.192    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/wr_data_pipe_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/mtyout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/mty_d3_reg[0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.048ns (25.131%)  route 0.143ns (74.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    1.057ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.939ns (routing 0.220ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.254ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.939     1.057    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rx_serdes_clk
    SLICE_X100Y261       FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/mtyout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y261       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     1.105 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/mtyout_reg[0]/Q
                         net (fo=1, routed)           0.143     1.248    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/D[0]
    SLICE_X100Y265       SRL16E                                       r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/mty_d3_reg[0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.113     1.278    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/rx_serdes_clk
    SLICE_X100Y265       SRL16E                                       r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/mty_d3_reg[0]_srl3/CLK
                         clock pessimism             -0.188     1.090    
    SLICE_X100Y265       SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.120     1.210    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/mty_d3_reg[0]_srl3
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_core_clk_3
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X9Y55         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X9Y56         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y58         <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y55         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y56         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB18_X7Y112        <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y57         <hidden>
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X100Y274       my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_0/RAMA/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X100Y274       my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_0/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X100Y274       my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_RX_LBUS_FIFO_RAM/i_RAM_0/RAMB/CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y56         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y55         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y55         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y56         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y56         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X7Y112        <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y57         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y55         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y58         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y58         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y55         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y55         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y56         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y56         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y58         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y55         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y57         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y58         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y56         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y56         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/rx_fifo_inst/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.457       0.548      GTHE3_CHANNEL_X0Y15  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.280       0.602      GTHE3_CHANNEL_X0Y15  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y85        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y84        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.289       0.227      GTHE3_CHANNEL_X0Y12  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.201       0.319      GTHE3_CHANNEL_X0Y12  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  tx_clk_out_0
  To Clock:  tx_clk_out_0

Setup :            0  Failing Endpoints,  Worst Slack        2.555ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.555ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/send_zero_quanta_1_reg/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.197ns (5.448%)  route 3.419ns (94.552%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.017ns = ( 8.417 - 6.400 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.309ns, distribution 1.596ns)
  Clock Net Delay (Destination): 1.688ns (routing 0.276ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.905     2.302    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X100Y147       FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y147       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.416 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           1.997     4.413    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.496 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        1.422     5.918    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_insert_req_0_reg_0
    SLICE_X99Y143        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/send_zero_quanta_1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.688     8.417    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/tx_clk
    SLICE_X99Y143        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/send_zero_quanta_1_reg/C
                         clock pessimism              0.176     8.593    
                         clock uncertainty           -0.035     8.557    
    SLICE_X99Y143        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     8.473    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/send_zero_quanta_1_reg
  -------------------------------------------------------------------
                         required time                          8.473    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  2.555    

Slack (MET) :             2.555ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/send_zero_quanta_7_reg/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.197ns (5.448%)  route 3.419ns (94.552%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.017ns = ( 8.417 - 6.400 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.309ns, distribution 1.596ns)
  Clock Net Delay (Destination): 1.688ns (routing 0.276ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.905     2.302    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X100Y147       FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y147       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.416 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           1.997     4.413    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.496 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        1.422     5.918    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_insert_req_0_reg_0
    SLICE_X99Y143        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/send_zero_quanta_7_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.688     8.417    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/tx_clk
    SLICE_X99Y143        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/send_zero_quanta_7_reg/C
                         clock pessimism              0.176     8.593    
                         clock uncertainty           -0.035     8.557    
    SLICE_X99Y143        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     8.473    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/send_zero_quanta_7_reg
  -------------------------------------------------------------------
                         required time                          8.473    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  2.555    

Slack (MET) :             2.555ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/sent_one_already_1_reg/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.197ns (5.448%)  route 3.419ns (94.552%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.017ns = ( 8.417 - 6.400 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.309ns, distribution 1.596ns)
  Clock Net Delay (Destination): 1.688ns (routing 0.276ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.905     2.302    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X100Y147       FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y147       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.416 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           1.997     4.413    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.496 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        1.422     5.918    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_insert_req_0_reg_0
    SLICE_X99Y143        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/sent_one_already_1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.688     8.417    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/tx_clk
    SLICE_X99Y143        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/sent_one_already_1_reg/C
                         clock pessimism              0.176     8.593    
                         clock uncertainty           -0.035     8.557    
    SLICE_X99Y143        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084     8.473    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/sent_one_already_1_reg
  -------------------------------------------------------------------
                         required time                          8.473    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  2.555    

Slack (MET) :             2.556ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/FSM_sequential_pause_pkt_state_5_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.197ns (5.451%)  route 3.417ns (94.549%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.016ns = ( 8.416 - 6.400 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.309ns, distribution 1.596ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.276ns, distribution 1.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.905     2.302    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X100Y147       FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y147       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.416 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           1.997     4.413    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.496 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        1.420     5.916    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_insert_req_0_reg_0
    SLICE_X99Y144        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/FSM_sequential_pause_pkt_state_5_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.687     8.416    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/tx_clk
    SLICE_X99Y144        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/FSM_sequential_pause_pkt_state_5_reg[0]/C
                         clock pessimism              0.176     8.592    
                         clock uncertainty           -0.035     8.556    
    SLICE_X99Y144        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084     8.472    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/FSM_sequential_pause_pkt_state_5_reg[0]
  -------------------------------------------------------------------
                         required time                          8.472    
                         arrival time                          -5.916    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[49]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.197ns (5.447%)  route 3.420ns (94.554%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.020ns = ( 8.420 - 6.400 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.309ns, distribution 1.596ns)
  Clock Net Delay (Destination): 1.691ns (routing 0.276ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.905     2.302    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X100Y147       FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y147       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.416 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           1.997     4.413    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.496 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        1.423     5.919    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X97Y159        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[49]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.691     8.420    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X97Y159        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[49]/C
                         clock pessimism              0.176     8.596    
                         clock uncertainty           -0.035     8.560    
    SLICE_X97Y159        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     8.476    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[49]
  -------------------------------------------------------------------
                         required time                          8.476    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.197ns (5.447%)  route 3.420ns (94.554%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.020ns = ( 8.420 - 6.400 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.309ns, distribution 1.596ns)
  Clock Net Delay (Destination): 1.691ns (routing 0.276ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.905     2.302    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X100Y147       FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y147       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.416 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           1.997     4.413    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.496 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        1.423     5.919    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X97Y159        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.691     8.420    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X97Y159        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[31]/C
                         clock pessimism              0.176     8.596    
                         clock uncertainty           -0.035     8.560    
    SLICE_X97Y159        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     8.476    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[31]
  -------------------------------------------------------------------
                         required time                          8.476    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl3_p5_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.197ns (5.448%)  route 3.419ns (94.552%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.019ns = ( 8.419 - 6.400 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.309ns, distribution 1.596ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.276ns, distribution 1.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.905     2.302    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X100Y147       FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y147       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.416 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           1.997     4.413    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.496 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        1.422     5.918    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X97Y158        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl3_p5_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.690     8.419    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X97Y158        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl3_p5_r_reg[1]/C
                         clock pessimism              0.176     8.595    
                         clock uncertainty           -0.035     8.559    
    SLICE_X97Y158        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     8.475    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl3_p5_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl4_p5_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.197ns (5.448%)  route 3.419ns (94.552%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.019ns = ( 8.419 - 6.400 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.309ns, distribution 1.596ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.276ns, distribution 1.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.905     2.302    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X100Y147       FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y147       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.416 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           1.997     4.413    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.496 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        1.422     5.918    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X97Y158        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl4_p5_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.690     8.419    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X97Y158        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl4_p5_r_reg[1]/C
                         clock pessimism              0.176     8.595    
                         clock uncertainty           -0.035     8.559    
    SLICE_X97Y158        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     8.475    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl4_p5_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl5_p5_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.197ns (5.448%)  route 3.419ns (94.552%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.019ns = ( 8.419 - 6.400 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.309ns, distribution 1.596ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.276ns, distribution 1.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.905     2.302    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X100Y147       FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y147       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.416 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           1.997     4.413    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.496 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        1.422     5.918    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X97Y158        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl5_p5_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.690     8.419    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X97Y158        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl5_p5_r_reg[1]/C
                         clock pessimism              0.176     8.595    
                         clock uncertainty           -0.035     8.559    
    SLICE_X97Y158        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     8.475    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl5_p5_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[49]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.197ns (5.448%)  route 3.419ns (94.552%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.019ns = ( 8.419 - 6.400 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.309ns, distribution 1.596ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.276ns, distribution 1.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.905     2.302    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X100Y147       FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y147       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.416 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           1.997     4.413    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.496 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        1.422     5.918    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X97Y158        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[49]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.690     8.419    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X97Y158        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[49]/C
                         clock pessimism              0.176     8.595    
                         clock uncertainty           -0.035     8.559    
    SLICE_X97Y158        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084     8.475    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[49]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  2.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat_fmbuf0_rr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.078ns (46.154%)  route 0.091ns (53.846%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.151ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.812ns (routing 0.157ns, distribution 0.655ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.184ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        0.812     0.930    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X95Y152        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat_fmbuf0_rr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y152        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     0.978 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat_fmbuf0_rr_reg[24]/Q
                         net (fo=4, routed)           0.079     1.057    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat_fmbuf0_rr[24]
    SLICE_X93Y152        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.030     1.087 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r[56]_i_1/O
                         net (fo=1, routed)           0.012     1.099    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_nxt[56]
    SLICE_X93Y152        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        0.986     1.151    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X93Y152        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[56]/C
                         clock pessimism             -0.138     1.013    
    SLICE_X93Y152        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     1.069    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_2bit_retiming_sync_serdes_data0_0/data_out_2d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXHEADER[1]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.049ns (28.824%)  route 0.121ns (71.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.065ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      0.808ns (routing 0.157ns, distribution 0.651ns)
  Clock Net Delay (Destination): 0.900ns (routing 0.184ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        0.808     0.926    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_2bit_retiming_sync_serdes_data0_0/tx_core_clk_0
    SLICE_X100Y181       FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_2bit_retiming_sync_serdes_data0_0/data_out_2d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y181       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.975 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_2bit_retiming_sync_serdes_data0_0/data_out_2d_reg[1]/Q
                         net (fo=1, routed)           0.121     1.096    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txheader_in[1]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXHEADER[1]
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        0.900     1.065    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.174     0.891    
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXHEADER[1])
                                                      0.174     1.065    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat5_p5_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.079ns (46.746%)  route 0.090ns (53.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.157ns
    Source Clock Delay      (SCD):    0.937ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.819ns (routing 0.157ns, distribution 0.662ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.184ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        0.819     0.937    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X100Y154       FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat5_p5_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y154       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.986 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat5_p5_r_reg[0]/Q
                         net (fo=1, routed)           0.078     1.064    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat5_p5_r[0]
    SLICE_X98Y154        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.030     1.094 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r[0]_i_1/O
                         net (fo=1, routed)           0.012     1.106    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r[0]_i_1_n_0
    SLICE_X98Y154        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        0.992     1.157    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X98Y154        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[0]/C
                         clock pessimism             -0.138     1.019    
    SLICE_X98Y154        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.075    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.078ns (45.349%)  route 0.094ns (54.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.831ns (routing 0.157ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.184ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        0.831     0.949    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/tx_clk
    SLICE_X100Y162       FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y162       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     0.997 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_reg[14]/Q
                         net (fo=2, routed)           0.078     1.075    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word[14]
    SLICE_X99Y162        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.030     1.105 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0[14]_i_1/O
                         net (fo=1, routed)           0.016     1.121    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0[14]_i_1_n_0
    SLICE_X99Y162        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.006     1.171    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/tx_clk
    SLICE_X99Y162        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0_reg[14]/C
                         clock pessimism             -0.138     1.033    
    SLICE_X99Y162        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.089    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[4][28]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.086ns (50.888%)  route 0.083ns (49.112%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.852ns (routing 0.157ns, distribution 0.695ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.184ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        0.852     0.970    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/tx_clk
    SLICE_X83Y162        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[4][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y162        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.018 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[4][28]/Q
                         net (fo=1, routed)           0.070     1.088    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[4]_6[28]
    SLICE_X84Y163        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.103 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc[27]_i_2/O
                         net (fo=1, routed)           0.000     1.103    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc[27]_i_2_n_0
    SLICE_X84Y163        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.023     1.126 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[27]_i_1/O
                         net (fo=1, routed)           0.013     1.139    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_result[27]
    SLICE_X84Y163        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.023     1.188    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/tx_clk
    SLICE_X84Y163        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[27]/C
                         clock pessimism             -0.138     1.050    
    SLICE_X84Y163        FDSE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.106    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.078ns (45.087%)  route 0.095ns (54.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.831ns (routing 0.157ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.184ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        0.831     0.949    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/tx_clk
    SLICE_X100Y162       FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y162       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     0.997 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_reg[15]/Q
                         net (fo=2, routed)           0.079     1.076    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word[15]
    SLICE_X99Y162        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.030     1.106 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0[15]_i_1/O
                         net (fo=1, routed)           0.016     1.122    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0[15]_i_1_n_0
    SLICE_X99Y162        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.006     1.171    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/tx_clk
    SLICE_X99Y162        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0_reg[15]/C
                         clock pessimism             -0.138     1.033    
    SLICE_X99Y162        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.089    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/DP1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.064ns (42.953%)  route 0.085ns (57.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      0.855ns (routing 0.157ns, distribution 0.698ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.184ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        0.855     0.973    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/tx_clk
    SLICE_X77Y160        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/DP1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y160        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.022 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/DP1_reg[17]/Q
                         net (fo=70, routed)          0.073     1.095    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/DP1[17]
    SLICE_X77Y161        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.015     1.110 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc[5][4]_i_1/O
                         net (fo=1, routed)           0.012     1.122    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/p_1_out[4]
    SLICE_X77Y161        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.034     1.199    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/tx_clk
    SLICE_X77Y161        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[5][4]/C
                         clock pessimism             -0.170     1.029    
    SLICE_X77Y161        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.085    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[5][4]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.048ns (24.742%)  route 0.146ns (75.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.825ns (routing 0.157ns, distribution 0.668ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.184ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        0.825     0.943    <hidden>
    SLICE_X94Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y138        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     0.991 r  <hidden>
                         net (fo=1, routed)           0.146     1.137    <hidden>
    RAMB36_X9Y27         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.044     1.209    <hidden>
    RAMB36_X9Y27         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.138     1.071    
    RAMB36_X9Y27         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[11])
                                                      0.029     1.100    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.048ns (24.615%)  route 0.147ns (75.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.824ns (routing 0.157ns, distribution 0.667ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.184ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        0.824     0.942    <hidden>
    SLICE_X94Y139        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y139        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     0.990 r  <hidden>
                         net (fo=1, routed)           0.147     1.137    <hidden>
    RAMB36_X9Y27         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.044     1.209    <hidden>
    RAMB36_X9Y27         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.138     1.071    
    RAMB36_X9Y27         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[3])
                                                      0.029     1.100    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.063ns (42.000%)  route 0.087ns (58.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      0.824ns (routing 0.157ns, distribution 0.667ns)
  Clock Net Delay (Destination): 1.002ns (routing 0.184ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        0.824     0.942    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X95Y161        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y161        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     0.990 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[63]/Q
                         net (fo=1, routed)           0.071     1.061    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r[63]
    SLICE_X95Y159        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.015     1.076 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r[63]_i_1/O
                         net (fo=1, routed)           0.016     1.092    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r[63]_i_1_n_0
    SLICE_X95Y159        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.002     1.167    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X95Y159        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[63]/C
                         clock pessimism             -0.168     0.999    
    SLICE_X95Y159        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.055    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_clk_out_0
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X9Y29         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X9Y28         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB18_X8Y52         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y27         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y27         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y28         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y25         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y24         <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y29         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X9Y28         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y29         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y28         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y29         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y28         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y27         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y27         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y27         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y27         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y24         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y29         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y29         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y29         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y28         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X9Y28         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_0/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y52         <hidden>
High Pulse Width  Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y52         <hidden>
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB18_X9Y52         inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y25         inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X9Y24         inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y27         <hidden>
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.258       0.317      GTHE3_CHANNEL_X0Y12  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.184       0.730      GTHE3_CHANNEL_X0Y12  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]_1
  To Clock:  txoutclk_out[0]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]_1
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y81        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y80        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.270       0.246      GTHE3_CHANNEL_X0Y13  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.192       0.328      GTHE3_CHANNEL_X0Y13  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  tx_clk_out_1
  To Clock:  tx_clk_out_1

Setup :            0  Failing Endpoints,  Worst Slack        0.841ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        5.455ns  (logic 2.271ns (41.632%)  route 3.184ns (58.368%))
  Logic Levels:           14  (CARRY8=6 LUT3=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 8.635 - 6.400 ) 
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.154ns (routing 0.417ns, distribution 1.737ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.376ns, distribution 1.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       2.154     2.551    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X62Y153        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y153        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.664 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now_reg[8]/Q
                         net (fo=41, routed)          0.309     2.973    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[8]
    SLICE_X61Y157        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     3.110 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_9/O
                         net (fo=1, routed)           0.379     3.489    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_9_n_0
    SLICE_X63Y152        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.342     3.831 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[2]_i_2/CO[7]
                         net (fo=1, routed)           0.027     3.858    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[2]_i_2_n_0
    SLICE_X63Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     3.957 f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[9]_i_3/O[0]
                         net (fo=18, routed)          0.438     4.395    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[9]_i_3_n_15
    SLICE_X64Y154        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.195     4.590 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_73/O
                         net (fo=1, routed)           0.354     4.944    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_73_n_0
    SLICE_X63Y154        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.342     5.286 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_60/CO[7]
                         net (fo=1, routed)           0.027     5.313    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_60_n_0
    SLICE_X63Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.089     5.402 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_59/O[2]
                         net (fo=3, routed)           0.213     5.615    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_59_n_13
    SLICE_X64Y155        LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.153     5.768 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_23/O
                         net (fo=1, routed)           0.490     6.258    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_23_n_0
    SLICE_X64Y157        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[3])
                                                      0.199     6.457 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_3/O[3]
                         net (fo=4, routed)           0.213     6.670    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_3_n_12
    SLICE_X63Y157        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     6.802 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_13/O
                         net (fo=1, routed)           0.000     6.802    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_13_n_0
    SLICE_X63Y157        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.185     6.987 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_2/CO[7]
                         net (fo=3, routed)           0.330     7.317    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_2_n_0
    SLICE_X64Y155        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.040     7.357 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_3/O
                         net (fo=3, routed)           0.152     7.509    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_3_n_0
    SLICE_X64Y153        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.073     7.582 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[7]_i_2/O
                         net (fo=4, routed)           0.147     7.729    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[7]_i_2_n_0
    SLICE_X64Y154        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040     7.769 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[9]_i_2/O
                         net (fo=2, routed)           0.075     7.844    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[9]_i_2_n_0
    SLICE_X64Y154        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.132     7.976 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[9]_i_1/O
                         net (fo=1, routed)           0.030     8.006    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[9]_i_1_n_0
    SLICE_X64Y154        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.906     8.635    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X64Y154        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[9]/C
                         clock pessimism              0.189     8.824    
                         clock uncertainty           -0.035     8.788    
    SLICE_X64Y154        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.059     8.847    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[9]
  -------------------------------------------------------------------
                         required time                          8.847    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 2.271ns (41.670%)  route 3.179ns (58.330%))
  Logic Levels:           14  (CARRY8=6 LUT3=4 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 8.635 - 6.400 ) 
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.154ns (routing 0.417ns, distribution 1.737ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.376ns, distribution 1.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       2.154     2.551    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X62Y153        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y153        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.664 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now_reg[8]/Q
                         net (fo=41, routed)          0.309     2.973    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[8]
    SLICE_X61Y157        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     3.110 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_9/O
                         net (fo=1, routed)           0.379     3.489    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_9_n_0
    SLICE_X63Y152        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.342     3.831 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[2]_i_2/CO[7]
                         net (fo=1, routed)           0.027     3.858    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[2]_i_2_n_0
    SLICE_X63Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     3.957 f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[9]_i_3/O[0]
                         net (fo=18, routed)          0.438     4.395    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[9]_i_3_n_15
    SLICE_X64Y154        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.195     4.590 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_73/O
                         net (fo=1, routed)           0.354     4.944    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_73_n_0
    SLICE_X63Y154        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.342     5.286 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_60/CO[7]
                         net (fo=1, routed)           0.027     5.313    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_60_n_0
    SLICE_X63Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.089     5.402 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_59/O[2]
                         net (fo=3, routed)           0.213     5.615    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_59_n_13
    SLICE_X64Y155        LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.153     5.768 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_23/O
                         net (fo=1, routed)           0.490     6.258    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_23_n_0
    SLICE_X64Y157        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[3])
                                                      0.199     6.457 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_3/O[3]
                         net (fo=4, routed)           0.213     6.670    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_3_n_12
    SLICE_X63Y157        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     6.802 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_13/O
                         net (fo=1, routed)           0.000     6.802    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_13_n_0
    SLICE_X63Y157        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.185     6.987 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_2/CO[7]
                         net (fo=3, routed)           0.330     7.317    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_2_n_0
    SLICE_X64Y155        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.040     7.357 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_3/O
                         net (fo=3, routed)           0.152     7.509    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_3_n_0
    SLICE_X64Y153        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.073     7.582 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[7]_i_2/O
                         net (fo=4, routed)           0.147     7.729    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[7]_i_2_n_0
    SLICE_X64Y154        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040     7.769 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[9]_i_2/O
                         net (fo=2, routed)           0.077     7.846    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[9]_i_2_n_0
    SLICE_X64Y154        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.132     7.978 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[8]_i_1/O
                         net (fo=1, routed)           0.023     8.001    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[8]_i_1_n_0
    SLICE_X64Y154        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.906     8.635    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X64Y154        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[8]/C
                         clock pessimism              0.189     8.824    
                         clock uncertainty           -0.035     8.788    
    SLICE_X64Y154        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.059     8.847    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[8]
  -------------------------------------------------------------------
                         required time                          8.847    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        5.395ns  (logic 2.264ns (41.965%)  route 3.131ns (58.035%))
  Logic Levels:           13  (CARRY8=6 LUT3=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 8.635 - 6.400 ) 
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.154ns (routing 0.417ns, distribution 1.737ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.376ns, distribution 1.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       2.154     2.551    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X62Y153        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y153        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.664 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now_reg[8]/Q
                         net (fo=41, routed)          0.309     2.973    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[8]
    SLICE_X61Y157        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     3.110 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_9/O
                         net (fo=1, routed)           0.379     3.489    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_9_n_0
    SLICE_X63Y152        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.342     3.831 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[2]_i_2/CO[7]
                         net (fo=1, routed)           0.027     3.858    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[2]_i_2_n_0
    SLICE_X63Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     3.957 f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[9]_i_3/O[0]
                         net (fo=18, routed)          0.438     4.395    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[9]_i_3_n_15
    SLICE_X64Y154        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.195     4.590 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_73/O
                         net (fo=1, routed)           0.354     4.944    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_73_n_0
    SLICE_X63Y154        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.342     5.286 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_60/CO[7]
                         net (fo=1, routed)           0.027     5.313    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_60_n_0
    SLICE_X63Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.089     5.402 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_59/O[2]
                         net (fo=3, routed)           0.213     5.615    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_59_n_13
    SLICE_X64Y155        LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.153     5.768 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_23/O
                         net (fo=1, routed)           0.490     6.258    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_23_n_0
    SLICE_X64Y157        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[3])
                                                      0.199     6.457 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_3/O[3]
                         net (fo=4, routed)           0.213     6.670    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_3_n_12
    SLICE_X63Y157        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     6.802 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_13/O
                         net (fo=1, routed)           0.000     6.802    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_13_n_0
    SLICE_X63Y157        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.185     6.987 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_2/CO[7]
                         net (fo=3, routed)           0.330     7.317    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_2_n_0
    SLICE_X64Y155        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.040     7.357 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_3/O
                         net (fo=3, routed)           0.152     7.509    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_3_n_0
    SLICE_X64Y153        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.073     7.582 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[7]_i_2/O
                         net (fo=4, routed)           0.154     7.736    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[7]_i_2_n_0
    SLICE_X64Y154        LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.165     7.901 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[5]_i_1/O
                         net (fo=1, routed)           0.045     7.946    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[5]_i_1_n_0
    SLICE_X64Y154        FDPE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.906     8.635    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X64Y154        FDPE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[5]/C
                         clock pessimism              0.189     8.824    
                         clock uncertainty           -0.035     8.788    
    SLICE_X64Y154        FDPE (Setup_BFF2_SLICEM_C_D)
                                                      0.062     8.850    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[5]
  -------------------------------------------------------------------
                         required time                          8.850    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 2.234ns (41.945%)  route 3.092ns (58.055%))
  Logic Levels:           13  (CARRY8=6 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.233ns = ( 8.633 - 6.400 ) 
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.154ns (routing 0.417ns, distribution 1.737ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.376ns, distribution 1.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       2.154     2.551    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X62Y153        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y153        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.664 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now_reg[8]/Q
                         net (fo=41, routed)          0.309     2.973    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[8]
    SLICE_X61Y157        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     3.110 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_9/O
                         net (fo=1, routed)           0.379     3.489    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_9_n_0
    SLICE_X63Y152        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.342     3.831 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[2]_i_2/CO[7]
                         net (fo=1, routed)           0.027     3.858    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[2]_i_2_n_0
    SLICE_X63Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     3.957 f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[9]_i_3/O[0]
                         net (fo=18, routed)          0.438     4.395    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[9]_i_3_n_15
    SLICE_X64Y154        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.195     4.590 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_73/O
                         net (fo=1, routed)           0.354     4.944    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_73_n_0
    SLICE_X63Y154        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.342     5.286 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_60/CO[7]
                         net (fo=1, routed)           0.027     5.313    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_60_n_0
    SLICE_X63Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.089     5.402 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_59/O[2]
                         net (fo=3, routed)           0.213     5.615    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_59_n_13
    SLICE_X64Y155        LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.153     5.768 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_23/O
                         net (fo=1, routed)           0.490     6.258    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_23_n_0
    SLICE_X64Y157        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[3])
                                                      0.199     6.457 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_3/O[3]
                         net (fo=4, routed)           0.213     6.670    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_3_n_12
    SLICE_X63Y157        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     6.802 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_13/O
                         net (fo=1, routed)           0.000     6.802    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_13_n_0
    SLICE_X63Y157        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.185     6.987 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_2/CO[7]
                         net (fo=3, routed)           0.330     7.317    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_2_n_0
    SLICE_X64Y155        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.040     7.357 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_3/O
                         net (fo=3, routed)           0.152     7.509    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_3_n_0
    SLICE_X64Y153        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.073     7.582 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[7]_i_2/O
                         net (fo=4, routed)           0.124     7.706    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[7]_i_2_n_0
    SLICE_X64Y153        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.135     7.841 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[6]_i_1/O
                         net (fo=1, routed)           0.036     7.877    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[6]_i_1_n_0
    SLICE_X64Y153        FDPE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.904     8.633    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X64Y153        FDPE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[6]/C
                         clock pessimism              0.189     8.822    
                         clock uncertainty           -0.035     8.786    
    SLICE_X64Y153        FDPE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     8.848    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[6]
  -------------------------------------------------------------------
                         required time                          8.848    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 3.297ns (66.338%)  route 1.673ns (33.662%))
  Logic Levels:           8  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.250ns = ( 8.650 - 6.400 ) 
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.489ns (routing 0.417ns, distribution 2.072ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.376ns, distribution 1.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       2.489     2.886    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y56         RAMB18E2                                     r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y56         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[10])
                                                      0.417     3.303 f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[10]
                         net (fo=3, routed)           1.069     4.372    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/A[10]
    DSP48E2_X8Y60        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.337     4.709 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     4.709    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X8Y60        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.155     4.864 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     4.864    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X8Y60        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[11])
                                                      0.866     5.730 f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     5.730    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_MULTIPLIER.U<11>
    DSP48E2_X8Y60        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.110     5.840 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     5.840    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_M_DATA.U_DATA<11>
    DSP48E2_X8Y60        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.702     6.542 f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     6.542    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_ALU.ALU_OUT<11>
    DSP48E2_X8Y60        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.193     6.735 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.539     7.274    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2_n_94
    SLICE_X56Y153        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     7.617 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     7.644    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[7]_i_1_n_0
    SLICE_X56Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174     7.818 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[14]_i_1/O[5]
                         net (fo=1, routed)           0.038     7.856    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[14]_i_1_n_10
    SLICE_X56Y154        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.921     8.650    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X56Y154        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[13]/C
                         clock pessimism              0.196     8.846    
                         clock uncertainty           -0.035     8.811    
    SLICE_X56Y154        FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.059     8.870    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[13]
  -------------------------------------------------------------------
                         required time                          8.870    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 2.063ns (39.183%)  route 3.202ns (60.817%))
  Logic Levels:           13  (CARRY8=7 LUT3=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.265ns = ( 8.665 - 6.400 ) 
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.201ns (routing 0.417ns, distribution 1.784ns)
  Clock Net Delay (Destination): 1.936ns (routing 0.376ns, distribution 1.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       2.201     2.598    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X55Y174        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     2.712 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2_reg[8]/Q
                         net (fo=15, routed)          0.262     2.974    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2[8]
    SLICE_X53Y174        LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.165     3.139 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[4]_i_8/O
                         net (fo=1, routed)           0.370     3.509    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[4]_i_8_n_0
    SLICE_X54Y174        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.342     3.851 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[4]_i_2/CO[7]
                         net (fo=1, routed)           0.027     3.878    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[4]_i_2_n_0
    SLICE_X54Y175        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.141     4.019 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[9]_i_3/O[4]
                         net (fo=19, routed)          0.380     4.399    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[9]_i_3_n_11
    SLICE_X56Y174        LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.191     4.590 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[7]_i_71/O
                         net (fo=1, routed)           0.468     5.058    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[7]_i_71_n_0
    SLICE_X56Y175        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.182     5.240 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_60/CO[7]
                         net (fo=1, routed)           0.027     5.267    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_60_n_0
    SLICE_X56Y176        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     5.366 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_59/O[0]
                         net (fo=3, routed)           0.267     5.633    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_59_n_15
    SLICE_X55Y174        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     5.769 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[7]_i_44/O
                         net (fo=1, routed)           0.358     6.127    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[7]_i_44_n_0
    SLICE_X55Y175        CARRY8 (Prop_CARRY8_SLICEM_DI[7]_CO[7])
                                                      0.143     6.270 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_21/CO[7]
                         net (fo=1, routed)           0.027     6.297    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_21_n_0
    SLICE_X55Y176        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.099     6.396 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_3/O[0]
                         net (fo=3, routed)           0.367     6.763    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_3_n_15
    SLICE_X55Y173        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.075     6.838 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[7]_i_15/O
                         net (fo=1, routed)           0.000     6.838    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[7]_i_15_n_0
    SLICE_X55Y173        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.262     7.100 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_2/CO[7]
                         net (fo=7, routed)           0.405     7.505    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_2_n_0
    SLICE_X54Y176        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     7.546 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[9]_i_2/O
                         net (fo=4, routed)           0.217     7.763    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[9]_i_2_n_0
    SLICE_X53Y174        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.073     7.836 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[9]_i_1/O
                         net (fo=1, routed)           0.027     7.863    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[9]_i_1_n_0
    SLICE_X53Y174        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.936     8.665    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X53Y174        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[9]/C
                         clock pessimism              0.188     8.853    
                         clock uncertainty           -0.035     8.817    
    SLICE_X53Y174        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.060     8.877    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[9]
  -------------------------------------------------------------------
                         required time                          8.877    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 2.234ns (42.383%)  route 3.037ns (57.617%))
  Logic Levels:           13  (CARRY8=6 LUT3=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.233ns = ( 8.633 - 6.400 ) 
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.154ns (routing 0.417ns, distribution 1.737ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.376ns, distribution 1.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       2.154     2.551    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X62Y153        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y153        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.664 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now_reg[8]/Q
                         net (fo=41, routed)          0.309     2.973    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[8]
    SLICE_X61Y157        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     3.110 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_9/O
                         net (fo=1, routed)           0.379     3.489    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_9_n_0
    SLICE_X63Y152        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.342     3.831 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[2]_i_2/CO[7]
                         net (fo=1, routed)           0.027     3.858    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[2]_i_2_n_0
    SLICE_X63Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     3.957 f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[9]_i_3/O[0]
                         net (fo=18, routed)          0.438     4.395    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[9]_i_3_n_15
    SLICE_X64Y154        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.195     4.590 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_73/O
                         net (fo=1, routed)           0.354     4.944    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_73_n_0
    SLICE_X63Y154        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.342     5.286 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_60/CO[7]
                         net (fo=1, routed)           0.027     5.313    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_60_n_0
    SLICE_X63Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.089     5.402 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_59/O[2]
                         net (fo=3, routed)           0.213     5.615    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_59_n_13
    SLICE_X64Y155        LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.153     5.768 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_23/O
                         net (fo=1, routed)           0.490     6.258    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_23_n_0
    SLICE_X64Y157        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[3])
                                                      0.199     6.457 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_3/O[3]
                         net (fo=4, routed)           0.213     6.670    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_3_n_12
    SLICE_X63Y157        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     6.802 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_13/O
                         net (fo=1, routed)           0.000     6.802    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]_i_13_n_0
    SLICE_X63Y157        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.185     6.987 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_2/CO[7]
                         net (fo=3, routed)           0.330     7.317    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[0]_i_2_n_0
    SLICE_X64Y155        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.040     7.357 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_3/O
                         net (fo=3, routed)           0.152     7.509    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]_i_3_n_0
    SLICE_X64Y153        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.073     7.582 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[7]_i_2/O
                         net (fo=4, routed)           0.078     7.660    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[7]_i_2_n_0
    SLICE_X64Y153        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.135     7.795 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[7]_i_1/O
                         net (fo=1, routed)           0.027     7.822    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[7]_i_1_n_0
    SLICE_X64Y153        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.904     8.633    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X64Y153        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[7]/C
                         clock pessimism              0.189     8.822    
                         clock uncertainty           -0.035     8.786    
    SLICE_X64Y153        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059     8.845    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid_reg[7]
  -------------------------------------------------------------------
                         required time                          8.845    
                         arrival time                          -7.822    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        4.959ns  (logic 3.267ns (65.880%)  route 1.692ns (34.120%))
  Logic Levels:           8  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.250ns = ( 8.650 - 6.400 ) 
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.489ns (routing 0.417ns, distribution 2.072ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.376ns, distribution 1.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       2.489     2.886    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y56         RAMB18E2                                     r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y56         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[10])
                                                      0.417     3.303 f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[10]
                         net (fo=3, routed)           1.069     4.372    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/A[10]
    DSP48E2_X8Y60        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.337     4.709 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     4.709    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X8Y60        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.155     4.864 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     4.864    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X8Y60        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[11])
                                                      0.866     5.730 f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     5.730    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_MULTIPLIER.U<11>
    DSP48E2_X8Y60        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.110     5.840 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     5.840    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_M_DATA.U_DATA<11>
    DSP48E2_X8Y60        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.702     6.542 f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     6.542    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_ALU.ALU_OUT<11>
    DSP48E2_X8Y60        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.193     6.735 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.539     7.274    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2_n_94
    SLICE_X56Y153        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     7.617 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     7.644    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[7]_i_1_n_0
    SLICE_X56Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.144     7.788 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[14]_i_1/CO[6]
                         net (fo=1, routed)           0.057     7.845    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[14]_i_1_n_1
    SLICE_X56Y154        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.921     8.650    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X56Y154        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[14]/C
                         clock pessimism              0.196     8.846    
                         clock uncertainty           -0.035     8.811    
    SLICE_X56Y154        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.060     8.871    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[14]
  -------------------------------------------------------------------
                         required time                          8.871    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.046ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 2.122ns (40.504%)  route 3.117ns (59.496%))
  Logic Levels:           13  (CARRY8=7 LUT3=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.273ns = ( 8.673 - 6.400 ) 
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.201ns (routing 0.417ns, distribution 1.784ns)
  Clock Net Delay (Destination): 1.944ns (routing 0.376ns, distribution 1.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       2.201     2.598    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X55Y174        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     2.712 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2_reg[8]/Q
                         net (fo=15, routed)          0.262     2.974    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2[8]
    SLICE_X53Y174        LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.165     3.139 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[4]_i_8/O
                         net (fo=1, routed)           0.370     3.509    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[4]_i_8_n_0
    SLICE_X54Y174        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.342     3.851 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[4]_i_2/CO[7]
                         net (fo=1, routed)           0.027     3.878    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[4]_i_2_n_0
    SLICE_X54Y175        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.141     4.019 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[9]_i_3/O[4]
                         net (fo=19, routed)          0.380     4.399    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[9]_i_3_n_11
    SLICE_X56Y174        LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.191     4.590 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[7]_i_71/O
                         net (fo=1, routed)           0.468     5.058    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[7]_i_71_n_0
    SLICE_X56Y175        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.182     5.240 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_60/CO[7]
                         net (fo=1, routed)           0.027     5.267    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_60_n_0
    SLICE_X56Y176        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     5.366 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_59/O[0]
                         net (fo=3, routed)           0.267     5.633    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_59_n_15
    SLICE_X55Y174        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     5.769 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[7]_i_44/O
                         net (fo=1, routed)           0.358     6.127    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[7]_i_44_n_0
    SLICE_X55Y175        CARRY8 (Prop_CARRY8_SLICEM_DI[7]_CO[7])
                                                      0.143     6.270 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_21/CO[7]
                         net (fo=1, routed)           0.027     6.297    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_21_n_0
    SLICE_X55Y176        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.099     6.396 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_3/O[0]
                         net (fo=3, routed)           0.367     6.763    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_3_n_15
    SLICE_X55Y173        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.075     6.838 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[7]_i_15/O
                         net (fo=1, routed)           0.000     6.838    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[7]_i_15_n_0
    SLICE_X55Y173        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.262     7.100 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_2/CO[7]
                         net (fo=7, routed)           0.405     7.505    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[7]_i_2_n_0
    SLICE_X54Y176        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     7.546 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[9]_i_2/O
                         net (fo=4, routed)           0.133     7.679    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[9]_i_2_n_0
    SLICE_X54Y176        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     7.811 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[4]_i_1/O
                         net (fo=1, routed)           0.026     7.837    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[4]_i_1_n_0
    SLICE_X54Y176        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.944     8.673    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X54Y176        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[4]/C
                         clock pessimism              0.188     8.861    
                         clock uncertainty           -0.035     8.825    
    SLICE_X54Y176        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.058     8.883    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_reg[4]
  -------------------------------------------------------------------
                         required time                          8.883    
                         arrival time                          -7.837    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 3.261ns (66.052%)  route 1.676ns (33.948%))
  Logic Levels:           8  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.252ns = ( 8.652 - 6.400 ) 
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.489ns (routing 0.417ns, distribution 2.072ns)
  Clock Net Delay (Destination): 1.923ns (routing 0.376ns, distribution 1.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       2.489     2.886    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y56         RAMB18E2                                     r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y56         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[10])
                                                      0.417     3.303 f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[10]
                         net (fo=3, routed)           1.069     4.372    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/A[10]
    DSP48E2_X8Y60        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.337     4.709 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     4.709    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X8Y60        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.155     4.864 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     4.864    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X8Y60        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[11])
                                                      0.866     5.730 f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     5.730    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_MULTIPLIER.U<11>
    DSP48E2_X8Y60        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.110     5.840 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     5.840    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_M_DATA.U_DATA<11>
    DSP48E2_X8Y60        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.702     6.542 f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     6.542    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_ALU.ALU_OUT<11>
    DSP48E2_X8Y60        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.193     6.735 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.539     7.274    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg2_n_94
    SLICE_X56Y153        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     7.617 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     7.644    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[7]_i_1_n_0
    SLICE_X56Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.138     7.782 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.041     7.823    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[14]_i_1_n_12
    SLICE_X56Y154        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.923     8.652    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X56Y154        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[11]/C
                         clock pessimism              0.196     8.848    
                         clock uncertainty           -0.035     8.813    
    SLICE_X56Y154        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     8.872    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp_reg[11]
  -------------------------------------------------------------------
                         required time                          8.872    
                         arrival time                          -7.823    
  -------------------------------------------------------------------
                         slack                                  1.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.048ns (33.566%)  route 0.095ns (66.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Net Delay (Source):      0.936ns (routing 0.215ns, distribution 0.721ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.248ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       0.936     1.054    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X68Y149        FDRE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y149        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.102 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.095     1.197    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]_0[1]
    SLICE_X68Y148        FDRE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.128     1.293    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X68Y148        FDRE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism             -0.182     1.111    
    SLICE_X68Y148        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     1.167    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/datain0_p0_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/dat_d1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.078ns (45.349%)  route 0.094ns (54.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.877ns (routing 0.215ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.248ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       0.877     0.995    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X91Y196        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/datain0_p0_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y196        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.043 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/datain0_p0_r_reg[11]/Q
                         net (fo=3, routed)           0.078     1.121    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/dat_d1_reg[56]_0[11]
    SLICE_X93Y197        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.030     1.151 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/dat_d1[12]_i_1/O
                         net (fo=1, routed)           0.016     1.167    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/dat_d1[12]_i_1_n_0
    SLICE_X93Y197        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/dat_d1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.064     1.229    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/tx_clk
    SLICE_X93Y197        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/dat_d1_reg[12]/C
                         clock pessimism             -0.148     1.081    
    SLICE_X93Y197        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.137    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/dat_d1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.048ns (26.966%)  route 0.130ns (73.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.933ns (routing 0.215ns, distribution 0.718ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.248ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       0.933     1.051    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X71Y154        FDRE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y154        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.099 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=2, routed)           0.130     1.229    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/D[9]
    SLICE_X70Y154        FDRE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.126     1.291    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X70Y154        FDRE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism             -0.148     1.143    
    SLICE_X70Y154        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     1.199    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_Rate/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.049ns (18.015%)  route 0.223ns (81.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.348ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Net Delay (Source):      0.964ns (routing 0.215ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.248ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       0.964     1.082    <hidden>
    SLICE_X52Y180        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y180        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.131 r  <hidden>
                         net (fo=3, routed)           0.223     1.354    <hidden>
    SLICE_X55Y177        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.183     1.348    <hidden>
    SLICE_X55Y177        FDRE                                         r  <hidden>
                         clock pessimism             -0.080     1.268    
    SLICE_X55Y177        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     1.324    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_1/data_out_2d_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[21]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.048ns (22.326%)  route 0.167ns (77.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.158ns
    Source Clock Delay      (SCD):    1.005ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.887ns (routing 0.215ns, distribution 0.672ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.248ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       0.887     1.005    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_1/tx_core_clk_1
    SLICE_X99Y198        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_1/data_out_2d_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y198        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.053 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_1/data_out_2d_reg[21]/Q
                         net (fo=1, routed)           0.167     1.220    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[21]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[21]
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       0.993     1.158    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.148     1.010    
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[21])
                                                      0.180     1.190    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_1/data_out_2d_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[24]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.048ns (23.077%)  route 0.160ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.158ns
    Source Clock Delay      (SCD):    1.003ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.885ns (routing 0.215ns, distribution 0.670ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.248ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       0.885     1.003    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_1/tx_core_clk_1
    SLICE_X98Y201        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_1/data_out_2d_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y201        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.051 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_1/data_out_2d_reg[24]/Q
                         net (fo=1, routed)           0.160     1.211    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[24]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[24]
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       0.993     1.158    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.148     1.010    
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[24])
                                                      0.171     1.181    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_1/data_out_2d_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[36]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.048ns (26.229%)  route 0.135ns (73.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.158ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.879ns (routing 0.215ns, distribution 0.664ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.248ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       0.879     0.997    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_1/tx_core_clk_1
    SLICE_X99Y202        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_1/data_out_2d_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y202        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.045 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_tx_64bit_retiming_sync_serdes_data0_1/data_out_2d_reg[36]/Q
                         net (fo=1, routed)           0.135     1.180    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[36]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[36]
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       0.993     1.158    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.148     1.010    
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[36])
                                                      0.140     1.150    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 inst_Ports_for_CC_port_1/inst_Control_CWnd/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_Wait_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.078ns (44.068%)  route 0.099ns (55.932%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.338ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      0.983ns (routing 0.215ns, distribution 0.768ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.248ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       0.983     1.101    inst_Ports_for_CC_port_1/inst_Control_CWnd/clk
    SLICE_X57Y168        FDPE                                         r  inst_Ports_for_CC_port_1/inst_Control_CWnd/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y168        FDPE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     1.149 f  inst_Ports_for_CC_port_1/inst_Control_CWnd/state_reg[0]/Q
                         net (fo=10, routed)          0.083     1.232    inst_Ports_for_CC_port_1/inst_Control_CWnd/state[0]
    SLICE_X56Y168        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.030     1.262 r  inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_Wait[0]_i_1/O
                         net (fo=1, routed)           0.016     1.278    inst_Ports_for_CC_port_1/inst_Control_CWnd/p_0_in__0[0]
    SLICE_X56Y168        FDCE                                         r  inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_Wait_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.173     1.338    inst_Ports_for_CC_port_1/inst_Control_CWnd/clk
    SLICE_X56Y168        FDCE                                         r  inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_Wait_reg[0]/C
                         clock pessimism             -0.147     1.191    
    SLICE_X56Y168        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.247    inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_Wait_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_ECN_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_ECN_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.095ns (67.376%)  route 0.046ns (32.624%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.345ns
    Source Clock Delay      (SCD):    1.107ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Net Delay (Source):      0.989ns (routing 0.215ns, distribution 0.774ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.248ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       0.989     1.107    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_ECN_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X54Y132        FDRE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_ECN_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y132        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.155 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_ECN_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.033     1.188    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_ECN_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[1]
    SLICE_X54Y133        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.203 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_ECN_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.203    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_ECN_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X54Y133        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032     1.235 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_ECN_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[1]
                         net (fo=1, routed)           0.013     1.248    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_ECN_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[1]
    SLICE_X54Y133        FDRE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_ECN_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.180     1.345    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_ECN_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X54Y133        FDRE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_ECN_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism             -0.184     1.161    
    SLICE_X54Y133        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.217    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_ECN_0/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_Low/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_Low/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.096ns (66.667%)  route 0.048ns (33.333%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    1.084ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Net Delay (Source):      0.966ns (routing 0.215ns, distribution 0.751ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.248ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       0.966     1.084    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_Low/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X64Y132        FDRE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_Low/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y132        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.132 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_Low/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.035     1.167    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_Low/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[1]
    SLICE_X64Y133        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.016     1.183 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_Low/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.183    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_Low/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X64Y133        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032     1.215 r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_Low/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[1]
                         net (fo=1, routed)           0.013     1.228    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_Low/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[1]
    SLICE_X64Y133        FDRE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_Low/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.157     1.322    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_Low/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X64Y133        FDRE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_Low/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism             -0.182     1.141    
    SLICE_X64Y133        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     1.197    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/C_adder_Low/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_clk_out_1
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X8Y38         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X8Y37         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB18_X7Y64         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X5Y31         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X5Y34         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X5Y35         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X5Y32         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X5Y33         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y35         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y34         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y38         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y37         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y38         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y37         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X5Y31         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X5Y35         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y30         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y31         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y39         inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X7Y64         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y38         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y38         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y37         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y37         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_1/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X7Y64         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X5Y34         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X5Y33         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y35         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y35         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y34         <hidden>
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.308       0.267      GTHE3_CHANNEL_X0Y13  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.216       0.698      GTHE3_CHANNEL_X0Y13  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]_2
  To Clock:  txoutclk_out[0]_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]_2
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y77        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y76        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.271       0.245      GTHE3_CHANNEL_X0Y14  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.193       0.327      GTHE3_CHANNEL_X0Y14  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  tx_clk_out_2
  To Clock:  tx_clk_out_2

Setup :            0  Failing Endpoints,  Worst Slack        1.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.197ns (4.645%)  route 4.044ns (95.355%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 8.406 - 6.400 ) 
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.422ns, distribution 1.501ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.380ns, distribution 1.297ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.923     2.320    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X88Y250        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y250        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.434 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           1.961     4.395    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.478 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        2.083     6.561    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X89Y238        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.677     8.406    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X89Y238        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[25]/C
                         clock pessimism              0.110     8.516    
                         clock uncertainty           -0.035     8.481    
    SLICE_X89Y238        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     8.397    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[25]
  -------------------------------------------------------------------
                         required time                          8.397    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.197ns (4.645%)  route 4.044ns (95.355%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 8.406 - 6.400 ) 
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.422ns, distribution 1.501ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.380ns, distribution 1.297ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.923     2.320    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X88Y250        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y250        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.434 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           1.961     4.395    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.478 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        2.083     6.561    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X89Y238        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.677     8.406    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X89Y238        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[25]/C
                         clock pessimism              0.110     8.516    
                         clock uncertainty           -0.035     8.481    
    SLICE_X89Y238        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     8.397    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[25]
  -------------------------------------------------------------------
                         required time                          8.397    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.197ns (4.645%)  route 4.044ns (95.355%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 8.406 - 6.400 ) 
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.422ns, distribution 1.501ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.380ns, distribution 1.297ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.923     2.320    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X88Y250        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y250        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.434 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           1.961     4.395    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.478 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        2.083     6.561    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X89Y239        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.677     8.406    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X89Y239        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[53]/C
                         clock pessimism              0.110     8.516    
                         clock uncertainty           -0.035     8.481    
    SLICE_X89Y239        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     8.397    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[53]
  -------------------------------------------------------------------
                         required time                          8.397    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 0.197ns (4.646%)  route 4.043ns (95.354%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.005ns = ( 8.405 - 6.400 ) 
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.422ns, distribution 1.501ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.380ns, distribution 1.296ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.923     2.320    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X88Y250        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y250        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.434 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           1.961     4.395    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.478 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        2.082     6.560    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X89Y236        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.676     8.405    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X89Y236        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[63]/C
                         clock pessimism              0.110     8.515    
                         clock uncertainty           -0.035     8.480    
    SLICE_X89Y236        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     8.396    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[63]
  -------------------------------------------------------------------
                         required time                          8.396    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.197ns (4.645%)  route 4.044ns (95.355%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 8.406 - 6.400 ) 
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.422ns, distribution 1.501ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.380ns, distribution 1.297ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.923     2.320    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X88Y250        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y250        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.434 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           1.961     4.395    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.478 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        2.083     6.561    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X89Y238        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.677     8.406    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X89Y238        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[25]/C
                         clock pessimism              0.110     8.516    
                         clock uncertainty           -0.035     8.481    
    SLICE_X89Y238        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     8.397    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[25]
  -------------------------------------------------------------------
                         required time                          8.397    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat5_p5_r_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.197ns (4.645%)  route 4.044ns (95.355%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 8.406 - 6.400 ) 
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.422ns, distribution 1.501ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.380ns, distribution 1.297ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.923     2.320    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X88Y250        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y250        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.434 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           1.961     4.395    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.478 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        2.083     6.561    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X89Y239        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat5_p5_r_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.677     8.406    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X89Y239        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat5_p5_r_reg[53]/C
                         clock pessimism              0.110     8.516    
                         clock uncertainty           -0.035     8.481    
    SLICE_X89Y239        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084     8.397    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat5_p5_r_reg[53]
  -------------------------------------------------------------------
                         required time                          8.397    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[59]/S
                            (rising edge-triggered cell FDSE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 0.197ns (4.643%)  route 4.046ns (95.357%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 8.410 - 6.400 ) 
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.422ns, distribution 1.501ns)
  Clock Net Delay (Destination): 1.681ns (routing 0.380ns, distribution 1.301ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.923     2.320    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X88Y250        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y250        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.434 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           1.961     4.395    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.478 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        2.085     6.563    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X90Y239        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[59]/S
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.681     8.410    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X90Y239        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[59]/C
                         clock pessimism              0.110     8.520    
                         clock uncertainty           -0.035     8.485    
    SLICE_X90Y239        FDSE (Setup_DFF_SLICEL_C_S)
                                                     -0.084     8.401    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat1_p5_r_reg[59]
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 0.197ns (4.643%)  route 4.046ns (95.357%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 8.410 - 6.400 ) 
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.422ns, distribution 1.501ns)
  Clock Net Delay (Destination): 1.681ns (routing 0.380ns, distribution 1.301ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.923     2.320    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X88Y250        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y250        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.434 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           1.961     4.395    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.478 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        2.085     6.563    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X90Y238        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.681     8.410    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X90Y238        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[26]/C
                         clock pessimism              0.110     8.520    
                         clock uncertainty           -0.035     8.485    
    SLICE_X90Y238        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     8.401    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[26]
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.197ns (4.644%)  route 4.045ns (95.356%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 8.409 - 6.400 ) 
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.422ns, distribution 1.501ns)
  Clock Net Delay (Destination): 1.680ns (routing 0.380ns, distribution 1.300ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.923     2.320    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X88Y250        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y250        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.434 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           1.961     4.395    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.478 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        2.084     6.562    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X90Y236        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.680     8.409    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X90Y236        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[61]/C
                         clock pessimism              0.110     8.519    
                         clock uncertainty           -0.035     8.484    
    SLICE_X90Y236        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     8.400    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat2_p5_r_reg[61]
  -------------------------------------------------------------------
                         required time                          8.400    
                         arrival time                          -6.562    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 0.197ns (4.643%)  route 4.046ns (95.357%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 8.410 - 6.400 ) 
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.422ns, distribution 1.501ns)
  Clock Net Delay (Destination): 1.681ns (routing 0.380ns, distribution 1.301ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.923     2.320    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/tx_clk
    SLICE_X88Y250        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y250        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.434 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q
                         net (fo=1, routed)           1.961     4.395    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place
    BUFGCE_X1Y114        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.478 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O
                         net (fo=1134, routed)        2.085     6.563    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dataout_reg_reg[0]_0
    SLICE_X90Y238        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.681     8.410    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X90Y238        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[26]/C
                         clock pessimism              0.110     8.520    
                         clock uncertainty           -0.035     8.485    
    SLICE_X90Y238        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     8.401    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[26]
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                  1.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/z_mty_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.102ns (51.000%)  route 0.098ns (49.000%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Net Delay (Source):      0.830ns (routing 0.220ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.977ns (routing 0.253ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.830     0.948    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/tx_clk
    SLICE_X80Y241        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/z_mty_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y241        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.997 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/z_mty_reg[2][1]/Q
                         net (fo=64, routed)          0.085     1.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/z_mty_reg[2]_1[1]
    SLICE_X80Y239        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.030     1.112 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc[0]_i_2/O
                         net (fo=1, routed)           0.000     1.112    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc[0]_i_2_n_0
    SLICE_X80Y239        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.023     1.135 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[0]_i_1/O
                         net (fo=1, routed)           0.013     1.148    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_result[0]
    SLICE_X80Y239        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.977     1.142    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/tx_clk
    SLICE_X80Y239        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[0]/C
                         clock pessimism             -0.080     1.062    
    SLICE_X80Y239        FDSE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.118    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/rd_axis_tkeep_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/mtyin_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.063ns (41.447%)  route 0.089ns (58.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.873ns (routing 0.220ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.253ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.873     0.991    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/reset_sync1_reg
    SLICE_X74Y248        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/rd_axis_tkeep_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y248        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.039 f  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/rd_axis_tkeep_reg[6]/Q
                         net (fo=5, routed)           0.077     1.116    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_axis_tkeep[6]
    SLICE_X75Y248        LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.015     1.131 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/mtyin_r[2]_i_1/O
                         net (fo=1, routed)           0.012     1.143    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/mtyin_adj[2]
    SLICE_X75Y248        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/mtyin_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.035     1.200    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X75Y248        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/mtyin_r_reg[2]/C
                         clock pessimism             -0.143     1.057    
    SLICE_X75Y248        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     1.113    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/mtyin_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 inst_send_data_2/tx_axis_tdata_1_reg[47]/C
                            (rising edge-triggered cell FDPE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.106ns (22.083%)  route 0.374ns (77.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      1.777ns (routing 0.380ns, distribution 1.397ns)
  Clock Net Delay (Destination): 2.016ns (routing 0.422ns, distribution 1.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.777     2.106    inst_send_data_2/clk
    SLICE_X66Y270        FDPE                                         r  inst_send_data_2/tx_axis_tdata_1_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y270        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.106     2.212 r  inst_send_data_2/tx_axis_tdata_1_reg[47]/Q
                         net (fo=6, routed)           0.374     2.586    <hidden>
    SLICE_X71Y270        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        2.016     2.413    <hidden>
    SLICE_X71Y270        SRL16E                                       r  <hidden>
                         clock pessimism             -0.178     2.235    
    SLICE_X71Y270        SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.320     2.555    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.927ns (routing 0.220ns, distribution 0.707ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.253ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.927     1.045    <hidden>
    SLICE_X58Y272        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y272        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     1.094 r  <hidden>
                         net (fo=1, routed)           0.134     1.228    <hidden>
    RAMB36_X6Y54         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.144     1.309    <hidden>
    RAMB36_X6Y54         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.142     1.167    
    RAMB36_X6Y54         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[19])
                                                      0.029     1.196    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.048ns (25.806%)  route 0.138ns (74.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.914ns (routing 0.220ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.253ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.914     1.032    <hidden>
    SLICE_X61Y254        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y254        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.080 r  <hidden>
                         net (fo=1, routed)           0.138     1.218    <hidden>
    RAMB36_X6Y50         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.134     1.299    <hidden>
    RAMB36_X6Y50         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.142     1.157    
    RAMB36_X6Y50         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[17])
                                                      0.029     1.186    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/wr_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/wr_addr_last_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.884ns (routing 0.220ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.253ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.884     1.002    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/reset_sync1_reg
    SLICE_X71Y259        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/wr_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y259        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.051 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/wr_addr_reg[9]/Q
                         net (fo=4, routed)           0.134     1.185    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/wr_addr_reg[9]
    SLICE_X70Y259        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/wr_addr_last_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.074     1.239    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/reset_sync1_reg
    SLICE_X70Y259        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/wr_addr_last_reg[9]/C
                         clock pessimism             -0.143     1.096    
    SLICE_X70Y259        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     1.152    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/wr_addr_last_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/wr_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/wr_addr_last_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.048ns (26.087%)  route 0.136ns (73.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      0.884ns (routing 0.220ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.253ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.884     1.002    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/reset_sync1_reg
    SLICE_X71Y259        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/wr_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y259        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.050 r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/wr_addr_reg[7]/Q
                         net (fo=6, routed)           0.136     1.186    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/wr_addr_reg[7]
    SLICE_X70Y259        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/wr_addr_last_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.074     1.239    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/reset_sync1_reg
    SLICE_X70Y259        FDRE                                         r  my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/wr_addr_last_reg[7]/C
                         clock pessimism             -0.143     1.096    
    SLICE_X70Y259        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     1.152    my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/wr_addr_last_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.078ns (37.321%)  route 0.131ns (62.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Net Delay (Source):      0.853ns (routing 0.220ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.005ns (routing 0.253ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.853     0.971    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X88Y240        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y240        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.019 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[89]/Q
                         net (fo=5, routed)           0.117     1.136    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/pak_dat1_p4_r[25]
    SLICE_X89Y238        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.030     1.166 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r[25]_i_1/O
                         net (fo=1, routed)           0.014     1.180    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r[25]_i_1_n_0
    SLICE_X89Y238        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.005     1.170    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X89Y238        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[25]/C
                         clock pessimism             -0.080     1.090    
    SLICE_X89Y238        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.146    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[0][29]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.087ns (50.000%)  route 0.087ns (50.000%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.143ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.806ns (routing 0.220ns, distribution 0.586ns)
  Clock Net Delay (Destination): 0.978ns (routing 0.253ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.806     0.924    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/tx_clk
    SLICE_X84Y235        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[0][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y235        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.973 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[0][29]/Q
                         net (fo=1, routed)           0.074     1.047    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_reg[0]_2[29]
    SLICE_X82Y235        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.015     1.062 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc[26]_i_3/O
                         net (fo=1, routed)           0.000     1.062    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc[26]_i_3_n_0
    SLICE_X82Y235        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.023     1.085 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[26]_i_1/O
                         net (fo=1, routed)           0.013     1.098    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/crc_result[26]
    SLICE_X82Y235        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.978     1.143    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/tx_clk
    SLICE_X82Y235        FDSE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[26]/C
                         clock pessimism             -0.135     1.008    
    SLICE_X82Y235        FDSE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.064    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.913ns (routing 0.220ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.253ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.913     1.031    <hidden>
    SLICE_X61Y275        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y275        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.080 r  <hidden>
                         net (fo=1, routed)           0.142     1.222    <hidden>
    RAMB36_X6Y55         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.135     1.300    <hidden>
    RAMB36_X6Y55         RAMB36E2                                     r  <hidden>
                         clock pessimism             -0.142     1.158    
    RAMB36_X6Y55         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[14])
                                                      0.029     1.187    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_clk_out_2
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X7Y50         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X7Y51         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X6Y54         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X5Y52         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X6Y51         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X6Y50         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X5Y51         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X6Y52         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X6Y53         <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X6Y55         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y51         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y50         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y50         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y51         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y51         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y54         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y55         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y55         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y54         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y50         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y51         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y51         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y50         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y50         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_2/i_tx_fifo/fifo_ram_inst/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y54         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y51         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y53         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y55         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y54         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y55         <hidden>
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.255       0.320      GTHE3_CHANNEL_X0Y14  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.183       0.731      GTHE3_CHANNEL_X0Y14  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]_3
  To Clock:  txoutclk_out[0]_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]_3
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y73        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y72        my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.291       0.225      GTHE3_CHANNEL_X0Y15  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.207       0.313      GTHE3_CHANNEL_X0Y15  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  tx_clk_out_3
  To Clock:  tx_clk_out_3

Setup :            0  Failing Endpoints,  Worst Slack        2.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.015ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 0.622ns (15.149%)  route 3.484ns (84.851%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.141ns = ( 8.541 - 6.400 ) 
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.014ns (routing 0.419ns, distribution 1.595ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.377ns, distribution 1.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       2.014     2.411    <hidden>
    SLICE_X80Y224        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y224        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.525 f  <hidden>
                         net (fo=54, routed)          1.670     4.195    <hidden>
    SLICE_X85Y122        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     4.326 r  <hidden>
                         net (fo=2, routed)           0.077     4.403    <hidden>
    SLICE_X85Y122        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.132     4.535 r  <hidden>
                         net (fo=5, routed)           0.672     5.207    <hidden>
    SLICE_X88Y118        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.247 f  <hidden>
                         net (fo=2, routed)           0.487     5.734    <hidden>
    SLICE_X87Y118        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.205     5.939 r  <hidden>
                         net (fo=4, routed)           0.578     6.517    <hidden>
    SLICE_X88Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.812     8.541    <hidden>
    SLICE_X88Y118        FDRE                                         r  <hidden>
                         clock pessimism              0.110     8.651    
                         clock uncertainty           -0.035     8.616    
    SLICE_X88Y118        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     8.532    <hidden>
  -------------------------------------------------------------------
                         required time                          8.532    
                         arrival time                          -6.517    
  -------------------------------------------------------------------
                         slack                                  2.015    

Slack (MET) :             2.015ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 0.622ns (15.149%)  route 3.484ns (84.851%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.141ns = ( 8.541 - 6.400 ) 
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.014ns (routing 0.419ns, distribution 1.595ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.377ns, distribution 1.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       2.014     2.411    <hidden>
    SLICE_X80Y224        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y224        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.525 f  <hidden>
                         net (fo=54, routed)          1.670     4.195    <hidden>
    SLICE_X85Y122        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     4.326 r  <hidden>
                         net (fo=2, routed)           0.077     4.403    <hidden>
    SLICE_X85Y122        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.132     4.535 r  <hidden>
                         net (fo=5, routed)           0.672     5.207    <hidden>
    SLICE_X88Y118        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.247 f  <hidden>
                         net (fo=2, routed)           0.487     5.734    <hidden>
    SLICE_X87Y118        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.205     5.939 r  <hidden>
                         net (fo=4, routed)           0.578     6.517    <hidden>
    SLICE_X88Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.812     8.541    <hidden>
    SLICE_X88Y118        FDRE                                         r  <hidden>
                         clock pessimism              0.110     8.651    
                         clock uncertainty           -0.035     8.616    
    SLICE_X88Y118        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     8.532    <hidden>
  -------------------------------------------------------------------
                         required time                          8.532    
                         arrival time                          -6.517    
  -------------------------------------------------------------------
                         slack                                  2.015    

Slack (MET) :             2.017ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 0.622ns (15.149%)  route 3.484ns (84.851%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.141ns = ( 8.541 - 6.400 ) 
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.014ns (routing 0.419ns, distribution 1.595ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.377ns, distribution 1.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       2.014     2.411    <hidden>
    SLICE_X80Y224        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y224        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.525 f  <hidden>
                         net (fo=54, routed)          1.670     4.195    <hidden>
    SLICE_X85Y122        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     4.326 r  <hidden>
                         net (fo=2, routed)           0.077     4.403    <hidden>
    SLICE_X85Y122        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.132     4.535 r  <hidden>
                         net (fo=5, routed)           0.672     5.207    <hidden>
    SLICE_X88Y118        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.247 f  <hidden>
                         net (fo=2, routed)           0.487     5.734    <hidden>
    SLICE_X87Y118        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.205     5.939 r  <hidden>
                         net (fo=4, routed)           0.578     6.517    <hidden>
    SLICE_X88Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.812     8.541    <hidden>
    SLICE_X88Y118        FDRE                                         r  <hidden>
                         clock pessimism              0.110     8.651    
                         clock uncertainty           -0.035     8.616    
    SLICE_X88Y118        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082     8.534    <hidden>
  -------------------------------------------------------------------
                         required time                          8.534    
                         arrival time                          -6.517    
  -------------------------------------------------------------------
                         slack                                  2.017    

Slack (MET) :             2.017ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 0.622ns (15.149%)  route 3.484ns (84.851%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.141ns = ( 8.541 - 6.400 ) 
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.014ns (routing 0.419ns, distribution 1.595ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.377ns, distribution 1.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       2.014     2.411    <hidden>
    SLICE_X80Y224        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y224        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.525 f  <hidden>
                         net (fo=54, routed)          1.670     4.195    <hidden>
    SLICE_X85Y122        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     4.326 r  <hidden>
                         net (fo=2, routed)           0.077     4.403    <hidden>
    SLICE_X85Y122        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.132     4.535 r  <hidden>
                         net (fo=5, routed)           0.672     5.207    <hidden>
    SLICE_X88Y118        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.247 f  <hidden>
                         net (fo=2, routed)           0.487     5.734    <hidden>
    SLICE_X87Y118        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.205     5.939 r  <hidden>
                         net (fo=4, routed)           0.578     6.517    <hidden>
    SLICE_X88Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.812     8.541    <hidden>
    SLICE_X88Y118        FDRE                                         r  <hidden>
                         clock pessimism              0.110     8.651    
                         clock uncertainty           -0.035     8.616    
    SLICE_X88Y118        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.082     8.534    <hidden>
  -------------------------------------------------------------------
                         required time                          8.534    
                         arrival time                          -6.517    
  -------------------------------------------------------------------
                         slack                                  2.017    

Slack (MET) :             2.025ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 0.428ns (9.965%)  route 3.867ns (90.035%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.262ns = ( 8.662 - 6.400 ) 
    Source Clock Delay      (SCD):    2.562ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.165ns (routing 0.419ns, distribution 1.746ns)
  Clock Net Delay (Destination): 1.933ns (routing 0.377ns, distribution 1.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       2.165     2.562    <hidden>
    SLICE_X67Y202        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.676 f  <hidden>
                         net (fo=182, routed)         3.651     6.327    <hidden>
    SLICE_X58Y182        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.137     6.464 r  <hidden>
                         net (fo=2, routed)           0.189     6.653    <hidden>
    SLICE_X57Y182        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.177     6.830 r  <hidden>
                         net (fo=1, routed)           0.027     6.857    <hidden>
    SLICE_X57Y182        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.933     8.662    <hidden>
    SLICE_X57Y182        FDRE                                         r  <hidden>
                         clock pessimism              0.195     8.857    
                         clock uncertainty           -0.035     8.822    
    SLICE_X57Y182        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     8.882    <hidden>
  -------------------------------------------------------------------
                         required time                          8.882    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                  2.025    

Slack (MET) :             2.032ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 0.427ns (9.958%)  route 3.861ns (90.042%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.262ns = ( 8.662 - 6.400 ) 
    Source Clock Delay      (SCD):    2.562ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.165ns (routing 0.419ns, distribution 1.746ns)
  Clock Net Delay (Destination): 1.933ns (routing 0.377ns, distribution 1.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       2.165     2.562    <hidden>
    SLICE_X67Y202        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.676 r  <hidden>
                         net (fo=182, routed)         3.651     6.327    <hidden>
    SLICE_X58Y182        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.137     6.464 f  <hidden>
                         net (fo=2, routed)           0.184     6.648    <hidden>
    SLICE_X57Y182        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.176     6.824 r  <hidden>
                         net (fo=1, routed)           0.026     6.850    <hidden>
    SLICE_X57Y182        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.933     8.662    <hidden>
    SLICE_X57Y182        FDRE                                         r  <hidden>
                         clock pessimism              0.195     8.857    
                         clock uncertainty           -0.035     8.822    
    SLICE_X57Y182        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     8.882    <hidden>
  -------------------------------------------------------------------
                         required time                          8.882    
                         arrival time                          -6.850    
  -------------------------------------------------------------------
                         slack                                  2.032    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 0.268ns (7.255%)  route 3.426ns (92.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns = ( 8.890 - 6.400 ) 
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 0.419ns, distribution 1.790ns)
  Clock Net Delay (Destination): 2.161ns (routing 0.377ns, distribution 1.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       2.209     2.606    <hidden>
    SLICE_X62Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y181        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.719 r  <hidden>
                         net (fo=3, routed)           0.365     3.084    <hidden>
    SLICE_X62Y170        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.155     3.239 r  <hidden>
                         net (fo=30, routed)          3.061     6.300    <hidden>
    RAMB36_X5Y35         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       2.161     8.890    <hidden>
    RAMB36_X5Y35         RAMB36E2                                     r  <hidden>
                         clock pessimism              0.110     9.000    
                         clock uncertainty           -0.035     8.965    
    RAMB36_X5Y35         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462     8.503    <hidden>
  -------------------------------------------------------------------
                         required time                          8.503    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.238ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.268ns (7.233%)  route 3.437ns (92.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns = ( 8.890 - 6.400 ) 
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 0.419ns, distribution 1.790ns)
  Clock Net Delay (Destination): 2.161ns (routing 0.377ns, distribution 1.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       2.209     2.606    <hidden>
    SLICE_X62Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y181        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.719 r  <hidden>
                         net (fo=3, routed)           0.365     3.084    <hidden>
    SLICE_X62Y170        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.155     3.239 r  <hidden>
                         net (fo=30, routed)          3.072     6.311    <hidden>
    RAMB36_X5Y35         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       2.161     8.890    <hidden>
    RAMB36_X5Y35         RAMB36E2                                     r  <hidden>
                         clock pessimism              0.110     9.000    
                         clock uncertainty           -0.035     8.965    
    RAMB36_X5Y35         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.416     8.549    <hidden>
  -------------------------------------------------------------------
                         required time                          8.549    
                         arrival time                          -6.311    
  -------------------------------------------------------------------
                         slack                                  2.238    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.415ns (10.144%)  route 3.676ns (89.856%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.279ns = ( 8.679 - 6.400 ) 
    Source Clock Delay      (SCD):    2.562ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.165ns (routing 0.419ns, distribution 1.746ns)
  Clock Net Delay (Destination): 1.950ns (routing 0.377ns, distribution 1.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       2.165     2.562    <hidden>
    SLICE_X67Y202        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.676 r  <hidden>
                         net (fo=182, routed)         3.432     6.108    <hidden>
    SLICE_X54Y182        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     6.224 f  <hidden>
                         net (fo=2, routed)           0.215     6.439    <hidden>
    SLICE_X54Y182        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     6.624 r  <hidden>
                         net (fo=1, routed)           0.029     6.653    <hidden>
    SLICE_X54Y182        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.950     8.679    <hidden>
    SLICE_X54Y182        FDRE                                         r  <hidden>
                         clock pessimism              0.195     8.874    
                         clock uncertainty           -0.035     8.839    
    SLICE_X54Y182        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     8.898    <hidden>
  -------------------------------------------------------------------
                         required time                          8.898    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             2.290ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.580ns (14.999%)  route 3.287ns (85.001%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.141ns = ( 8.541 - 6.400 ) 
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.014ns (routing 0.419ns, distribution 1.595ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.377ns, distribution 1.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       2.014     2.411    <hidden>
    SLICE_X80Y224        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y224        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.525 r  <hidden>
                         net (fo=54, routed)          1.670     4.195    <hidden>
    SLICE_X85Y122        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     4.326 f  <hidden>
                         net (fo=2, routed)           0.077     4.403    <hidden>
    SLICE_X85Y122        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.132     4.535 f  <hidden>
                         net (fo=5, routed)           0.678     5.213    <hidden>
    SLICE_X88Y118        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     5.345 f  <hidden>
                         net (fo=3, routed)           0.387     5.732    <hidden>
    SLICE_X87Y118        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.071     5.803 r  <hidden>
                         net (fo=4, routed)           0.475     6.278    <hidden>
    SLICE_X88Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.812     8.541    <hidden>
    SLICE_X88Y118        FDRE                                         r  <hidden>
                         clock pessimism              0.110     8.651    
                         clock uncertainty           -0.035     8.616    
    SLICE_X88Y118        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048     8.568    <hidden>
  -------------------------------------------------------------------
                         required time                          8.568    
                         arrival time                          -6.278    
  -------------------------------------------------------------------
                         slack                                  2.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Net Delay (Source):      1.876ns (routing 0.377ns, distribution 1.499ns)
  Clock Net Delay (Destination): 2.124ns (routing 0.419ns, distribution 1.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.876     2.205    <hidden>
    SLICE_X72Y176        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y176        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.460 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.460    <hidden>
    SLICE_X72Y176        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       2.124     2.521    <hidden>
    SLICE_X72Y176        SRL16E                                       r  <hidden>
                         clock pessimism             -0.309     2.212    
    SLICE_X72Y176        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.456    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      1.876ns (routing 0.377ns, distribution 1.499ns)
  Clock Net Delay (Destination): 2.125ns (routing 0.419ns, distribution 1.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.876     2.205    <hidden>
    SLICE_X72Y177        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y177        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.460 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.460    <hidden>
    SLICE_X72Y177        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       2.125     2.522    <hidden>
    SLICE_X72Y177        SRL16E                                       r  <hidden>
                         clock pessimism             -0.310     2.212    
    SLICE_X72Y177        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.456    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      1.876ns (routing 0.377ns, distribution 1.499ns)
  Clock Net Delay (Destination): 2.125ns (routing 0.419ns, distribution 1.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.876     2.205    <hidden>
    SLICE_X72Y178        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y178        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.460 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.460    <hidden>
    SLICE_X72Y178        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       2.125     2.522    <hidden>
    SLICE_X72Y178        SRL16E                                       r  <hidden>
                         clock pessimism             -0.310     2.212    
    SLICE_X72Y178        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.456    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Net Delay (Source):      1.875ns (routing 0.377ns, distribution 1.498ns)
  Clock Net Delay (Destination): 2.123ns (routing 0.419ns, distribution 1.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.875     2.204    <hidden>
    SLICE_X72Y170        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y170        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.459 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.459    <hidden>
    SLICE_X72Y170        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       2.123     2.520    <hidden>
    SLICE_X72Y170        SRL16E                                       r  <hidden>
                         clock pessimism             -0.309     2.211    
    SLICE_X72Y170        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.455    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Net Delay (Source):      1.875ns (routing 0.377ns, distribution 1.498ns)
  Clock Net Delay (Destination): 2.123ns (routing 0.419ns, distribution 1.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.875     2.204    <hidden>
    SLICE_X72Y171        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y171        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.459 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.459    <hidden>
    SLICE_X72Y171        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       2.123     2.520    <hidden>
    SLICE_X72Y171        SRL16E                                       r  <hidden>
                         clock pessimism             -0.309     2.211    
    SLICE_X72Y171        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.455    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Net Delay (Source):      1.881ns (routing 0.377ns, distribution 1.504ns)
  Clock Net Delay (Destination): 2.136ns (routing 0.419ns, distribution 1.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.881     2.210    <hidden>
    SLICE_X72Y184        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y184        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.465 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.465    <hidden>
    SLICE_X72Y184        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       2.136     2.533    <hidden>
    SLICE_X72Y184        SRL16E                                       r  <hidden>
                         clock pessimism             -0.316     2.217    
    SLICE_X72Y184        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.461    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Net Delay (Source):      1.881ns (routing 0.377ns, distribution 1.504ns)
  Clock Net Delay (Destination): 2.136ns (routing 0.419ns, distribution 1.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.881     2.210    <hidden>
    SLICE_X72Y185        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y185        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.465 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.465    <hidden>
    SLICE_X72Y185        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       2.136     2.533    <hidden>
    SLICE_X72Y185        SRL16E                                       r  <hidden>
                         clock pessimism             -0.316     2.217    
    SLICE_X72Y185        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.461    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Net Delay (Source):      1.881ns (routing 0.377ns, distribution 1.504ns)
  Clock Net Delay (Destination): 2.136ns (routing 0.419ns, distribution 1.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.881     2.210    <hidden>
    SLICE_X72Y186        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y186        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.465 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.465    <hidden>
    SLICE_X72Y186        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       2.136     2.533    <hidden>
    SLICE_X72Y186        SRL16E                                       r  <hidden>
                         clock pessimism             -0.316     2.217    
    SLICE_X72Y186        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.461    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      1.911ns (routing 0.377ns, distribution 1.534ns)
  Clock Net Delay (Destination): 2.168ns (routing 0.419ns, distribution 1.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.911     2.240    <hidden>
    SLICE_X64Y189        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y189        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.495 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.495    <hidden>
    SLICE_X64Y189        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       2.168     2.565    <hidden>
    SLICE_X64Y189        SRL16E                                       r  <hidden>
                         clock pessimism             -0.318     2.247    
    SLICE_X64Y189        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.491    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      1.910ns (routing 0.377ns, distribution 1.533ns)
  Clock Net Delay (Destination): 2.167ns (routing 0.419ns, distribution 1.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.910     2.239    <hidden>
    SLICE_X64Y190        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y190        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     2.494 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.494    <hidden>
    SLICE_X64Y190        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       2.167     2.564    <hidden>
    SLICE_X64Y190        SRL16E                                       r  <hidden>
                         clock pessimism             -0.318     2.246    
    SLICE_X64Y190        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     2.490    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.490    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.004    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_clk_out_3
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.961         6.400       4.439      RAMB36_X8Y55         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         6.400       4.439      RAMB36_X7Y58         <hidden>
Min Period        n/a     RAMB18E2/CLKBWRCLK       n/a                     1.961         6.400       4.439      RAMB18_X7Y64         <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         6.400       4.439      RAMB36_X5Y31         <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         6.400       4.439      RAMB36_X5Y34         <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         6.400       4.439      RAMB36_X5Y35         <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         6.400       4.439      RAMB36_X5Y32         <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         6.400       4.439      RAMB36_X5Y33         <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         6.400       4.439      RAMB36_X7Y35         <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.961         6.400       4.439      RAMB36_X7Y34         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X5Y35         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X5Y36         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X5Y47         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y55         my_xxv_ethernet_0_exdes/ethernet_mac_fifo_3/i_tx_fifo/fifo_ram_inst/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB18_X7Y64         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X5Y31         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X5Y34         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y35         <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y33         <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X6Y32         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X7Y58         <hidden>
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB18_X7Y64         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X5Y34         <hidden>
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X5Y35         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X5Y32         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X5Y33         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X6Y30         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X5Y29         <hidden>
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB18_X8Y52         <hidden>
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.980         3.200       2.220      RAMB36_X8Y27         <hidden>
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.280       0.295      GTHE3_CHANNEL_X0Y15  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.199       0.715      GTHE3_CHANNEL_X0Y15  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  tx_clk_out_3
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        5.644ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.817ns  (logic 0.114ns (13.953%)  route 0.703ns (86.047%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y228                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X81Y228        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.703     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X81Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X81Y228        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     6.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.712ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.748ns  (logic 0.115ns (15.374%)  route 0.633ns (84.626%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y222                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X79Y222        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.633     0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X79Y222        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X79Y222        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.748    
  -------------------------------------------------------------------
                         slack                                  5.712    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.699ns  (logic 0.117ns (16.738%)  route 0.582ns (83.262%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y228                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X81Y228        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.582     0.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X81Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X81Y228        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.699    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.683ns  (logic 0.114ns (16.691%)  route 0.569ns (83.309%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y220                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X79Y220        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.569     0.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X79Y220        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X79Y220        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.683    
  -------------------------------------------------------------------
                         slack                                  5.780    

Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.642ns  (logic 0.114ns (17.757%)  route 0.528ns (82.243%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y220                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X79Y220        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.528     0.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X79Y220        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X79Y220        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     6.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.462    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             5.844ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.617ns  (logic 0.117ns (18.963%)  route 0.500ns (81.037%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y220                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X80Y220        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.500     0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X80Y220        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X80Y220        FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.617    
  -------------------------------------------------------------------
                         slack                                  5.844    

Slack (MET) :             5.851ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.612ns  (logic 0.114ns (18.627%)  route 0.498ns (81.373%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y227                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X81Y227        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.498     0.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X81Y227        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X81Y227        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                  5.851    

Slack (MET) :             5.885ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.575ns  (logic 0.114ns (19.826%)  route 0.461ns (80.174%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y228                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X81Y228        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.461     0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X80Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X80Y228        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.060     6.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  5.885    





---------------------------------------------------------------------------------------------------
From Clock:  tx_clk_out_0
  To Clock:  rx_core_clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.482ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.980ns  (logic 0.114ns (11.633%)  route 0.866ns (88.367%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y133                                     0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/rx_reset_done_async_r_reg/C
    SLICE_X83Y133        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.866     0.980    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_serdes_resetdone/sig_in_cdc_from
    SLICE_X85Y167        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X85Y167        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062     6.462    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          6.462    
                         arrival time                          -0.980    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.488ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.972ns  (logic 0.118ns (12.140%)  route 0.854ns (87.860%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y123                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X90Y123        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.854     0.972    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X90Y123        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X90Y123        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.972    
  -------------------------------------------------------------------
                         slack                                  5.488    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.932ns  (logic 0.113ns (12.124%)  route 0.819ns (87.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y123                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X90Y123        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.819     0.932    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X88Y122        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X88Y122        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.463    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.549ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.913ns  (logic 0.114ns (12.486%)  route 0.799ns (87.514%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y123                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X90Y123        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.799     0.913    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X90Y124        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X90Y124        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     6.462    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.462    
                         arrival time                          -0.913    
  -------------------------------------------------------------------
                         slack                                  5.549    

Slack (MET) :             5.622ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.838ns  (logic 0.115ns (13.723%)  route 0.723ns (86.277%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y123                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X90Y123        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.723     0.838    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X88Y122        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X88Y122        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  5.622    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.789ns  (logic 0.117ns (14.829%)  route 0.672ns (85.171%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y123                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X90Y123        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.672     0.789    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X90Y122        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X90Y122        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     6.462    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.462    
                         arrival time                          -0.789    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.760ns  (logic 0.114ns (15.000%)  route 0.646ns (85.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y123                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X89Y123        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.646     0.760    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X89Y123        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X89Y123        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.463    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.760    
  -------------------------------------------------------------------
                         slack                                  5.703    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.747ns  (logic 0.114ns (15.261%)  route 0.633ns (84.739%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y129                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X98Y129        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.633     0.747    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X98Y129        FDRE                                         r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X98Y129        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                  5.713    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.738ns  (logic 0.117ns (15.854%)  route 0.621ns (84.146%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y123                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X90Y123        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.621     0.738    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X90Y123        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X90Y123        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.461    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.738    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.736ns  (logic 0.114ns (15.489%)  route 0.622ns (84.511%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y123                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X89Y123        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.622     0.736    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X88Y122        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X88Y122        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.461    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                  5.725    





---------------------------------------------------------------------------------------------------
From Clock:  tx_clk_out_1
  To Clock:  rx_core_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        4.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 packet_frame_index_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.715ns (40.694%)  route 1.042ns (59.306%))
  Logic Levels:           6  (CARRY8=6)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.249ns = ( 8.649 - 6.400 ) 
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.125ns (routing 0.417ns, distribution 1.708ns)
  Clock Net Delay (Destination): 1.920ns (routing 0.365ns, distribution 1.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       2.125     2.522    tx_clk_out_1
    SLICE_X71Y189        FDCE                                         r  packet_frame_index_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y189        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.636 r  packet_frame_index_1_reg[1]/Q
                         net (fo=7, routed)           0.866     3.502    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[1]
    SLICE_X69Y193        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.339     3.841 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.868    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1_n_0
    SLICE_X69Y194        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.887 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.914    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1_n_0
    SLICE_X69Y195        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.933 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.960    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1_n_0
    SLICE_X69Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.979 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.006    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1_n_0
    SLICE_X69Y197        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.025 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.052    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1_n_0
    SLICE_X69Y198        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.186     4.238 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]_i_2/O[7]
                         net (fo=1, routed)           0.041     4.279    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[47]
    SLICE_X69Y198        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.920     8.649    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X69Y198        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]/C
                         clock pessimism              0.000     8.649    
                         clock uncertainty           -0.035     8.614    
    SLICE_X69Y198        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     8.674    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -4.279    
  -------------------------------------------------------------------
                         slack                                  4.395    

Slack (MET) :             4.409ns  (required time - arrival time)
  Source:                 packet_frame_index_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.703ns (40.356%)  route 1.039ns (59.644%))
  Logic Levels:           6  (CARRY8=6)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.249ns = ( 8.649 - 6.400 ) 
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.125ns (routing 0.417ns, distribution 1.708ns)
  Clock Net Delay (Destination): 1.920ns (routing 0.365ns, distribution 1.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       2.125     2.522    tx_clk_out_1
    SLICE_X71Y189        FDCE                                         r  packet_frame_index_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y189        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.636 r  packet_frame_index_1_reg[1]/Q
                         net (fo=7, routed)           0.866     3.502    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[1]
    SLICE_X69Y193        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.339     3.841 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.868    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1_n_0
    SLICE_X69Y194        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.887 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.914    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1_n_0
    SLICE_X69Y195        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.933 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.960    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1_n_0
    SLICE_X69Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.979 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.006    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1_n_0
    SLICE_X69Y197        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.025 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.052    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1_n_0
    SLICE_X69Y198        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.174     4.226 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]_i_2/O[5]
                         net (fo=1, routed)           0.038     4.264    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[45]
    SLICE_X69Y198        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.920     8.649    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X69Y198        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[45]/C
                         clock pessimism              0.000     8.649    
                         clock uncertainty           -0.035     8.614    
    SLICE_X69Y198        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     8.673    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[45]
  -------------------------------------------------------------------
                         required time                          8.673    
                         arrival time                          -4.264    
  -------------------------------------------------------------------
                         slack                                  4.409    

Slack (MET) :             4.435ns  (required time - arrival time)
  Source:                 packet_frame_index_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.696ns (40.678%)  route 1.015ns (59.322%))
  Logic Levels:           5  (CARRY8=5)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.243ns = ( 8.643 - 6.400 ) 
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.125ns (routing 0.417ns, distribution 1.708ns)
  Clock Net Delay (Destination): 1.914ns (routing 0.365ns, distribution 1.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       2.125     2.522    tx_clk_out_1
    SLICE_X71Y189        FDCE                                         r  packet_frame_index_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y189        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.636 r  packet_frame_index_1_reg[1]/Q
                         net (fo=7, routed)           0.866     3.502    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[1]
    SLICE_X69Y193        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.339     3.841 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.868    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1_n_0
    SLICE_X69Y194        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.887 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.914    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1_n_0
    SLICE_X69Y195        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.933 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.960    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1_n_0
    SLICE_X69Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.979 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.006    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1_n_0
    SLICE_X69Y197        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.186     4.192 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1/O[7]
                         net (fo=1, routed)           0.041     4.233    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[39]
    SLICE_X69Y197        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.914     8.643    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X69Y197        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]/C
                         clock pessimism              0.000     8.643    
                         clock uncertainty           -0.035     8.608    
    SLICE_X69Y197        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     8.668    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -4.233    
  -------------------------------------------------------------------
                         slack                                  4.435    

Slack (MET) :             4.443ns  (required time - arrival time)
  Source:                 packet_frame_index_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.667ns (39.029%)  route 1.042ns (60.971%))
  Logic Levels:           6  (CARRY8=6)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.250ns = ( 8.650 - 6.400 ) 
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.125ns (routing 0.417ns, distribution 1.708ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.365ns, distribution 1.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       2.125     2.522    tx_clk_out_1
    SLICE_X71Y189        FDCE                                         r  packet_frame_index_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y189        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.636 r  packet_frame_index_1_reg[1]/Q
                         net (fo=7, routed)           0.866     3.502    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[1]
    SLICE_X69Y193        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.339     3.841 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.868    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1_n_0
    SLICE_X69Y194        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.887 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.914    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1_n_0
    SLICE_X69Y195        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.933 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.960    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1_n_0
    SLICE_X69Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.979 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.006    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1_n_0
    SLICE_X69Y197        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.025 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.052    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1_n_0
    SLICE_X69Y198        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.138     4.190 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]_i_2/O[3]
                         net (fo=1, routed)           0.041     4.231    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[43]
    SLICE_X69Y198        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.921     8.650    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X69Y198        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[43]/C
                         clock pessimism              0.000     8.650    
                         clock uncertainty           -0.035     8.615    
    SLICE_X69Y198        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     8.674    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[43]
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -4.231    
  -------------------------------------------------------------------
                         slack                                  4.443    

Slack (MET) :             4.445ns  (required time - arrival time)
  Source:                 packet_frame_index_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.670ns (39.250%)  route 1.037ns (60.750%))
  Logic Levels:           6  (CARRY8=6)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.249ns = ( 8.649 - 6.400 ) 
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.125ns (routing 0.417ns, distribution 1.708ns)
  Clock Net Delay (Destination): 1.920ns (routing 0.365ns, distribution 1.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       2.125     2.522    tx_clk_out_1
    SLICE_X71Y189        FDCE                                         r  packet_frame_index_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y189        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.636 r  packet_frame_index_1_reg[1]/Q
                         net (fo=7, routed)           0.866     3.502    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[1]
    SLICE_X69Y193        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.339     3.841 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.868    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1_n_0
    SLICE_X69Y194        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.887 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.914    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1_n_0
    SLICE_X69Y195        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.933 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.960    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1_n_0
    SLICE_X69Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.979 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.006    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1_n_0
    SLICE_X69Y197        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.025 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.052    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1_n_0
    SLICE_X69Y198        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.141     4.193 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]_i_2/O[4]
                         net (fo=1, routed)           0.036     4.229    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[44]
    SLICE_X69Y198        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.920     8.649    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X69Y198        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[44]/C
                         clock pessimism              0.000     8.649    
                         clock uncertainty           -0.035     8.614    
    SLICE_X69Y198        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     8.674    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[44]
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -4.229    
  -------------------------------------------------------------------
                         slack                                  4.445    

Slack (MET) :             4.447ns  (required time - arrival time)
  Source:                 packet_frame_index_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.662ns (38.850%)  route 1.042ns (61.150%))
  Logic Levels:           6  (CARRY8=6)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.250ns = ( 8.650 - 6.400 ) 
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.125ns (routing 0.417ns, distribution 1.708ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.365ns, distribution 1.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       2.125     2.522    tx_clk_out_1
    SLICE_X71Y189        FDCE                                         r  packet_frame_index_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y189        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.636 r  packet_frame_index_1_reg[1]/Q
                         net (fo=7, routed)           0.866     3.502    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[1]
    SLICE_X69Y193        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.339     3.841 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.868    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1_n_0
    SLICE_X69Y194        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.887 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.914    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1_n_0
    SLICE_X69Y195        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.933 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.960    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1_n_0
    SLICE_X69Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.979 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.006    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1_n_0
    SLICE_X69Y197        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.025 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.052    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1_n_0
    SLICE_X69Y198        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     4.185 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]_i_2/O[1]
                         net (fo=1, routed)           0.041     4.226    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[41]
    SLICE_X69Y198        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.921     8.650    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X69Y198        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[41]/C
                         clock pessimism              0.000     8.650    
                         clock uncertainty           -0.035     8.615    
    SLICE_X69Y198        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     8.673    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[41]
  -------------------------------------------------------------------
                         required time                          8.673    
                         arrival time                          -4.226    
  -------------------------------------------------------------------
                         slack                                  4.447    

Slack (MET) :             4.447ns  (required time - arrival time)
  Source:                 packet_frame_index_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        1.705ns  (logic 0.665ns (39.003%)  route 1.040ns (60.997%))
  Logic Levels:           6  (CARRY8=6)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.249ns = ( 8.649 - 6.400 ) 
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.125ns (routing 0.417ns, distribution 1.708ns)
  Clock Net Delay (Destination): 1.920ns (routing 0.365ns, distribution 1.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       2.125     2.522    tx_clk_out_1
    SLICE_X71Y189        FDCE                                         r  packet_frame_index_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y189        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.636 r  packet_frame_index_1_reg[1]/Q
                         net (fo=7, routed)           0.866     3.502    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[1]
    SLICE_X69Y193        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.339     3.841 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.868    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1_n_0
    SLICE_X69Y194        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.887 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.914    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1_n_0
    SLICE_X69Y195        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.933 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.960    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1_n_0
    SLICE_X69Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.979 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.006    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1_n_0
    SLICE_X69Y197        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     4.025 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.052    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1_n_0
    SLICE_X69Y198        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.136     4.188 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[47]_i_2/O[6]
                         net (fo=1, routed)           0.039     4.227    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[46]
    SLICE_X69Y198        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.920     8.649    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X69Y198        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[46]/C
                         clock pessimism              0.000     8.649    
                         clock uncertainty           -0.035     8.614    
    SLICE_X69Y198        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     8.674    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[46]
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -4.227    
  -------------------------------------------------------------------
                         slack                                  4.447    

Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 packet_frame_index_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.684ns (40.330%)  route 1.012ns (59.670%))
  Logic Levels:           5  (CARRY8=5)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.243ns = ( 8.643 - 6.400 ) 
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.125ns (routing 0.417ns, distribution 1.708ns)
  Clock Net Delay (Destination): 1.914ns (routing 0.365ns, distribution 1.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       2.125     2.522    tx_clk_out_1
    SLICE_X71Y189        FDCE                                         r  packet_frame_index_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y189        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.636 r  packet_frame_index_1_reg[1]/Q
                         net (fo=7, routed)           0.866     3.502    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[1]
    SLICE_X69Y193        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.339     3.841 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.868    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1_n_0
    SLICE_X69Y194        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.887 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.914    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1_n_0
    SLICE_X69Y195        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.933 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.960    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1_n_0
    SLICE_X69Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.979 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.006    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1_n_0
    SLICE_X69Y197        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.174     4.180 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1/O[5]
                         net (fo=1, routed)           0.038     4.218    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[37]
    SLICE_X69Y197        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.914     8.643    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X69Y197        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[37]/C
                         clock pessimism              0.000     8.643    
                         clock uncertainty           -0.035     8.608    
    SLICE_X69Y197        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     8.667    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[37]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -4.218    
  -------------------------------------------------------------------
                         slack                                  4.449    

Slack (MET) :             4.482ns  (required time - arrival time)
  Source:                 packet_frame_index_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.677ns (40.661%)  route 0.988ns (59.339%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 8.644 - 6.400 ) 
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.125ns (routing 0.417ns, distribution 1.708ns)
  Clock Net Delay (Destination): 1.915ns (routing 0.365ns, distribution 1.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       2.125     2.522    tx_clk_out_1
    SLICE_X71Y189        FDCE                                         r  packet_frame_index_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y189        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.636 r  packet_frame_index_1_reg[1]/Q
                         net (fo=7, routed)           0.866     3.502    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[1]
    SLICE_X69Y193        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.339     3.841 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.868    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1_n_0
    SLICE_X69Y194        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.887 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.914    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1_n_0
    SLICE_X69Y195        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.933 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.960    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1_n_0
    SLICE_X69Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.186     4.146 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/O[7]
                         net (fo=1, routed)           0.041     4.187    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[31]
    SLICE_X69Y196        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.915     8.644    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X69Y196        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]/C
                         clock pessimism              0.000     8.644    
                         clock uncertainty           -0.035     8.609    
    SLICE_X69Y196        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     8.669    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -4.187    
  -------------------------------------------------------------------
                         slack                                  4.482    

Slack (MET) :             4.483ns  (required time - arrival time)
  Source:                 packet_frame_index_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.648ns (38.966%)  route 1.015ns (61.034%))
  Logic Levels:           5  (CARRY8=5)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 8.644 - 6.400 ) 
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.125ns (routing 0.417ns, distribution 1.708ns)
  Clock Net Delay (Destination): 1.915ns (routing 0.365ns, distribution 1.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       2.125     2.522    tx_clk_out_1
    SLICE_X71Y189        FDCE                                         r  packet_frame_index_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y189        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.636 r  packet_frame_index_1_reg[1]/Q
                         net (fo=7, routed)           0.866     3.502    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[1]
    SLICE_X69Y193        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.339     3.841 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.868    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1_n_0
    SLICE_X69Y194        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.887 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.914    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1_n_0
    SLICE_X69Y195        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.933 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.027     3.960    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1_n_0
    SLICE_X69Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     3.979 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.006    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1_n_0
    SLICE_X69Y197        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.138     4.144 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1/O[3]
                         net (fo=1, routed)           0.041     4.185    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[35]
    SLICE_X69Y197        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.915     8.644    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X69Y197        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[35]/C
                         clock pessimism              0.000     8.644    
                         clock uncertainty           -0.035     8.609    
    SLICE_X69Y197        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     8.668    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[35]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -4.185    
  -------------------------------------------------------------------
                         slack                                  4.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 packet_frame_index_1_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.111ns (32.174%)  route 0.234ns (67.826%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    1.036ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.918ns (routing 0.215ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.234ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       0.918     1.036    tx_clk_out_1
    SLICE_X71Y194        FDCE                                         r  packet_frame_index_1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y194        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.084 r  packet_frame_index_1_reg[27]/Q
                         net (fo=7, routed)           0.220     1.304    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[27]
    SLICE_X69Y196        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.031     1.335 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[31]_i_6/O
                         net (fo=1, routed)           0.000     1.335    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[31]_i_6_n_0
    SLICE_X69Y196        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.032     1.367 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.014     1.381    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[27]
    SLICE_X69Y196        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.124     1.289    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X69Y196        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[27]/C
                         clock pessimism              0.000     1.289    
    SLICE_X69Y196        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.345    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 packet_frame_index_1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.112ns (32.092%)  route 0.237ns (67.908%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.920ns (routing 0.215ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.234ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       0.920     1.038    tx_clk_out_1
    SLICE_X71Y190        FDCE                                         r  packet_frame_index_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y190        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.086 r  packet_frame_index_1_reg[14]/Q
                         net (fo=7, routed)           0.224     1.310    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[14]
    SLICE_X69Y194        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.030     1.340 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[15]_i_3/O
                         net (fo=1, routed)           0.001     1.341    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[15]_i_3_n_0
    SLICE_X69Y194        CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.034     1.375 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1/O[6]
                         net (fo=1, routed)           0.012     1.387    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[14]
    SLICE_X69Y194        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.115     1.280    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X69Y194        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[14]/C
                         clock pessimism              0.000     1.280    
    SLICE_X69Y194        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     1.336    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 packet_frame_index_1_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.112ns (31.818%)  route 0.240ns (68.182%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.920ns (routing 0.215ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.234ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       0.920     1.038    tx_clk_out_1
    SLICE_X71Y191        FDCE                                         r  packet_frame_index_1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y191        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.087 r  packet_frame_index_1_reg[17]/Q
                         net (fo=7, routed)           0.227     1.314    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[17]
    SLICE_X69Y195        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.031     1.345 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[23]_i_8/O
                         net (fo=1, routed)           0.000     1.345    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[23]_i_8_n_0
    SLICE_X69Y195        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032     1.377 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.013     1.390    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[17]
    SLICE_X69Y195        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.117     1.282    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X69Y195        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[17]/C
                         clock pessimism              0.000     1.282    
    SLICE_X69Y195        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     1.338    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 packet_frame_index_1_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.056%)  route 0.227ns (63.944%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.920ns (routing 0.215ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.234ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       0.920     1.038    tx_clk_out_1
    SLICE_X71Y191        FDCE                                         r  packet_frame_index_1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y191        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.087 r  packet_frame_index_1_reg[22]/Q
                         net (fo=7, routed)           0.214     1.301    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[22]
    SLICE_X69Y195        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.045     1.346 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[23]_i_3/O
                         net (fo=1, routed)           0.001     1.347    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[23]_i_3_n_0
    SLICE_X69Y195        CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.034     1.381 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1/O[6]
                         net (fo=1, routed)           0.012     1.393    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[22]
    SLICE_X69Y195        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.115     1.280    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X69Y195        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[22]/C
                         clock pessimism              0.000     1.280    
    SLICE_X69Y195        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     1.336    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 packet_frame_index_1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.122ns (33.795%)  route 0.239ns (66.205%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.920ns (routing 0.215ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.234ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       0.920     1.038    tx_clk_out_1
    SLICE_X71Y190        FDCE                                         r  packet_frame_index_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y190        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.086 r  packet_frame_index_1_reg[14]/Q
                         net (fo=7, routed)           0.224     1.310    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[14]
    SLICE_X69Y194        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.030     1.340 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[15]_i_3/O
                         net (fo=1, routed)           0.001     1.341    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[15]_i_3_n_0
    SLICE_X69Y194        CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[7])
                                                      0.044     1.385 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.014     1.399    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[15]
    SLICE_X69Y194        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.115     1.280    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X69Y194        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]/C
                         clock pessimism              0.000     1.280    
    SLICE_X69Y194        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     1.336    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 packet_frame_index_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.126ns (33.871%)  route 0.246ns (66.129%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.916ns (routing 0.215ns, distribution 0.701ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.234ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       0.916     1.034    tx_clk_out_1
    SLICE_X71Y189        FDCE                                         r  packet_frame_index_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y189        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.082 r  packet_frame_index_1_reg[2]/Q
                         net (fo=7, routed)           0.232     1.314    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[2]
    SLICE_X69Y193        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.045     1.359 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[7]_i_7/O
                         net (fo=1, routed)           0.000     1.359    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[7]_i_7_n_0
    SLICE_X69Y193        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.033     1.392 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.014     1.406    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[2]
    SLICE_X69Y193        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.118     1.283    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X69Y193        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[2]/C
                         clock pessimism              0.000     1.283    
    SLICE_X69Y193        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.339    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 packet_frame_index_1_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.144ns (38.400%)  route 0.231ns (61.600%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    1.036ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.918ns (routing 0.215ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.234ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       0.918     1.036    tx_clk_out_1
    SLICE_X71Y193        FDCE                                         r  packet_frame_index_1_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y193        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.084 r  packet_frame_index_1_reg[34]/Q
                         net (fo=7, routed)           0.217     1.301    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[34]
    SLICE_X69Y197        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.063     1.364 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[39]_i_7/O
                         net (fo=1, routed)           0.000     1.364    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[39]_i_7_n_0
    SLICE_X69Y197        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.033     1.397 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[39]_i_1/O[2]
                         net (fo=1, routed)           0.014     1.411    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[34]
    SLICE_X69Y197        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.123     1.288    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X69Y197        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[34]/C
                         clock pessimism              0.000     1.288    
    SLICE_X69Y197        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.344    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 packet_frame_index_1_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.138ns (37.602%)  route 0.229ns (62.398%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.920ns (routing 0.215ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.234ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       0.920     1.038    tx_clk_out_1
    SLICE_X71Y191        FDCE                                         r  packet_frame_index_1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y191        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.087 r  packet_frame_index_1_reg[22]/Q
                         net (fo=7, routed)           0.214     1.301    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[22]
    SLICE_X69Y195        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.045     1.346 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[23]_i_3/O
                         net (fo=1, routed)           0.001     1.347    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[23]_i_3_n_0
    SLICE_X69Y195        CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[7])
                                                      0.044     1.391 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1/O[7]
                         net (fo=1, routed)           0.014     1.405    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[23]
    SLICE_X69Y195        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.115     1.280    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X69Y195        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]/C
                         clock pessimism              0.000     1.280    
    SLICE_X69Y195        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     1.336    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 packet_frame_index_1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.133ns (35.849%)  route 0.238ns (64.151%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.920ns (routing 0.215ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.234ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       0.920     1.038    tx_clk_out_1
    SLICE_X71Y190        FDCE                                         r  packet_frame_index_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y190        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     1.087 r  packet_frame_index_1_reg[16]/Q
                         net (fo=7, routed)           0.227     1.314    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[16]
    SLICE_X69Y195        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.052     1.366 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[23]_i_9/O
                         net (fo=1, routed)           0.001     1.367    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[23]_i_9_n_0
    SLICE_X69Y195        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.032     1.399 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.010     1.409    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[16]
    SLICE_X69Y195        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.117     1.282    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X69Y195        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[16]/C
                         clock pessimism              0.000     1.282    
    SLICE_X69Y195        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     1.338    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 packet_frame_index_1_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.151ns (39.633%)  route 0.230ns (60.367%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    1.036ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.918ns (routing 0.215ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.234ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       0.918     1.036    tx_clk_out_1
    SLICE_X71Y194        FDCE                                         r  packet_frame_index_1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y194        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.084 r  packet_frame_index_1_reg[27]/Q
                         net (fo=7, routed)           0.220     1.304    inst_Ports_for_CC_port_1/inst_RTT_Measurement/packet_frame_index[27]
    SLICE_X69Y196        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.031     1.335 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[31]_i_6/O
                         net (fo=1, routed)           0.000     1.335    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT[31]_i_6_n_0
    SLICE_X69Y196        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[4])
                                                      0.072     1.407 r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[31]_i_1/O[4]
                         net (fo=1, routed)           0.010     1.417    inst_Ports_for_CC_port_1/inst_RTT_Measurement/minusOp[28]
    SLICE_X69Y196        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.122     1.287    inst_Ports_for_CC_port_1/inst_RTT_Measurement/clk
    SLICE_X69Y196        FDRE                                         r  inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[28]/C
                         clock pessimism              0.000     1.287    
    SLICE_X69Y196        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     1.343    inst_Ports_for_CC_port_1/inst_RTT_Measurement/RTT_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.074    





---------------------------------------------------------------------------------------------------
From Clock:  tx_clk_out_2
  To Clock:  rx_core_clk_2

Setup :            0  Failing Endpoints,  Worst Slack        5.541ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.920ns  (logic 0.114ns (12.391%)  route 0.806ns (87.609%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y233                                     0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/rx_reset_done_async_r_reg/C
    SLICE_X86Y233        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.806     0.920    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_serdes_resetdone/sig_in_cdc_from
    SLICE_X96Y227        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X96Y227        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061     6.461    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.920    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.884ns  (logic 0.114ns (12.896%)  route 0.770ns (87.104%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y233                                     0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/rx_reset_done_async_r_reg/C
    SLICE_X86Y233        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.770     0.884    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/sig_in_cdc_from
    SLICE_X95Y229        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X95Y229        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061     6.461    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                  5.577    





---------------------------------------------------------------------------------------------------
From Clock:  tx_clk_out_3
  To Clock:  rx_core_clk_3

Setup :            0  Failing Endpoints,  Worst Slack        5.892ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.570ns  (logic 0.114ns (20.000%)  route 0.456ns (80.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y284                                     0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/rx_reset_done_async_r_reg/C
    SLICE_X99Y284        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.456     0.570    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_serdes_resetdone/sig_in_cdc_from
    SLICE_X98Y280        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X98Y280        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062     6.462    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          6.462    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_core_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.530ns  (logic 0.114ns (21.509%)  route 0.416ns (78.491%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y284                                     0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/rx_reset_done_async_r_reg/C
    SLICE_X99Y284        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.416     0.530    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/sig_in_cdc_from
    SLICE_X98Y281        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X98Y281        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062     6.462    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          6.462    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  5.932    





---------------------------------------------------------------------------------------------------
From Clock:  rx_core_clk_0
  To Clock:  tx_clk_out_0

Setup :            0  Failing Endpoints,  Worst Slack        5.476ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.985ns  (logic 0.117ns (11.878%)  route 0.868ns (88.122%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y124                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X90Y124        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.868     0.985    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X90Y124        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X90Y124        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.461    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.982ns  (logic 0.117ns (11.914%)  route 0.865ns (88.086%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y125                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X90Y125        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.865     0.982    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X90Y125        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X90Y125        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.461    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.982    
  -------------------------------------------------------------------
                         slack                                  5.479    

Slack (MET) :             5.493ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.967ns  (logic 0.114ns (11.789%)  route 0.853ns (88.211%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y124                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X90Y124        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.853     0.967    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X90Y124        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X90Y124        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                  5.493    

Slack (MET) :             5.493ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.968ns  (logic 0.117ns (12.087%)  route 0.851ns (87.913%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y122                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X90Y122        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.851     0.968    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X90Y122        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X90Y122        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.461    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.968    
  -------------------------------------------------------------------
                         slack                                  5.493    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.895ns  (logic 0.114ns (12.737%)  route 0.781ns (87.263%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y127                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X96Y127        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.781     0.895    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X96Y127        FDRE                                         r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X96Y127        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.800ns  (logic 0.117ns (14.625%)  route 0.683ns (85.375%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y131                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X98Y131        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.683     0.800    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X98Y131        FDRE                                         r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X98Y131        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.461    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.800    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.771ns  (logic 0.114ns (14.786%)  route 0.657ns (85.214%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y128                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X90Y128        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.657     0.771    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X90Y128        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X90Y128        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.463    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.771    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.756ns  (logic 0.117ns (15.476%)  route 0.639ns (84.524%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y124                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X91Y124        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.639     0.756    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X91Y124        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X91Y124        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.461    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.756    
  -------------------------------------------------------------------
                         slack                                  5.705    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.747ns  (logic 0.114ns (15.261%)  route 0.633ns (84.739%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y131                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X98Y131        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.633     0.747    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X98Y131        FDRE                                         r  inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X98Y131        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    inst_Ports0/fifo_generator_for_MAC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                  5.713    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.742ns  (logic 0.114ns (15.364%)  route 0.628ns (84.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y124                                     0.000     0.000 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X91Y124        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.628     0.742    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X91Y124        FDRE                                         r  inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X91Y124        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    inst_Ports0/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.742    
  -------------------------------------------------------------------
                         slack                                  5.718    





---------------------------------------------------------------------------------------------------
From Clock:  rx_core_clk_1
  To Clock:  tx_clk_out_1

Setup :            0  Failing Endpoints,  Worst Slack        5.667ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.793ns  (logic 0.114ns (14.376%)  route 0.679ns (85.624%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196                                     0.000     0.000 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X66Y196        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.679     0.793    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X66Y196        FDRE                                         r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X66Y196        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.460    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.793    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.767ns  (logic 0.117ns (15.254%)  route 0.650ns (84.746%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y194                                     0.000     0.000 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X64Y194        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.650     0.767    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X64Y194        FDRE                                         r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X64Y194        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     6.460    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             5.712ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.749ns  (logic 0.117ns (15.621%)  route 0.632ns (84.379%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y194                                     0.000     0.000 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X65Y194        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.632     0.749    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X64Y193        FDRE                                         r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X64Y193        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     6.461    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.749    
  -------------------------------------------------------------------
                         slack                                  5.712    

Slack (MET) :             5.740ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.721ns  (logic 0.117ns (16.227%)  route 0.604ns (83.773%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196                                     0.000     0.000 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X66Y196        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.604     0.721    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X66Y196        FDRE                                         r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X66Y196        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     6.461    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                  5.740    

Slack (MET) :             5.747ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.716ns  (logic 0.114ns (15.922%)  route 0.602ns (84.078%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y195                                     0.000     0.000 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X65Y195        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.602     0.716    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X65Y195        FDRE                                         r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X65Y195        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.463    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                  5.747    

Slack (MET) :             5.748ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.712ns  (logic 0.114ns (16.011%)  route 0.598ns (83.989%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y196                                     0.000     0.000 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X65Y196        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.598     0.712    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X65Y196        FDRE                                         r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X65Y196        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.712    
  -------------------------------------------------------------------
                         slack                                  5.748    

Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.680ns  (logic 0.117ns (17.206%)  route 0.563ns (82.794%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y196                                     0.000     0.000 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X65Y196        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.563     0.680    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X65Y196        FDRE                                         r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X65Y196        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.461    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.680    
  -------------------------------------------------------------------
                         slack                                  5.781    

Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.681ns  (logic 0.114ns (16.740%)  route 0.567ns (83.260%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y195                                     0.000     0.000 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X65Y195        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.567     0.681    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X65Y195        FDRE                                         r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X65Y195        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     6.462    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.462    
                         arrival time                          -0.681    
  -------------------------------------------------------------------
                         slack                                  5.781    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.660ns  (logic 0.114ns (17.273%)  route 0.546ns (82.727%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y194                                     0.000     0.000 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X65Y194        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.546     0.660    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X65Y194        FDRE                                         r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X65Y194        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.660    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.622ns  (logic 0.114ns (18.328%)  route 0.508ns (81.672%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y194                                     0.000     0.000 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X64Y194        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.508     0.622    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X64Y194        FDRE                                         r  inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X64Y194        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.061     6.461    inst_Ports_for_CC_port_1/fifo_generator_for_RTT/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.622    
  -------------------------------------------------------------------
                         slack                                  5.839    





---------------------------------------------------------------------------------------------------
From Clock:  rx_core_clk_2
  To Clock:  tx_clk_out_2

Setup :            0  Failing Endpoints,  Worst Slack        5.970ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.493ns  (logic 0.114ns (23.124%)  route 0.379ns (76.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y240                                     0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
    SLICE_X75Y240        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=1, routed)           0.379     0.493    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone/sig_in_cdc_from
    SLICE_X75Y236        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X75Y236        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.463    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  5.970    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  tx_clk_out_3

Setup :            0  Failing Endpoints,  Worst Slack       32.211ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.211ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.850ns  (logic 0.117ns (13.765%)  route 0.733ns (86.235%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y228                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X80Y228        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.733     0.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X81Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X81Y228        FDCE (Setup_AFF2_SLICEM_C_D)
                                                      0.061    33.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.061    
                         arrival time                          -0.850    
  -------------------------------------------------------------------
                         slack                                 32.211    

Slack (MET) :             32.236ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.824ns  (logic 0.114ns (13.835%)  route 0.710ns (86.165%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y228                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X81Y228        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.710     0.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X81Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X81Y230        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.824    
  -------------------------------------------------------------------
                         slack                                 32.236    

Slack (MET) :             32.284ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.776ns  (logic 0.114ns (14.691%)  route 0.662ns (85.309%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y220                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X79Y220        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.662     0.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X79Y220        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X79Y220        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.776    
  -------------------------------------------------------------------
                         slack                                 32.284    

Slack (MET) :             32.309ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.752ns  (logic 0.115ns (15.293%)  route 0.637ns (84.707%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y227                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X81Y227        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.637     0.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X81Y227        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X81Y227        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.061    33.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.061    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                 32.309    

Slack (MET) :             32.323ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.738ns  (logic 0.115ns (15.583%)  route 0.623ns (84.417%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y220                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X79Y220        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.623     0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X79Y220        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X79Y220        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.061    33.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.061    
                         arrival time                          -0.738    
  -------------------------------------------------------------------
                         slack                                 32.323    

Slack (MET) :             32.355ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.705ns  (logic 0.114ns (16.170%)  route 0.591ns (83.830%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y228                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X81Y228        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.591     0.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X81Y227        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X81Y227        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.705    
  -------------------------------------------------------------------
                         slack                                 32.355    

Slack (MET) :             32.378ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.682ns  (logic 0.117ns (17.155%)  route 0.565ns (82.845%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y220                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X80Y220        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.565     0.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X80Y220        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X80Y220        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.682    
  -------------------------------------------------------------------
                         slack                                 32.378    

Slack (MET) :             32.398ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.663ns  (logic 0.114ns (17.195%)  route 0.549ns (82.805%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y220                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X80Y220        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.549     0.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X80Y220        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X80Y220        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.061    33.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.061    
                         arrival time                          -0.663    
  -------------------------------------------------------------------
                         slack                                 32.398    





---------------------------------------------------------------------------------------------------
From Clock:  rx_core_clk_3
  To Clock:  tx_clk_out_3

Setup :            0  Failing Endpoints,  Worst Slack        6.140ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.140ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.323ns  (logic 0.114ns (35.294%)  route 0.209ns (64.706%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y285                                     0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
    SLICE_X99Y285        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=1, routed)           0.209     0.323    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone/sig_in_cdc_from
    SLICE_X99Y284        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X99Y284        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.463    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_3/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  6.140    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.682ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.437ns (21.687%)  route 1.578ns (78.313%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 36.810 - 33.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.335ns, distribution 1.508ns)
  Clock Net Delay (Destination): 1.631ns (routing 0.309ns, distribution 1.322ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.843     4.555    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.351     5.020    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X73Y265        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.189     5.209 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.216     5.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X73Y264        LUT4 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.134     5.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.011     6.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X76Y239        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.104    35.104    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.631    36.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X76Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.559    37.369    
                         clock uncertainty           -0.035    37.334    
    SLICE_X76Y239        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082    37.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.252    
                         arrival time                          -6.570    
  -------------------------------------------------------------------
                         slack                                 30.682    

Slack (MET) :             30.686ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.437ns (21.752%)  route 1.572ns (78.248%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.808ns = ( 36.808 - 33.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.335ns, distribution 1.508ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.309ns, distribution 1.320ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.843     4.555    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.351     5.020    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X73Y265        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.189     5.209 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.216     5.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X73Y264        LUT4 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.134     5.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.005     6.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X76Y239        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.104    35.104    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.629    36.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X76Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.559    37.367    
                         clock uncertainty           -0.035    37.332    
    SLICE_X76Y239        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    37.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.250    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                 30.686    

Slack (MET) :             30.686ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.437ns (21.752%)  route 1.572ns (78.248%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.808ns = ( 36.808 - 33.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.335ns, distribution 1.508ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.309ns, distribution 1.320ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.843     4.555    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.351     5.020    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X73Y265        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.189     5.209 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.216     5.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X73Y264        LUT4 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.134     5.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.005     6.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X76Y239        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.104    35.104    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.629    36.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X76Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.559    37.367    
                         clock uncertainty           -0.035    37.332    
    SLICE_X76Y239        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082    37.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.250    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                 30.686    

Slack (MET) :             30.686ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.437ns (21.752%)  route 1.572ns (78.248%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.808ns = ( 36.808 - 33.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.335ns, distribution 1.508ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.309ns, distribution 1.320ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.843     4.555    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.351     5.020    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X73Y265        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.189     5.209 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.216     5.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X73Y264        LUT4 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.134     5.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.005     6.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X76Y239        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.104    35.104    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.629    36.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X76Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.559    37.367    
                         clock uncertainty           -0.035    37.332    
    SLICE_X76Y239        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.082    37.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.250    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                 30.686    

Slack (MET) :             30.686ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.437ns (21.752%)  route 1.572ns (78.248%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.808ns = ( 36.808 - 33.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.335ns, distribution 1.508ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.309ns, distribution 1.320ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.843     4.555    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.351     5.020    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X73Y265        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.189     5.209 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.216     5.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X73Y264        LUT4 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.134     5.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.005     6.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X76Y239        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.104    35.104    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.629    36.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X76Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.559    37.367    
                         clock uncertainty           -0.035    37.332    
    SLICE_X76Y239        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.082    37.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.250    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                 30.686    

Slack (MET) :             30.686ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.437ns (21.752%)  route 1.572ns (78.248%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.808ns = ( 36.808 - 33.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.335ns, distribution 1.508ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.309ns, distribution 1.320ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.843     4.555    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.351     5.020    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X73Y265        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.189     5.209 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.216     5.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X73Y264        LUT4 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.134     5.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.005     6.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X76Y239        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.104    35.104    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.629    36.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X76Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.559    37.367    
                         clock uncertainty           -0.035    37.332    
    SLICE_X76Y239        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.082    37.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.250    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                 30.686    

Slack (MET) :             30.686ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.437ns (21.752%)  route 1.572ns (78.248%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.808ns = ( 36.808 - 33.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.335ns, distribution 1.508ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.309ns, distribution 1.320ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.843     4.555    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.351     5.020    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X73Y265        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.189     5.209 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.216     5.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X73Y264        LUT4 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.134     5.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.005     6.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X76Y239        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.104    35.104    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.629    36.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X76Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.559    37.367    
                         clock uncertainty           -0.035    37.332    
    SLICE_X76Y239        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.082    37.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.250    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                 30.686    

Slack (MET) :             30.686ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.437ns (21.752%)  route 1.572ns (78.248%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.808ns = ( 36.808 - 33.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.335ns, distribution 1.508ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.309ns, distribution 1.320ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.843     4.555    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.351     5.020    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X73Y265        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.189     5.209 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.216     5.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X73Y264        LUT4 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.134     5.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.005     6.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X76Y239        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.104    35.104    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.629    36.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X76Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.559    37.367    
                         clock uncertainty           -0.035    37.332    
    SLICE_X76Y239        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.082    37.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.250    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                 30.686    

Slack (MET) :             30.686ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.437ns (21.752%)  route 1.572ns (78.248%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.808ns = ( 36.808 - 33.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.335ns, distribution 1.508ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.309ns, distribution 1.320ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.843     4.555    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.351     5.020    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X73Y265        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.189     5.209 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.216     5.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X73Y264        LUT4 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.134     5.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.005     6.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X76Y239        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.104    35.104    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.629    36.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X76Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.559    37.367    
                         clock uncertainty           -0.035    37.332    
    SLICE_X76Y239        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.082    37.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.250    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                 30.686    

Slack (MET) :             30.804ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.437ns (23.724%)  route 1.405ns (76.276%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.759ns = ( 36.759 - 33.000 ) 
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.335ns, distribution 1.508ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.309ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.629     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.843     4.555    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.351     5.020    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X73Y265        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.189     5.209 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.216     5.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X73Y264        LUT4 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.134     5.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.838     6.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X74Y239        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.104    35.104    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         1.580    36.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X74Y239        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.559    37.318    
                         clock uncertainty           -0.035    37.283    
    SLICE_X74Y239        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    37.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.201    
                         arrival time                          -6.397    
  -------------------------------------------------------------------
                         slack                                 30.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.049ns (22.791%)  route 0.166ns (77.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Net Delay (Source):      0.778ns (routing 0.127ns, distribution 0.651ns)
  Clock Net Delay (Destination): 0.946ns (routing 0.142ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.294     1.294    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.778     2.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X80Y224        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y224        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.148 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.166     2.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X80Y226        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.946     2.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X80Y226        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.575     2.163    
    SLICE_X80Y226        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     2.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.049ns (22.791%)  route 0.166ns (77.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Net Delay (Source):      0.778ns (routing 0.127ns, distribution 0.651ns)
  Clock Net Delay (Destination): 0.946ns (routing 0.142ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.294     1.294    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.778     2.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X80Y224        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y224        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.148 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.166     2.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X80Y226        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.946     2.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X80Y226        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.575     2.163    
    SLICE_X80Y226        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     2.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.049ns (22.791%)  route 0.166ns (77.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Net Delay (Source):      0.778ns (routing 0.127ns, distribution 0.651ns)
  Clock Net Delay (Destination): 0.946ns (routing 0.142ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.294     1.294    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.778     2.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X80Y224        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y224        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.148 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.166     2.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X80Y226        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.946     2.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X80Y226        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.575     2.163    
    SLICE_X80Y226        FDPE (Remov_FFF_SLICEL_C_PRE)
                                                      0.005     2.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.049ns (22.791%)  route 0.166ns (77.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Net Delay (Source):      0.778ns (routing 0.127ns, distribution 0.651ns)
  Clock Net Delay (Destination): 0.946ns (routing 0.142ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.294     1.294    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.778     2.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X80Y224        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y224        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.148 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.166     2.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X80Y226        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.946     2.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X80Y226        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.575     2.163    
    SLICE_X80Y226        FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                      0.005     2.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.049ns (22.791%)  route 0.166ns (77.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Net Delay (Source):      0.778ns (routing 0.127ns, distribution 0.651ns)
  Clock Net Delay (Destination): 0.946ns (routing 0.142ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.294     1.294    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.778     2.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X80Y224        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y224        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.148 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.166     2.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X80Y226        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.946     2.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X80Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.575     2.163    
    SLICE_X80Y226        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     2.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.049ns (22.581%)  route 0.168ns (77.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Net Delay (Source):      0.776ns (routing 0.127ns, distribution 0.649ns)
  Clock Net Delay (Destination): 0.919ns (routing 0.142ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.294     1.294    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.776     2.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X78Y222        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y222        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.146 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.168     2.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X79Y222        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.919     2.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X79Y222        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.553     2.158    
    SLICE_X79Y222        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005     2.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.049ns (22.581%)  route 0.168ns (77.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Net Delay (Source):      0.776ns (routing 0.127ns, distribution 0.649ns)
  Clock Net Delay (Destination): 0.919ns (routing 0.142ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.294     1.294    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.776     2.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X78Y222        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y222        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.146 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.168     2.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X79Y222        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.919     2.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X79Y222        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.553     2.158    
    SLICE_X79Y222        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     2.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.048ns (22.326%)  route 0.167ns (77.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Net Delay (Source):      0.784ns (routing 0.127ns, distribution 0.657ns)
  Clock Net Delay (Destination): 0.924ns (routing 0.142ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.294     1.294    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.784     2.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X79Y223        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y223        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.153 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.167     2.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X78Y223        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.924     2.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X78Y223        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.553     2.163    
    SLICE_X78Y223        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                      0.005     2.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.049ns (19.291%)  route 0.205ns (80.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.739ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Net Delay (Source):      0.778ns (routing 0.127ns, distribution 0.651ns)
  Clock Net Delay (Destination): 0.947ns (routing 0.142ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.294     1.294    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.778     2.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X80Y224        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y224        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.148 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.205     2.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X80Y227        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.947     2.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X80Y227        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.575     2.164    
    SLICE_X80Y227        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.049ns (19.291%)  route 0.205ns (80.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.739ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Net Delay (Source):      0.778ns (routing 0.127ns, distribution 0.651ns)
  Clock Net Delay (Destination): 0.947ns (routing 0.142ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.294     1.294    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.321 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.778     2.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X80Y224        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y224        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.148 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.205     2.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X80Y227        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y3 (CLOCK_ROOT)    net (fo=518, routed)         0.947     2.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X80Y227        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.575     2.164    
    SLICE_X80Y227        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.184    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_core_clk_0
  To Clock:  rx_core_clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.200ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/RTT_reg[41]/CLR
                            (recovery check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 0.117ns (5.997%)  route 1.834ns (94.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.046ns = ( 8.446 - 6.400 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.956ns (routing 0.316ns, distribution 1.640ns)
  Clock Net Delay (Destination): 1.717ns (routing 0.283ns, distribution 1.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.956     2.353    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X85Y143        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.470 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=109, routed)         1.834     4.304    inst_Ports0/inst_RTT_Measurement/reset
    SLICE_X95Y122        FDCE                                         f  inst_Ports0/inst_RTT_Measurement/RTT_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.717     8.446    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X95Y122        FDCE                                         r  inst_Ports0/inst_RTT_Measurement/RTT_reg[41]/C
                         clock pessimism              0.175     8.621    
                         clock uncertainty           -0.035     8.586    
    SLICE_X95Y122        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     8.504    inst_Ports0/inst_RTT_Measurement/RTT_reg[41]
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -4.304    
  -------------------------------------------------------------------
                         slack                                  4.200    

Slack (MET) :             4.200ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/RTT_reg[42]/CLR
                            (recovery check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 0.117ns (5.997%)  route 1.834ns (94.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.046ns = ( 8.446 - 6.400 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.956ns (routing 0.316ns, distribution 1.640ns)
  Clock Net Delay (Destination): 1.717ns (routing 0.283ns, distribution 1.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.956     2.353    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X85Y143        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.470 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=109, routed)         1.834     4.304    inst_Ports0/inst_RTT_Measurement/reset
    SLICE_X95Y122        FDCE                                         f  inst_Ports0/inst_RTT_Measurement/RTT_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.717     8.446    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X95Y122        FDCE                                         r  inst_Ports0/inst_RTT_Measurement/RTT_reg[42]/C
                         clock pessimism              0.175     8.621    
                         clock uncertainty           -0.035     8.586    
    SLICE_X95Y122        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     8.504    inst_Ports0/inst_RTT_Measurement/RTT_reg[42]
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -4.304    
  -------------------------------------------------------------------
                         slack                                  4.200    

Slack (MET) :             4.200ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/RTT_reg[43]/CLR
                            (recovery check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 0.117ns (5.997%)  route 1.834ns (94.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.046ns = ( 8.446 - 6.400 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.956ns (routing 0.316ns, distribution 1.640ns)
  Clock Net Delay (Destination): 1.717ns (routing 0.283ns, distribution 1.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.956     2.353    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X85Y143        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.470 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=109, routed)         1.834     4.304    inst_Ports0/inst_RTT_Measurement/reset
    SLICE_X95Y122        FDCE                                         f  inst_Ports0/inst_RTT_Measurement/RTT_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.717     8.446    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X95Y122        FDCE                                         r  inst_Ports0/inst_RTT_Measurement/RTT_reg[43]/C
                         clock pessimism              0.175     8.621    
                         clock uncertainty           -0.035     8.586    
    SLICE_X95Y122        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     8.504    inst_Ports0/inst_RTT_Measurement/RTT_reg[43]
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -4.304    
  -------------------------------------------------------------------
                         slack                                  4.200    

Slack (MET) :             4.273ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/RTT_reg[20]/CLR
                            (recovery check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.117ns (6.273%)  route 1.748ns (93.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.033ns = ( 8.433 - 6.400 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.956ns (routing 0.316ns, distribution 1.640ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.283ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.956     2.353    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X85Y143        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.470 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=109, routed)         1.748     4.218    inst_Ports0/inst_RTT_Measurement/reset
    SLICE_X93Y121        FDCE                                         f  inst_Ports0/inst_RTT_Measurement/RTT_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.704     8.433    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X93Y121        FDCE                                         r  inst_Ports0/inst_RTT_Measurement/RTT_reg[20]/C
                         clock pessimism              0.175     8.608    
                         clock uncertainty           -0.035     8.573    
    SLICE_X93Y121        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     8.491    inst_Ports0/inst_RTT_Measurement/RTT_reg[20]
  -------------------------------------------------------------------
                         required time                          8.491    
                         arrival time                          -4.218    
  -------------------------------------------------------------------
                         slack                                  4.273    

Slack (MET) :             4.273ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/RTT_reg[25]/CLR
                            (recovery check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.117ns (6.273%)  route 1.748ns (93.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.033ns = ( 8.433 - 6.400 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.956ns (routing 0.316ns, distribution 1.640ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.283ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.956     2.353    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X85Y143        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.470 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=109, routed)         1.748     4.218    inst_Ports0/inst_RTT_Measurement/reset
    SLICE_X93Y121        FDCE                                         f  inst_Ports0/inst_RTT_Measurement/RTT_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.704     8.433    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X93Y121        FDCE                                         r  inst_Ports0/inst_RTT_Measurement/RTT_reg[25]/C
                         clock pessimism              0.175     8.608    
                         clock uncertainty           -0.035     8.573    
    SLICE_X93Y121        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     8.491    inst_Ports0/inst_RTT_Measurement/RTT_reg[25]
  -------------------------------------------------------------------
                         required time                          8.491    
                         arrival time                          -4.218    
  -------------------------------------------------------------------
                         slack                                  4.273    

Slack (MET) :             4.344ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/RTT_fifo_wr_en_reg/CLR
                            (recovery check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.117ns (6.493%)  route 1.685ns (93.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 8.441 - 6.400 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.956ns (routing 0.316ns, distribution 1.640ns)
  Clock Net Delay (Destination): 1.712ns (routing 0.283ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.956     2.353    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X85Y143        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.470 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=109, routed)         1.685     4.155    inst_Ports0/inst_RTT_Measurement/reset
    SLICE_X89Y120        FDCE                                         f  inst_Ports0/inst_RTT_Measurement/RTT_fifo_wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.712     8.441    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X89Y120        FDCE                                         r  inst_Ports0/inst_RTT_Measurement/RTT_fifo_wr_en_reg/C
                         clock pessimism              0.175     8.616    
                         clock uncertainty           -0.035     8.581    
    SLICE_X89Y120        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     8.499    inst_Ports0/inst_RTT_Measurement/RTT_fifo_wr_en_reg
  -------------------------------------------------------------------
                         required time                          8.499    
                         arrival time                          -4.155    
  -------------------------------------------------------------------
                         slack                                  4.344    

Slack (MET) :             4.344ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/RTT_reg[26]/CLR
                            (recovery check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.117ns (6.493%)  route 1.685ns (93.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 8.441 - 6.400 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.956ns (routing 0.316ns, distribution 1.640ns)
  Clock Net Delay (Destination): 1.712ns (routing 0.283ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.956     2.353    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X85Y143        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.470 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=109, routed)         1.685     4.155    inst_Ports0/inst_RTT_Measurement/reset
    SLICE_X89Y120        FDCE                                         f  inst_Ports0/inst_RTT_Measurement/RTT_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.712     8.441    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X89Y120        FDCE                                         r  inst_Ports0/inst_RTT_Measurement/RTT_reg[26]/C
                         clock pessimism              0.175     8.616    
                         clock uncertainty           -0.035     8.581    
    SLICE_X89Y120        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     8.499    inst_Ports0/inst_RTT_Measurement/RTT_reg[26]
  -------------------------------------------------------------------
                         required time                          8.499    
                         arrival time                          -4.155    
  -------------------------------------------------------------------
                         slack                                  4.344    

Slack (MET) :             4.394ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/RTT_reg[35]/CLR
                            (recovery check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.117ns (6.701%)  route 1.629ns (93.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.035ns = ( 8.435 - 6.400 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.956ns (routing 0.316ns, distribution 1.640ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.283ns, distribution 1.423ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.956     2.353    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X85Y143        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.470 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=109, routed)         1.629     4.099    inst_Ports0/inst_RTT_Measurement/reset
    SLICE_X95Y120        FDCE                                         f  inst_Ports0/inst_RTT_Measurement/RTT_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.706     8.435    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X95Y120        FDCE                                         r  inst_Ports0/inst_RTT_Measurement/RTT_reg[35]/C
                         clock pessimism              0.175     8.610    
                         clock uncertainty           -0.035     8.575    
    SLICE_X95Y120        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     8.493    inst_Ports0/inst_RTT_Measurement/RTT_reg[35]
  -------------------------------------------------------------------
                         required time                          8.493    
                         arrival time                          -4.099    
  -------------------------------------------------------------------
                         slack                                  4.394    

Slack (MET) :             4.416ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/SM_reg[3]/CLR
                            (recovery check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 0.117ns (6.790%)  route 1.606ns (93.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 8.434 - 6.400 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.956ns (routing 0.316ns, distribution 1.640ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.283ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.956     2.353    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X85Y143        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.470 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=109, routed)         1.606     4.076    inst_Ports0/inst_RTT_Measurement/reset
    SLICE_X88Y124        FDCE                                         f  inst_Ports0/inst_RTT_Measurement/SM_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.705     8.434    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X88Y124        FDCE                                         r  inst_Ports0/inst_RTT_Measurement/SM_reg[3]/C
                         clock pessimism              0.175     8.609    
                         clock uncertainty           -0.035     8.574    
    SLICE_X88Y124        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     8.492    inst_Ports0/inst_RTT_Measurement/SM_reg[3]
  -------------------------------------------------------------------
                         required time                          8.492    
                         arrival time                          -4.076    
  -------------------------------------------------------------------
                         slack                                  4.416    

Slack (MET) :             4.424ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_RTT_Measurement/SM_reg[0]/CLR
                            (recovery check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_0 rise@6.400ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 0.117ns (6.830%)  route 1.596ns (93.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.032ns = ( 8.432 - 6.400 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.956ns (routing 0.316ns, distribution 1.640ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.283ns, distribution 1.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.956     2.353    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d3_reg_0
    SLICE_X85Y143        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.470 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=109, routed)         1.596     4.066    inst_Ports0/inst_RTT_Measurement/reset
    SLICE_X88Y124        FDCE                                         f  inst_Ports0/inst_RTT_Measurement/SM_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.703     8.432    inst_Ports0/inst_RTT_Measurement/clk
    SLICE_X88Y124        FDCE                                         r  inst_Ports0/inst_RTT_Measurement/SM_reg[0]/C
                         clock pessimism              0.175     8.607    
                         clock uncertainty           -0.035     8.572    
    SLICE_X88Y124        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     8.490    inst_Ports0/inst_RTT_Measurement/SM_reg[0]
  -------------------------------------------------------------------
                         required time                          8.490    
                         arrival time                          -4.066    
  -------------------------------------------------------------------
                         slack                                  4.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.049ns (22.374%)  route 0.170ns (77.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.862ns (routing 0.163ns, distribution 0.699ns)
  Clock Net Delay (Destination): 1.015ns (routing 0.190ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.862     0.980    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X86Y170        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y170        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.029 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.170     1.199    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X87Y170        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.015     1.180    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X87Y170        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.138     1.042    
    SLICE_X87Y170        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.047    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.049ns (22.374%)  route 0.170ns (77.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.862ns (routing 0.163ns, distribution 0.699ns)
  Clock Net Delay (Destination): 1.015ns (routing 0.190ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.862     0.980    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X86Y170        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y170        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.029 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.170     1.199    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X87Y170        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.015     1.180    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X87Y170        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.138     1.042    
    SLICE_X87Y170        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     1.047    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.049ns (22.374%)  route 0.170ns (77.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.862ns (routing 0.163ns, distribution 0.699ns)
  Clock Net Delay (Destination): 1.015ns (routing 0.190ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.862     0.980    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X86Y170        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y170        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.029 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.170     1.199    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X87Y170        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.015     1.180    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X87Y170        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.138     1.042    
    SLICE_X87Y170        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     1.047    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.049ns (22.897%)  route 0.165ns (77.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      0.863ns (routing 0.163ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.190ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.863     0.981    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_0/rx_serdes_clk_0
    SLICE_X85Y167        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y167        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.030 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_0/s_out_d4_reg/Q
                         net (fo=3, routed)           0.165     1.195    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X85Y168        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.024     1.189    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X85Y168        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.170     1.019    
    SLICE_X85Y168        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.024    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.049ns (22.897%)  route 0.165ns (77.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      0.863ns (routing 0.163ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.190ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.863     0.981    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_0/rx_serdes_clk_0
    SLICE_X85Y167        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y167        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.030 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_0/s_out_d4_reg/Q
                         net (fo=3, routed)           0.165     1.195    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X85Y168        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.024     1.189    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X85Y168        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.170     1.019    
    SLICE_X85Y168        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     1.024    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.049ns (22.897%)  route 0.165ns (77.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      0.863ns (routing 0.163ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.190ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.863     0.981    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_0/rx_serdes_clk_0
    SLICE_X85Y167        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y167        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.030 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_0/s_out_d4_reg/Q
                         net (fo=3, routed)           0.165     1.195    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X85Y168        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.024     1.189    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X85Y168        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.170     1.019    
    SLICE_X85Y168        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     1.024    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.049ns (17.563%)  route 0.230ns (82.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.861ns (routing 0.163ns, distribution 0.698ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.190ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.861     0.979    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/rx_core_clk_0
    SLICE_X85Y169        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y169        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.028 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/Q
                         net (fo=6, routed)           0.230     1.258    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X86Y169        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.020     1.185    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X86Y169        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.138     1.047    
    SLICE_X86Y169        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.052    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.049ns (17.563%)  route 0.230ns (82.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.861ns (routing 0.163ns, distribution 0.698ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.190ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.861     0.979    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/rx_core_clk_0
    SLICE_X85Y169        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y169        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.028 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/Q
                         net (fo=6, routed)           0.230     1.258    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X86Y169        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.020     1.185    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X86Y169        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.138     1.047    
    SLICE_X86Y169        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     1.052    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.049ns (17.563%)  route 0.230ns (82.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.861ns (routing 0.163ns, distribution 0.698ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.190ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.861     0.979    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/rx_core_clk_0
    SLICE_X85Y169        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y169        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.028 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/Q
                         net (fo=6, routed)           0.230     1.258    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X86Y169        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.020     1.185    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X86Y169        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.138     1.047    
    SLICE_X86Y169        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     1.052    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_0 rise@0.000ns - rx_core_clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.049ns (13.920%)  route 0.303ns (86.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      0.861ns (routing 0.163ns, distribution 0.698ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.190ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        0.861     0.979    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/rx_core_clk_0
    SLICE_X85Y169        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y169        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.028 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_0/s_out_d4_reg/Q
                         net (fo=6, routed)           0.303     1.331    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X85Y170        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3013, routed)        1.025     1.190    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X85Y170        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.170     1.020    
    SLICE_X85Y170        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.025    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.306    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_core_clk_1
  To Clock:  rx_core_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        2.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[16]/CLR
                            (recovery check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.117ns (3.592%)  route 3.140ns (96.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 8.703 - 6.400 ) 
    Source Clock Delay      (SCD):    2.520ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.123ns (routing 0.405ns, distribution 1.718ns)
  Clock Net Delay (Destination): 1.974ns (routing 0.365ns, distribution 1.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.123     2.520    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg_0
    SLICE_X75Y201        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y201        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.637 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=696, routed)         3.140     5.777    my_xxv_ethernet_0_exdes/user_rx_reset_1
    SLICE_X60Y240        FDCE                                         f  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.974     8.703    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X60Y240        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[16]/C
                         clock pessimism              0.108     8.811    
                         clock uncertainty           -0.035     8.776    
    SLICE_X60Y240        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     8.694    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[16]
  -------------------------------------------------------------------
                         required time                          8.694    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                  2.917    

Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[17]/CLR
                            (recovery check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.117ns (3.592%)  route 3.140ns (96.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 8.703 - 6.400 ) 
    Source Clock Delay      (SCD):    2.520ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.123ns (routing 0.405ns, distribution 1.718ns)
  Clock Net Delay (Destination): 1.974ns (routing 0.365ns, distribution 1.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.123     2.520    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg_0
    SLICE_X75Y201        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y201        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.637 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=696, routed)         3.140     5.777    my_xxv_ethernet_0_exdes/user_rx_reset_1
    SLICE_X60Y240        FDCE                                         f  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.974     8.703    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X60Y240        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[17]/C
                         clock pessimism              0.108     8.811    
                         clock uncertainty           -0.035     8.776    
    SLICE_X60Y240        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     8.694    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[17]
  -------------------------------------------------------------------
                         required time                          8.694    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                  2.917    

Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[18]/CLR
                            (recovery check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.117ns (3.592%)  route 3.140ns (96.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 8.703 - 6.400 ) 
    Source Clock Delay      (SCD):    2.520ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.123ns (routing 0.405ns, distribution 1.718ns)
  Clock Net Delay (Destination): 1.974ns (routing 0.365ns, distribution 1.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.123     2.520    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg_0
    SLICE_X75Y201        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y201        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.637 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=696, routed)         3.140     5.777    my_xxv_ethernet_0_exdes/user_rx_reset_1
    SLICE_X60Y240        FDCE                                         f  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.974     8.703    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X60Y240        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[18]/C
                         clock pessimism              0.108     8.811    
                         clock uncertainty           -0.035     8.776    
    SLICE_X60Y240        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     8.694    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[18]
  -------------------------------------------------------------------
                         required time                          8.694    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                  2.917    

Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[19]/CLR
                            (recovery check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.117ns (3.592%)  route 3.140ns (96.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 8.703 - 6.400 ) 
    Source Clock Delay      (SCD):    2.520ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.123ns (routing 0.405ns, distribution 1.718ns)
  Clock Net Delay (Destination): 1.974ns (routing 0.365ns, distribution 1.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.123     2.520    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg_0
    SLICE_X75Y201        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y201        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.637 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=696, routed)         3.140     5.777    my_xxv_ethernet_0_exdes/user_rx_reset_1
    SLICE_X60Y240        FDCE                                         f  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.974     8.703    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X60Y240        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[19]/C
                         clock pessimism              0.108     8.811    
                         clock uncertainty           -0.035     8.776    
    SLICE_X60Y240        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     8.694    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[19]
  -------------------------------------------------------------------
                         required time                          8.694    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                  2.917    

Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[20]/CLR
                            (recovery check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 0.117ns (3.603%)  route 3.130ns (96.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 8.701 - 6.400 ) 
    Source Clock Delay      (SCD):    2.520ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.123ns (routing 0.405ns, distribution 1.718ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.365ns, distribution 1.607ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.123     2.520    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg_0
    SLICE_X75Y201        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y201        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.637 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=696, routed)         3.130     5.767    my_xxv_ethernet_0_exdes/user_rx_reset_1
    SLICE_X60Y240        FDCE                                         f  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.972     8.701    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X60Y240        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[20]/C
                         clock pessimism              0.108     8.809    
                         clock uncertainty           -0.035     8.774    
    SLICE_X60Y240        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     8.692    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[20]
  -------------------------------------------------------------------
                         required time                          8.692    
                         arrival time                          -5.767    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[21]/CLR
                            (recovery check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 0.117ns (3.603%)  route 3.130ns (96.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 8.701 - 6.400 ) 
    Source Clock Delay      (SCD):    2.520ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.123ns (routing 0.405ns, distribution 1.718ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.365ns, distribution 1.607ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.123     2.520    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg_0
    SLICE_X75Y201        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y201        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.637 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=696, routed)         3.130     5.767    my_xxv_ethernet_0_exdes/user_rx_reset_1
    SLICE_X60Y240        FDCE                                         f  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.972     8.701    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X60Y240        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[21]/C
                         clock pessimism              0.108     8.809    
                         clock uncertainty           -0.035     8.774    
    SLICE_X60Y240        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082     8.692    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[21]
  -------------------------------------------------------------------
                         required time                          8.692    
                         arrival time                          -5.767    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[22]/CLR
                            (recovery check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 0.117ns (3.603%)  route 3.130ns (96.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 8.701 - 6.400 ) 
    Source Clock Delay      (SCD):    2.520ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.123ns (routing 0.405ns, distribution 1.718ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.365ns, distribution 1.607ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.123     2.520    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg_0
    SLICE_X75Y201        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y201        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.637 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=696, routed)         3.130     5.767    my_xxv_ethernet_0_exdes/user_rx_reset_1
    SLICE_X60Y240        FDCE                                         f  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.972     8.701    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X60Y240        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[22]/C
                         clock pessimism              0.108     8.809    
                         clock uncertainty           -0.035     8.774    
    SLICE_X60Y240        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082     8.692    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[22]
  -------------------------------------------------------------------
                         required time                          8.692    
                         arrival time                          -5.767    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[23]/CLR
                            (recovery check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 0.117ns (3.603%)  route 3.130ns (96.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 8.701 - 6.400 ) 
    Source Clock Delay      (SCD):    2.520ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.123ns (routing 0.405ns, distribution 1.718ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.365ns, distribution 1.607ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.123     2.520    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg_0
    SLICE_X75Y201        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y201        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.637 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=696, routed)         3.130     5.767    my_xxv_ethernet_0_exdes/user_rx_reset_1
    SLICE_X60Y240        FDCE                                         f  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.972     8.701    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X60Y240        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[23]/C
                         clock pessimism              0.108     8.809    
                         clock uncertainty           -0.035     8.774    
    SLICE_X60Y240        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     8.692    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[23]
  -------------------------------------------------------------------
                         required time                          8.692    
                         arrival time                          -5.767    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             3.058ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[0]/CLR
                            (recovery check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.117ns (3.677%)  route 3.065ns (96.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.284ns = ( 8.684 - 6.400 ) 
    Source Clock Delay      (SCD):    2.520ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.123ns (routing 0.405ns, distribution 1.718ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.365ns, distribution 1.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.123     2.520    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg_0
    SLICE_X75Y201        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y201        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.637 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=696, routed)         3.065     5.702    my_xxv_ethernet_0_exdes/user_rx_reset_1
    SLICE_X60Y238        FDCE                                         f  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.955     8.684    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X60Y238        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[0]/C
                         clock pessimism              0.193     8.877    
                         clock uncertainty           -0.035     8.842    
    SLICE_X60Y238        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     8.760    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.760    
                         arrival time                          -5.702    
  -------------------------------------------------------------------
                         slack                                  3.058    

Slack (MET) :             3.058ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[1]/CLR
                            (recovery check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_1 rise@6.400ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.117ns (3.677%)  route 3.065ns (96.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.284ns = ( 8.684 - 6.400 ) 
    Source Clock Delay      (SCD):    2.520ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.123ns (routing 0.405ns, distribution 1.718ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.365ns, distribution 1.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        2.123     2.520    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg_0
    SLICE_X75Y201        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y201        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.637 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=696, routed)         3.065     5.702    my_xxv_ethernet_0_exdes/user_rx_reset_1
    SLICE_X60Y238        FDCE                                         f  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.955     8.684    my_xxv_ethernet_0_exdes/rx_core_clk_1
    SLICE_X60Y238        FDCE                                         r  my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[1]/C
                         clock pessimism              0.193     8.877    
                         clock uncertainty           -0.035     8.842    
    SLICE_X60Y238        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     8.760    my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3_reg[1]
  -------------------------------------------------------------------
                         required time                          8.760    
                         arrival time                          -5.702    
  -------------------------------------------------------------------
                         slack                                  3.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.049ns (15.217%)  route 0.273ns (84.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.862ns (routing 0.203ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.041ns (routing 0.234ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.862     0.980    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/rx_core_clk_1
    SLICE_X78Y202        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.029 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/Q
                         net (fo=6, routed)           0.273     1.302    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X76Y205        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.041     1.206    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X76Y205        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.146     1.060    
    SLICE_X76Y205        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                      0.005     1.065    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.049ns (15.217%)  route 0.273ns (84.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.862ns (routing 0.203ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.041ns (routing 0.234ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.862     0.980    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/rx_core_clk_1
    SLICE_X78Y202        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.029 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/Q
                         net (fo=6, routed)           0.273     1.302    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X76Y205        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.041     1.206    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X76Y205        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.146     1.060    
    SLICE_X76Y205        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                      0.005     1.065    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.049ns (15.217%)  route 0.273ns (84.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.862ns (routing 0.203ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.041ns (routing 0.234ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.862     0.980    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/rx_core_clk_1
    SLICE_X78Y202        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.029 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/Q
                         net (fo=6, routed)           0.273     1.302    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X76Y205        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.041     1.206    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X76Y205        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.146     1.060    
    SLICE_X76Y205        FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                      0.005     1.065    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.049ns (16.279%)  route 0.252ns (83.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      0.859ns (routing 0.203ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.234ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.859     0.977    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X76Y206        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y206        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.026 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.252     1.278    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X76Y207        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.046     1.211    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X76Y207        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.177     1.034    
    SLICE_X76Y207        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                      0.005     1.039    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.049ns (16.279%)  route 0.252ns (83.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      0.859ns (routing 0.203ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.234ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.859     0.977    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X76Y206        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y206        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.026 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.252     1.278    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X76Y207        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.046     1.211    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X76Y207        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.177     1.034    
    SLICE_X76Y207        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                      0.005     1.039    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.049ns (16.279%)  route 0.252ns (83.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      0.859ns (routing 0.203ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.234ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.859     0.977    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X76Y206        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y206        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.026 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.252     1.278    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X76Y207        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.046     1.211    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X76Y207        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.177     1.034    
    SLICE_X76Y207        FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                      0.005     1.039    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.049ns (17.193%)  route 0.236ns (82.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      0.862ns (routing 0.203ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.234ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.862     0.980    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/rx_core_clk_1
    SLICE_X78Y202        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.029 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/Q
                         net (fo=6, routed)           0.236     1.265    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X78Y205        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.024     1.189    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X78Y205        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.178     1.011    
    SLICE_X78Y205        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                      0.005     1.016    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.049ns (17.193%)  route 0.236ns (82.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      0.862ns (routing 0.203ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.234ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.862     0.980    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/rx_core_clk_1
    SLICE_X78Y202        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.029 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/Q
                         net (fo=6, routed)           0.236     1.265    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X78Y205        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.024     1.189    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X78Y205        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.178     1.011    
    SLICE_X78Y205        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                      0.005     1.016    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.049ns (17.193%)  route 0.236ns (82.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      0.862ns (routing 0.203ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.234ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.862     0.980    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/rx_core_clk_1
    SLICE_X78Y202        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.029 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_1/s_out_d4_reg/Q
                         net (fo=6, routed)           0.236     1.265    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X78Y205        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.024     1.189    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X78Y205        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.178     1.011    
    SLICE_X78Y205        FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                      0.005     1.016    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_1/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_1 rise@0.000ns - rx_core_clk_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.049ns (16.225%)  route 0.253ns (83.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      0.881ns (routing 0.203ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.234ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        0.881     0.999    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_1/rx_serdes_clk_1
    SLICE_X76Y186        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_1/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y186        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.048 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_1/s_out_d4_reg/Q
                         net (fo=3, routed)           0.253     1.301    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X77Y186        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y83        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=6709, routed)        1.063     1.228    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X77Y186        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.189     1.039    
    SLICE_X77Y186        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.044    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.257    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_core_clk_2
  To Clock:  rx_core_clk_2

Setup :            0  Failing Endpoints,  Worst Slack        5.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.116ns (20.604%)  route 0.447ns (79.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 8.403 - 6.400 ) 
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.917ns (routing 0.421ns, distribution 1.496ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.379ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.917     2.314    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/rx_serdes_clk_2
    SLICE_X95Y228        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y228        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.430 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/s_out_d4_reg/Q
                         net (fo=3, routed)           0.447     2.877    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X95Y230        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.674     8.403    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X95Y230        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.235     8.638    
                         clock uncertainty           -0.035     8.603    
    SLICE_X95Y230        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082     8.521    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.521    
                         arrival time                          -2.877    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.116ns (20.604%)  route 0.447ns (79.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 8.403 - 6.400 ) 
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.917ns (routing 0.421ns, distribution 1.496ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.379ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.917     2.314    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/rx_serdes_clk_2
    SLICE_X95Y228        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y228        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.430 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/s_out_d4_reg/Q
                         net (fo=3, routed)           0.447     2.877    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X95Y230        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.674     8.403    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X95Y230        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.235     8.638    
                         clock uncertainty           -0.035     8.603    
    SLICE_X95Y230        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.082     8.521    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          8.521    
                         arrival time                          -2.877    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.116ns (20.604%)  route 0.447ns (79.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 8.403 - 6.400 ) 
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.917ns (routing 0.421ns, distribution 1.496ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.379ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.917     2.314    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/rx_serdes_clk_2
    SLICE_X95Y228        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y228        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.430 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/s_out_d4_reg/Q
                         net (fo=3, routed)           0.447     2.877    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X95Y230        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.674     8.403    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X95Y230        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.235     8.638    
                         clock uncertainty           -0.035     8.603    
    SLICE_X95Y230        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.082     8.521    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          8.521    
                         arrival time                          -2.877    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.655ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.114ns (23.030%)  route 0.381ns (76.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.013ns = ( 8.413 - 6.400 ) 
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.917ns (routing 0.421ns, distribution 1.496ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.379ns, distribution 1.305ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.917     2.314    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/rx_core_clk_2
    SLICE_X95Y228        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y228        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.428 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/Q
                         net (fo=6, routed)           0.381     2.809    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X96Y226        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.684     8.413    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X96Y226        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.168     8.581    
                         clock uncertainty           -0.035     8.546    
    SLICE_X96Y226        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082     8.464    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -2.809    
  -------------------------------------------------------------------
                         slack                                  5.655    

Slack (MET) :             5.655ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.114ns (23.030%)  route 0.381ns (76.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.013ns = ( 8.413 - 6.400 ) 
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.917ns (routing 0.421ns, distribution 1.496ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.379ns, distribution 1.305ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.917     2.314    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/rx_core_clk_2
    SLICE_X95Y228        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y228        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.428 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/Q
                         net (fo=6, routed)           0.381     2.809    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X96Y226        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.684     8.413    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X96Y226        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.168     8.581    
                         clock uncertainty           -0.035     8.546    
    SLICE_X96Y226        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.082     8.464    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -2.809    
  -------------------------------------------------------------------
                         slack                                  5.655    

Slack (MET) :             5.655ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.114ns (23.030%)  route 0.381ns (76.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.013ns = ( 8.413 - 6.400 ) 
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.917ns (routing 0.421ns, distribution 1.496ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.379ns, distribution 1.305ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.917     2.314    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/rx_core_clk_2
    SLICE_X95Y228        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y228        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.428 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/Q
                         net (fo=6, routed)           0.381     2.809    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X96Y226        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.684     8.413    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X96Y226        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.168     8.581    
                         clock uncertainty           -0.035     8.546    
    SLICE_X96Y226        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.082     8.464    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -2.809    
  -------------------------------------------------------------------
                         slack                                  5.655    

Slack (MET) :             5.672ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.115ns (23.663%)  route 0.371ns (76.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 8.414 - 6.400 ) 
    Source Clock Delay      (SCD):    2.307ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.910ns (routing 0.421ns, distribution 1.489ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.379ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.910     2.307    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X95Y229        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y229        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.422 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.371     2.793    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X96Y229        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.685     8.414    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X96Y229        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.168     8.582    
                         clock uncertainty           -0.035     8.547    
    SLICE_X96Y229        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082     8.465    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -2.793    
  -------------------------------------------------------------------
                         slack                                  5.672    

Slack (MET) :             5.672ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.115ns (23.663%)  route 0.371ns (76.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 8.414 - 6.400 ) 
    Source Clock Delay      (SCD):    2.307ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.910ns (routing 0.421ns, distribution 1.489ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.379ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.910     2.307    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X95Y229        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y229        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.422 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.371     2.793    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X96Y229        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.685     8.414    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X96Y229        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.168     8.582    
                         clock uncertainty           -0.035     8.547    
    SLICE_X96Y229        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.082     8.465    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -2.793    
  -------------------------------------------------------------------
                         slack                                  5.672    

Slack (MET) :             5.672ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.115ns (23.663%)  route 0.371ns (76.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 8.414 - 6.400 ) 
    Source Clock Delay      (SCD):    2.307ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.910ns (routing 0.421ns, distribution 1.489ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.379ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.910     2.307    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X95Y229        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y229        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.422 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.371     2.793    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X96Y229        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.685     8.414    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X96Y229        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.168     8.582    
                         clock uncertainty           -0.035     8.547    
    SLICE_X96Y229        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.082     8.465    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -2.793    
  -------------------------------------------------------------------
                         slack                                  5.672    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_2 rise@6.400ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.114ns (28.010%)  route 0.293ns (71.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 8.414 - 6.400 ) 
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.917ns (routing 0.421ns, distribution 1.496ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.379ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.917     2.314    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/rx_core_clk_2
    SLICE_X95Y228        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y228        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.428 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/Q
                         net (fo=6, routed)           0.293     2.721    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X95Y228        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.685     8.414    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X95Y228        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.253     8.667    
                         clock uncertainty           -0.035     8.631    
    SLICE_X95Y228        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082     8.549    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.549    
                         arrival time                          -2.721    
  -------------------------------------------------------------------
                         slack                                  5.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.049ns (21.875%)  route 0.175ns (78.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.839ns (routing 0.217ns, distribution 0.622ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.251ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.839     0.957    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X95Y229        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y229        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.006 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.175     1.181    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X96Y229        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.010     1.175    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X96Y229        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.135     1.040    
    SLICE_X96Y229        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.045    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.049ns (21.875%)  route 0.175ns (78.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.839ns (routing 0.217ns, distribution 0.622ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.251ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.839     0.957    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X95Y229        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y229        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.006 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.175     1.181    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X96Y229        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.010     1.175    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X96Y229        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.135     1.040    
    SLICE_X96Y229        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     1.045    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.049ns (21.875%)  route 0.175ns (78.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.839ns (routing 0.217ns, distribution 0.622ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.251ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.839     0.957    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X95Y229        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y229        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.006 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.175     1.181    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X96Y229        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.010     1.175    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X96Y229        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.135     1.040    
    SLICE_X96Y229        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     1.045    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      0.840ns (routing 0.217ns, distribution 0.623ns)
  Clock Net Delay (Destination): 1.012ns (routing 0.251ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.840     0.958    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/rx_core_clk_2
    SLICE_X95Y228        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y228        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.007 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/Q
                         net (fo=6, routed)           0.134     1.141    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X95Y228        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.012     1.177    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X95Y228        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.181     0.996    
    SLICE_X95Y228        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.001    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      0.840ns (routing 0.217ns, distribution 0.623ns)
  Clock Net Delay (Destination): 1.012ns (routing 0.251ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.840     0.958    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/rx_core_clk_2
    SLICE_X95Y228        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y228        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.007 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/Q
                         net (fo=6, routed)           0.134     1.141    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X95Y228        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.012     1.177    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X95Y228        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.181     0.996    
    SLICE_X95Y228        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     1.001    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      0.840ns (routing 0.217ns, distribution 0.623ns)
  Clock Net Delay (Destination): 1.012ns (routing 0.251ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.840     0.958    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/rx_core_clk_2
    SLICE_X95Y228        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y228        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.007 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/Q
                         net (fo=6, routed)           0.134     1.141    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X95Y228        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.012     1.177    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X95Y228        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.181     0.996    
    SLICE_X95Y228        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     1.001    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.049ns (21.491%)  route 0.179ns (78.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.840ns (routing 0.217ns, distribution 0.623ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.251ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.840     0.958    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/rx_core_clk_2
    SLICE_X95Y228        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y228        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.007 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/Q
                         net (fo=6, routed)           0.179     1.186    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X96Y226        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.008     1.173    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X96Y226        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.135     1.038    
    SLICE_X96Y226        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.043    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.049ns (21.491%)  route 0.179ns (78.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.840ns (routing 0.217ns, distribution 0.623ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.251ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.840     0.958    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/rx_core_clk_2
    SLICE_X95Y228        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y228        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.007 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/Q
                         net (fo=6, routed)           0.179     1.186    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X96Y226        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.008     1.173    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X96Y226        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.135     1.038    
    SLICE_X96Y226        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     1.043    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.049ns (21.491%)  route 0.179ns (78.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.840ns (routing 0.217ns, distribution 0.623ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.251ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.840     0.958    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/rx_core_clk_2
    SLICE_X95Y228        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y228        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.007 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_2/s_out_d4_reg/Q
                         net (fo=6, routed)           0.179     1.186    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X96Y226        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.008     1.173    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X96Y226        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.135     1.038    
    SLICE_X96Y226        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     1.043    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_2 rise@0.000ns - rx_core_clk_2 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.048ns (18.321%)  route 0.214ns (81.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      0.840ns (routing 0.217ns, distribution 0.623ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.251ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.840     0.958    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/rx_serdes_clk_2
    SLICE_X95Y228        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y228        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.006 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_2/s_out_d4_reg/Q
                         net (fo=3, routed)           0.214     1.220    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X95Y230        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y79        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.997     1.162    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X95Y230        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.170     0.992    
    SLICE_X95Y230        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     0.997    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.223    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_core_clk_3
  To Clock:  rx_core_clk_3

Setup :            0  Failing Endpoints,  Worst Slack        5.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.116ns (19.966%)  route 0.465ns (80.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 8.619 - 6.400 ) 
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.152ns (routing 0.419ns, distribution 1.733ns)
  Clock Net Delay (Destination): 1.890ns (routing 0.377ns, distribution 1.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        2.152     2.549    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/rx_serdes_clk_3
    SLICE_X99Y280        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y280        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.665 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/Q
                         net (fo=3, routed)           0.465     3.130    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X99Y280        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.890     8.619    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X99Y280        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.275     8.894    
                         clock uncertainty           -0.035     8.859    
    SLICE_X99Y280        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082     8.777    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.777    
                         arrival time                          -3.130    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.116ns (19.966%)  route 0.465ns (80.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 8.619 - 6.400 ) 
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.152ns (routing 0.419ns, distribution 1.733ns)
  Clock Net Delay (Destination): 1.890ns (routing 0.377ns, distribution 1.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        2.152     2.549    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/rx_serdes_clk_3
    SLICE_X99Y280        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y280        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.665 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/Q
                         net (fo=3, routed)           0.465     3.130    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X99Y280        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.890     8.619    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X99Y280        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.275     8.894    
                         clock uncertainty           -0.035     8.859    
    SLICE_X99Y280        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.082     8.777    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          8.777    
                         arrival time                          -3.130    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.116ns (19.966%)  route 0.465ns (80.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 8.619 - 6.400 ) 
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.152ns (routing 0.419ns, distribution 1.733ns)
  Clock Net Delay (Destination): 1.890ns (routing 0.377ns, distribution 1.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        2.152     2.549    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/rx_serdes_clk_3
    SLICE_X99Y280        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y280        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.665 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/Q
                         net (fo=3, routed)           0.465     3.130    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X99Y280        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.890     8.619    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X99Y280        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.275     8.894    
                         clock uncertainty           -0.035     8.859    
    SLICE_X99Y280        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.082     8.777    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          8.777    
                         arrival time                          -3.130    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.114ns (20.541%)  route 0.441ns (79.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.214ns = ( 8.614 - 6.400 ) 
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.152ns (routing 0.419ns, distribution 1.733ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.377ns, distribution 1.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        2.152     2.549    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/rx_core_clk_3
    SLICE_X99Y280        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y280        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.663 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/Q
                         net (fo=6, routed)           0.441     3.104    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X99Y276        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.885     8.614    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X99Y276        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.258     8.872    
                         clock uncertainty           -0.035     8.837    
    SLICE_X99Y276        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082     8.755    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                          -3.104    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.114ns (20.541%)  route 0.441ns (79.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.214ns = ( 8.614 - 6.400 ) 
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.152ns (routing 0.419ns, distribution 1.733ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.377ns, distribution 1.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        2.152     2.549    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/rx_core_clk_3
    SLICE_X99Y280        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y280        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.663 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/Q
                         net (fo=6, routed)           0.441     3.104    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X99Y276        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.885     8.614    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X99Y276        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.258     8.872    
                         clock uncertainty           -0.035     8.837    
    SLICE_X99Y276        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.082     8.755    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                          -3.104    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.114ns (20.541%)  route 0.441ns (79.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.214ns = ( 8.614 - 6.400 ) 
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.152ns (routing 0.419ns, distribution 1.733ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.377ns, distribution 1.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        2.152     2.549    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/rx_core_clk_3
    SLICE_X99Y280        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y280        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.663 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/Q
                         net (fo=6, routed)           0.441     3.104    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X99Y276        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.885     8.614    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X99Y276        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.258     8.872    
                         clock uncertainty           -0.035     8.837    
    SLICE_X99Y276        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.082     8.755    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                          -3.104    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.114ns (23.030%)  route 0.381ns (76.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.196ns = ( 8.596 - 6.400 ) 
    Source Clock Delay      (SCD):    2.520ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.123ns (routing 0.419ns, distribution 1.704ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.377ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        2.123     2.520    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X99Y277        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y277        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.634 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.381     3.015    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X100Y276       FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.867     8.596    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X100Y276       FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.190     8.786    
                         clock uncertainty           -0.035     8.751    
    SLICE_X100Y276       FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.082     8.669    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                  5.654    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.114ns (23.030%)  route 0.381ns (76.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.196ns = ( 8.596 - 6.400 ) 
    Source Clock Delay      (SCD):    2.520ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.123ns (routing 0.419ns, distribution 1.704ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.377ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        2.123     2.520    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X99Y277        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y277        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.634 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.381     3.015    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X100Y276       FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.867     8.596    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X100Y276       FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.190     8.786    
                         clock uncertainty           -0.035     8.751    
    SLICE_X100Y276       FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.082     8.669    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                  5.654    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.114ns (23.030%)  route 0.381ns (76.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.196ns = ( 8.596 - 6.400 ) 
    Source Clock Delay      (SCD):    2.520ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.123ns (routing 0.419ns, distribution 1.704ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.377ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        2.123     2.520    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X99Y277        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y277        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.634 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.381     3.015    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X100Y276       FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.867     8.596    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X100Y276       FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.190     8.786    
                         clock uncertainty           -0.035     8.751    
    SLICE_X100Y276       FDPE (Recov_CFF2_SLICEM_C_PRE)
                                                     -0.082     8.669    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                  5.654    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_core_clk_3 rise@6.400ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.114ns (23.701%)  route 0.367ns (76.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.199ns = ( 8.599 - 6.400 ) 
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.152ns (routing 0.419ns, distribution 1.733ns)
  Clock Net Delay (Destination): 1.870ns (routing 0.377ns, distribution 1.493ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        2.152     2.549    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/rx_core_clk_3
    SLICE_X99Y280        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y280        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.663 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/Q
                         net (fo=6, routed)           0.367     3.030    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X99Y278        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.870     8.599    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X99Y278        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.259     8.858    
                         clock uncertainty           -0.035     8.823    
    SLICE_X99Y278        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082     8.741    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.741    
                         arrival time                          -3.030    
  -------------------------------------------------------------------
                         slack                                  5.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.049ns (21.397%)  route 0.180ns (78.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    1.056ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      0.938ns (routing 0.220ns, distribution 0.718ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.254ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.938     1.056    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X99Y277        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y277        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.105 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.180     1.285    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X100Y276       FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.117     1.282    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X100Y276       FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.151     1.131    
    SLICE_X100Y276       FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                      0.005     1.136    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.049ns (21.397%)  route 0.180ns (78.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    1.056ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      0.938ns (routing 0.220ns, distribution 0.718ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.254ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.938     1.056    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X99Y277        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y277        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.105 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.180     1.285    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X100Y276       FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.117     1.282    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X100Y276       FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.151     1.131    
    SLICE_X100Y276       FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                      0.005     1.136    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.049ns (21.397%)  route 0.180ns (78.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    1.056ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      0.938ns (routing 0.220ns, distribution 0.718ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.254ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.938     1.056    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X99Y277        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y277        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.105 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=17, routed)          0.180     1.285    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X100Y276       FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.117     1.282    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X100Y276       FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.151     1.131    
    SLICE_X100Y276       FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                      0.005     1.136    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.049ns (22.273%)  route 0.171ns (77.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      0.949ns (routing 0.220ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.254ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.949     1.067    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/rx_core_clk_3
    SLICE_X99Y280        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y280        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.116 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/Q
                         net (fo=6, routed)           0.171     1.287    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X99Y278        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.117     1.282    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X99Y278        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.189     1.093    
    SLICE_X99Y278        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.098    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.049ns (22.273%)  route 0.171ns (77.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      0.949ns (routing 0.220ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.254ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.949     1.067    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/rx_core_clk_3
    SLICE_X99Y280        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y280        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.116 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/Q
                         net (fo=6, routed)           0.171     1.287    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X99Y278        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.117     1.282    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X99Y278        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.189     1.093    
    SLICE_X99Y278        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     1.098    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.049ns (22.273%)  route 0.171ns (77.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      0.949ns (routing 0.220ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.254ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.949     1.067    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/rx_core_clk_3
    SLICE_X99Y280        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y280        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.116 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/Q
                         net (fo=6, routed)           0.171     1.287    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X99Y278        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.117     1.282    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X99Y278        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.189     1.093    
    SLICE_X99Y278        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     1.098    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.049ns (19.066%)  route 0.208ns (80.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.949ns (routing 0.220ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.254ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.949     1.067    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/rx_core_clk_3
    SLICE_X99Y280        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y280        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.116 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/Q
                         net (fo=6, routed)           0.208     1.324    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X99Y276        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.139     1.304    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X99Y276        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.188     1.116    
    SLICE_X99Y276        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.121    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.049ns (19.066%)  route 0.208ns (80.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.949ns (routing 0.220ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.254ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.949     1.067    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/rx_core_clk_3
    SLICE_X99Y280        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y280        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.116 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/Q
                         net (fo=6, routed)           0.208     1.324    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X99Y276        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.139     1.304    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X99Y276        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.188     1.116    
    SLICE_X99Y276        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     1.121    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.049ns (19.066%)  route 0.208ns (80.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.949ns (routing 0.220ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.254ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.949     1.067    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/rx_core_clk_3
    SLICE_X99Y280        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y280        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.116 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_reset_3/s_out_d4_reg/Q
                         net (fo=6, routed)           0.208     1.324    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_reset
    SLICE_X99Y276        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.139     1.304    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/rx_serdes_clk
    SLICE_X99Y276        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.188     1.116    
    SLICE_X99Y276        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     1.121    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_core_clk_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_core_clk_3 rise@0.000ns - rx_core_clk_3 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.048ns (17.712%)  route 0.223ns (82.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Net Delay (Source):      0.949ns (routing 0.220ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.254ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        0.949     1.067    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/rx_serdes_clk_3
    SLICE_X99Y280        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y280        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.115 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_rx_serdes_reset_3/s_out_d4_reg/Q
                         net (fo=3, routed)           0.223     1.338    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X99Y280        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_core_clk_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y75        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=2257, routed)        1.144     1.309    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X99Y280        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.200     1.109    
    SLICE_X99Y280        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.114    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_3/i_xxv_ethernet_0_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.224    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  tx_clk_out_0
  To Clock:  tx_clk_out_0

Setup :            0  Failing Endpoints,  Worst Slack        4.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.302ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_0_reg[40]/CLR
                            (recovery check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.233ns (12.302%)  route 1.661ns (87.698%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.038ns = ( 8.438 - 6.400 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.309ns, distribution 1.594ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.276ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.903     2.300    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X88Y132        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y132        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.418 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=57, routed)          0.323     2.741    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X92Y132        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     2.856 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=53, routed)          1.338     4.194    user_tx_reset_0
    SLICE_X84Y142        FDCE                                         f  packet_frame_index_0_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.709     8.438    tx_clk_out_0
    SLICE_X84Y142        FDCE                                         r  packet_frame_index_0_reg[40]/C
                         clock pessimism              0.175     8.613    
                         clock uncertainty           -0.035     8.578    
    SLICE_X84Y142        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     8.496    packet_frame_index_0_reg[40]
  -------------------------------------------------------------------
                         required time                          8.496    
                         arrival time                          -4.194    
  -------------------------------------------------------------------
                         slack                                  4.302    

Slack (MET) :             4.302ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_0_reg[42]/CLR
                            (recovery check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.233ns (12.302%)  route 1.661ns (87.698%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.038ns = ( 8.438 - 6.400 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.309ns, distribution 1.594ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.276ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.903     2.300    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X88Y132        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y132        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.418 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=57, routed)          0.323     2.741    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X92Y132        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     2.856 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=53, routed)          1.338     4.194    user_tx_reset_0
    SLICE_X84Y142        FDCE                                         f  packet_frame_index_0_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.709     8.438    tx_clk_out_0
    SLICE_X84Y142        FDCE                                         r  packet_frame_index_0_reg[42]/C
                         clock pessimism              0.175     8.613    
                         clock uncertainty           -0.035     8.578    
    SLICE_X84Y142        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     8.496    packet_frame_index_0_reg[42]
  -------------------------------------------------------------------
                         required time                          8.496    
                         arrival time                          -4.194    
  -------------------------------------------------------------------
                         slack                                  4.302    

Slack (MET) :             4.302ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_0_reg[43]/CLR
                            (recovery check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.233ns (12.302%)  route 1.661ns (87.698%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.038ns = ( 8.438 - 6.400 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.309ns, distribution 1.594ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.276ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.903     2.300    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X88Y132        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y132        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.418 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=57, routed)          0.323     2.741    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X92Y132        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     2.856 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=53, routed)          1.338     4.194    user_tx_reset_0
    SLICE_X84Y142        FDCE                                         f  packet_frame_index_0_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.709     8.438    tx_clk_out_0
    SLICE_X84Y142        FDCE                                         r  packet_frame_index_0_reg[43]/C
                         clock pessimism              0.175     8.613    
                         clock uncertainty           -0.035     8.578    
    SLICE_X84Y142        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     8.496    packet_frame_index_0_reg[43]
  -------------------------------------------------------------------
                         required time                          8.496    
                         arrival time                          -4.194    
  -------------------------------------------------------------------
                         slack                                  4.302    

Slack (MET) :             4.302ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_0_reg[44]/CLR
                            (recovery check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.233ns (12.302%)  route 1.661ns (87.698%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.038ns = ( 8.438 - 6.400 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.309ns, distribution 1.594ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.276ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.903     2.300    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X88Y132        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y132        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.418 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=57, routed)          0.323     2.741    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X92Y132        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     2.856 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=53, routed)          1.338     4.194    user_tx_reset_0
    SLICE_X84Y142        FDCE                                         f  packet_frame_index_0_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.709     8.438    tx_clk_out_0
    SLICE_X84Y142        FDCE                                         r  packet_frame_index_0_reg[44]/C
                         clock pessimism              0.175     8.613    
                         clock uncertainty           -0.035     8.578    
    SLICE_X84Y142        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     8.496    packet_frame_index_0_reg[44]
  -------------------------------------------------------------------
                         required time                          8.496    
                         arrival time                          -4.194    
  -------------------------------------------------------------------
                         slack                                  4.302    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_0_reg[2]/CLR
                            (recovery check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.233ns (12.427%)  route 1.642ns (87.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.043ns = ( 8.443 - 6.400 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.309ns, distribution 1.594ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.276ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.903     2.300    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X88Y132        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y132        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.418 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=57, routed)          0.323     2.741    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X92Y132        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     2.856 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=53, routed)          1.319     4.175    user_tx_reset_0
    SLICE_X83Y135        FDCE                                         f  packet_frame_index_0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.714     8.443    tx_clk_out_0
    SLICE_X83Y135        FDCE                                         r  packet_frame_index_0_reg[2]/C
                         clock pessimism              0.175     8.618    
                         clock uncertainty           -0.035     8.583    
    SLICE_X83Y135        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     8.501    packet_frame_index_0_reg[2]
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                          -4.175    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_0_reg[3]/CLR
                            (recovery check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.233ns (12.427%)  route 1.642ns (87.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.043ns = ( 8.443 - 6.400 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.309ns, distribution 1.594ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.276ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.903     2.300    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X88Y132        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y132        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.418 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=57, routed)          0.323     2.741    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X92Y132        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     2.856 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=53, routed)          1.319     4.175    user_tx_reset_0
    SLICE_X83Y135        FDCE                                         f  packet_frame_index_0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.714     8.443    tx_clk_out_0
    SLICE_X83Y135        FDCE                                         r  packet_frame_index_0_reg[3]/C
                         clock pessimism              0.175     8.618    
                         clock uncertainty           -0.035     8.583    
    SLICE_X83Y135        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082     8.501    packet_frame_index_0_reg[3]
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                          -4.175    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_0_reg[4]/CLR
                            (recovery check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.233ns (12.427%)  route 1.642ns (87.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.043ns = ( 8.443 - 6.400 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.309ns, distribution 1.594ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.276ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.903     2.300    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X88Y132        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y132        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.418 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=57, routed)          0.323     2.741    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X92Y132        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     2.856 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=53, routed)          1.319     4.175    user_tx_reset_0
    SLICE_X83Y135        FDCE                                         f  packet_frame_index_0_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.714     8.443    tx_clk_out_0
    SLICE_X83Y135        FDCE                                         r  packet_frame_index_0_reg[4]/C
                         clock pessimism              0.175     8.618    
                         clock uncertainty           -0.035     8.583    
    SLICE_X83Y135        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082     8.501    packet_frame_index_0_reg[4]
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                          -4.175    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_0_reg[5]/CLR
                            (recovery check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.233ns (12.427%)  route 1.642ns (87.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.043ns = ( 8.443 - 6.400 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.309ns, distribution 1.594ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.276ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.903     2.300    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X88Y132        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y132        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.418 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=57, routed)          0.323     2.741    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X92Y132        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     2.856 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=53, routed)          1.319     4.175    user_tx_reset_0
    SLICE_X83Y135        FDCE                                         f  packet_frame_index_0_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.714     8.443    tx_clk_out_0
    SLICE_X83Y135        FDCE                                         r  packet_frame_index_0_reg[5]/C
                         clock pessimism              0.175     8.618    
                         clock uncertainty           -0.035     8.583    
    SLICE_X83Y135        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     8.501    packet_frame_index_0_reg[5]
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                          -4.175    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.360ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_0_reg[41]/CLR
                            (recovery check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.233ns (12.725%)  route 1.598ns (87.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.033ns = ( 8.433 - 6.400 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.309ns, distribution 1.594ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.276ns, distribution 1.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.903     2.300    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X88Y132        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y132        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.418 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=57, routed)          0.323     2.741    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X92Y132        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     2.856 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=53, routed)          1.275     4.131    user_tx_reset_0
    SLICE_X84Y141        FDCE                                         f  packet_frame_index_0_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.704     8.433    tx_clk_out_0
    SLICE_X84Y141        FDCE                                         r  packet_frame_index_0_reg[41]/C
                         clock pessimism              0.175     8.608    
                         clock uncertainty           -0.035     8.573    
    SLICE_X84Y141        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     8.491    packet_frame_index_0_reg[41]
  -------------------------------------------------------------------
                         required time                          8.491    
                         arrival time                          -4.131    
  -------------------------------------------------------------------
                         slack                                  4.360    

Slack (MET) :             4.360ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_0_reg[45]/CLR
                            (recovery check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_0 rise@6.400ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.233ns (12.725%)  route 1.598ns (87.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.033ns = ( 8.433 - 6.400 ) 
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.309ns, distribution 1.594ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.276ns, distribution 1.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.903     2.300    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X88Y132        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y132        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.418 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=57, routed)          0.323     2.741    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X92Y132        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     2.856 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=53, routed)          1.275     4.131    user_tx_reset_0
    SLICE_X84Y141        FDCE                                         f  packet_frame_index_0_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.704     8.433    tx_clk_out_0
    SLICE_X84Y141        FDCE                                         r  packet_frame_index_0_reg[45]/C
                         clock pessimism              0.175     8.608    
                         clock uncertainty           -0.035     8.573    
    SLICE_X84Y141        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     8.491    packet_frame_index_0_reg[45]
  -------------------------------------------------------------------
                         required time                          8.491    
                         arrival time                          -4.131    
  -------------------------------------------------------------------
                         slack                                  4.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.049ns (16.333%)  route 0.251ns (83.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      0.822ns (routing 0.157ns, distribution 0.665ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.184ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        0.822     0.940    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/tx_core_clk_0
    SLICE_X99Y140        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y140        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.989 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/s_out_d4_reg/Q
                         net (fo=3, routed)           0.251     1.240    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_reset
    SLICE_X99Y141        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.001     1.166    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_clk
    SLICE_X99Y141        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.167     0.999    
    SLICE_X99Y141        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.004    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.049ns (16.333%)  route 0.251ns (83.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      0.822ns (routing 0.157ns, distribution 0.665ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.184ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        0.822     0.940    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/tx_core_clk_0
    SLICE_X99Y140        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y140        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.989 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/s_out_d4_reg/Q
                         net (fo=3, routed)           0.251     1.240    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_reset
    SLICE_X99Y141        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.001     1.166    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_clk
    SLICE_X99Y141        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.167     0.999    
    SLICE_X99Y141        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     1.004    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.049ns (16.333%)  route 0.251ns (83.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      0.822ns (routing 0.157ns, distribution 0.665ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.184ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        0.822     0.940    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/tx_core_clk_0
    SLICE_X99Y140        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y140        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.989 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_0/s_out_d4_reg/Q
                         net (fo=3, routed)           0.251     1.240    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_reset
    SLICE_X99Y141        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.001     1.166    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_clk
    SLICE_X99Y141        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.167     0.999    
    SLICE_X99Y141        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     1.004    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_0/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_send_ack/SM_reg[1]/CLR
                            (removal check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.048ns (7.317%)  route 0.608ns (92.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.817ns (routing 0.157ns, distribution 0.660ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.184ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        0.817     0.935    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X88Y132        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y132        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     0.983 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=57, routed)          0.608     1.591    inst_Ports0/inst_send_ack/lopt_2
    SLICE_X92Y135        FDCE                                         f  inst_Ports0/inst_send_ack/SM_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        0.997     1.162    inst_Ports0/inst_send_ack/clk
    SLICE_X92Y135        FDCE                                         r  inst_Ports0/inst_send_ack/SM_reg[1]/C
                         clock pessimism             -0.138     1.024    
    SLICE_X92Y135        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     1.029    inst_Ports0/inst_send_ack/SM_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_send_ack/MAC_fifo_rd_en_reg/CLR
                            (removal check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.048ns (7.262%)  route 0.613ns (92.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.817ns (routing 0.157ns, distribution 0.660ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.184ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        0.817     0.935    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X88Y132        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y132        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     0.983 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=57, routed)          0.613     1.596    inst_Ports0/inst_send_ack/lopt_2
    SLICE_X92Y135        FDCE                                         f  inst_Ports0/inst_send_ack/MAC_fifo_rd_en_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        0.999     1.164    inst_Ports0/inst_send_ack/clk
    SLICE_X92Y135        FDCE                                         r  inst_Ports0/inst_send_ack/MAC_fifo_rd_en_reg/C
                         clock pessimism             -0.138     1.026    
    SLICE_X92Y135        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     1.031    inst_Ports0/inst_send_ack/MAC_fifo_rd_en_reg
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_send_ack/SM_reg[0]/CLR
                            (removal check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.048ns (7.262%)  route 0.613ns (92.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.817ns (routing 0.157ns, distribution 0.660ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.184ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        0.817     0.935    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X88Y132        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y132        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     0.983 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=57, routed)          0.613     1.596    inst_Ports0/inst_send_ack/lopt_2
    SLICE_X92Y135        FDCE                                         f  inst_Ports0/inst_send_ack/SM_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        0.999     1.164    inst_Ports0/inst_send_ack/clk
    SLICE_X92Y135        FDCE                                         r  inst_Ports0/inst_send_ack/SM_reg[0]/C
                         clock pessimism             -0.138     1.026    
    SLICE_X92Y135        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.005     1.031    inst_Ports0/inst_send_ack/SM_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_send_ack/SM_reg[2]/CLR
                            (removal check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.048ns (7.262%)  route 0.613ns (92.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.817ns (routing 0.157ns, distribution 0.660ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.184ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        0.817     0.935    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X88Y132        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y132        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     0.983 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=57, routed)          0.613     1.596    inst_Ports0/inst_send_ack/lopt_2
    SLICE_X92Y135        FDCE                                         f  inst_Ports0/inst_send_ack/SM_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        0.999     1.164    inst_Ports0/inst_send_ack/clk
    SLICE_X92Y135        FDCE                                         r  inst_Ports0/inst_send_ack/SM_reg[2]/C
                         clock pessimism             -0.138     1.026    
    SLICE_X92Y135        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     1.031    inst_Ports0/inst_send_ack/SM_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports0/inst_send_ack/SM_reg[3]/CLR
                            (removal check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.048ns (7.262%)  route 0.613ns (92.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.817ns (routing 0.157ns, distribution 0.660ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.184ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        0.817     0.935    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X88Y132        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y132        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     0.983 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=57, routed)          0.613     1.596    inst_Ports0/inst_send_ack/lopt_2
    SLICE_X92Y135        FDCE                                         f  inst_Ports0/inst_send_ack/SM_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        0.999     1.164    inst_Ports0/inst_send_ack/clk
    SLICE_X92Y135        FDCE                                         r  inst_Ports0/inst_send_ack/SM_reg[3]/C
                         clock pessimism             -0.138     1.026    
    SLICE_X92Y135        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005     1.031    inst_Ports0/inst_send_ack/SM_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_0_reg[16]/CLR
                            (removal check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.093ns (11.832%)  route 0.693ns (88.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.817ns (routing 0.157ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.184ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        0.817     0.935    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X88Y132        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y132        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     0.983 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=57, routed)          0.165     1.148    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X92Y132        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.045     1.193 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=53, routed)          0.528     1.721    user_tx_reset_0
    SLICE_X85Y137        FDCE                                         f  packet_frame_index_0_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.024     1.189    tx_clk_out_0
    SLICE_X85Y137        FDCE                                         r  packet_frame_index_0_reg[16]/C
                         clock pessimism             -0.138     1.051    
    SLICE_X85Y137        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     1.056    packet_frame_index_0_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            packet_frame_index_0_reg[8]/CLR
                            (removal check against rising-edge clock tx_clk_out_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_0 rise@0.000ns - tx_clk_out_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.093ns (11.832%)  route 0.693ns (88.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.817ns (routing 0.157ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.184ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        0.817     0.935    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X88Y132        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y132        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     0.983 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=57, routed)          0.165     1.148    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X92Y132        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.045     1.193 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_0/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_0_INST_0/O
                         net (fo=53, routed)          0.528     1.721    user_tx_reset_0
    SLICE_X85Y137        FDCE                                         f  packet_frame_index_0_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y85        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=3706, routed)        1.024     1.189    tx_clk_out_0
    SLICE_X85Y137        FDCE                                         r  packet_frame_index_0_reg[8]/C
                         clock pessimism             -0.138     1.051    
    SLICE_X85Y137        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     1.056    packet_frame_index_0_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.665    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  tx_clk_out_1
  To Clock:  tx_clk_out_1

Setup :            0  Failing Endpoints,  Worst Slack        2.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[20]/PRE
                            (recovery check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 0.118ns (3.119%)  route 3.665ns (96.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.231ns = ( 8.631 - 6.400 ) 
    Source Clock Delay      (SCD):    2.508ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 0.417ns, distribution 1.694ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.376ns, distribution 1.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       2.111     2.508    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X72Y143        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y143        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     2.626 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         3.665     6.291    inst_Ports_for_CC_port_1/inst_send_data/lopt
    SLICE_X68Y181        FDPE                                         f  inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[20]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.902     8.631    inst_Ports_for_CC_port_1/inst_send_data/clk
    SLICE_X68Y181        FDPE                                         r  inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[20]/C
                         clock pessimism              0.109     8.740    
                         clock uncertainty           -0.035     8.705    
    SLICE_X68Y181        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.623    inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[20]
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -6.291    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[22]/PRE
                            (recovery check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 0.118ns (3.119%)  route 3.665ns (96.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.231ns = ( 8.631 - 6.400 ) 
    Source Clock Delay      (SCD):    2.508ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 0.417ns, distribution 1.694ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.376ns, distribution 1.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       2.111     2.508    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X72Y143        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y143        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     2.626 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         3.665     6.291    inst_Ports_for_CC_port_1/inst_send_data/lopt
    SLICE_X68Y181        FDPE                                         f  inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[22]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.902     8.631    inst_Ports_for_CC_port_1/inst_send_data/clk
    SLICE_X68Y181        FDPE                                         r  inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[22]/C
                         clock pessimism              0.109     8.740    
                         clock uncertainty           -0.035     8.705    
    SLICE_X68Y181        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082     8.623    inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[22]
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -6.291    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[24]/PRE
                            (recovery check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 0.118ns (3.119%)  route 3.665ns (96.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.231ns = ( 8.631 - 6.400 ) 
    Source Clock Delay      (SCD):    2.508ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 0.417ns, distribution 1.694ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.376ns, distribution 1.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       2.111     2.508    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X72Y143        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y143        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     2.626 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         3.665     6.291    inst_Ports_for_CC_port_1/inst_send_data/lopt
    SLICE_X68Y181        FDPE                                         f  inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[24]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.902     8.631    inst_Ports_for_CC_port_1/inst_send_data/clk
    SLICE_X68Y181        FDPE                                         r  inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[24]/C
                         clock pessimism              0.109     8.740    
                         clock uncertainty           -0.035     8.705    
    SLICE_X68Y181        FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.082     8.623    inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[24]
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -6.291    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[31]/PRE
                            (recovery check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.118ns (3.117%)  route 3.668ns (96.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 8.635 - 6.400 ) 
    Source Clock Delay      (SCD):    2.508ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 0.417ns, distribution 1.694ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.376ns, distribution 1.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       2.111     2.508    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X72Y143        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y143        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     2.626 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         3.668     6.294    inst_Ports_for_CC_port_1/inst_send_data/lopt
    SLICE_X67Y181        FDPE                                         f  inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[31]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.906     8.635    inst_Ports_for_CC_port_1/inst_send_data/clk
    SLICE_X67Y181        FDPE                                         r  inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[31]/C
                         clock pessimism              0.109     8.744    
                         clock uncertainty           -0.035     8.709    
    SLICE_X67Y181        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.082     8.627    inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[31]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -6.294    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             2.440ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[12]/PRE
                            (recovery check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.118ns (3.210%)  route 3.558ns (96.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 8.632 - 6.400 ) 
    Source Clock Delay      (SCD):    2.508ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 0.417ns, distribution 1.694ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.376ns, distribution 1.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       2.111     2.508    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X72Y143        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y143        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     2.626 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         3.558     6.184    inst_Ports_for_CC_port_1/inst_send_data/lopt
    SLICE_X69Y180        FDPE                                         f  inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[12]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.903     8.632    inst_Ports_for_CC_port_1/inst_send_data/clk
    SLICE_X69Y180        FDPE                                         r  inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[12]/C
                         clock pessimism              0.109     8.741    
                         clock uncertainty           -0.035     8.706    
    SLICE_X69Y180        FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.082     8.624    inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.624    
                         arrival time                          -6.184    
  -------------------------------------------------------------------
                         slack                                  2.440    

Slack (MET) :             2.440ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[13]/PRE
                            (recovery check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.118ns (3.210%)  route 3.558ns (96.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 8.632 - 6.400 ) 
    Source Clock Delay      (SCD):    2.508ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 0.417ns, distribution 1.694ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.376ns, distribution 1.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       2.111     2.508    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X72Y143        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y143        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     2.626 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         3.558     6.184    inst_Ports_for_CC_port_1/inst_send_data/lopt
    SLICE_X69Y180        FDPE                                         f  inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[13]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.903     8.632    inst_Ports_for_CC_port_1/inst_send_data/clk
    SLICE_X69Y180        FDPE                                         r  inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[13]/C
                         clock pessimism              0.109     8.741    
                         clock uncertainty           -0.035     8.706    
    SLICE_X69Y180        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.082     8.624    inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[13]
  -------------------------------------------------------------------
                         required time                          8.624    
                         arrival time                          -6.184    
  -------------------------------------------------------------------
                         slack                                  2.440    

Slack (MET) :             2.440ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[14]/PRE
                            (recovery check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.118ns (3.210%)  route 3.558ns (96.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 8.632 - 6.400 ) 
    Source Clock Delay      (SCD):    2.508ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 0.417ns, distribution 1.694ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.376ns, distribution 1.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       2.111     2.508    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X72Y143        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y143        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     2.626 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         3.558     6.184    inst_Ports_for_CC_port_1/inst_send_data/lopt
    SLICE_X69Y180        FDPE                                         f  inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[14]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.903     8.632    inst_Ports_for_CC_port_1/inst_send_data/clk
    SLICE_X69Y180        FDPE                                         r  inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[14]/C
                         clock pessimism              0.109     8.741    
                         clock uncertainty           -0.035     8.706    
    SLICE_X69Y180        FDPE (Recov_BFF_SLICEM_C_PRE)
                                                     -0.082     8.624    inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[14]
  -------------------------------------------------------------------
                         required time                          8.624    
                         arrival time                          -6.184    
  -------------------------------------------------------------------
                         slack                                  2.440    

Slack (MET) :             2.440ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[21]/PRE
                            (recovery check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.118ns (3.210%)  route 3.558ns (96.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 8.632 - 6.400 ) 
    Source Clock Delay      (SCD):    2.508ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 0.417ns, distribution 1.694ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.376ns, distribution 1.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       2.111     2.508    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X72Y143        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y143        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     2.626 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         3.558     6.184    inst_Ports_for_CC_port_1/inst_send_data/lopt
    SLICE_X69Y180        FDPE                                         f  inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[21]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.903     8.632    inst_Ports_for_CC_port_1/inst_send_data/clk
    SLICE_X69Y180        FDPE                                         r  inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[21]/C
                         clock pessimism              0.109     8.741    
                         clock uncertainty           -0.035     8.706    
    SLICE_X69Y180        FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.082     8.624    inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[21]
  -------------------------------------------------------------------
                         required time                          8.624    
                         arrival time                          -6.184    
  -------------------------------------------------------------------
                         slack                                  2.440    

Slack (MET) :             2.440ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[6]/PRE
                            (recovery check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.118ns (3.210%)  route 3.558ns (96.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 8.632 - 6.400 ) 
    Source Clock Delay      (SCD):    2.508ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 0.417ns, distribution 1.694ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.376ns, distribution 1.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       2.111     2.508    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X72Y143        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y143        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     2.626 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         3.558     6.184    inst_Ports_for_CC_port_1/inst_send_data/lopt
    SLICE_X69Y180        FDPE                                         f  inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[6]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.903     8.632    inst_Ports_for_CC_port_1/inst_send_data/clk
    SLICE_X69Y180        FDPE                                         r  inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[6]/C
                         clock pessimism              0.109     8.741    
                         clock uncertainty           -0.035     8.706    
    SLICE_X69Y180        FDPE (Recov_CFF_SLICEM_C_PRE)
                                                     -0.082     8.624    inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[6]
  -------------------------------------------------------------------
                         required time                          8.624    
                         arrival time                          -6.184    
  -------------------------------------------------------------------
                         slack                                  2.440    

Slack (MET) :             2.440ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[8]/PRE
                            (recovery check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_1 rise@6.400ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.118ns (3.210%)  route 3.558ns (96.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 8.632 - 6.400 ) 
    Source Clock Delay      (SCD):    2.508ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.111ns (routing 0.417ns, distribution 1.694ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.376ns, distribution 1.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       2.111     2.508    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X72Y143        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y143        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     2.626 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         3.558     6.184    inst_Ports_for_CC_port_1/inst_send_data/lopt
    SLICE_X69Y180        FDPE                                         f  inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[8]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.903     8.632    inst_Ports_for_CC_port_1/inst_send_data/clk
    SLICE_X69Y180        FDPE                                         r  inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[8]/C
                         clock pessimism              0.109     8.741    
                         clock uncertainty           -0.035     8.706    
    SLICE_X69Y180        FDPE (Recov_CFF2_SLICEM_C_PRE)
                                                     -0.082     8.624    inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1_reg[8]
  -------------------------------------------------------------------
                         required time                          8.624    
                         arrival time                          -6.184    
  -------------------------------------------------------------------
                         slack                                  2.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_1/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.049ns (17.690%)  route 0.228ns (82.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      0.857ns (routing 0.215ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.248ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       0.857     0.975    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_1/tx_core_clk_1
    SLICE_X84Y180        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_1/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y180        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.024 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_1/s_out_d4_reg/Q
                         net (fo=3, routed)           0.228     1.252    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_reset
    SLICE_X84Y180        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.029     1.194    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_clk
    SLICE_X84Y180        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.189     1.005    
    SLICE_X84Y180        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.010    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_1/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.049ns (17.690%)  route 0.228ns (82.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      0.857ns (routing 0.215ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.248ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       0.857     0.975    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_1/tx_core_clk_1
    SLICE_X84Y180        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_1/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y180        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.024 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_1/s_out_d4_reg/Q
                         net (fo=3, routed)           0.228     1.252    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_reset
    SLICE_X84Y180        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.029     1.194    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_clk
    SLICE_X84Y180        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.189     1.005    
    SLICE_X84Y180        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     1.010    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_1/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.049ns (17.690%)  route 0.228ns (82.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      0.857ns (routing 0.215ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.248ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       0.857     0.975    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_1/tx_core_clk_1
    SLICE_X84Y180        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_1/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y180        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.024 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_1/s_out_d4_reg/Q
                         net (fo=3, routed)           0.228     1.252    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_reset
    SLICE_X84Y180        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.029     1.194    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_clk
    SLICE_X84Y180        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.189     1.005    
    SLICE_X84Y180        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     1.010    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_1/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low_reg[0]/CLR
                            (removal check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.048ns (13.636%)  route 0.304ns (86.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.924ns (routing 0.215ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.248ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       0.924     1.042    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X72Y143        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y143        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.090 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         0.304     1.394    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/lopt
    SLICE_X67Y148        FDCE                                         f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.127     1.292    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X67Y148        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low_reg[0]/C
                         clock pessimism             -0.148     1.144    
    SLICE_X67Y148        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     1.149    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low_reg[12]/CLR
                            (removal check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.048ns (13.636%)  route 0.304ns (86.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.924ns (routing 0.215ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.248ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       0.924     1.042    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X72Y143        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y143        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.090 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         0.304     1.394    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/lopt
    SLICE_X67Y148        FDCE                                         f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.127     1.292    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X67Y148        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low_reg[12]/C
                         clock pessimism             -0.148     1.144    
    SLICE_X67Y148        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     1.149    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low_reg[14]/CLR
                            (removal check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.048ns (13.636%)  route 0.304ns (86.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.924ns (routing 0.215ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.248ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       0.924     1.042    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X72Y143        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y143        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.090 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         0.304     1.394    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/lopt
    SLICE_X67Y148        FDCE                                         f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.127     1.292    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X67Y148        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low_reg[14]/C
                         clock pessimism             -0.148     1.144    
    SLICE_X67Y148        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                      0.005     1.149    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low_reg[2]/CLR
                            (removal check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.048ns (13.636%)  route 0.304ns (86.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.924ns (routing 0.215ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.248ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       0.924     1.042    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X72Y143        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y143        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.090 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         0.304     1.394    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/lopt
    SLICE_X67Y148        FDCE                                         f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.127     1.292    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X67Y148        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low_reg[2]/C
                         clock pessimism             -0.148     1.144    
    SLICE_X67Y148        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                      0.005     1.149    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low_reg[3]/CLR
                            (removal check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.048ns (13.636%)  route 0.304ns (86.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.924ns (routing 0.215ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.248ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       0.924     1.042    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X72Y143        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y143        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.090 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         0.304     1.394    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/lopt
    SLICE_X67Y148        FDCE                                         f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.127     1.292    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X67Y148        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low_reg[3]/C
                         clock pessimism             -0.148     1.144    
    SLICE_X67Y148        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                      0.005     1.149    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low_reg[8]/CLR
                            (removal check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.048ns (13.636%)  route 0.304ns (86.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.924ns (routing 0.215ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.248ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       0.924     1.042    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X72Y143        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y143        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.090 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         0.304     1.394    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/lopt
    SLICE_X67Y148        FDCE                                         f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.127     1.292    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X67Y148        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low_reg[8]/C
                         clock pessimism             -0.148     1.144    
    SLICE_X67Y148        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                      0.005     1.149    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now_reg[1]/CLR
                            (removal check against rising-edge clock tx_clk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_1 rise@0.000ns - tx_clk_out_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.048ns (10.063%)  route 0.429ns (89.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.924ns (routing 0.215ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.248ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       0.924     1.042    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X72Y143        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y143        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.090 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_1/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=704, routed)         0.429     1.519    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/lopt
    SLICE_X62Y149        FDCE                                         f  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_1_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y81        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=11736, routed)       1.140     1.305    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/clk
    SLICE_X62Y149        FDCE                                         r  inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now_reg[1]/C
                         clock pessimism             -0.148     1.157    
    SLICE_X62Y149        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                      0.005     1.162    inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.357    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  tx_clk_out_2
  To Clock:  tx_clk_out_2

Setup :            0  Failing Endpoints,  Worst Slack        3.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.440ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            wait_cnt_2_reg[0]/CLR
                            (recovery check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.294ns (10.797%)  route 2.429ns (89.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.148ns = ( 8.548 - 6.400 ) 
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.048ns (routing 0.422ns, distribution 1.626ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.380ns, distribution 1.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        2.048     2.445    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X62Y262        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y262        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     2.563 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=93, routed)          0.999     3.562    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X66Y270        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.176     3.738 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_2_INST_0/O
                         net (fo=133, routed)         1.430     5.168    user_tx_reset_2
    SLICE_X59Y252        FDCE                                         f  wait_cnt_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.819     8.548    tx_clk_out_2
    SLICE_X59Y252        FDCE                                         r  wait_cnt_2_reg[0]/C
                         clock pessimism              0.177     8.725    
                         clock uncertainty           -0.035     8.690    
    SLICE_X59Y252        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082     8.608    wait_cnt_2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.608    
                         arrival time                          -5.168    
  -------------------------------------------------------------------
                         slack                                  3.440    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            wait_cnt_2_reg[1]/CLR
                            (recovery check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 0.294ns (11.351%)  route 2.296ns (88.649%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 8.526 - 6.400 ) 
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.048ns (routing 0.422ns, distribution 1.626ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.380ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        2.048     2.445    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X62Y262        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y262        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     2.563 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=93, routed)          0.999     3.562    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X66Y270        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.176     3.738 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_2_INST_0/O
                         net (fo=133, routed)         1.297     5.035    user_tx_reset_2
    SLICE_X60Y252        FDCE                                         f  wait_cnt_2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.797     8.526    tx_clk_out_2
    SLICE_X60Y252        FDCE                                         r  wait_cnt_2_reg[1]/C
                         clock pessimism              0.177     8.703    
                         clock uncertainty           -0.035     8.668    
    SLICE_X60Y252        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     8.586    wait_cnt_2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.586    
                         arrival time                          -5.035    
  -------------------------------------------------------------------
                         slack                                  3.551    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            wait_cnt_2_reg[2]/CLR
                            (recovery check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 0.294ns (11.351%)  route 2.296ns (88.649%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 8.526 - 6.400 ) 
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.048ns (routing 0.422ns, distribution 1.626ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.380ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        2.048     2.445    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X62Y262        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y262        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     2.563 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=93, routed)          0.999     3.562    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X66Y270        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.176     3.738 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_2_INST_0/O
                         net (fo=133, routed)         1.297     5.035    user_tx_reset_2
    SLICE_X60Y252        FDCE                                         f  wait_cnt_2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.797     8.526    tx_clk_out_2
    SLICE_X60Y252        FDCE                                         r  wait_cnt_2_reg[2]/C
                         clock pessimism              0.177     8.703    
                         clock uncertainty           -0.035     8.668    
    SLICE_X60Y252        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082     8.586    wait_cnt_2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.586    
                         arrival time                          -5.035    
  -------------------------------------------------------------------
                         slack                                  3.551    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            wait_cnt_2_reg[3]/CLR
                            (recovery check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 0.294ns (11.351%)  route 2.296ns (88.649%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 8.526 - 6.400 ) 
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.048ns (routing 0.422ns, distribution 1.626ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.380ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        2.048     2.445    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X62Y262        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y262        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     2.563 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=93, routed)          0.999     3.562    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X66Y270        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.176     3.738 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_2_INST_0/O
                         net (fo=133, routed)         1.297     5.035    user_tx_reset_2
    SLICE_X60Y252        FDCE                                         f  wait_cnt_2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.797     8.526    tx_clk_out_2
    SLICE_X60Y252        FDCE                                         r  wait_cnt_2_reg[3]/C
                         clock pessimism              0.177     8.703    
                         clock uncertainty           -0.035     8.668    
    SLICE_X60Y252        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082     8.586    wait_cnt_2_reg[3]
  -------------------------------------------------------------------
                         required time                          8.586    
                         arrival time                          -5.035    
  -------------------------------------------------------------------
                         slack                                  3.551    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            wait_cnt_2_reg[5]/CLR
                            (recovery check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 0.294ns (11.351%)  route 2.296ns (88.649%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 8.526 - 6.400 ) 
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.048ns (routing 0.422ns, distribution 1.626ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.380ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        2.048     2.445    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X62Y262        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y262        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     2.563 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=93, routed)          0.999     3.562    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X66Y270        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.176     3.738 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_2_INST_0/O
                         net (fo=133, routed)         1.297     5.035    user_tx_reset_2
    SLICE_X60Y252        FDCE                                         f  wait_cnt_2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.797     8.526    tx_clk_out_2
    SLICE_X60Y252        FDCE                                         r  wait_cnt_2_reg[5]/C
                         clock pessimism              0.177     8.703    
                         clock uncertainty           -0.035     8.668    
    SLICE_X60Y252        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     8.586    wait_cnt_2_reg[5]
  -------------------------------------------------------------------
                         required time                          8.586    
                         arrival time                          -5.035    
  -------------------------------------------------------------------
                         slack                                  3.551    

Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            wait_cnt_2_reg[10]/CLR
                            (recovery check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.294ns (11.956%)  route 2.165ns (88.044%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns = ( 8.537 - 6.400 ) 
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.048ns (routing 0.422ns, distribution 1.626ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.380ns, distribution 1.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        2.048     2.445    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X62Y262        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y262        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     2.563 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=93, routed)          0.999     3.562    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X66Y270        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.176     3.738 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_2_INST_0/O
                         net (fo=133, routed)         1.166     4.904    user_tx_reset_2
    SLICE_X61Y253        FDCE                                         f  wait_cnt_2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.808     8.537    tx_clk_out_2
    SLICE_X61Y253        FDCE                                         r  wait_cnt_2_reg[10]/C
                         clock pessimism              0.177     8.714    
                         clock uncertainty           -0.035     8.679    
    SLICE_X61Y253        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082     8.597    wait_cnt_2_reg[10]
  -------------------------------------------------------------------
                         required time                          8.597    
                         arrival time                          -4.904    
  -------------------------------------------------------------------
                         slack                                  3.693    

Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            wait_cnt_2_reg[15]/CLR
                            (recovery check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.294ns (11.956%)  route 2.165ns (88.044%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns = ( 8.537 - 6.400 ) 
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.048ns (routing 0.422ns, distribution 1.626ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.380ns, distribution 1.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        2.048     2.445    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X62Y262        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y262        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     2.563 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=93, routed)          0.999     3.562    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X66Y270        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.176     3.738 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_2_INST_0/O
                         net (fo=133, routed)         1.166     4.904    user_tx_reset_2
    SLICE_X61Y253        FDCE                                         f  wait_cnt_2_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.808     8.537    tx_clk_out_2
    SLICE_X61Y253        FDCE                                         r  wait_cnt_2_reg[15]/C
                         clock pessimism              0.177     8.714    
                         clock uncertainty           -0.035     8.679    
    SLICE_X61Y253        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.082     8.597    wait_cnt_2_reg[15]
  -------------------------------------------------------------------
                         required time                          8.597    
                         arrival time                          -4.904    
  -------------------------------------------------------------------
                         slack                                  3.693    

Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            wait_cnt_2_reg[4]/CLR
                            (recovery check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.294ns (11.956%)  route 2.165ns (88.044%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns = ( 8.537 - 6.400 ) 
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.048ns (routing 0.422ns, distribution 1.626ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.380ns, distribution 1.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        2.048     2.445    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X62Y262        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y262        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     2.563 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=93, routed)          0.999     3.562    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X66Y270        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.176     3.738 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_2_INST_0/O
                         net (fo=133, routed)         1.166     4.904    user_tx_reset_2
    SLICE_X61Y253        FDCE                                         f  wait_cnt_2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.808     8.537    tx_clk_out_2
    SLICE_X61Y253        FDCE                                         r  wait_cnt_2_reg[4]/C
                         clock pessimism              0.177     8.714    
                         clock uncertainty           -0.035     8.679    
    SLICE_X61Y253        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.082     8.597    wait_cnt_2_reg[4]
  -------------------------------------------------------------------
                         required time                          8.597    
                         arrival time                          -4.904    
  -------------------------------------------------------------------
                         slack                                  3.693    

Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            wait_cnt_2_reg[7]/CLR
                            (recovery check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.294ns (11.956%)  route 2.165ns (88.044%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns = ( 8.537 - 6.400 ) 
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.048ns (routing 0.422ns, distribution 1.626ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.380ns, distribution 1.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        2.048     2.445    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X62Y262        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y262        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     2.563 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=93, routed)          0.999     3.562    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X66Y270        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.176     3.738 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_2_INST_0/O
                         net (fo=133, routed)         1.166     4.904    user_tx_reset_2
    SLICE_X61Y253        FDCE                                         f  wait_cnt_2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.808     8.537    tx_clk_out_2
    SLICE_X61Y253        FDCE                                         r  wait_cnt_2_reg[7]/C
                         clock pessimism              0.177     8.714    
                         clock uncertainty           -0.035     8.679    
    SLICE_X61Y253        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082     8.597    wait_cnt_2_reg[7]
  -------------------------------------------------------------------
                         required time                          8.597    
                         arrival time                          -4.904    
  -------------------------------------------------------------------
                         slack                                  3.693    

Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            wait_cnt_2_reg[16]/CLR
                            (recovery check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_2 rise@6.400ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 0.294ns (11.985%)  route 2.159ns (88.015%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.135ns = ( 8.535 - 6.400 ) 
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.048ns (routing 0.422ns, distribution 1.626ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.380ns, distribution 1.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        2.048     2.445    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X62Y262        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y262        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     2.563 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=93, routed)          0.999     3.562    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X66Y270        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.176     3.738 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/user_tx_reset_2_INST_0/O
                         net (fo=133, routed)         1.160     4.898    user_tx_reset_2
    SLICE_X61Y253        FDCE                                         f  wait_cnt_2_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.806     8.535    tx_clk_out_2
    SLICE_X61Y253        FDCE                                         r  wait_cnt_2_reg[16]/C
                         clock pessimism              0.177     8.712    
                         clock uncertainty           -0.035     8.677    
    SLICE_X61Y253        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.082     8.595    wait_cnt_2_reg[16]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -4.898    
  -------------------------------------------------------------------
                         slack                                  3.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.049ns (27.072%)  route 0.132ns (72.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      0.882ns (routing 0.220ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.253ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.882     1.000    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_2/tx_core_clk_2
    SLICE_X70Y264        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y264        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.049 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_2/s_out_d4_reg/Q
                         net (fo=3, routed)           0.132     1.181    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_reset
    SLICE_X70Y264        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.056     1.221    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_clk
    SLICE_X70Y264        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.187     1.034    
    SLICE_X70Y264        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.039    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.049ns (27.072%)  route 0.132ns (72.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      0.882ns (routing 0.220ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.253ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.882     1.000    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_2/tx_core_clk_2
    SLICE_X70Y264        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y264        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.049 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_2/s_out_d4_reg/Q
                         net (fo=3, routed)           0.132     1.181    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_reset
    SLICE_X70Y264        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.056     1.221    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_clk
    SLICE_X70Y264        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.187     1.034    
    SLICE_X70Y264        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     1.039    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_2/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.049ns (27.072%)  route 0.132ns (72.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      0.882ns (routing 0.220ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.253ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.882     1.000    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_2/tx_core_clk_2
    SLICE_X70Y264        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_2/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y264        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.049 f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_core_cdc_sync_tx_reset_2/s_out_d4_reg/Q
                         net (fo=3, routed)           0.132     1.181    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_reset
    SLICE_X70Y264        FDPE                                         f  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.056     1.221    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_clk
    SLICE_X70Y264        FDPE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.187     1.034    
    SLICE_X70Y264        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     1.039    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/DUT/inst/i_xxv_ethernet_0_top_2/i_xxv_ethernet_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_send_data_2/tx_axis_tdata_1_reg[0]/CLR
                            (removal check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.048ns (22.120%)  route 0.169ns (77.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      0.908ns (routing 0.220ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.253ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.908     1.026    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X62Y262        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y262        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.074 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=93, routed)          0.169     1.243    inst_send_data_2/lopt_1
    SLICE_X62Y263        FDCE                                         f  inst_send_data_2/tx_axis_tdata_1_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.081     1.246    inst_send_data_2/clk
    SLICE_X62Y263        FDCE                                         r  inst_send_data_2/tx_axis_tdata_1_reg[0]/C
                         clock pessimism             -0.178     1.068    
    SLICE_X62Y263        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     1.073    inst_send_data_2/tx_axis_tdata_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_send_data_2/tx_axis_tdata_1_reg[15]/PRE
                            (removal check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.048ns (22.120%)  route 0.169ns (77.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      0.908ns (routing 0.220ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.253ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.908     1.026    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X62Y262        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y262        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.074 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=93, routed)          0.169     1.243    inst_send_data_2/lopt_1
    SLICE_X62Y263        FDPE                                         f  inst_send_data_2/tx_axis_tdata_1_reg[15]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.081     1.246    inst_send_data_2/clk
    SLICE_X62Y263        FDPE                                         r  inst_send_data_2/tx_axis_tdata_1_reg[15]/C
                         clock pessimism             -0.178     1.068    
    SLICE_X62Y263        FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                      0.005     1.073    inst_send_data_2/tx_axis_tdata_1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_send_data_2/tx_axis_tdata_1_reg[1]/CLR
                            (removal check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.048ns (22.120%)  route 0.169ns (77.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      0.908ns (routing 0.220ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.253ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.908     1.026    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X62Y262        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y262        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.074 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=93, routed)          0.169     1.243    inst_send_data_2/lopt_1
    SLICE_X62Y263        FDCE                                         f  inst_send_data_2/tx_axis_tdata_1_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.081     1.246    inst_send_data_2/clk
    SLICE_X62Y263        FDCE                                         r  inst_send_data_2/tx_axis_tdata_1_reg[1]/C
                         clock pessimism             -0.178     1.068    
    SLICE_X62Y263        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                      0.005     1.073    inst_send_data_2/tx_axis_tdata_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_send_data_2/tx_axis_tdata_1_reg[2]/CLR
                            (removal check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.048ns (22.120%)  route 0.169ns (77.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      0.908ns (routing 0.220ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.253ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.908     1.026    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X62Y262        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y262        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.074 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=93, routed)          0.169     1.243    inst_send_data_2/lopt_1
    SLICE_X62Y263        FDCE                                         f  inst_send_data_2/tx_axis_tdata_1_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.081     1.246    inst_send_data_2/clk
    SLICE_X62Y263        FDCE                                         r  inst_send_data_2/tx_axis_tdata_1_reg[2]/C
                         clock pessimism             -0.178     1.068    
    SLICE_X62Y263        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                      0.005     1.073    inst_send_data_2/tx_axis_tdata_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_send_data_2/tx_axis_tdata_1_reg[3]/CLR
                            (removal check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.048ns (22.120%)  route 0.169ns (77.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      0.908ns (routing 0.220ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.253ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.908     1.026    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X62Y262        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y262        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.074 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=93, routed)          0.169     1.243    inst_send_data_2/lopt_1
    SLICE_X62Y263        FDCE                                         f  inst_send_data_2/tx_axis_tdata_1_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.081     1.246    inst_send_data_2/clk
    SLICE_X62Y263        FDCE                                         r  inst_send_data_2/tx_axis_tdata_1_reg[3]/C
                         clock pessimism             -0.178     1.068    
    SLICE_X62Y263        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                      0.005     1.073    inst_send_data_2/tx_axis_tdata_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_send_data_2/tx_axis_tdata_1_reg[4]/PRE
                            (removal check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.048ns (22.120%)  route 0.169ns (77.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      0.908ns (routing 0.220ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.253ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.908     1.026    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X62Y262        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y262        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.074 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=93, routed)          0.169     1.243    inst_send_data_2/lopt_1
    SLICE_X62Y263        FDPE                                         f  inst_send_data_2/tx_axis_tdata_1_reg[4]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.081     1.246    inst_send_data_2/clk
    SLICE_X62Y263        FDPE                                         r  inst_send_data_2/tx_axis_tdata_1_reg[4]/C
                         clock pessimism             -0.178     1.068    
    SLICE_X62Y263        FDPE (Remov_GFF2_SLICEM_C_PRE)
                                                      0.005     1.073    inst_send_data_2/tx_axis_tdata_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            inst_send_data_2/tx_axis_tdata_1_reg[5]/PRE
                            (removal check against rising-edge clock tx_clk_out_2  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_2 rise@0.000ns - tx_clk_out_2 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.048ns (22.120%)  route 0.169ns (77.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      0.908ns (routing 0.220ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.253ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        0.908     1.026    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d3_reg_0
    SLICE_X62Y262        FDRE                                         r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y262        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.074 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_sharedlogic_wrapper/i_xxv_ethernet_0_reset_wrapper_2/i_xxv_ethernet_0_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=93, routed)          0.169     1.243    inst_send_data_2/lopt_1
    SLICE_X62Y263        FDPE                                         f  inst_send_data_2/tx_axis_tdata_1_reg[5]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y14  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_2_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=4226, routed)        1.081     1.246    inst_send_data_2/clk
    SLICE_X62Y263        FDPE                                         r  inst_send_data_2/tx_axis_tdata_1_reg[5]/C
                         clock pessimism             -0.178     1.068    
    SLICE_X62Y263        FDPE (Remov_HFF_SLICEM_C_PRE)
                                                      0.005     1.073    inst_send_data_2/tx_axis_tdata_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  tx_clk_out_3
  To Clock:  tx_clk_out_3

Setup :            0  Failing Endpoints,  Worst Slack        5.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.224ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.117ns (12.829%)  route 0.795ns (87.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 8.500 - 6.400 ) 
    Source Clock Delay      (SCD):    2.436ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.039ns (routing 0.419ns, distribution 1.620ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.377ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       2.039     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.553 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         0.795     3.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X77Y227        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.771     8.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X77Y227        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.189     8.689    
                         clock uncertainty           -0.035     8.654    
    SLICE_X77Y227        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.082     8.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                  5.224    

Slack (MET) :             5.224ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.117ns (12.829%)  route 0.795ns (87.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 8.500 - 6.400 ) 
    Source Clock Delay      (SCD):    2.436ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.039ns (routing 0.419ns, distribution 1.620ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.377ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       2.039     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.553 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         0.795     3.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X77Y227        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.771     8.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X77Y227        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism              0.189     8.689    
                         clock uncertainty           -0.035     8.654    
    SLICE_X77Y227        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     8.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                  5.224    

Slack (MET) :             5.224ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.117ns (12.829%)  route 0.795ns (87.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 8.500 - 6.400 ) 
    Source Clock Delay      (SCD):    2.436ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.039ns (routing 0.419ns, distribution 1.620ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.377ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       2.039     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.553 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         0.795     3.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X77Y227        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.771     8.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X77Y227        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism              0.189     8.689    
                         clock uncertainty           -0.035     8.654    
    SLICE_X77Y227        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082     8.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                  5.224    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.117ns (12.871%)  route 0.792ns (87.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 8.501 - 6.400 ) 
    Source Clock Delay      (SCD):    2.436ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.039ns (routing 0.419ns, distribution 1.620ns)
  Clock Net Delay (Destination): 1.772ns (routing 0.377ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       2.039     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.553 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         0.792     3.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X77Y229        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.772     8.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X77Y229        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.189     8.690    
                         clock uncertainty           -0.035     8.655    
    SLICE_X77Y229        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     8.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.117ns (12.871%)  route 0.792ns (87.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 8.501 - 6.400 ) 
    Source Clock Delay      (SCD):    2.436ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.039ns (routing 0.419ns, distribution 1.620ns)
  Clock Net Delay (Destination): 1.772ns (routing 0.377ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       2.039     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.553 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         0.792     3.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X77Y229        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.772     8.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X77Y229        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism              0.189     8.690    
                         clock uncertainty           -0.035     8.655    
    SLICE_X77Y229        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082     8.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
                            (recovery check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.117ns (12.871%)  route 0.792ns (87.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 8.501 - 6.400 ) 
    Source Clock Delay      (SCD):    2.436ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.039ns (routing 0.419ns, distribution 1.620ns)
  Clock Net Delay (Destination): 1.772ns (routing 0.377ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       2.039     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.553 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         0.792     3.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X77Y229        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.772     8.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X77Y229        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/C
                         clock pessimism              0.189     8.690    
                         clock uncertainty           -0.035     8.655    
    SLICE_X77Y229        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     8.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
                            (recovery check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.117ns (12.871%)  route 0.792ns (87.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 8.501 - 6.400 ) 
    Source Clock Delay      (SCD):    2.436ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.039ns (routing 0.419ns, distribution 1.620ns)
  Clock Net Delay (Destination): 1.772ns (routing 0.377ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       2.039     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.553 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         0.792     3.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X77Y229        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.772     8.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X77Y229        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/C
                         clock pessimism              0.189     8.690    
                         clock uncertainty           -0.035     8.655    
    SLICE_X77Y229        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.082     8.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
                            (recovery check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.117ns (12.871%)  route 0.792ns (87.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 8.501 - 6.400 ) 
    Source Clock Delay      (SCD):    2.436ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.039ns (routing 0.419ns, distribution 1.620ns)
  Clock Net Delay (Destination): 1.772ns (routing 0.377ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       2.039     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.553 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         0.792     3.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X77Y229        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.772     8.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X77Y229        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/C
                         clock pessimism              0.189     8.690    
                         clock uncertainty           -0.035     8.655    
    SLICE_X77Y229        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     8.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.236ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.117ns (13.014%)  route 0.782ns (86.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.099ns = ( 8.499 - 6.400 ) 
    Source Clock Delay      (SCD):    2.436ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.039ns (routing 0.419ns, distribution 1.620ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.377ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       2.039     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.553 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         0.782     3.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X77Y229        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.770     8.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X77Y229        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/C
                         clock pessimism              0.189     8.688    
                         clock uncertainty           -0.035     8.653    
    SLICE_X77Y229        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082     8.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                          8.571    
                         arrival time                          -3.335    
  -------------------------------------------------------------------
                         slack                                  5.236    

Slack (MET) :             5.236ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out_3 rise@6.400ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.117ns (13.014%)  route 0.782ns (86.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.099ns = ( 8.499 - 6.400 ) 
    Source Clock Delay      (SCD):    2.436ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.039ns (routing 0.419ns, distribution 1.620ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.377ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       2.039     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.553 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=214, routed)         0.782     3.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X77Y229        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     6.400 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.770     8.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X77Y229        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism              0.189     8.688    
                         clock uncertainty           -0.035     8.653    
    SLICE_X77Y229        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082     8.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                          8.571    
                         arrival time                          -3.335    
  -------------------------------------------------------------------
                         slack                                  5.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.048ns (22.857%)  route 0.162ns (77.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.861ns (routing 0.220ns, distribution 0.641ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.254ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       0.861     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y222        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y222        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.027 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.162     1.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X80Y222        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.039     1.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X80Y222        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.149     1.055    
    SLICE_X80Y222        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                      0.005     1.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.048ns (26.816%)  route 0.131ns (73.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.876ns (routing 0.220ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.254ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       0.876     0.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X82Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y228        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.131     1.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X83Y228        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.052     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y228        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.188     1.029    
    SLICE_X83Y228        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                      0.005     1.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.048ns (26.816%)  route 0.131ns (73.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.876ns (routing 0.220ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.254ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       0.876     0.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X82Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y228        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.131     1.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X83Y228        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.052     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y228        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.188     1.029    
    SLICE_X83Y228        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     1.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.049ns (26.923%)  route 0.133ns (73.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Net Delay (Source):      0.862ns (routing 0.220ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.254ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       0.862     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X78Y229        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y229        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.029 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.133     1.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X78Y229        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.031     1.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X78Y229        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.186     1.010    
    SLICE_X78Y229        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005     1.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.048ns (21.818%)  route 0.172ns (78.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.881ns (routing 0.220ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.254ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       0.881     0.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y229        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y229        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.172     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X81Y229        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.040     1.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X81Y229        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.149     1.056    
    SLICE_X81Y229        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005     1.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.048ns (21.818%)  route 0.172ns (78.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.881ns (routing 0.220ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.254ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       0.881     0.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y229        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y229        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.172     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X81Y229        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.040     1.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X81Y229        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.149     1.056    
    SLICE_X81Y229        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     1.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.048ns (21.818%)  route 0.172ns (78.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.881ns (routing 0.220ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.254ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       0.881     0.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y229        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y229        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.172     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X81Y229        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.040     1.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X81Y229        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.149     1.056    
    SLICE_X81Y229        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                      0.005     1.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.048ns (21.818%)  route 0.172ns (78.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.881ns (routing 0.220ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.254ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       0.881     0.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y229        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y229        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.172     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X81Y229        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.040     1.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X81Y229        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.149     1.056    
    SLICE_X81Y229        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                      0.005     1.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.048ns (21.818%)  route 0.172ns (78.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.881ns (routing 0.220ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.254ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       0.881     0.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y229        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y229        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.172     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X81Y229        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.040     1.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X81Y229        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.149     1.056    
    SLICE_X81Y229        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                      0.005     1.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock tx_clk_out_3  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out_3 rise@0.000ns - tx_clk_out_3 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.048ns (21.818%)  route 0.172ns (78.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      0.881ns (routing 0.220ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.254ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       0.881     0.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y229        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y229        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.172     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X81Y229        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out_3 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y15  GTHE3_CHANNEL                0.000     0.000 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst/gen_gtwizard_gthe3_top.xxv_ethernet_0_gt_3_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=21397, routed)       1.040     1.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X81Y229        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.149     1.056    
    SLICE_X81Y229        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                      0.005     1.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.158    





