Program 0 /u/s/i/sinclair/public/html/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/lbi_0.asm
-------------------------------------------------
Step: 1
Compiling /u/s/i/sinclair/public/html/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/lbi_0.asm
Full name to pass to Assemble.java: /u/s/i/sinclair/public/html/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/lbi_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Skipping final_memory.syn.v, seems like a file meant for synthesis
Skipping memory2c_align.syn.v, seems like a file meant for synthesis
Skipping memory2c.syn.v, seems like a file meant for synthesis
Skipping stallmem.syn.v, seems like a file meant for synthesis
-------------------------------------------------
Step: 2
Compiling the following verilog files: alu.v and2.v and3.v and4.v and5.v assoc_fsm.v bitwise_16b.v cache.v cla_16b.v cla_4b.v clkrst.v control.v decode.v dff.v execute.v ex_mem_pipe.v fetch.v final_memory.v forward_unit.v four_bank_mem.v fullAdder_1b.v hdu.v id_ex_pipe.v if_id_pipe.v memc.v memory2c_align.v memory2c.v memory.v mem_system_hier.v mem_system.v memv.v mem_wb_pipe.v nand2.v nand3.v nor2.v nor3.v not1.v or2.v or3.v or4.v or5.v overflow_detect.v proc_hier_bench.v proc_hier_pbench.v proc_hier.v proc.v regFile_bypass.v regFile.v register.v shifter1.v shifter2.v shifter4.v shifter8.v shifter.v stallmem.v wb.v xor2.v xor3.v 
Top module: proc_hier_pbench
Compilation log in wsrun.log
rm: cannot remove 'wsrun.log': No such file or directory
Executing rm -rf __work dump.wlf dump.vcd diff.trace diff.ptrace archsim.trace archsim.ptrace verilogsim.trace verilogsim.ptrace
Executing vlib __work
Executing vlog +define+RANDSEED=3 -work __work alu.v and2.v and3.v and4.v and5.v assoc_fsm.v bitwise_16b.v cache.v cla_16b.v cla_4b.v clkrst.v control.v decode.v dff.v execute.v ex_mem_pipe.v fetch.v final_memory.v forward_unit.v four_bank_mem.v fullAdder_1b.v hdu.v id_ex_pipe.v if_id_pipe.v memc.v memory2c_align.v memory2c.v memory.v mem_system_hier.v mem_system.v memv.v mem_wb_pipe.v nand2.v nand3.v nor2.v nor3.v not1.v or2.v or3.v or4.v or5.v overflow_detect.v proc_hier_bench.v proc_hier_pbench.v proc_hier.v proc.v regFile_bypass.v regFile.v register.v shifter1.v shifter2.v shifter4.v shifter8.v shifter.v stallmem.v wb.v xor2.v xor3.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 21:07:56 on May 02,2022
vlog "+define+RANDSEED=3" -work __work alu.v and2.v and3.v and4.v and5.v assoc_fsm.v bitwise_16b.v cache.v cla_16b.v cla_4b.v clkrst.v control.v decode.v dff.v execute.v ex_mem_pipe.v fetch.v final_memory.v forward_unit.v four_bank_mem.v fullAdder_1b.v hdu.v id_ex_pipe.v if_id_pipe.v memc.v memory2c_align.v memory2c.v memory.v mem_system_hier.v mem_system.v memv.v mem_wb_pipe.v nand2.v nand3.v nor2.v nor3.v not1.v or2.v or3.v or4.v or5.v overflow_detect.v proc_hier_bench.v proc_hier_pbench.v proc_hier.v proc.v regFile_bypass.v regFile.v register.v shifter1.v shifter2.v shifter4.v shifter8.v shifter.v stallmem.v wb.v xor2.v xor3.v 
-- Compiling module alu
-- Compiling module and2
-- Compiling module and3
-- Compiling module and4
-- Compiling module and5
-- Compiling module assoc_fsm
-- Compiling module bitwise_16b
-- Compiling module cache
-- Compiling module cla_16b
-- Compiling module cla_4b
-- Compiling module clkrst
-- Compiling module control
-- Compiling module decode
-- Compiling module dff
-- Compiling module execute
-- Compiling module ex_mem_pipe
-- Compiling module fetch
-- Compiling module final_memory
-- Compiling module forward_unit
-- Compiling module four_bank_mem
-- Compiling module fullAdder_1b
-- Compiling module hdu
-- Compiling module id_ex_pipe
-- Compiling module if_id_pipe
-- Compiling module memc
-- Compiling module memory2c_align
-- Compiling module memory2c
-- Compiling module memory
-- Compiling module mem_system_hier
-- Compiling module mem_system
-- Compiling module memv
-- Compiling module mem_wb_pipe
-- Compiling module nand2
-- Compiling module nand3
-- Compiling module nor2
-- Compiling module nor3
-- Compiling module not1
-- Compiling module or2
-- Compiling module or3
-- Compiling module or4
-- Compiling module or5
-- Compiling module overflow_detect
-- Compiling module proc_hier_bench
-- Compiling module proc_hier_pbench
-- Compiling module proc_hier
-- Compiling module proc
-- Compiling module regFile_bypass
-- Compiling module regFile
** Warning: regFile.v(30): (vlog-2417) Multiple packed dimensions are not allowed.
-- Compiling module register
-- Compiling module shifter1
-- Compiling module shifter2
-- Compiling module shifter4
-- Compiling module shifter8
-- Compiling module shifter
-- Compiling module stallmem
-- Compiling module wb
-- Compiling module xor2
-- Compiling module xor3

Top level modules:
	memory2c_align
	memory2c
	mem_system_hier
	nand3
	nor3
	proc_hier_bench
	proc_hier_pbench
	stallmem
	xor3
End time: 21:07:56 on May 02,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
-------------------------------------------------
Step: 3
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 21:07:57 on May 02,2022
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.4.0-109-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.cla_16b
# Loading __work.and2
# Loading __work.not1
# Loading __work.nand2
# Loading __work.or2
# Loading __work.nor2
# Loading __work.and3
# Loading __work.or3
# Loading __work.and4
# Loading __work.or4
# Loading __work.and5
# Loading __work.or5
# Loading __work.cla_4b
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.assoc_fsm
# Loading __work.if_id_pipe
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.id_ex_pipe
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.shifter1
# Loading __work.shifter2
# Loading __work.shifter4
# Loading __work.shifter8
# Loading __work.overflow_detect
# Loading __work.bitwise_16b
# Loading __work.ex_mem_pipe
# Loading __work.memory
# Loading __work.mem_wb_pipe
# Loading __work.wb
# Loading __work.forward_unit
# Loading __work.hdu
# Loading __work.fullAdder_1b
# Loading __work.xor2
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'busy'. The port definition is at: four_bank_mem.v(79).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch0/imem/mem File: mem_system.v Line: 77
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'decode0'.  Expected 32, found 31.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/decode0 File: proc.v Line: 174
# ** Warning: (vsim-3722) proc.v(174): [TFMPC] - Missing connection for port 'stall'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'busy'. The port definition is at: four_bank_mem.v(79).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/memory0/dmem/mem File: mem_system.v Line: 77
# log -howmany -rec /* 
# 15588
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# OPENING FILES!
# PAST OPENING FILES!!!
# ** Note: $finish    : proc_hier_pbench.v(118)
#    Time: 3105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 21:07:58 on May 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
-------------------------------------------------
Step: 4
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 5
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 6
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/s/i/sinclair/public/html/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/lbi_0.asm.
-------------------------------------------------
Final log, saved in summary.log
/u/s/i/sinclair/public/html/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/lbi_0.asm SUCCESS CPI:5.3 CYCLES:32 ICOUNT:6 IHITRATE: 0 DHITRATE: 0
