// Seed: 2754195812
module module_0 (
    input wire id_0,
    input wire id_1,
    input tri0 id_2
);
  logic [7:0] id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  assign id_5[1] = id_11;
endmodule
module module_1 (
    input uwire id_0
);
  wire id_2;
  tri  id_3 = 1;
  for (id_4 = (1); {1{1}}; id_4 = id_3) begin
    uwire id_5 = 1;
    if (1) assign id_3 = 1;
  end
  module_0(
      id_0, id_0, id_0
  );
endmodule
