OpenROAD v2.0-6566-g970f89da6 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13178, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13211, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13244, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13277, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13310, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13343, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13376, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14772, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14805, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14838, timing group from output port.
[INFO ORD-0030] Using 8 thread(s).
detailed_route arguments:  -bottom_routing_layer M2 -top_routing_layer M7 -save_guide_updates -verbose 1
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.

Units:                1000
Number of layers:     21
Number of macros:     213
Number of vias:       9
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   riscv_top
Die area:                 ( 0 0 ) ( 120000 120000 )
Number of track patterns: 32
Number of DEF vias:       6
Number of components:     50045
Number of terminals:      135
Number of snets:          2
Number of nets:           11060

[WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
[WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
[INFO DRT-0164] Number of unique instances = 302.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 364139.
[INFO DRT-0033] V1 shape region query size = 904032.
[INFO DRT-0033] M2 shape region query size = 13911.
[INFO DRT-0033] V2 shape region query size = 7335.
[INFO DRT-0033] M3 shape region query size = 14674.
[INFO DRT-0033] V3 shape region query size = 4890.
[INFO DRT-0033] M4 shape region query size = 13229.
[INFO DRT-0033] V4 shape region query size = 4890.
[INFO DRT-0033] M5 shape region query size = 5205.
[INFO DRT-0033] V5 shape region query size = 324.
[INFO DRT-0033] M6 shape region query size = 180.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1080 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 261 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0084]   Complete 10726 groups.
#scanned instances     = 50045
#unique  instances     = 282
#stdCellGenAp          = 9028
#stdCellValidPlanarAp  = 120
#stdCellValidViaAp     = 7351
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 35295
#instTermValidViaApCnt = 0
#macroGenAp            = 75
#macroValidPlanarAp    = 75
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:55, elapsed time = 00:00:14, memory = 438.89 (MB), peak = 438.89 (MB)

Number of guides:     98062

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 222 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 222 STEP 540 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 31811.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 27368.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 16341.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 3043.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 1216.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 342.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 15.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 49383 vertical wires in 5 frboxes and 30753 horizontal wires in 5 frboxes.
[INFO DRT-0186] Done with 4534 vertical wires in 5 frboxes and 6233 horizontal wires in 5 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:04, memory = 913.79 (MB), peak = 945.06 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 913.79 (MB), peak = 945.06 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:06, memory = 2011.32 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:13, memory = 3319.29 (MB).
    Completing 30% with 780 violations.
    elapsed time = 00:00:21, memory = 3982.60 (MB).
    Completing 40% with 780 violations.
    elapsed time = 00:00:30, memory = 3948.43 (MB).
    Completing 50% with 780 violations.
    elapsed time = 00:00:38, memory = 4009.65 (MB).
    Completing 60% with 1786 violations.
    elapsed time = 00:00:48, memory = 4317.74 (MB).
    Completing 70% with 1786 violations.
    elapsed time = 00:00:55, memory = 4328.01 (MB).
    Completing 80% with 2474 violations.
    elapsed time = 00:01:06, memory = 4557.99 (MB).
    Completing 90% with 2474 violations.
    elapsed time = 00:01:15, memory = 4593.95 (MB).
    Completing 100% with 3357 violations.
    elapsed time = 00:01:26, memory = 4428.87 (MB).
[INFO DRT-0199]   Number of violations = 7864.
Viol/Layer          M1     M2     V2     M3     V3     M4     V4     M5     V5     M6     M7
Cut Spacing          0      0      1      0      0      0      0      0      0      0      0
CutSpcTbl            0      0   1842      0     50      0      8      0      4      0      0
EOL                  0    125      0      3      0      3      0      0      0      0      0
Metal Spacing      120     37      0     26      0      1      0      1      0      0      0
NS Metal            19      0      0      0      0      0      0      0      0      0      0
Recheck              3   2589      0   1559      0    309      0     38      0      7      2
Rect Only            0      0      0      0      0      2      0      0      0      0      0
Short                0     97      0     12      0      3      1      1      0      0      0
eolKeepOut           0    975      0     11      0     15      0      0      0      0      0
[INFO DRT-0267] cpu time = 00:10:44, elapsed time = 00:01:27, memory = 4503.89 (MB), peak = 4722.02 (MB)
Total wire length = 54263 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 12097 um.
Total wire length on LAYER M3 = 20070 um.
Total wire length on LAYER M4 = 11605 um.
Total wire length on LAYER M5 = 4496 um.
Total wire length on LAYER M6 = 5774 um.
Total wire length on LAYER M7 = 217 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 99391.
Up-via summary (total 99391):.

----------------
 Active        0
     M1    35143
     M2    52507
     M3     8944
     M4     2159
     M5      605
     M6       33
     M7        0
     M8        0
     M9        0
----------------
           99391


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 7864 violations.
    elapsed time = 00:00:08, memory = 4793.04 (MB).
    Completing 20% with 7864 violations.
    elapsed time = 00:00:17, memory = 4839.31 (MB).
    Completing 30% with 5634 violations.
    elapsed time = 00:00:28, memory = 4880.79 (MB).
    Completing 40% with 5634 violations.
    elapsed time = 00:00:38, memory = 4931.43 (MB).
    Completing 50% with 5634 violations.
    elapsed time = 00:00:47, memory = 4762.34 (MB).
    Completing 60% with 3964 violations.
    elapsed time = 00:00:59, memory = 5088.60 (MB).
    Completing 70% with 3964 violations.
    elapsed time = 00:01:08, memory = 5085.07 (MB).
    Completing 80% with 2589 violations.
    elapsed time = 00:01:20, memory = 5390.23 (MB).
    Completing 90% with 2589 violations.
    elapsed time = 00:01:30, memory = 5392.58 (MB).
    Completing 100% with 1618 violations.
    elapsed time = 00:01:41, memory = 5236.04 (MB).
[INFO DRT-0199]   Number of violations = 1878.
Viol/Layer          M2     V2     M3     V3     M4     V4     M5     M6
Corner Spacing       1      0      1      0      0      0      0      0
CutSpcTbl            0   1251      0     12      0      6      0      0
EOL                 29      0      4      0      0      0      0      0
Metal Spacing       16      0      9      0      0      0      0      0
Min Width            0      0      0      0      0      0      1      0
Recheck            119      0     17      0     85      0     37      2
Short               29      1      3      0      0      0      0      0
eolKeepOut         240      0     15      0      0      0      0      0
[INFO DRT-0267] cpu time = 00:12:35, elapsed time = 00:01:43, memory = 5288.88 (MB), peak = 5506.90 (MB)
Total wire length = 54052 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 11862 um.
Total wire length on LAYER M3 = 19979 um.
Total wire length on LAYER M4 = 11741 um.
Total wire length on LAYER M5 = 4479 um.
Total wire length on LAYER M6 = 5771 um.
Total wire length on LAYER M7 = 218 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 98267.
Up-via summary (total 98267):.

----------------
 Active        0
     M1    35143
     M2    51349
     M3     8883
     M4     2247
     M5      616
     M6       29
     M7        0
     M8        0
     M9        0
----------------
           98267


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1878 violations.
    elapsed time = 00:00:03, memory = 5572.13 (MB).
    Completing 20% with 1878 violations.
    elapsed time = 00:00:10, memory = 5583.99 (MB).
    Completing 30% with 1718 violations.
    elapsed time = 00:00:19, memory = 5289.09 (MB).
    Completing 40% with 1718 violations.
    elapsed time = 00:00:26, memory = 5656.96 (MB).
    Completing 50% with 1718 violations.
    elapsed time = 00:00:33, memory = 5550.49 (MB).
    Completing 60% with 1655 violations.
    elapsed time = 00:00:41, memory = 5579.88 (MB).
    Completing 70% with 1655 violations.
    elapsed time = 00:00:48, memory = 5580.91 (MB).
    Completing 80% with 1575 violations.
    elapsed time = 00:00:57, memory = 5289.09 (MB).
    Completing 90% with 1575 violations.
    elapsed time = 00:01:04, memory = 5572.66 (MB).
    Completing 100% with 1539 violations.
    elapsed time = 00:01:14, memory = 5289.41 (MB).
[INFO DRT-0199]   Number of violations = 1811.
Viol/Layer          M2     V2     M3     V3     M4     M5     M6
CutSpcTbl            0   1221      0     18      0      0      0
EOL                 30      0      1      0      0      0      0
Metal Spacing       12      0      7      0      0      0      0
Recheck            102      0      6      0    116     41      7
Short               28      1      2      0      0      0      0
eolKeepOut         216      0      3      0      0      0      0
[INFO DRT-0267] cpu time = 00:08:34, elapsed time = 00:01:15, memory = 5355.15 (MB), peak = 5664.18 (MB)
Total wire length = 53897 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 11859 um.
Total wire length on LAYER M3 = 19899 um.
Total wire length on LAYER M4 = 11653 um.
Total wire length on LAYER M5 = 4497 um.
Total wire length on LAYER M6 = 5768 um.
Total wire length on LAYER M7 = 217 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 97600.
Up-via summary (total 97600):.

----------------
 Active        0
     M1    35145
     M2    50850
     M3     8772
     M4     2189
     M5      611
     M6       33
     M7        0
     M8        0
     M9        0
----------------
           97600


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1811 violations.
    elapsed time = 00:00:03, memory = 5701.40 (MB).
    Completing 20% with 1811 violations.
    elapsed time = 00:00:08, memory = 5664.02 (MB).
    Completing 30% with 1430 violations.
    elapsed time = 00:00:17, memory = 5624.84 (MB).
    Completing 40% with 1430 violations.
    elapsed time = 00:00:21, memory = 5713.26 (MB).
    Completing 50% with 1430 violations.
    elapsed time = 00:00:32, memory = 5355.19 (MB).
    Completing 60% with 1038 violations.
    elapsed time = 00:00:38, memory = 5644.43 (MB).
    Completing 70% with 1038 violations.
    elapsed time = 00:00:42, memory = 5609.37 (MB).
    Completing 80% with 615 violations.
    elapsed time = 00:00:51, memory = 5631.80 (MB).
    Completing 90% with 615 violations.
    elapsed time = 00:00:55, memory = 5666.60 (MB).
    Completing 100% with 187 violations.
    elapsed time = 00:01:03, memory = 5355.19 (MB).
[INFO DRT-0199]   Number of violations = 188.
Viol/Layer          M2     V2     M3     V3     M4
Corner Spacing       1      0      0      0      0
CutSpcTbl            0    161      0      2      0
EOL                  2      0      0      0      0
Metal Spacing        0      0      1      0      0
Recheck              2      0      0      0      3
Short                7      0      0      0      0
eolKeepOut           6      0      3      0      0
[INFO DRT-0267] cpu time = 00:06:38, elapsed time = 00:01:04, memory = 5396.69 (MB), peak = 5777.71 (MB)
Total wire length = 53850 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 10644 um.
Total wire length on LAYER M3 = 19784 um.
Total wire length on LAYER M4 = 12895 um.
Total wire length on LAYER M5 = 4536 um.
Total wire length on LAYER M6 = 5771 um.
Total wire length on LAYER M7 = 217 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 97407.
Up-via summary (total 97407):.

----------------
 Active        0
     M1    35153
     M2    48299
     M3    10963
     M4     2340
     M5      619
     M6       33
     M7        0
     M8        0
     M9        0
----------------
           97407


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 188 violations.
    elapsed time = 00:00:00, memory = 5396.69 (MB).
    Completing 20% with 188 violations.
    elapsed time = 00:00:04, memory = 5706.82 (MB).
    Completing 30% with 152 violations.
    elapsed time = 00:00:10, memory = 5396.69 (MB).
    Completing 40% with 152 violations.
    elapsed time = 00:00:12, memory = 5658.09 (MB).
    Completing 50% with 152 violations.
    elapsed time = 00:00:16, memory = 5396.69 (MB).
    Completing 60% with 114 violations.
    elapsed time = 00:00:18, memory = 5396.69 (MB).
    Completing 70% with 114 violations.
    elapsed time = 00:00:21, memory = 5696.76 (MB).
    Completing 80% with 90 violations.
    elapsed time = 00:00:29, memory = 5396.69 (MB).
    Completing 90% with 90 violations.
    elapsed time = 00:00:32, memory = 5706.04 (MB).
    Completing 100% with 49 violations.
    elapsed time = 00:00:38, memory = 5396.69 (MB).
[INFO DRT-0199]   Number of violations = 50.
Viol/Layer          M2     V2     M4
CutSpcTbl            0     37      0
Recheck              0      0      3
Short                1      0      0
eolKeepOut           9      0      0
[INFO DRT-0267] cpu time = 00:03:17, elapsed time = 00:00:39, memory = 5411.64 (MB), peak = 5777.71 (MB)
Total wire length = 53846 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 10544 um.
Total wire length on LAYER M3 = 19781 um.
Total wire length on LAYER M4 = 12989 um.
Total wire length on LAYER M5 = 4542 um.
Total wire length on LAYER M6 = 5771 um.
Total wire length on LAYER M7 = 217 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 97388.
Up-via summary (total 97388):.

----------------
 Active        0
     M1    35154
     M2    48107
     M3    11124
     M4     2351
     M5      619
     M6       33
     M7        0
     M8        0
     M9        0
----------------
           97388


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 50 violations.
    elapsed time = 00:00:00, memory = 5411.64 (MB).
    Completing 20% with 50 violations.
    elapsed time = 00:00:00, memory = 5411.64 (MB).
    Completing 30% with 37 violations.
    elapsed time = 00:00:06, memory = 5411.64 (MB).
    Completing 40% with 37 violations.
    elapsed time = 00:00:06, memory = 5411.64 (MB).
    Completing 50% with 37 violations.
    elapsed time = 00:00:09, memory = 5411.64 (MB).
    Completing 60% with 33 violations.
    elapsed time = 00:00:09, memory = 5411.64 (MB).
    Completing 70% with 33 violations.
    elapsed time = 00:00:09, memory = 5411.64 (MB).
    Completing 80% with 25 violations.
    elapsed time = 00:00:16, memory = 5411.64 (MB).
    Completing 90% with 25 violations.
    elapsed time = 00:00:16, memory = 5411.64 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:23, memory = 5411.64 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer          M2     V2
CutSpcTbl            0      9
EOL                  1      0
Metal Spacing        1      0
Short                1      0
eolKeepOut           6      0
[INFO DRT-0267] cpu time = 00:01:02, elapsed time = 00:00:24, memory = 5414.74 (MB), peak = 5777.71 (MB)
Total wire length = 53846 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 10509 um.
Total wire length on LAYER M3 = 19775 um.
Total wire length on LAYER M4 = 13025 um.
Total wire length on LAYER M5 = 4546 um.
Total wire length on LAYER M6 = 5771 um.
Total wire length on LAYER M7 = 217 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 97403.
Up-via summary (total 97403):.

----------------
 Active        0
     M1    35154
     M2    48009
     M3    11222
     M4     2366
     M5      619
     M6       33
     M7        0
     M8        0
     M9        0
----------------
           97403


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 5414.74 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 5414.74 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:07, memory = 5414.74 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:07, memory = 5414.74 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:07, memory = 5414.74 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:09, memory = 5414.74 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:09, memory = 5414.74 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:13, memory = 5414.74 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:13, memory = 5414.74 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:22, memory = 5414.74 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer          V2
CutSpcTbl            8
[INFO DRT-0267] cpu time = 00:00:32, elapsed time = 00:00:22, memory = 5414.74 (MB), peak = 5777.71 (MB)
Total wire length = 53844 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 10504 um.
Total wire length on LAYER M3 = 19775 um.
Total wire length on LAYER M4 = 13031 um.
Total wire length on LAYER M5 = 4544 um.
Total wire length on LAYER M6 = 5771 um.
Total wire length on LAYER M7 = 217 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 97379.
Up-via summary (total 97379):.

----------------
 Active        0
     M1    35154
     M2    47993
     M3    11221
     M4     2359
     M5      619
     M6       33
     M7        0
     M8        0
     M9        0
----------------
           97379


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 5414.74 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 5414.74 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:06, memory = 5414.74 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:06, memory = 5414.74 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:06, memory = 5414.74 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:08, memory = 5414.74 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:08, memory = 5414.74 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:11, memory = 5414.74 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:11, memory = 5414.74 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:14, memory = 5414.74 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer          V2
CutSpcTbl            2
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:14, memory = 5414.74 (MB), peak = 5777.71 (MB)
Total wire length = 53845 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 10499 um.
Total wire length on LAYER M3 = 19777 um.
Total wire length on LAYER M4 = 13036 um.
Total wire length on LAYER M5 = 4543 um.
Total wire length on LAYER M6 = 5771 um.
Total wire length on LAYER M7 = 217 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 97379.
Up-via summary (total 97379):.

----------------
 Active        0
     M1    35154
     M2    47987
     M3    11228
     M4     2358
     M5      619
     M6       33
     M7        0
     M8        0
     M9        0
----------------
           97379


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 5414.74 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 5414.74 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:02, memory = 5414.90 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:02, memory = 5414.90 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:02, memory = 5414.90 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:02, memory = 5414.90 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:02, memory = 5414.90 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:05, memory = 5414.90 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:05, memory = 5414.90 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:05, memory = 5414.90 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer          V2
CutSpcTbl            1
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:06, memory = 5414.90 (MB), peak = 5777.71 (MB)
Total wire length = 53844 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 10491 um.
Total wire length on LAYER M3 = 19775 um.
Total wire length on LAYER M4 = 13044 um.
Total wire length on LAYER M5 = 4543 um.
Total wire length on LAYER M6 = 5771 um.
Total wire length on LAYER M7 = 217 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 97382.
Up-via summary (total 97382):.

----------------
 Active        0
     M1    35154
     M2    47978
     M3    11239
     M4     2359
     M5      619
     M6       33
     M7        0
     M8        0
     M9        0
----------------
           97382


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 5414.90 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 5414.90 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 5414.90 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 5414.90 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 5414.90 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 5414.90 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 5414.90 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:04, memory = 5414.90 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:04, memory = 5414.90 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:04, memory = 5414.90 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer          V2
CutSpcTbl            1
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:05, memory = 5414.90 (MB), peak = 5777.71 (MB)
Total wire length = 53844 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 10491 um.
Total wire length on LAYER M3 = 19775 um.
Total wire length on LAYER M4 = 13044 um.
Total wire length on LAYER M5 = 4543 um.
Total wire length on LAYER M6 = 5771 um.
Total wire length on LAYER M7 = 217 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 97382.
Up-via summary (total 97382):.

----------------
 Active        0
     M1    35154
     M2    47978
     M3    11239
     M4     2359
     M5      619
     M6       33
     M7        0
     M8        0
     M9        0
----------------
           97382


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 5414.90 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 5414.90 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:02, memory = 5414.90 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:02, memory = 5414.90 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:09, memory = 5414.90 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:09, memory = 5414.90 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:09, memory = 5414.90 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:09, memory = 5414.90 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:09, memory = 5414.90 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:09, memory = 5414.90 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:09, memory = 5414.90 (MB), peak = 5777.71 (MB)
Total wire length = 53844 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 10490 um.
Total wire length on LAYER M3 = 19775 um.
Total wire length on LAYER M4 = 13044 um.
Total wire length on LAYER M5 = 4544 um.
Total wire length on LAYER M6 = 5771 um.
Total wire length on LAYER M7 = 217 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 97383.
Up-via summary (total 97383):.

----------------
 Active        0
     M1    35154
     M2    47975
     M3    11236
     M4     2366
     M5      619
     M6       33
     M7        0
     M8        0
     M9        0
----------------
           97383


[INFO DRT-0198] Complete detail routing.
Total wire length = 53844 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 10490 um.
Total wire length on LAYER M3 = 19775 um.
Total wire length on LAYER M4 = 13044 um.
Total wire length on LAYER M5 = 4544 um.
Total wire length on LAYER M6 = 5771 um.
Total wire length on LAYER M7 = 217 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 97383.
Up-via summary (total 97383):.

----------------
 Active        0
     M1    35154
     M2    47975
     M3    11236
     M4     2366
     M5      619
     M6       33
     M7        0
     M8        0
     M9        0
----------------
           97383


[INFO DRT-0267] cpu time = 00:44:08, elapsed time = 00:07:32, memory = 5414.90 (MB), peak = 5777.71 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 7:55.21[h:]min:sec. CPU time: user 2751.79 sys 27.11 (584%). Peak memory: 5916376KB.
