vhdl work "C:/VHDL_ensu/kadai4/kadai1.srcs/sim_1/new/test01_tb.vhd"
verilog work C:/Xilinx/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v
