Warnings, critical warnings and errors from synthesis and implementation

Created: 2024-08-30 00:41:49

----SYNTHESIS----
WARNING: [Synth 8-6014] Unused sequential element mu_do_re_reg was removed.  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fft/SdfUnit.v:260]
WARNING: [Synth 8-6014] Unused sequential element mu_do_im_reg was removed.  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fft/SdfUnit.v:261]
WARNING: [Synth 8-6014] Unused sequential element mu_do_en_reg was removed.  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fft/SdfUnit.v:266]
WARNING: [Synth 8-6014] Unused sequential element mu_en_reg was removed.  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fft/SdfUnit.v:244]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[0] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[1] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[2] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[3] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[4] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[5] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[6] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[7] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[8] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[9] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[10] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[11] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[12] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[13] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[14] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[15] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[16] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[17] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[18] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[19] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[20] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[21] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[22] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[23] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[24] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[25] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[26] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[27] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[28] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[29] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[30] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[31] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[32] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[33] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[34] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[35] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[36] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[37] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[38] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[39] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[40] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[41] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[42] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[43] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[44] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[45] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[46] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[47] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[48] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[49] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[50] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[51] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[52] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[53] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[54] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[55] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[56] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[57] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[58] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[59] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[60] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[61] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[62] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register filt_shift_reg_reg[63] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:54]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[0] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[1] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[2] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[3] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[4] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[5] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[6] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[7] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[8] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[9] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[10] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[11] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[12] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[13] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[14] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[15] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[16] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[17] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[18] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[19] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[20] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[21] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[22] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[23] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[24] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[25] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[26] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[27] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[28] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[29] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[30] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[31] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[32] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[33] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[34] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-7137] Register bank_shift_reg_reg[35] in module mel_filter_bank has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/mel_filter/mel_filter_bank.sv:61]
WARNING: [Synth 8-87] always_comb on 'fifo_mem_reg[26]' did not result in combinational logic [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-87] always_comb on 'fifo_mem_reg[25]' did not result in combinational logic [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-87] always_comb on 'fifo_mem_reg[24]' did not result in combinational logic [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-87] always_comb on 'fifo_mem_reg[23]' did not result in combinational logic [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-87] always_comb on 'fifo_mem_reg[22]' did not result in combinational logic [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-87] always_comb on 'fifo_mem_reg[21]' did not result in combinational logic [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-87] always_comb on 'fifo_mem_reg[20]' did not result in combinational logic [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-87] always_comb on 'fifo_mem_reg[19]' did not result in combinational logic [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-87] always_comb on 'fifo_mem_reg[18]' did not result in combinational logic [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-87] always_comb on 'fifo_mem_reg[17]' did not result in combinational logic [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-87] always_comb on 'fifo_mem_reg[16]' did not result in combinational logic [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-87] always_comb on 'fifo_mem_reg[15]' did not result in combinational logic [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-87] always_comb on 'fifo_mem_reg[14]' did not result in combinational logic [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-87] always_comb on 'fifo_mem_reg[13]' did not result in combinational logic [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-87] always_comb on 'fifo_mem_reg[12]' did not result in combinational logic [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-87] always_comb on 'fifo_mem_reg[11]' did not result in combinational logic [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-87] always_comb on 'fifo_mem_reg[10]' did not result in combinational logic [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-87] always_comb on 'fifo_mem_reg[9]' did not result in combinational logic [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-87] always_comb on 'fifo_mem_reg[8]' did not result in combinational logic [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-87] always_comb on 'fifo_mem_reg[7]' did not result in combinational logic [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-87] always_comb on 'fifo_mem_reg[6]' did not result in combinational logic [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-87] always_comb on 'fifo_mem_reg[5]' did not result in combinational logic [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-87] always_comb on 'fifo_mem_reg[4]' did not result in combinational logic [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-87] always_comb on 'fifo_mem_reg[3]' did not result in combinational logic [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-87] always_comb on 'fifo_mem_reg[2]' did not result in combinational logic [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-87] always_comb on 'fifo_mem_reg[1]' did not result in combinational logic [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-87] always_comb on 'fifo_mem_reg[0]' did not result in combinational logic [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'fifo_mem_reg[25]' [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'fifo_mem_reg[24]' [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'fifo_mem_reg[23]' [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'fifo_mem_reg[22]' [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'fifo_mem_reg[21]' [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'fifo_mem_reg[20]' [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'fifo_mem_reg[19]' [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'fifo_mem_reg[18]' [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'fifo_mem_reg[17]' [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'fifo_mem_reg[16]' [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'fifo_mem_reg[15]' [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'fifo_mem_reg[14]' [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'fifo_mem_reg[13]' [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'fifo_mem_reg[12]' [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'fifo_mem_reg[11]' [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'fifo_mem_reg[10]' [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'fifo_mem_reg[9]' [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'fifo_mem_reg[8]' [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'fifo_mem_reg[7]' [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'fifo_mem_reg[6]' [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'fifo_mem_reg[5]' [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'fifo_mem_reg[4]' [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'fifo_mem_reg[3]' [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'fifo_mem_reg[2]' [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'fifo_mem_reg[1]' [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'fifo_mem_reg[0]' [C:/Users/Kacper/Desktop/UEC/Projekt/Simple-speech-recognisition/rtl/audio_processing_opt/fifo.sv:54]
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 156, Available = 90. Use report_utilization command for details.

----IMPLEMENTATION----
WARNING: [Route 35-328] Router estimated timing not met.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged10 input u_top_ssr/u_top_ap/u_mean_std/converged10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged10 input u_top_ssr/u_top_ap/u_mean_std/converged10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged10__0 input u_top_ssr/u_top_ap/u_mean_std/converged10__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged10__0 input u_top_ssr/u_top_ap/u_mean_std/converged10__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged10__1 input u_top_ssr/u_top_ap/u_mean_std/converged10__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged10__1 input u_top_ssr/u_top_ap/u_mean_std/converged10__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged11 input u_top_ssr/u_top_ap/u_mean_std/converged11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged11 input u_top_ssr/u_top_ap/u_mean_std/converged11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged11__0 input u_top_ssr/u_top_ap/u_mean_std/converged11__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged11__0 input u_top_ssr/u_top_ap/u_mean_std/converged11__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged11__1 input u_top_ssr/u_top_ap/u_mean_std/converged11__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged11__1 input u_top_ssr/u_top_ap/u_mean_std/converged11__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged12 input u_top_ssr/u_top_ap/u_mean_std/converged12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged12 input u_top_ssr/u_top_ap/u_mean_std/converged12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged12__0 input u_top_ssr/u_top_ap/u_mean_std/converged12__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged12__0 input u_top_ssr/u_top_ap/u_mean_std/converged12__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged12__1 input u_top_ssr/u_top_ap/u_mean_std/converged12__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged12__1 input u_top_ssr/u_top_ap/u_mean_std/converged12__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged13 input u_top_ssr/u_top_ap/u_mean_std/converged13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged13 input u_top_ssr/u_top_ap/u_mean_std/converged13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged13__0 input u_top_ssr/u_top_ap/u_mean_std/converged13__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged13__0 input u_top_ssr/u_top_ap/u_mean_std/converged13__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged13__1 input u_top_ssr/u_top_ap/u_mean_std/converged13__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged13__1 input u_top_ssr/u_top_ap/u_mean_std/converged13__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged14 input u_top_ssr/u_top_ap/u_mean_std/converged14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged14 input u_top_ssr/u_top_ap/u_mean_std/converged14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged14__0 input u_top_ssr/u_top_ap/u_mean_std/converged14__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged14__0 input u_top_ssr/u_top_ap/u_mean_std/converged14__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged14__1 input u_top_ssr/u_top_ap/u_mean_std/converged14__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged14__1 input u_top_ssr/u_top_ap/u_mean_std/converged14__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged15 input u_top_ssr/u_top_ap/u_mean_std/converged15/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged15 input u_top_ssr/u_top_ap/u_mean_std/converged15/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged15__0 input u_top_ssr/u_top_ap/u_mean_std/converged15__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged15__0 input u_top_ssr/u_top_ap/u_mean_std/converged15__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged15__1 input u_top_ssr/u_top_ap/u_mean_std/converged15__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged15__1 input u_top_ssr/u_top_ap/u_mean_std/converged15__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged16 input u_top_ssr/u_top_ap/u_mean_std/converged16/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged16 input u_top_ssr/u_top_ap/u_mean_std/converged16/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged16__0 input u_top_ssr/u_top_ap/u_mean_std/converged16__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged16__0 input u_top_ssr/u_top_ap/u_mean_std/converged16__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged16__1 input u_top_ssr/u_top_ap/u_mean_std/converged16__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged16__1 input u_top_ssr/u_top_ap/u_mean_std/converged16__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged17 input u_top_ssr/u_top_ap/u_mean_std/converged17/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged17 input u_top_ssr/u_top_ap/u_mean_std/converged17/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged17__0 input u_top_ssr/u_top_ap/u_mean_std/converged17__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged17__0 input u_top_ssr/u_top_ap/u_mean_std/converged17__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged17__1 input u_top_ssr/u_top_ap/u_mean_std/converged17__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged17__1 input u_top_ssr/u_top_ap/u_mean_std/converged17__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged18 input u_top_ssr/u_top_ap/u_mean_std/converged18/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged18 input u_top_ssr/u_top_ap/u_mean_std/converged18/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged18__0 input u_top_ssr/u_top_ap/u_mean_std/converged18__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged18__0 input u_top_ssr/u_top_ap/u_mean_std/converged18__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged18__1 input u_top_ssr/u_top_ap/u_mean_std/converged18__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged18__1 input u_top_ssr/u_top_ap/u_mean_std/converged18__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged19 input u_top_ssr/u_top_ap/u_mean_std/converged19/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged19 input u_top_ssr/u_top_ap/u_mean_std/converged19/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged19__0 input u_top_ssr/u_top_ap/u_mean_std/converged19__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged19__0 input u_top_ssr/u_top_ap/u_mean_std/converged19__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged19__1 input u_top_ssr/u_top_ap/u_mean_std/converged19__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged19__1 input u_top_ssr/u_top_ap/u_mean_std/converged19__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged20 input u_top_ssr/u_top_ap/u_mean_std/converged20/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged20 input u_top_ssr/u_top_ap/u_mean_std/converged20/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged20__0 input u_top_ssr/u_top_ap/u_mean_std/converged20__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged20__0 input u_top_ssr/u_top_ap/u_mean_std/converged20__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged20__1 input u_top_ssr/u_top_ap/u_mean_std/converged20__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged20__1 input u_top_ssr/u_top_ap/u_mean_std/converged20__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged21 input u_top_ssr/u_top_ap/u_mean_std/converged21/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged21 input u_top_ssr/u_top_ap/u_mean_std/converged21/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged21__0 input u_top_ssr/u_top_ap/u_mean_std/converged21__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged21__0 input u_top_ssr/u_top_ap/u_mean_std/converged21__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged21__1 input u_top_ssr/u_top_ap/u_mean_std/converged21__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged21__1 input u_top_ssr/u_top_ap/u_mean_std/converged21__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged22 input u_top_ssr/u_top_ap/u_mean_std/converged22/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged22 input u_top_ssr/u_top_ap/u_mean_std/converged22/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged22__0 input u_top_ssr/u_top_ap/u_mean_std/converged22__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged22__0 input u_top_ssr/u_top_ap/u_mean_std/converged22__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged22__1 input u_top_ssr/u_top_ap/u_mean_std/converged22__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged22__1 input u_top_ssr/u_top_ap/u_mean_std/converged22__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged23 input u_top_ssr/u_top_ap/u_mean_std/converged23/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged23 input u_top_ssr/u_top_ap/u_mean_std/converged23/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged23__0 input u_top_ssr/u_top_ap/u_mean_std/converged23__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged23__0 input u_top_ssr/u_top_ap/u_mean_std/converged23__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged23__1 input u_top_ssr/u_top_ap/u_mean_std/converged23__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged23__1 input u_top_ssr/u_top_ap/u_mean_std/converged23__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged23__2 input u_top_ssr/u_top_ap/u_mean_std/converged23__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged23__2 input u_top_ssr/u_top_ap/u_mean_std/converged23__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged23__3 input u_top_ssr/u_top_ap/u_mean_std/converged23__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged23__3 input u_top_ssr/u_top_ap/u_mean_std/converged23__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged23__4 input u_top_ssr/u_top_ap/u_mean_std/converged23__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged23__4 input u_top_ssr/u_top_ap/u_mean_std/converged23__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged5 input u_top_ssr/u_top_ap/u_mean_std/converged5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged5 input u_top_ssr/u_top_ap/u_mean_std/converged5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged5__0 input u_top_ssr/u_top_ap/u_mean_std/converged5__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged5__0 input u_top_ssr/u_top_ap/u_mean_std/converged5__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged5__1 input u_top_ssr/u_top_ap/u_mean_std/converged5__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged5__1 input u_top_ssr/u_top_ap/u_mean_std/converged5__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged6 input u_top_ssr/u_top_ap/u_mean_std/converged6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged6 input u_top_ssr/u_top_ap/u_mean_std/converged6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged6__0 input u_top_ssr/u_top_ap/u_mean_std/converged6__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged6__0 input u_top_ssr/u_top_ap/u_mean_std/converged6__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_FFT64/SU1/MU/aibi output u_top_ssr/u_top_ap/u_FFT64/SU1/MU/aibi/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_FFT64/SU1/MU/aibr output u_top_ssr/u_top_ap/u_FFT64/SU1/MU/aibr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_FFT64/SU1/MU/arbi output u_top_ssr/u_top_ap/u_FFT64/SU1/MU/arbi/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_FFT64/SU1/MU/arbr output u_top_ssr/u_top_ap/u_FFT64/SU1/MU/arbr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_FFT64/SU2/MU/aibi output u_top_ssr/u_top_ap/u_FFT64/SU2/MU/aibi/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_FFT64/SU2/MU/aibr output u_top_ssr/u_top_ap/u_FFT64/SU2/MU/aibr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_magnitude/x5 output u_top_ssr/u_top_ap/u_magnitude/x5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged10 output u_top_ssr/u_top_ap/u_mean_std/converged10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged10__0 output u_top_ssr/u_top_ap/u_mean_std/converged10__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged10__1 output u_top_ssr/u_top_ap/u_mean_std/converged10__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged11 output u_top_ssr/u_top_ap/u_mean_std/converged11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged11__0 output u_top_ssr/u_top_ap/u_mean_std/converged11__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged11__1 output u_top_ssr/u_top_ap/u_mean_std/converged11__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged12 output u_top_ssr/u_top_ap/u_mean_std/converged12/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged12__0 output u_top_ssr/u_top_ap/u_mean_std/converged12__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged12__1 output u_top_ssr/u_top_ap/u_mean_std/converged12__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged13 output u_top_ssr/u_top_ap/u_mean_std/converged13/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged13__0 output u_top_ssr/u_top_ap/u_mean_std/converged13__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged13__1 output u_top_ssr/u_top_ap/u_mean_std/converged13__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged14 output u_top_ssr/u_top_ap/u_mean_std/converged14/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged14__0 output u_top_ssr/u_top_ap/u_mean_std/converged14__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged14__1 output u_top_ssr/u_top_ap/u_mean_std/converged14__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged15 output u_top_ssr/u_top_ap/u_mean_std/converged15/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged15__0 output u_top_ssr/u_top_ap/u_mean_std/converged15__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged15__1 output u_top_ssr/u_top_ap/u_mean_std/converged15__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged16 output u_top_ssr/u_top_ap/u_mean_std/converged16/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged16__0 output u_top_ssr/u_top_ap/u_mean_std/converged16__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged16__1 output u_top_ssr/u_top_ap/u_mean_std/converged16__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged17 output u_top_ssr/u_top_ap/u_mean_std/converged17/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged17__0 output u_top_ssr/u_top_ap/u_mean_std/converged17__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged17__1 output u_top_ssr/u_top_ap/u_mean_std/converged17__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged18 output u_top_ssr/u_top_ap/u_mean_std/converged18/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged18__0 output u_top_ssr/u_top_ap/u_mean_std/converged18__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged18__1 output u_top_ssr/u_top_ap/u_mean_std/converged18__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged19 output u_top_ssr/u_top_ap/u_mean_std/converged19/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged19__0 output u_top_ssr/u_top_ap/u_mean_std/converged19__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged19__1 output u_top_ssr/u_top_ap/u_mean_std/converged19__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged20 output u_top_ssr/u_top_ap/u_mean_std/converged20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged20__0 output u_top_ssr/u_top_ap/u_mean_std/converged20__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged20__1 output u_top_ssr/u_top_ap/u_mean_std/converged20__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged21 output u_top_ssr/u_top_ap/u_mean_std/converged21/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged21__0 output u_top_ssr/u_top_ap/u_mean_std/converged21__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged21__1 output u_top_ssr/u_top_ap/u_mean_std/converged21__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged22 output u_top_ssr/u_top_ap/u_mean_std/converged22/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged22__0 output u_top_ssr/u_top_ap/u_mean_std/converged22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged22__1 output u_top_ssr/u_top_ap/u_mean_std/converged22__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged23 output u_top_ssr/u_top_ap/u_mean_std/converged23/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged23__0 output u_top_ssr/u_top_ap/u_mean_std/converged23__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged23__1 output u_top_ssr/u_top_ap/u_mean_std/converged23__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged23__2 output u_top_ssr/u_top_ap/u_mean_std/converged23__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged23__3 output u_top_ssr/u_top_ap/u_mean_std/converged23__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged23__4 output u_top_ssr/u_top_ap/u_mean_std/converged23__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged5 output u_top_ssr/u_top_ap/u_mean_std/converged5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged5__0 output u_top_ssr/u_top_ap/u_mean_std/converged5__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged5__1 output u_top_ssr/u_top_ap/u_mean_std/converged5__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged6 output u_top_ssr/u_top_ap/u_mean_std/converged6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged6__0 output u_top_ssr/u_top_ap/u_mean_std/converged6__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged6__1 output u_top_ssr/u_top_ap/u_mean_std/converged6__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged7 output u_top_ssr/u_top_ap/u_mean_std/converged7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged7__0 output u_top_ssr/u_top_ap/u_mean_std/converged7__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged7__1 output u_top_ssr/u_top_ap/u_mean_std/converged7__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged8 output u_top_ssr/u_top_ap/u_mean_std/converged8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged8__0 output u_top_ssr/u_top_ap/u_mean_std/converged8__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged8__1 output u_top_ssr/u_top_ap/u_mean_std/converged8__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged9 output u_top_ssr/u_top_ap/u_mean_std/converged9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged9__0 output u_top_ssr/u_top_ap/u_mean_std/converged9__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged9__1 output u_top_ssr/u_top_ap/u_mean_std/converged9__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mel_filter_bank/mult_im/p_reg0 output u_top_ssr/u_top_ap/u_mel_filter_bank/mult_im/p_reg0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_FFT64/SU1/MU/aibi multiplier stage u_top_ssr/u_top_ap/u_FFT64/SU1/MU/aibi/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_FFT64/SU1/MU/aibr multiplier stage u_top_ssr/u_top_ap/u_FFT64/SU1/MU/aibr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_FFT64/SU1/MU/arbi multiplier stage u_top_ssr/u_top_ap/u_FFT64/SU1/MU/arbi/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_FFT64/SU1/MU/arbr multiplier stage u_top_ssr/u_top_ap/u_FFT64/SU1/MU/arbr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_FFT64/SU2/MU/aibi multiplier stage u_top_ssr/u_top_ap/u_FFT64/SU2/MU/aibi/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_FFT64/SU2/MU/aibr multiplier stage u_top_ssr/u_top_ap/u_FFT64/SU2/MU/aibr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_magnitude/x5 multiplier stage u_top_ssr/u_top_ap/u_magnitude/x5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged10 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged10__0 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged10__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged10__1 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged10__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged11 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged11__0 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged11__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged11__1 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged11__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged12 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged12__0 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged12__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged12__1 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged12__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged13 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged13__0 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged13__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged13__1 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged13__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged14 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged14__0 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged14__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged14__1 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged14__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged15 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged15/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged15__0 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged15__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged15__1 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged15__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged16 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged16/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged16__0 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged16__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged16__1 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged16__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged17 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged17/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged17__0 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged17__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged17__1 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged17__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged18 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged18/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged18__0 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged18__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged18__1 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged18__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged19 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged19/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged19__0 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged19__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged19__1 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged19__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged20 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged20__0 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged20__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged20__1 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged20__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged21 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged21/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged21__0 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged21__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged21__1 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged21__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged22 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged22/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged22__0 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged22__1 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged22__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged23 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged23/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged23__0 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged23__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged23__1 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged23__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged23__2 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged23__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged23__3 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged23__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged23__4 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged23__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged5 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged5__0 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged5__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged5__1 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged5__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged6 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged6__0 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged6__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged6__1 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged6__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged7 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged7__0 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged7__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged7__1 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged7__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged8 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged8__0 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged8__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged8__1 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged8__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged9 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged9__0 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged9__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mean_std/converged9__1 multiplier stage u_top_ssr/u_top_ap/u_mean_std/converged9__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mel_filter_bank/mult_im/p_reg0 multiplier stage u_top_ssr/u_top_ap/u_mel_filter_bank/mult_im/p_reg0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_ssr/u_top_ap/u_mel_filter_bank/mult_im/p_reg_reg multiplier stage u_top_ssr/u_top_ap/u_mel_filter_bank/mult_im/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_ssr/u_top_ap/u_fifo/fifo_mem is a gated clock net sourced by a combinational pin u_top_ssr/u_top_ap/u_fifo/fifo_mem_reg[0][15]_i_2/O, cell u_top_ssr/u_top_ap/u_fifo/fifo_mem_reg[0][15]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_ssr/u_top_ap/u_fifo/fifo_mem_reg[1][15]_i_2_n_9 is a gated clock net sourced by a combinational pin u_top_ssr/u_top_ap/u_fifo/fifo_mem_reg[1][15]_i_2/O, cell u_top_ssr/u_top_ap/u_fifo/fifo_mem_reg[1][15]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_ssr/u_top_ap/u_fifo/fifo_mem_reg[5][15]_i_2_n_9 is a gated clock net sourced by a combinational pin u_top_ssr/u_top_ap/u_fifo/fifo_mem_reg[5][15]_i_2/O, cell u_top_ssr/u_top_ap/u_fifo/fifo_mem_reg[5][15]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u_top_ssr/u_top_ap/u_fifo/fifo_mem_reg[7][15]_i_2_n_9 is a gated clock net sourced by a combinational pin u_top_ssr/u_top_ap/u_fifo/fifo_mem_reg[7][15]_i_2/O, cell u_top_ssr/u_top_ap/u_fifo/fifo_mem_reg[7][15]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
