$date
	Fri Aug  7 12:57:21 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module example_3_4_tb $end
$var wire 5 ! G [4:0] $end
$var wire 1 " F $end
$var wire 1 # E $end
$var wire 1 $ D $end
$var wire 1 % C $end
$var wire 1 & B $end
$var wire 1 ' A $end
$var integer 32 ( k [31:0] $end
$scope module DUT $end
$var wire 1 ' A $end
$var wire 1 & B $end
$var wire 1 % C $end
$var wire 1 $ D $end
$var wire 1 # E $end
$var wire 1 " F $end
$var wire 5 ) G [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
0'
0&
0%
0$
0#
0"
b0 !
$end
#100
1#
1$
b1 (
#200
0#
0$
b10 !
b10 )
1%
b10 (
#300
1#
1$
b11 (
#400
1"
0$
0%
b10100 !
b10100 )
1&
b100 (
#500
0"
1$
b101 (
#600
1"
0$
b10110 !
b10110 )
1%
b110 (
#700
1$
b111 (
#800
0#
0"
0$
0%
0&
b1001 !
b1001 )
1'
b1000 (
#900
1#
1$
b1001 (
#1000
0#
0$
b1011 !
b1011 )
1%
b1010 (
#1100
1#
1$
b1011 (
#1200
1"
0$
0%
b11101 !
b11101 )
1&
b1100 (
#1300
0"
1$
b1101 (
#1400
1"
0$
b11111 !
b11111 )
1%
b1110 (
#1500
1$
b1111 (
#1600
0#
0"
0$
0%
0&
b0 !
b0 )
0'
b10000 (
