$date
	Sat Oct 22 22:45:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#339202
b110 &
b110 %
1$
b110 !
1"
#339203
0"
#339206
b11 &
b11 %
#339210
b1010 &
b1010 %
#339214
b101 &
b101 %
#339218
b10000 &
b10000 %
#339222
b1000 &
b1000 %
#339226
b100 &
b100 %
#339230
b10 &
b10 %
#339234
b1 &
b1 %
1#
#339238
b0 &
0#
b0 %
0$
#1316257
b1 !
1"
#1316258
b1 &
b1 %
1$
#1316259
0"
#1316262
1#
#1316266
b0 &
b0 %
0#
0$
#2382376
b1010 !
1"
#2382378
b1010 &
b1010 %
1$
#2382379
0"
#2382382
b101 &
b101 %
#2382386
b10000 &
b10000 %
#2382390
b1000 &
b1000 %
#2382394
b100 &
b100 %
#2382398
b10 &
b10 %
#2382402
b1 &
b1 %
1#
#2382406
b0 &
0#
b0 %
0$
#4500012
