// Seed: 439029045
module module_0 (
    output wand id_0,
    output wire id_1,
    output wand id_2,
    input  tri  id_3
);
  module_2(
      id_2
  );
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    output logic id_5,
    output wand id_6
);
  always begin
    id_5 <= 1;
  end
  module_0(
      id_0, id_0, id_6, id_2
  );
endmodule
module module_2 (
    output supply0 id_0
);
  wire id_3;
  id_5(
      .id_0(id_3), .id_1(1)
  );
endmodule
