# Synopsys Constraint Checker(syntax only), version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Fri Jan 25 10:36:15 2019


##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                        Requested     Requested     Clock                        Clock                     Clock
Clock                                        Frequency     Period        Type                         Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------
decoder_0|selection_tbu_0_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_0|selection_tbu_1_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_1|selection_tbu_0_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_1|selection_tbu_1_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_2|selection_tbu_0_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_2|selection_tbu_1_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_3|selection_tbu_0_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_3|selection_tbu_1_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_4|selection_tbu_0_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_4|selection_tbu_1_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_5|selection_tbu_0_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_5|selection_tbu_1_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_6|selection_tbu_0_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_6|selection_tbu_1_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_7|selection_tbu_0_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_7|selection_tbu_1_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_8|selection_tbu_0_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_8|selection_tbu_1_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_9|selection_tbu_0_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_9|selection_tbu_1_derived_clock      4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_10|selection_tbu_0_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_10|selection_tbu_1_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_11|selection_tbu_0_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_11|selection_tbu_1_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_12|selection_tbu_0_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_12|selection_tbu_1_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_13|selection_tbu_0_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_13|selection_tbu_1_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_14|selection_tbu_0_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_14|selection_tbu_1_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
decoder_15|selection_tbu_0_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     11   
decoder_15|selection_tbu_1_derived_clock     4.2 MHz       240.072       derived (from top|clk_o)     Autoconstr_clkgroup_0     10   
top|clk_o                                    4.2 MHz       240.072       inferred                     Autoconstr_clkgroup_0     12160
=====================================================================================================================================
