/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [18:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [9:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  reg [5:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [21:0] celloutsig_1_19z;
  reg [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [23:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = celloutsig_1_3z[17] ? in_data[154] : celloutsig_1_4z[2];
  assign celloutsig_0_2z = in_data[16] ? celloutsig_0_0z[1] : celloutsig_0_1z[2];
  assign celloutsig_1_2z = !(in_data[191] ? in_data[118] : in_data[160]);
  assign celloutsig_1_15z = !(celloutsig_1_6z ? celloutsig_1_14z[6] : in_data[121]);
  assign celloutsig_1_9z = ~(celloutsig_1_0z | in_data[97]);
  assign celloutsig_0_5z = ~(celloutsig_0_2z ^ celloutsig_0_4z[18]);
  assign celloutsig_1_10z = celloutsig_1_3z[16:10] & { celloutsig_1_1z[2:0], celloutsig_1_4z };
  assign celloutsig_1_6z = { in_data[168:166], celloutsig_1_2z } > { in_data[154:152], celloutsig_1_5z };
  assign celloutsig_1_12z = in_data[172:146] > { celloutsig_1_4z[1:0], celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[165:163], celloutsig_1_2z } % { 1'h1, celloutsig_1_1z[7:6], celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_1z[13:5], celloutsig_1_2z } * { celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_0_6z = celloutsig_0_0z[12] ? in_data[72:62] : { in_data[49:47], celloutsig_0_1z };
  assign celloutsig_0_3z = celloutsig_0_1z[5:3] != celloutsig_0_0z[6:4];
  assign celloutsig_1_0z = in_data[152:150] != in_data[110:108];
  assign celloutsig_0_1z = - celloutsig_0_0z[12:5];
  assign celloutsig_1_11z = ^ { celloutsig_1_4z, celloutsig_1_9z };
  assign celloutsig_1_3z = { celloutsig_1_1z[11:3], celloutsig_1_1z, celloutsig_1_2z } >> { in_data[135:113], celloutsig_1_2z };
  assign celloutsig_0_4z = { in_data[57:54], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z } ~^ in_data[89:71];
  assign celloutsig_1_19z = { celloutsig_1_16z[4:0], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_11z } ~^ { in_data[133:113], celloutsig_1_6z };
  assign celloutsig_1_13z = ~((celloutsig_1_0z & celloutsig_1_4z[2]) | celloutsig_1_9z);
  assign celloutsig_1_18z = ~((celloutsig_1_15z & celloutsig_1_10z[2]) | celloutsig_1_2z);
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_0z = 13'h0000;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[58:46];
  always_latch
    if (clkin_data[64]) celloutsig_1_1z = 14'h0000;
    else if (!clkin_data[32]) celloutsig_1_1z = { in_data[141:133], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  always_latch
    if (clkin_data[64]) celloutsig_1_16z = 6'h00;
    else if (clkin_data[32]) celloutsig_1_16z = { in_data[166:162], celloutsig_1_11z };
  assign { out_data[128], out_data[117:96], out_data[32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z, celloutsig_0_6z };
endmodule
