Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares_OS/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 99c838b24a4e4262b24e9ae9b56210f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot adder8x8_behav xil_defaultlib.adder8x8 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture half_adder_arch of entity xil_defaultlib.half_adder [half_adder_default]
Compiling architecture full_adder_arch of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture adder_arch of entity xil_defaultlib.adder8x8
Built simulation snapshot adder8x8_behav
