$date
	Sun Feb 23 15:16:04 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test_file $end
$var wire 1 ! out $end
$var reg 1 " clock $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#10
1!
1"
#20
0!
0"
#30
1!
1"
#40
0!
0"
