INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab05_cn/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab05_cn/signal_generation_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_generation_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab05_cn/reg_file_interface_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file_interface_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab05_cn/decode_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab05_cn/bus_interface_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus_interface_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab05_cn/sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab05_cn/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab05_cn/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab05_cn/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab05_cn/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab05_cn/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab05_cn/unitTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unitTest
WARNING: [VRFC 10-1581] illegal format specifier ( for display [../../../../../test_brbs.vh:34]
WARNING: [VRFC 10-1581] illegal format specifier ( for display [../../../../../test_brcs.vh:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andreea/Desktop/lab05_cn/unitTestCpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unitTestCpu
