{"vcs1":{"timestamp_begin":1745913930.266801777, "rt":0.94, "ut":0.17, "st":0.06}}
{"vcselab":{"timestamp_begin":1745913931.276729570, "rt":0.52, "ut":0.14, "st":0.03}}
{"link":{"timestamp_begin":1745913931.894790344, "rt":0.51, "ut":0.12, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745913930.051194633}
{"VCS_COMP_START_TIME": 1745913930.051194633}
{"VCS_COMP_END_TIME": 1745913932.518540982}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 263888}}
{"vcselab": {"peak_mem": 140044}}
