$date
   Sun Jan  4 17:47:50 2026
$end

$version
  2025.2
  $dumpfile ("riscv_soc.vcd") 
$end

$timescale
  1ps
$end

$scope module tb_riscv_soc $end
$var reg 1 ! clk $end
$var reg 1 " rst_n $end
$var wire 8 # debug_pc [7:0] $end
$scope module dut $end
$var wire 1 $ clk $end
$var wire 1 % rst_n $end
$var wire 8 # debug_pc [7:0] $end
$var wire 32 & imem_addr [31:0] $end
$var wire 32 ' imem_rdata [31:0] $end
$var wire 32 ( dmem_addr [31:0] $end
$var wire 32 ) dmem_wdata [31:0] $end
$var wire 32 * dmem_rdata [31:0] $end
$var wire 1 + dmem_we $end
$var wire 1 , dmem_re $end
$var wire 32 - accel_addr [31:0] $end
$var wire 32 . accel_wdata [31:0] $end
$var wire 32 / accel_rdata [31:0] $end
$var wire 1 0 accel_we $end
$scope module cpu $end
$var wire 1 $ clk $end
$var wire 1 % rst_n $end
$var wire 32 & imem_addr [31:0] $end
$var wire 32 ' imem_rdata [31:0] $end
$var wire 32 ( dmem_addr [31:0] $end
$var wire 32 ) dmem_wdata [31:0] $end
$var wire 1 + dmem_we $end
$var wire 1 , dmem_re $end
$var wire 32 * dmem_rdata [31:0] $end
$var wire 32 - accel_addr [31:0] $end
$var wire 32 . accel_wdata [31:0] $end
$var wire 1 0 accel_we $end
$var wire 32 / accel_rdata [31:0] $end
$var reg 32 1 pc [31:0] $end
$var wire 32 2 pc_next [31:0] $end
$var wire 32 3 pc_plus4 [31:0] $end
$var wire 1 4 pc_sel $end
$var wire 32 5 pc_branch [31:0] $end
$var reg 32 6 if_id_instr [31:0] $end
$var reg 32 7 if_id_pc [31:0] $end
$var wire 7 8 opcode [6:0] $end
$var wire 5 9 rd [4:0] $end
$var wire 3 : funct3 [2:0] $end
$var wire 5 ; rs1 [4:0] $end
$var wire 5 < rs2 [4:0] $end
$var wire 7 = funct7 [6:0] $end
$var integer 32 > i [31:0] $end
$var wire 32 ? rs1_data [31:0] $end
$var wire 32 @ rs2_data [31:0] $end
$var wire 32 A imm_i [31:0] $end
$var wire 32 B imm_s [31:0] $end
$var wire 32 C imm_b [31:0] $end
$var wire 32 D imm_u [31:0] $end
$var wire 32 E imm_j [31:0] $end
$var reg 32 F id_ex_rs1_data [31:0] $end
$var reg 32 G id_ex_rs2_data [31:0] $end
$var reg 32 H id_ex_imm [31:0] $end
$var reg 32 I id_ex_pc [31:0] $end
$var reg 5 J id_ex_rd [4:0] $end
$var reg 7 K id_ex_opcode [6:0] $end
$var reg 3 L id_ex_funct3 [2:0] $end
$var reg 7 M id_ex_funct7 [6:0] $end
$var reg 32 N alu_result [31:0] $end
$var reg 1 O alu_zero $end
$var wire 32 P alu_a [31:0] $end
$var wire 32 Q alu_b [31:0] $end
$var reg 32 R ex_mem_alu_result [31:0] $end
$var reg 32 S ex_mem_rs2_data [31:0] $end
$var reg 5 T ex_mem_rd [4:0] $end
$var reg 7 U ex_mem_opcode [6:0] $end
$var reg 3 V ex_mem_funct3 [2:0] $end
$var wire 1 W is_accel_addr $end
$var wire 32 X mem_rdata [31:0] $end
$var reg 32 Y mem_wb_alu_result [31:0] $end
$var reg 32 Z mem_wb_mem_data [31:0] $end
$var reg 5 [ mem_wb_rd [4:0] $end
$var reg 7 \ mem_wb_opcode [6:0] $end
$var wire 32 ] wb_data [31:0] $end
$var wire 1 ^ wb_enable $end
$upscope $end
$scope module imem $end
$var wire 1 $ clk $end
$var wire 12 _ addr [13:2] $end
$var wire 32 ` wdata [31:0] $end
$var wire 1 a we $end
$var wire 1 b re $end
$var reg 32 c rdata [31:0] $end
$upscope $end
$scope module dmem $end
$var wire 1 $ clk $end
$var wire 12 d addr [13:2] $end
$var wire 32 ) wdata [31:0] $end
$var wire 1 + we $end
$var wire 1 , re $end
$var reg 32 e rdata [31:0] $end
$upscope $end
$scope module accelerator $end
$var wire 1 $ clk $end
$var wire 1 % rst_n $end
$var wire 32 - addr [31:0] $end
$var wire 32 . wdata [31:0] $end
$var wire 1 0 we $end
$var reg 32 f rdata [31:0] $end
$var reg 32 g control [31:0] $end
$var reg 32 h status [31:0] $end
$var integer 32 i i [31:0] $end
$var integer 32 j j [31:0] $end
$var integer 32 k k [31:0] $end
$var reg 1 l computing $end
$var reg 4 m compute_state [3:0] $end
$var wire 8 n word_addr [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
0!
0"
b0 #
0$
0%
b0 &
bx '
b0 (
b0 )
bx *
0+
0,
b0 -
b0 .
b0 /
00
b0 1
b100 2
b100 3
04
b0 5
b0 6
b0 7
b0 8
b0 9
b0 :
b0 ;
b0 <
b0 =
bx >
b0 ?
b0 @
b0 A
b0 B
b0 C
b0 D
b0 E
b0 F
b0 G
b0 H
b0 I
b0 J
b0 K
b0 L
b0 M
b0 N
xO
b0 P
b0 Q
b0 R
b0 S
b0 T
b0 U
b0 V
0W
bx X
b0 Y
b0 Z
b0 [
b0 \
b0 ]
0^
b0 _
b0 `
0a
1b
bx c
b0 d
bx e
b0 f
b0 g
b0 h
bx i
bx j
bx k
0l
b0 m
b0 n
$end

#5000
1!
1$

#10000
0!
0$

#15000
1!
1$

#20000
0!
1"
0$
1%

#25000
1!
b1 #
1$
b100 &
b100 1
b1000 2
b1000 3
bx 6
bx 8
bx 9
bx :
bx ;
bx <
bx =
bx ?
bx @
bx A
bx B
bx0 C
bx000000000000 D
bx0 E
bx Z
b1 _

#30000
0!
0$

#35000
1!
b10 #
1$
b1000 &
b1000 1
b0xx00 2
b1100 3
x4
b100 7
bx F
bx G
bx J
bx K
bx L
bx M
bx P
bx Q
b10 _

#40000
0!
0$

#45000
1!
b0xx #
1$
b0xx00 &
bx )
x+
x,
bx .
b0xx00 1
bx 2
bx 3
b100 5
b1000 7
b100 I
bx S
bx T
bx U
bx V
b0xx _

#50000
0!
0$

#55000
1!
bx #
1$
bx &
bx 1
b1000 5
b0xx00 7
b1000 I
bx [
bx \
bx ]
x^
bx _

#60000
0!
0$

#65000
1!
1$
bx 5
bx 7
b0xx00 I

#70000
0!
0$

#75000
1!
1$
bx I

#80000
0!
0$

#85000
1!
1$

#90000
0!
0$

#95000
1!
1$

#100000
0!
0$

#105000
1!
1$

#110000
0!
0$

#115000
1!
1$

#120000
0!
0$

#125000
1!
1$

#130000
0!
0$

#135000
1!
1$

#140000
0!
0$

#145000
1!
1$

#150000
0!
0$

#155000
1!
1$

#160000
0!
0$

#165000
1!
1$

#170000
0!
0$

#175000
1!
1$

#180000
0!
0$

#185000
1!
1$

#190000
0!
0$

#195000
1!
1$

#200000
0!
0$

#205000
1!
1$

#210000
0!
0$

#215000
1!
1$

#220000
0!
0$

#225000
1!
1$

#230000
0!
0$

#235000
1!
1$

#240000
0!
0$

#245000
1!
1$

#250000
0!
0$

#255000
1!
1$

#260000
0!
0$

#265000
1!
1$

#270000
0!
0$

#275000
1!
1$

#280000
0!
0$

#285000
1!
1$

#290000
0!
0$

#295000
1!
1$

#300000
0!
0$

#305000
1!
1$

#310000
0!
0$

#315000
1!
1$

#320000
0!
0$

#325000
1!
1$

#330000
0!
0$

#335000
1!
1$

#340000
0!
0$

#345000
1!
1$

#350000
0!
0$

#355000
1!
1$

#360000
0!
0$

#365000
1!
1$

#370000
0!
0$

#375000
1!
1$

#380000
0!
0$

#385000
1!
1$

#390000
0!
0$

#395000
1!
1$

#400000
0!
0$

#405000
1!
1$

#410000
0!
0$

#415000
1!
1$

#420000
0!
0$

#425000
1!
1$

#430000
0!
0$

#435000
1!
1$

#440000
0!
0$

#445000
1!
1$

#450000
0!
0$

#455000
1!
1$

#460000
0!
0$

#465000
1!
1$

#470000
0!
0$

#475000
1!
1$

#480000
0!
0$

#485000
1!
1$

#490000
0!
0$

#495000
1!
1$

#500000
0!
0$

#505000
1!
1$

#510000
0!
0$

#515000
1!
1$

#520000
0!
0$

#525000
1!
1$

#530000
0!
0$

#535000
1!
1$

#540000
0!
0$

#545000
1!
1$

#550000
0!
0$

#555000
1!
1$

#560000
0!
0$

#565000
1!
1$

#570000
0!
0$

#575000
1!
1$

#580000
0!
0$

#585000
1!
1$

#590000
0!
0$

#595000
1!
1$

#600000
0!
0$

#605000
1!
1$

#610000
0!
0$

#615000
1!
1$

#620000
0!
0$

#625000
1!
1$

#630000
0!
0$

#635000
1!
1$

#640000
0!
0$

#645000
1!
1$

#650000
0!
0$

#655000
1!
1$

#660000
0!
0$

#665000
1!
1$

#670000
0!
0$

#675000
1!
1$

#680000
0!
0$

#685000
1!
1$

#690000
0!
0$

#695000
1!
1$

#700000
0!
0$

#705000
1!
1$

#710000
0!
0$

#715000
1!
1$

#720000
0!
0$

#725000
1!
1$

#730000
0!
0$

#735000
1!
1$

#740000
0!
0$

#745000
1!
1$

#750000
0!
0$

#755000
1!
1$

#760000
0!
0$

#765000
1!
1$

#770000
0!
0$

#775000
1!
1$

#780000
0!
0$

#785000
1!
1$

#790000
0!
0$

#795000
1!
1$

#800000
0!
0$

#805000
1!
1$

#810000
0!
0$

#815000
1!
1$

#820000
0!
0$

#825000
1!
1$

#830000
0!
0$

#835000
1!
1$

#840000
0!
0$

#845000
1!
1$

#850000
0!
0$

#855000
1!
1$

#860000
0!
0$

#865000
1!
1$

#870000
0!
0$

#875000
1!
1$

#880000
0!
0$

#885000
1!
1$

#890000
0!
0$

#895000
1!
1$

#900000
0!
0$

#905000
1!
1$

#910000
0!
0$

#915000
1!
1$

#920000
0!
0$

#925000
1!
1$

#930000
0!
0$

#935000
1!
1$

#940000
0!
0$

#945000
1!
1$

#950000
0!
0$

#955000
1!
1$

#960000
0!
0$

#965000
1!
1$

#970000
0!
0$

#975000
1!
1$

#980000
0!
0$

#985000
1!
1$

#990000
0!
0$

#995000
1!
1$

#1000000
0!
0$
