
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Fri Mar 14 13:29:16 2025
Host:		ieng6-ece-04.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/core.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell core
<CMD> set init_lef_file {/home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ./subckt/sram_w16.lef}
<CMD> create_library_set -name WC_LIB -timing "$worst_timing_lib ./subckt/sram_w16_WC.lib"
<CMD> create_library_set -name BC_LIB -timing "$best_timing_lib ./subckt/sram_w16_BC.lib"
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.

Loading LEF file ./subckt/sram_w16.lef ...
**WARN: (IMPLF-200):	Pin 'CLK' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[127]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[126]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[125]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[124]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[123]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[122]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[121]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[120]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[119]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[118]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[117]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[116]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[115]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[114]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[113]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[112]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[111]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[110]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[109]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'Q[127]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[126]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[125]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[124]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[123]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[122]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[121]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[120]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[119]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[118]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[117]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[116]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[115]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[114]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[113]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[112]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[111]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[110]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[109]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[108]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Fri Mar 14 13:29:46 2025
viaInitial ends at Fri Mar 14 13:29:46 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/ttalapaneni/ECE260B_course_project/Git_organized_folder/ECE260B_course_project/pnr/part3_hier/pnr_2_SRAM_V2/subckt/sram_w16_WC.lib' ...
Read 1 cells in library 'sram_w16' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/ttalapaneni/ECE260B_course_project/Git_organized_folder/ECE260B_course_project/pnr/part3_hier/pnr_2_SRAM_V2/subckt/sram_w16_BC.lib' ...
Read 1 cells in library 'sram_w16' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.22min, fe_real=0.53min, fe_mem=466.7M) ***
*** Begin netlist parsing (mem=466.7M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 812 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/core.out.v'
**WARN: (IMPVL-209):	In Verilog file './netlist/core.out.v', check line 22685 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-360):	Number of nets (64) less than bus (D) pin number (128).  The extra upper bus bits will be floating.
**WARN: (IMPVL-209):	In Verilog file './netlist/core.out.v', check line 22685 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-360):	Number of nets (64) less than bus (Q) pin number (128).  The extra upper bus bits will be floating.
**WARN: (IMPVL-209):	In Verilog file './netlist/core.out.v', check line 22687 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-360):	Number of nets (64) less than bus (D) pin number (128).  The extra upper bus bits will be floating.
**WARN: (IMPVL-209):	In Verilog file './netlist/core.out.v', check line 22687 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-360):	Number of nets (64) less than bus (Q) pin number (128).  The extra upper bus bits will be floating.
**WARN: (IMPVL-209):	In Verilog file './netlist/core.out.v', check line 22689 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-361):	Number of nets (160) more than bus (D) pin number (128).  The extra upper nets will be ignored.
**WARN: (IMPVL-209):	In Verilog file './netlist/core.out.v', check line 22689 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-361):	Number of nets (160) more than bus (Q) pin number (128).  The extra upper nets will be ignored.

*** Memory Usage v#1 (Current mem = 476.707M, initial mem = 152.258M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=476.7M) ***
Set top cell to core.
Hooked 1624 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell core ...
*** Netlist is unique.
** info: there are 1751 modules.
** info: there are 19173 stdCell insts.
** info: there are 3 macros.

*** Memory Usage v#1 (Current mem = 543.539M, initial mem = 152.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/core.sdc' ...
Current (total cpu=0:00:14.5, real=0:00:33.0, peak res=279.3M, current mem=666.5M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/core.sdc, Line 10).

INFO (CTE): Reading of timing constraints file ./constraints/core.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=294.5M, current mem=683.7M)
Current (total cpu=0:00:14.5, real=0:00:33.0, peak res=294.5M, current mem=683.7M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200          135  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201          128  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-209            6  In Verilog file '%s', check line %d near...
WARNING   IMPVL-159         1624  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPVL-360            4  Number of nets (%d) less than bus (%s) p...
WARNING   IMPVL-361            2  Number of nets (%d) more than bus (%s) p...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1909 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
19176 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
19176 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 1 bottom 1 left 1 right 1} -width {top 2 bottom 2 left 2 right 2} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 857.5M) ***
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -number_of_sets 15 -spacing 2 -layer M5 -width 1 -nets { VSS VDD } -direction horizontal -start 30 -stop 600

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 28 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 858.5M) ***
<CMD> setObjFPlanBox Instance kmem_instance 50 200 250 375
<CMD> setObjFPlanBox Instance qmem_instance 50 400 250 600
<CMD> setObjFPlanBox Instance psum_mem_instance 350 25 550 225
<CMD> addHaloToBlock {3 3 3 3} qmem_instance
<CMD> addHaloToBlock {3 3 3 3} kmem_instance
<CMD> addHaloToBlock {3 3 3 3} psum_mem_instance
<CMD> addRing -nets {VDD VSS} -type block_rings -around each_block -layer {top M1 bottom M1 left M2 right M2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 5 bottom 5 left 5 right 5}

Ring generation is complete; vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M5 at (46.00, 396.83) (215.80, 397.83)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M5 at (338.00, 192.60) (523.80, 192.70)
The power planner created 20 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 858.5M) ***
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst qmem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst kmem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst psum_mem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst qmem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst kmem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst psum_mem_instance -verbose -overrid
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> sroute
*** Begin SPECIAL ROUTE on Fri Mar 14 13:29:57 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/ttalapaneni/ECE260B_course_project/Git_organized_folder/ECE260B_course_project/pnr/part3_hier/pnr_2_SRAM_V2
SPECIAL ROUTE ran on machine: ieng6-ece-04.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1553.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 847 macros, 129 used
Read in 131 components
  128 core components: 128 unplaced, 0 placed, 0 fixed
  3 block/ring components: 0 unplaced, 3 placed, 0 fixed
Read in 270 logical pins
Read in 4 blockages
Read in 270 nets
Read in 2 special nets, 2 routed
Read in 262 terminals
Begin power routing ...
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (346.000, 184.435), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (515.200, 184.435), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (46.000, 198.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (215.200, 198.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (46.000, 360.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (215.200, 360.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (215.200, 396.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (346.000, 184.435), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (215.200, 396.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (346.000, 184.435), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (346.000, 184.435), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (515.200, 184.435), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (515.200, 184.435), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (46.000, 198.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (46.000, 198.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (215.200, 198.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (215.200, 198.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (46.000, 360.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (46.000, 360.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (215.200, 360.835), it will not be connected.
**WARN: (EMS-27):	Message (IMPSR-481) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 6
  Number of Stripe ports routed: 0
  Number of Core ports routed: 906  open: 276
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 594
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1575.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 134 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Fri Mar 14 13:29:57 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Fri Mar 14 13:29:57 2025

sroute post-processing starts at Fri Mar 14 13:29:57 2025
The viaGen is rebuilding shadow vias for net VDD.
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA1 at (46.00, 359.02) (49.00, 359.10)
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA1 at (212.80, 359.02) (215.80, 359.10)
sroute post-processing ends at Fri Mar 14 13:29:57 2025
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 20.86 megs
sroute: Total Peak Memory used = 879.38 megs
<CMD> zoomBox 326.819 198.396 369.098 9.294
<CMD> zoomBox 340.033 188.385 360.055 153.624
<CMD> selectWire 346.0000 2.5000 349.0000 187.6000 2 VDD
<CMD> deselectAll
<CMD> selectWire 346.0000 2.5000 349.0000 187.6000 2 VDD
<CMD> deselectAll
<CMD> selectWire 346.0000 2.5000 349.0000 187.6000 2 VDD
<CMD> gui_select -rect {344.293 175.094 350.376 171.363}
<CMD> zoomBox 344.293 175.656 351.500 169.727
<CMD> deselectAll
<CMD> selectWire 346.0000 2.5000 349.0000 187.6000 2 VDD
<CMD> deselectAll
<CMD> selectWire 346.0000 2.5000 349.0000 187.6000 2 VDD
<CMD> fit
<CMD> gui_select -rect {195.267 380.411 264.159 301.137}
<CMD> zoomBox 156.573 397.399 237.735 303.969
<CMD> deselectAll
<CMD> selectVia 212.8000 356.4000 215.8000 357.4000 5 VDD
<CMD> deselectAll
<CMD> selectWire 216.8000 360.8350 574.0000 361.1650 1 VSS
<CMD> deselectAll
<CMD> selectWire 216.8000 360.8350 574.0000 361.1650 1 VSS
<CMD> deselectAll
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -fixedPin 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 4.0 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {inst[19]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
Successfully spread [86] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 881.4M).
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -fixedPin 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 2 -spreadType center -spacing 2.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [184] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 881.4M).
<CMD> checkPinAssignment
**WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Checking pins of top cell core ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
core        |     0 |    270 |    270 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    270 |    270 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 884.4M).
<CMD> saveDesign floorplan.enc
Writing Netlist "floorplan.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 276 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=884.4M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> flipOrRotateObject -rotate R90 -name qmem_instance
<CMD> flipOrRotateObject -rotate R90 -name kmem_instance
<CMD> flipOrRotateObject -rotate R90 -name psum_mem_instance
<CMD> flipOrRotateObject -rotate R90 -name psum_mem_instance
<CMD> flipOrRotateObject -flip MY -name psum_mem_instance
<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan True -placeIOPins false
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.22263 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=1125.38 CPU=0:00:02.1 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:03.2  real=0:00:03.0  mem= 1125.4M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:04.2) (Real : 0:00:05.0) (mem : 1125.4M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 337 instances (buffers/inverters) removed
*       :      2 instances of type 'INVD4' removed
*       :      2 instances of type 'INVD3' removed
*       :      5 instances of type 'INVD2' removed
*       :      7 instances of type 'INVD1' removed
*       :     15 instances of type 'INVD0' removed
*       :      1 instance  of type 'CKND3' removed
*       :     11 instances of type 'CKND2' removed
*       :    159 instances of type 'CKBD4' removed
*       :     13 instances of type 'CKBD2' removed
*       :     22 instances of type 'CKBD1' removed
*       :      7 instances of type 'BUFFD8' removed
*       :      1 instance  of type 'BUFFD6' removed
*       :      7 instances of type 'BUFFD4' removed
*       :     72 instances of type 'BUFFD2' removed
*       :      4 instances of type 'BUFFD1' removed
*       :      9 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:00.7) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Some Marcos are marked as preplaced.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=18842 (0 fixed + 18842 movable) #block=3 (0 floating + 3 preplaced)
#ioInst=0 #net=21381 #term=70386 #term/net=3.29, #fixedIo=0, #floatIo=0, #fixedPin=244, #floatPin=0
stdCell: 18842 single + 0 double + 0 multi
Total standard cell length = 44.5782 (mm), area = 0.0802 (mm^2)
Estimated cell power/ground rail width = 0.365 um
Average module density = 0.352.
Density for the design = 0.352.
       = stdcell_area 222891 sites (80241 um^2) / alloc_area 633969 sites (228229 um^2).
Pin Density = 0.07974.
            = total # of pins 70386 / total area 882660.
=== lastAutoLevel = 10 
End delay calculation. (MEM=1144.46 CPU=0:00:02.1 REAL=0:00:02.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.332e+05 (1.06e+05 1.27e+05)
              Est.  stn bbox = 2.507e+05 (1.16e+05 1.35e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1144.5M
Iteration  2: Total net bbox = 2.332e+05 (1.06e+05 1.27e+05)
              Est.  stn bbox = 2.507e+05 (1.16e+05 1.35e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1144.5M
Iteration  3: Total net bbox = 2.231e+05 (1.21e+05 1.02e+05)
              Est.  stn bbox = 2.543e+05 (1.41e+05 1.13e+05)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 1144.5M
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
End delay calculation. (MEM=1256.9 CPU=0:00:02.1 REAL=0:00:02.0)
Iteration  4: Total net bbox = 2.431e+05 (1.21e+05 1.22e+05)
              Est.  stn bbox = 2.806e+05 (1.45e+05 1.36e+05)
              cpu = 0:00:20.8 real = 0:00:21.0 mem = 1296.4M
Iteration  5: Total net bbox = 2.431e+05 (1.21e+05 1.22e+05)
              Est.  stn bbox = 2.806e+05 (1.45e+05 1.36e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1296.4M
Iteration  6: Total net bbox = 3.126e+05 (1.27e+05 1.85e+05)
              Est.  stn bbox = 3.630e+05 (1.54e+05 2.09e+05)
              cpu = 0:00:17.5 real = 0:00:18.0 mem = 1296.4M
Iteration  7: Total net bbox = 3.455e+05 (1.48e+05 1.98e+05)
              Est.  stn bbox = 3.959e+05 (1.74e+05 2.22e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1296.4M
Iteration  8: Total net bbox = 3.455e+05 (1.48e+05 1.98e+05)
              Est.  stn bbox = 3.959e+05 (1.74e+05 2.22e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1296.4M
Iteration  9: Total net bbox = 4.382e+05 (1.96e+05 2.42e+05)
              Est.  stn bbox = 5.036e+05 (2.31e+05 2.72e+05)
              cpu = 0:00:37.3 real = 0:00:37.0 mem = 1296.4M
Iteration 10: Total net bbox = 4.382e+05 (1.96e+05 2.42e+05)
              Est.  stn bbox = 5.036e+05 (2.31e+05 2.72e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1296.4M
Iteration 11: Total net bbox = 4.377e+05 (1.98e+05 2.39e+05)
              Est.  stn bbox = 5.027e+05 (2.34e+05 2.69e+05)
              cpu = 0:00:20.4 real = 0:00:20.0 mem = 1296.4M
Iteration 12: Total net bbox = 4.377e+05 (1.98e+05 2.39e+05)
              Est.  stn bbox = 5.027e+05 (2.34e+05 2.69e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1296.4M
Iteration 13: Total net bbox = 4.430e+05 (2.03e+05 2.40e+05)
              Est.  stn bbox = 5.083e+05 (2.39e+05 2.70e+05)
              cpu = 0:00:27.2 real = 0:00:28.0 mem = 1315.7M
Iteration 14: Total net bbox = 4.430e+05 (2.03e+05 2.40e+05)
              Est.  stn bbox = 5.083e+05 (2.39e+05 2.70e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1315.7M
Iteration 15: Total net bbox = 4.406e+05 (2.05e+05 2.35e+05)
              Est.  stn bbox = 5.038e+05 (2.40e+05 2.63e+05)
              cpu = 0:00:29.8 real = 0:00:29.0 mem = 1320.7M
Iteration 16: Total net bbox = 4.406e+05 (2.05e+05 2.35e+05)
              Est.  stn bbox = 5.038e+05 (2.40e+05 2.63e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1320.7M
Finished Global Placement (cpu=0:02:35, real=0:02:35, mem=1320.7M)
Info: 0 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:03:22 mem=1166.0M) ***
Total net bbox length = 4.406e+05 (2.055e+05 2.351e+05) (ext = 4.085e+04)
Move report: Detail placement moves 18842 insts, mean move: 1.24 um, max move: 23.97 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U359): (38.90, 263.53) --> (22.40, 271.00)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 1167.7MB
Summary Report:
Instances move: 18842 (out of 18842 movable)
Mean displacement: 1.24 um
Max displacement: 23.97 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U359) (38.8985, 263.533) -> (22.4, 271)
	Length: 7 sites, height: 1 rows, site name: core, cell type: OAI22D1
Total net bbox length = 4.343e+05 (1.962e+05 2.382e+05) (ext = 4.084e+04)
Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 1167.7MB
*** Finished refinePlace (0:03:25 mem=1167.7M) ***
*** Finished Initial Placement (cpu=0:02:42, real=0:02:43, mem=1167.7M) ***
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=801 numPGBlocks=1793 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=21381  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 21381 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 21381 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.09% H + 0.16% V. EstWL: 4.792482e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.06% H + 0.05% V
[NR-eagl] Overflow after earlyGlobalRoute 0.10% H + 0.10% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 69612
[NR-eagl] Layer2(M2)(V) length: 1.543730e+05um, number of vias: 96522
[NR-eagl] Layer3(M3)(H) length: 1.599527e+05um, number of vias: 7177
[NR-eagl] Layer4(M4)(V) length: 7.718987e+04um, number of vias: 2294
[NR-eagl] Layer5(M5)(H) length: 5.564389e+04um, number of vias: 1208
[NR-eagl] Layer6(M6)(V) length: 3.342628e+04um, number of vias: 135
[NR-eagl] Layer7(M7)(H) length: 4.526499e+03um, number of vias: 113
[NR-eagl] Layer8(M8)(V) length: 4.283540e+03um, number of vias: 0
[NR-eagl] Total length: 4.893958e+05um, number of vias: 177061
[NR-eagl] End Peak syMemory usage = 1172.6 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.81 seconds
**placeDesign ... cpu = 0: 2:48, real = 0: 2:49, mem = 1169.1M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1179.1M, totSessionCpu=0:03:27 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1179.1M)
Extraction called for design 'core' of instances=18845 and nets=21566 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1179.133M)
** Profile ** Start :  cpu=0:00:00.0, mem=1179.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1179.1M
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1270.2 CPU=0:00:02.4 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 1270.2M) ***
*** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:03.0 totSessionCpu=0:03:31 mem=1270.2M)
** Profile ** Overall slacks :  cpu=0:00:03.5, mem=1270.2M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1270.2M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -15.325 |
|           TNS (ns):| -3988.0 |
|    Violating Paths:|  3457   |
|          All Paths:|  3795   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    141 (141)     |   -0.443   |    141 (141)     |
|   max_tran     |    146 (3710)    |   -7.861   |    146 (3710)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 34.339%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1270.2M
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1215.0M, totSessionCpu=0:03:32 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1215.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1215.0M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 18845

Instance distribution across the VT partitions:

 LVT : inst = 7000 (37.1%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 7000 (37.1%)

 HVT : inst = 11842 (62.8%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 11842 (62.8%)

Reporting took 0 sec
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Info: 1 clock net  excluded from IPO operation.
Design State:
    #signal nets       :  21439
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=953.85MB/953.85MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=954.14MB/954.14MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=954.18MB/954.18MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-14 13:34:56 (2025-Mar-14 20:34:56 GMT)
2025-Mar-14 13:34:56 (2025-Mar-14 20:34:56 GMT): 10%
2025-Mar-14 13:34:56 (2025-Mar-14 20:34:56 GMT): 20%
2025-Mar-14 13:34:56 (2025-Mar-14 20:34:56 GMT): 30%
2025-Mar-14 13:34:56 (2025-Mar-14 20:34:56 GMT): 40%
2025-Mar-14 13:34:56 (2025-Mar-14 20:34:56 GMT): 50%
2025-Mar-14 13:34:56 (2025-Mar-14 20:34:56 GMT): 60%
2025-Mar-14 13:34:56 (2025-Mar-14 20:34:56 GMT): 70%
2025-Mar-14 13:34:56 (2025-Mar-14 20:34:56 GMT): 80%
2025-Mar-14 13:34:56 (2025-Mar-14 20:34:56 GMT): 90%

Finished Levelizing
2025-Mar-14 13:34:56 (2025-Mar-14 20:34:56 GMT)

Starting Activity Propagation
2025-Mar-14 13:34:56 (2025-Mar-14 20:34:56 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-14 13:34:57 (2025-Mar-14 20:34:57 GMT): 10%
2025-Mar-14 13:34:57 (2025-Mar-14 20:34:57 GMT): 20%

Finished Activity Propagation
2025-Mar-14 13:34:57 (2025-Mar-14 20:34:57 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=955.71MB/955.71MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-14 13:34:57 (2025-Mar-14 20:34:57 GMT)
 ... Calculating leakage power
2025-Mar-14 13:34:57 (2025-Mar-14 20:34:57 GMT): 10%
2025-Mar-14 13:34:57 (2025-Mar-14 20:34:57 GMT): 20%
2025-Mar-14 13:34:57 (2025-Mar-14 20:34:57 GMT): 30%
2025-Mar-14 13:34:57 (2025-Mar-14 20:34:57 GMT): 40%

Finished Calculating power
2025-Mar-14 13:34:57 (2025-Mar-14 20:34:57 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=955.87MB/955.87MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=955.87MB/955.87MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:00, mem(process/total)=955.90MB/955.90MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-14 13:34:57 (2025-Mar-14 20:34:57 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
  3 instances have no static power
** WARN:  (VOLTUS_POWR-2152): Instance qmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance kmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance psum_mem_instance (sram_w16) has no static power. 



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.77770222
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1559       20.04
Macro                                  0           0
IO                                     0           0
Combinational                     0.6218       79.96
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.7777         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.7777         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U88 (FA1D4): 	 0.0002619
* 		Highest Leakage Power: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U88 (FA1D4): 	 0.0002619
* 		Total Cap: 	1.43297e-10 F
* 		Total instances in design: 18845
* 		Total instances in design with no power:     3
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.777702 mW
Cell usage statistics:  
Library tcbn65gpluswc , 18842 cells ( 100.000000%) , 0.777702 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=956.17MB/956.17MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: -15.425 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 0.774 mW
Resizable instances =  18842 (100.0%), leakage = 0.774 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =   7000 (37.1%), lkg = 0.251 mW (32.4%)
   -ve slk =   6988 (37.1%), lkg = 0.251 mW (32.4%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  11842 (62.8%), lkg = 0.523 mW (67.6%)
   -ve slk =  11171 (59.3%), lkg = 0.515 mW (66.6%)

OptMgr: Begin forced downsizing
OptMgr: 6667 instances resized in force mode
OptMgr: Updating timing
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1276.09 CPU=0:00:02.5 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.2  real=0:00:03.0  mem= 1276.1M) ***
OptMgr: Design WNS: -15.425 ns
OptMgr: 1930 (29%) instances reverted to original cell
OptMgr: Updating timing
OptMgr: Design WNS: -15.425 ns

Design leakage power (state independent) = 0.714 mW
Resizable instances =  18842 (100.0%), leakage = 0.714 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =   3053 (16.2%), lkg = 0.123 mW (17.2%)
   -ve slk =   3053 (16.2%), lkg = 0.123 mW (17.2%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  15789 (83.8%), lkg = 0.592 mW (82.8%)
   -ve slk =  15109 (80.2%), lkg = 0.584 mW (81.7%)


Summary: cell sizing

 4737 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0       4737       4737

   18 instances changed cell type from       AN2XD1   to    CKAN2D0
  219 instances changed cell type from       AO21D1   to     AO21D0
    5 instances changed cell type from      AOI21D1   to    AOI21D0
    7 instances changed cell type from      CKAN2D1   to    CKAN2D0
  328 instances changed cell type from     CKMUX2D1   to   CKMUX2D0
  156 instances changed cell type from      CKND2D1   to    CKND2D0
  167 instances changed cell type from     CKXOR2D1   to   CKXOR2D0
   45 instances changed cell type from       IND2D1   to     IND2D0
  139 instances changed cell type from       INR2D1   to     INR2D0
    1 instances changed cell type from       INR2D1   to    INR2XD0
   40 instances changed cell type from       INR2D2   to    INR2XD1
   21 instances changed cell type from      INR2XD0   to     INR2D0
  137 instances changed cell type from        INVD1   to      CKND0
    5 instances changed cell type from      IOA21D1   to    IOA21D0
    4 instances changed cell type from     MOAI22D1   to   MOAI22D0
   12 instances changed cell type from        ND2D0   to    CKND2D0
   87 instances changed cell type from        ND2D1   to    CKND2D0
   88 instances changed cell type from        ND2D2   to    CKND2D2
   20 instances changed cell type from        ND2D3   to    CKND2D3
   32 instances changed cell type from        ND2D4   to    CKND2D4
    2 instances changed cell type from        ND2D8   to    CKND2D8
    1 instances changed cell type from        ND4D1   to      ND4D0
   41 instances changed cell type from        NR2D1   to      NR2D0
   16 instances changed cell type from        NR2D2   to     NR2XD1
   19 instances changed cell type from       NR2XD0   to      NR2D0
    6 instances changed cell type from       OA21D1   to     OA21D0
   29 instances changed cell type from      OAI21D1   to    OAI21D0
  911 instances changed cell type from      OAI22D1   to    OAI22D0
   31 instances changed cell type from        OR2D1   to      OR2D0
    3 instances changed cell type from       OR2XD1   to      OR2D0
 2108 instances changed cell type from       XNR2D1   to     XNR2D0
   39 instances changed cell type from       XOR3D1   to     XOR3D0
  checkSum: 4737



Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=970.50MB/970.50MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=970.50MB/970.50MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=970.50MB/970.50MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-14 13:35:05 (2025-Mar-14 20:35:05 GMT)
2025-Mar-14 13:35:05 (2025-Mar-14 20:35:05 GMT): 10%
2025-Mar-14 13:35:05 (2025-Mar-14 20:35:05 GMT): 20%
2025-Mar-14 13:35:05 (2025-Mar-14 20:35:05 GMT): 30%
2025-Mar-14 13:35:05 (2025-Mar-14 20:35:05 GMT): 40%
2025-Mar-14 13:35:05 (2025-Mar-14 20:35:05 GMT): 50%
2025-Mar-14 13:35:05 (2025-Mar-14 20:35:05 GMT): 60%
2025-Mar-14 13:35:05 (2025-Mar-14 20:35:05 GMT): 70%
2025-Mar-14 13:35:05 (2025-Mar-14 20:35:05 GMT): 80%
2025-Mar-14 13:35:05 (2025-Mar-14 20:35:05 GMT): 90%

Finished Levelizing
2025-Mar-14 13:35:05 (2025-Mar-14 20:35:05 GMT)

Starting Activity Propagation
2025-Mar-14 13:35:05 (2025-Mar-14 20:35:05 GMT)
2025-Mar-14 13:35:05 (2025-Mar-14 20:35:05 GMT): 10%
2025-Mar-14 13:35:05 (2025-Mar-14 20:35:05 GMT): 20%

Finished Activity Propagation
2025-Mar-14 13:35:06 (2025-Mar-14 20:35:06 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=970.55MB/970.55MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-14 13:35:06 (2025-Mar-14 20:35:06 GMT)
 ... Calculating leakage power
2025-Mar-14 13:35:06 (2025-Mar-14 20:35:06 GMT): 10%
2025-Mar-14 13:35:06 (2025-Mar-14 20:35:06 GMT): 20%
2025-Mar-14 13:35:06 (2025-Mar-14 20:35:06 GMT): 30%
2025-Mar-14 13:35:06 (2025-Mar-14 20:35:06 GMT): 40%

Finished Calculating power
2025-Mar-14 13:35:06 (2025-Mar-14 20:35:06 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=970.55MB/970.55MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=970.55MB/970.55MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=970.55MB/970.55MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-14 13:35:06 (2025-Mar-14 20:35:06 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
  3 instances have no static power
** WARN:  (VOLTUS_POWR-2152): Instance qmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance kmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance psum_mem_instance (sram_w16) has no static power. 



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.71774469
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1559       21.72
Macro                                  0           0
IO                                     0           0
Combinational                     0.5619       78.28
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.7177         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.7177         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U88 (FA1D4): 	 0.0002619
* 		Highest Leakage Power: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U88 (FA1D4): 	 0.0002619
* 		Total Cap: 	1.39678e-10 F
* 		Total instances in design: 18845
* 		Total instances in design with no power:     3
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.717745 mW
Cell usage statistics:  
Library tcbn65gpluswc , 18842 cells ( 100.000000%) , 0.717745 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=970.55MB/970.55MB)

OptMgr: Leakage power optimization took: 10 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.2
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1400.1M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1400.1M)

Dont care observability instance removal run...
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U11 (OAI21D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U22 (OAI31D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U65 (OAI21D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U521 (NR3D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U523 (OAI21D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U524 (OAI31D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U525 (INVD0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U528 (MUX2ND0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U529 (INVD0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U532 (MUX2ND0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U534 (INVD0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U535 (INR4D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U537 (MUX2ND0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U539 (INR2D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U540 (OAI21D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U541 (OAI31D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U542 (INR2D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U543 (INR3D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U544 (OAI21D0)
Dont care observability instance removal limited due to an irremovable instance sfp_instance/U545 (OAI31D0)
Dont care observability instance removal limited due to other irremovable instances...
CPU of dont care observability instance removal run : 0:00:00.1 (mem :1400.1M)

Removed instances... 
	-Remove inst sfp_instance/U2129 (MUX2ND0) 
	-Remove inst sfp_instance/U2127 (MUX2ND0) 
	-Remove inst sfp_instance/U2126 (NR2D0) 
	-Remove inst sfp_instance/U2125 (MUX2ND0) 
	-Remove inst sfp_instance/U2077 (CKXOR2D0) 
	-Remove inst sfp_instance/U2068 (CKXOR2D0) 
	-Remove inst sfp_instance/U2067 (AOI21D0) 
	-Remove inst sfp_instance/U1497 (OA21D0) 
	-Remove inst sfp_instance/U1282 (AOI21D0) 
	-Remove inst sfp_instance/U1273 (OA21D0) 
	-Remove inst sfp_instance/U1268 (AOI21D0) 
	-Remove inst sfp_instance/U1262 (OA21D0) 
	-Remove inst sfp_instance/U1259 (AOI21D0) 
	-Remove inst sfp_instance/U1248 (OA21D0) 
	-Remove inst sfp_instance/U1004 (AOI21D0) 
	-Remove inst sfp_instance/U998 (NR2D0) 
	-Remove inst sfp_instance/U994 (NR2D0) 
	-Remove inst sfp_instance/U992 (INVD0) 
	-Remove inst sfp_instance/U991 (CKND2D0) 
	-Remove inst sfp_instance/U987 (NR2D0) 
	-Remove inst sfp_instance/U984 (NR2D0) 
	-Remove inst sfp_instance/U980 (NR2D0) 
	-Remove inst sfp_instance/U975 (NR2D0) 
	-Remove inst sfp_instance/U966 (NR2D0) 
	-Remove inst sfp_instance/U954 (NR2D0) 
	-Remove inst sfp_instance/U951 (NR2D0) 
	-Remove inst sfp_instance/U728 (NR2D0) 
	-Remove inst sfp_instance/U113 (NR2D0) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_0_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_1_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_2_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_3_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_4_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_5_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_6_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_7_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_8_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_9_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_10_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_11_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_12_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_13_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_14_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_15_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_16_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_17_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_18_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_19_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_8_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_9_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_10_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_11_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_12_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_13_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_14_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_15_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_16_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_17_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_18_ (EDFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_19_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U151 (OAI32D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U150 (IOA21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U149 (IOA21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U148 (IOA21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U147 (IOA21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U146 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U145 (MAOI22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U144 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U143 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U142 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U141 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U140 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U139 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U138 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U137 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U136 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U135 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U134 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U133 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U132 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U131 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U130 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U129 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U128 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U127 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U126 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U125 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U124 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U123 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U122 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U121 (MUX2ND0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U120 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U119 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U118 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U117 (MUX2ND0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U116 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U115 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U114 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U113 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U112 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U111 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U110 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U109 (OAI32D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U108 (NR2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U107 (INVD0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U106 (NR2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U105 (AOI21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U104 (OAI21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U103 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U102 (OAI21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U101 (INVD0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U100 (NR2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U99 (NR2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U98 (INVD0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U97 (NR3D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U96 (OA21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U95 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U94 (OAI21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U93 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U92 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U91 (OAI22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U90 (INVD0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U89 (MUX2ND0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U88 (INVD0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U87 (INVD0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U86 (NR3D1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U85 (NR3D1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U84 (NR3D1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U83 (NR3D1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U82 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U81 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U80 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U79 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U78 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U77 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U76 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U75 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U74 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U73 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U72 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U71 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U70 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U69 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U68 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U67 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U66 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U65 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U64 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U63 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U62 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U61 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U60 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U59 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U58 (AOI32D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U57 (AOI21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U56 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U55 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U54 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U53 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U52 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U51 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U50 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U49 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U48 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U47 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U46 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U45 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U44 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U43 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U42 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U41 (INVD0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U40 (INVD0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U39 (CKND0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U38 (CKND0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U37 (AOI221D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U36 (NR2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U35 (OAI221D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U34 (CKND0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U33 (CKND0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U32 (OAI211D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U31 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U30 (NR2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U29 (INVD0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U28 (INVD2) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U27 (INVD2) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U26 (INVD2) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U25 (OAI32D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U24 (ND2D1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U23 (NR2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U22 (NR2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U21 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U20 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U19 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U18 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U17 (IND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U16 (IND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U15 (IND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U14 (CKND2D1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U13 (OA21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U11 (CKND2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U10 (INVD0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U8 (NR2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U7 (OA21D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U6 (CKND0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U5 (CKND0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U4 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U3 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_6_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_8_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_9_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_10_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_13_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_6_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_8_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_9_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_10_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_12_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_14_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_16_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_6_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_9_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_10_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_12_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_14_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_15_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_16_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_6_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_8_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_10_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_12_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_14_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_1_ (DFD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_0_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_1_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_2_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_3_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_4_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_5_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_6_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_7_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_8_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_9_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_10_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_11_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_12_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_13_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_14_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_15_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_16_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_17_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_18_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_19_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_0_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_1_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_2_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_3_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_4_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_5_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_6_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_7_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_8_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_9_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_10_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_11_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_12_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_13_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_14_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_15_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_16_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_17_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_18_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_19_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_1_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_2_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_3_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_4_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_5_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_6_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_7_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_8_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_9_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_10_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_11_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_12_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_13_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_14_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_15_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_16_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_17_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_18_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_19_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_0_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_1_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_3_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_4_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_5_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_7_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_11_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_17_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_19_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_0_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_1_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_2_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_3_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_4_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_5_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_7_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_11_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_17_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_18_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_0_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_3_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_1_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_2_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_3_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_4_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_5_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_7_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_11_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_17_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_18_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_19_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_0_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_1_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_5_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_7_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_11_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_18_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_0_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_1_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_2_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_3_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_4_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_5_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_6_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_7_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_8_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_9_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_10_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_11_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_12_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_19_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_0_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_2_ (DFD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_3_ (DFD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_ (DFD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_1_ (DFD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_0_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_ (DFD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U148 (INVD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U147 (MUX2ND0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U146 (INVD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U145 (MUX2ND0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U144 (INVD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U143 (MUX2ND0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U142 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U141 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U140 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U139 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U138 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U137 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U136 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U135 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U134 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U133 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U132 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U131 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U130 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U129 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U128 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U127 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U126 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U125 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U124 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U123 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U122 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U121 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U120 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U119 (INVD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U118 (MUX2ND0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U117 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U116 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U115 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U114 (MUX2ND0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U113 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U112 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U111 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U110 (MUX2ND0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U109 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U108 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U107 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U52 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U51 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U50 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U49 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U48 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U47 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U46 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U45 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U36 (CKMUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U15 (INVD0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U5 (OR2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U4 (OA21D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U3 (INVD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_9_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_10_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_12_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_8_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_9_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_10_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_12_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_13_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_15_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_16_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_8_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_10_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_13_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_14_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_15_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_16_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_8_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_9_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_10_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_14_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_8_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_9_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_10_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_11_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_12_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_13_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_14_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_15_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_17_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_18_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_19_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_8_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_9_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_10_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_11_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_12_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_13_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_14_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_15_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_16_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_17_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_19_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_8_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_9_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_10_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_11_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_12_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_13_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_14_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_15_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_16_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_17_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_18_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_19_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_11_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_17_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_18_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_19_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_11_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_17_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_18_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_19_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_11_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_17_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_18_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_19_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_11_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_ (DFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_8_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_9_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_11_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_12_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_13_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_16_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_17_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_18_ (EDFQD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_ (EDFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U152 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U151 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U150 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U149 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U148 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U147 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U146 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U145 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U144 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U143 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U142 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U141 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U140 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U139 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U138 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U137 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U136 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U135 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U134 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U133 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U132 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U131 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U130 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U129 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U128 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U127 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U126 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U125 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U124 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U123 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U122 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U121 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U120 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U119 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U118 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U117 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U116 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U115 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U114 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U113 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U112 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U111 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U110 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U109 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U108 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U107 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U106 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U105 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U104 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U103 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U102 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U101 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U100 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U99 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U98 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U97 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U96 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U95 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U94 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U93 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U92 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U91 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U90 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U89 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U88 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U87 (MAOI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U86 (MAOI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U85 (IOA21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U84 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U83 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U82 (AOI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U81 (AOI221D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U80 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U79 (NR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U78 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U77 (IND3D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U76 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U75 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U74 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U73 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U72 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U71 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U70 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U69 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U68 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U67 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U66 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U65 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U64 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U63 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U62 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U61 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U60 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U59 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U58 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U57 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U56 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U55 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U54 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U53 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U52 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U51 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U50 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U49 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U48 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U47 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U46 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U45 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U44 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U43 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U42 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U41 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U40 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U39 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U38 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U37 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U36 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U35 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U34 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U33 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U32 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U31 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U30 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U29 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U28 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U27 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U26 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U25 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U24 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U23 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U22 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U21 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U20 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U19 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U18 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U17 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U16 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U15 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U14 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U13 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U12 (MUX2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U11 (MAOI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U10 (OAI31D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U9 (AOI32D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U8 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U7 (NR4D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U6 (OAI21D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U5 (NR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U4 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U3 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_56_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_46_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_ (DFQD2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_50_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_14_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_62_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_4_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_36_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_ (DFQD2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_47_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_48_ (DFQD2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_38_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_7_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_22_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_2_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_1_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/load_ready_q_reg (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_23_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_ (DFQD2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_26_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_31_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_32_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_36_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_39_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_40_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_44_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_50_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_52_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_56_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_60_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_63_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_0_ (DFD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_6_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_9_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_10_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_11_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_12_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_15_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_16_ (DFQD4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_17_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_18_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_23_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_24_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_26_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_28_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_31_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_32_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_33_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_39_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_40_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_41_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_42_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_44_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_46_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_47_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_48_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_52_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_54_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_55_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_60_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_63_ (DFQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/inst_2q_reg_1_ (DFKCNQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_ (DFKCNQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_ (DFKCNQD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1303 (XOR2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1302 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1301 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1300 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1299 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1298 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1297 (XNR2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1296 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1295 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1294 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1293 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1292 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1291 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1290 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1289 (AOI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1288 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1287 (NR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1286 (NR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1285 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1284 (AOI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1283 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1282 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1281 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1280 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1279 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1278 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1277 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1276 (NR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1275 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1274 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1273 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1272 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1271 (NR2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1270 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1269 (NR2XD2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1268 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1267 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1266 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1265 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1264 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1263 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1262 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1261 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1260 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1259 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1258 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1257 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1256 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1255 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1254 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1253 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1252 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1251 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1250 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1249 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1248 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1247 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1246 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1245 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1244 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1243 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1242 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1241 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1240 (HA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1239 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1238 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1237 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1236 (OR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1235 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1234 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1233 (OR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1232 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1231 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1230 (OR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1229 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1228 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1227 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1226 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1225 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1224 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1223 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1222 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1221 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1220 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1219 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1218 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1217 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1216 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1215 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1214 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1213 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1212 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1211 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1210 (HA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1209 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1208 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1207 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1206 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1205 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1204 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1203 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1202 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1201 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1200 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1199 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1198 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1197 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1196 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1195 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1194 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1193 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1192 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1191 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1190 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1189 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1188 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1187 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1185 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1184 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1183 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1182 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1181 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1180 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1179 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1178 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1177 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1176 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1175 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1174 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1173 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1172 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1171 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1170 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1169 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1168 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1167 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1166 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1165 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1164 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1163 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1162 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1161 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1160 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1159 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1158 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1157 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1156 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1155 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1154 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1153 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1152 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1151 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1150 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1149 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1148 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1147 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1146 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1145 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1144 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1143 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1142 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1141 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1140 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1139 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1138 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1137 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1136 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1135 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1134 (NR2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1133 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1132 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1131 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1130 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1129 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1128 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1127 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1126 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1125 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1124 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1123 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1122 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1121 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1120 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1119 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1118 (NR2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1117 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1116 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1115 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1114 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1113 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1112 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1111 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1110 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1109 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1108 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1107 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1106 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1105 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1104 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1103 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1102 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1101 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1100 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1099 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1098 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1097 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1096 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1095 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1094 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1093 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1092 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1091 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1090 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1089 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1088 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1087 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1086 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1085 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1084 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1083 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1082 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1081 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1080 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1079 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1078 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1077 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1076 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1075 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1074 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1073 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1072 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1071 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1070 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1069 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1068 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1067 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1066 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1065 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1064 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1063 (OR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1062 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1061 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1060 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1059 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1058 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1057 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1056 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1055 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1054 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1053 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1052 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1051 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1050 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1049 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1048 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1047 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1046 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1045 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1044 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1043 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1042 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1041 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1040 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1039 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1038 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1037 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1036 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1035 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1034 (INR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1033 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1032 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1031 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1030 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1029 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1028 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1027 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1026 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1025 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1024 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1023 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1022 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1021 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1020 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1019 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1018 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1017 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1016 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1015 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1014 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1013 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1012 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1011 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1010 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1009 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1008 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1007 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1006 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1005 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1004 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1003 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1002 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1001 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1000 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U999 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U998 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U997 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U996 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U995 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U994 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U993 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U992 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U991 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U990 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U989 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U988 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U987 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U986 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U985 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U984 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U983 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U982 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U981 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U980 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U979 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U978 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U977 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U976 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U975 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U974 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U973 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U972 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U971 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U970 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U969 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U968 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U967 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U966 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U965 (HA1D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U964 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U963 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U962 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U961 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U960 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U959 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U958 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U957 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U956 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U955 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U954 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U953 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U952 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U951 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U950 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U949 (MOAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U948 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U947 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U946 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U945 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U944 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U943 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U942 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U941 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U940 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U939 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U938 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U937 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U936 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U935 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U934 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U933 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U932 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U931 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U930 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U929 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U928 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U927 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U926 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U925 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U924 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U923 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U922 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U921 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U920 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U919 (HA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U918 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U917 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U916 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U915 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U914 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U913 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U912 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U911 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U910 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U909 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U908 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U907 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U906 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U905 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U904 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U903 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U902 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U901 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U900 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U899 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U898 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U897 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U896 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U895 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U894 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U893 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U892 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U891 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U890 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U889 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U888 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U887 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U886 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U885 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U884 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U883 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U882 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U881 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U880 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U879 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U878 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U877 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U876 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U875 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U874 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U873 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U872 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U871 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U870 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U869 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U868 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U867 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U866 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U865 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U864 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U863 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U862 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U861 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U860 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U859 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U858 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U857 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U856 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U855 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U854 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U853 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U852 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U851 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U850 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U849 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U848 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U847 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U846 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U845 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U844 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U843 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U842 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U841 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U840 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U839 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U838 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U837 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U836 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U835 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U834 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U833 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U832 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U831 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U830 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U829 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U828 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U827 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U826 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U825 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U824 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U823 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U822 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U821 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U820 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U819 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U818 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U817 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U816 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U815 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U814 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U813 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U812 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U811 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U810 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U809 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U808 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U807 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U806 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U805 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U804 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U803 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U802 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U801 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U800 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U799 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U798 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U797 (IND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U796 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U795 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U794 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U793 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U792 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U791 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U790 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U789 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U788 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U787 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U786 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U785 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U784 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U783 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U782 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U781 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U780 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U779 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U778 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U777 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U776 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U775 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U774 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U773 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U772 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U771 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U770 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U769 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U768 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U767 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U766 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U765 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U764 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U763 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U762 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U761 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U760 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U759 (INR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U758 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U757 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U756 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U755 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U754 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U752 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U751 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U750 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U749 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U748 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U747 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U746 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U745 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U744 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U743 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U742 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U741 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U740 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U738 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U737 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U736 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U735 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U734 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U733 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U732 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U731 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U730 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U729 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U728 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U727 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U726 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U725 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U724 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U723 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U721 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U720 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U719 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U718 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U717 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U716 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U715 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U714 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U713 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U712 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U711 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U710 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U709 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U708 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U707 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U706 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U705 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U704 (IND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U703 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U701 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U700 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U699 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U698 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U697 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U696 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U695 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U694 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U693 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U692 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U691 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U690 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U689 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U688 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U687 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U686 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U685 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U684 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U683 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U682 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U681 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U680 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U679 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U678 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U677 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U676 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U675 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U674 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U673 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U672 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U671 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U670 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U669 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U668 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U667 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U666 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U665 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U664 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U663 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U662 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U661 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U660 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U659 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U658 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U657 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U656 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U655 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U654 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U653 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U652 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U651 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U650 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U649 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U648 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U646 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U645 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U644 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U643 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U642 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U641 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U640 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U639 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U638 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U637 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U636 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U635 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U634 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U633 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U632 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U631 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U630 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U629 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U628 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U626 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U625 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U624 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U623 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U622 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U621 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U620 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U619 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U617 (XOR2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U616 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U615 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U614 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U613 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U612 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U611 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U610 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U609 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U608 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U607 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U606 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U605 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U604 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U603 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U602 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U601 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U600 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U599 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U598 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U597 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U596 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U595 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U594 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U593 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U592 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U591 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U590 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U589 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U588 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U587 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U586 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U585 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U584 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U583 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U582 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U581 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U580 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U579 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U578 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U577 (INR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U576 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U575 (INR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U574 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U573 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U572 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U571 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U570 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U569 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U568 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U567 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U566 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U565 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U564 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U563 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U562 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U561 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U560 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U559 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U558 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U557 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U556 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U555 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U554 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U553 (OR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U552 (CKAN2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U551 (CKAN2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U550 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U549 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U547 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U546 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U545 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U544 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U543 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U542 (HA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U541 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U540 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U539 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U538 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U537 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U536 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U535 (NR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U533 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U532 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U529 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U528 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U527 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U524 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U522 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U521 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U520 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U519 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U518 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U517 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U514 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U513 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U512 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U511 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U510 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U509 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U508 (HA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U506 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U505 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U504 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U503 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U502 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U501 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U500 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U499 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U498 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U496 (FA1D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U495 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U494 (XOR2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U493 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U492 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U491 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U490 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U489 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U488 (IOA21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U487 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U485 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U484 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U483 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U482 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U481 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U480 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U479 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U478 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U477 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U476 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U475 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U474 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U473 (XNR3D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U472 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U471 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U469 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U467 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U465 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U464 (AOI21D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U463 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U462 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U461 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U460 (NR2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U459 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U458 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U457 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U456 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U455 (NR2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U454 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U453 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U452 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U451 (AOI21D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U450 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U449 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U447 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U446 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U445 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U444 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U443 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U442 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U441 (CKND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U440 (OAI21D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U439 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U438 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U437 (AOI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U436 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U435 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U434 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U433 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U432 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U431 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U430 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U429 (ND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U428 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U427 (ND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U426 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U425 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U424 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U423 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U422 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U421 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U420 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U419 (OR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U418 (OR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U417 (OR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U416 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U415 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U414 (OR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U413 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U412 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U411 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U410 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U409 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U408 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U407 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U406 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U405 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U404 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U403 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U402 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U401 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U400 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U399 (OAI21D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U398 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U397 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U396 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U395 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U394 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U393 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U392 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U391 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U390 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U389 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U388 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U387 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U386 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U385 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U384 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U383 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U382 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U381 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U380 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U379 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U378 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U377 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U376 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U375 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U374 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U373 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U372 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U371 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U370 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U369 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U368 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U367 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U366 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U365 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U364 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U363 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U362 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U361 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U360 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U359 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U358 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U357 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U356 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U355 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U354 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U353 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U352 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U351 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U350 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U349 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U348 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U347 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U346 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U345 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U344 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U343 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U342 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U341 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U340 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U338 (ND3D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U337 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U336 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U335 (IND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U334 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U333 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U332 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U331 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U330 (ND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U329 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U328 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U327 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U326 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U325 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U324 (NR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U323 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U322 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U321 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U320 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U319 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U318 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U317 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U316 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U315 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U314 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U313 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U312 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U311 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U310 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U309 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U308 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U307 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U306 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U305 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U303 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U302 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U301 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U300 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U299 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U298 (ND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U297 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U296 (ND3D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U295 (OAI21D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U294 (CKND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U293 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U292 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U291 (NR2XD2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U290 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U289 (ND3D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U288 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U287 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U286 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U285 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U284 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U283 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U282 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U281 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U280 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U279 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U278 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U277 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U276 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U275 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U274 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U273 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U272 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U271 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U270 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U269 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U268 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U267 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U266 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U265 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U264 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U263 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U262 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U261 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U260 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U259 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U258 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U257 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U256 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U255 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U254 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U253 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U252 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U251 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U250 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U249 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U248 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U247 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U246 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U245 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U244 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U243 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U242 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U241 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U240 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U239 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U238 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U237 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U236 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U235 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U234 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U233 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U232 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U231 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U230 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U229 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U228 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U227 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U226 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U225 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U224 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U223 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U222 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U221 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U220 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U219 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U218 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U217 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U216 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U215 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U214 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U213 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U212 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U211 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U210 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U209 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U208 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U207 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U206 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U205 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U204 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U203 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U202 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U201 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U200 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U199 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U198 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U197 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U196 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U195 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U194 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U193 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U192 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U191 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U190 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U189 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U188 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U187 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U186 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U185 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U184 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U183 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U182 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U181 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U180 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U179 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U178 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U177 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U176 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U175 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U174 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U173 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U172 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U171 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U170 (OAI21D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U169 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U168 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U167 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U166 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U165 (NR2XD2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U164 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U163 (XOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U162 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U161 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U160 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U159 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U158 (CKND3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U157 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U156 (CKND3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U155 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U154 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U152 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U151 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U150 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U149 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U148 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U147 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U146 (CKND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U145 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U143 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U142 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U141 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U140 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U139 (XOR3D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U138 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U137 (NR2XD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U136 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U135 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U134 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U133 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U132 (NR2XD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U131 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U130 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U129 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U128 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U127 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U126 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U125 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U124 (ND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U123 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U122 (AOI21D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U121 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U120 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U119 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U118 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U117 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U116 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U115 (AOI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U114 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U113 (INVD2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U112 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U111 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U110 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U109 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U108 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U107 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U106 (INVD2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U105 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U104 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U103 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U102 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U101 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U100 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U99 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U98 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U97 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U96 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U95 (OAI21D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U94 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U93 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U92 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U91 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U90 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U88 (CKND2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U87 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U85 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U84 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U83 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U81 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U79 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U78 (CKND2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U77 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U76 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U74 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U73 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U72 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U71 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U70 (CKND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U68 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U67 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U65 (INVD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U64 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U63 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U62 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U61 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U60 (HA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U59 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U58 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U57 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U56 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U55 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U54 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U53 (INR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U52 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U51 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U50 (IND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U49 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U48 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U47 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U46 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U45 (XOR3D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U44 (XOR3D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U43 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U42 (NR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U41 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U40 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U39 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U38 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U37 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U36 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U35 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U34 (XOR3D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U33 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U32 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U31 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U30 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U29 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U28 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U27 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U26 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U25 (NR2XD0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U24 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U23 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U22 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U21 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U20 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U19 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U18 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U17 (XOR3D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U16 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U15 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U14 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U13 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U12 (XOR3D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U11 (CKND0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U10 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U9 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U8 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U7 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U6 (NR2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U5 (INVD1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U4 (NR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U3 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U2 (NR2D0) 
	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1328 (XOR2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1327 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1326 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1325 (INVD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1320 (XOR2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1319 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1312 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1311 (NR2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1310 (CKND0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1309 (AOI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1308 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1307 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1306 (AOI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1305 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1304 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1303 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1302 (NR2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1301 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1300 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1299 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1298 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1297 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1296 (NR2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1295 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1294 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1293 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1292 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1291 (CKND0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1290 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1289 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1288 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1287 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1286 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1285 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1284 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1283 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1282 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1281 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1280 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1279 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1278 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1276 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1275 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1274 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1273 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1272 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1271 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1270 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1269 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1268 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1267 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1266 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1265 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1264 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1263 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1262 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1261 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1260 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1259 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1258 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1257 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1256 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1255 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1254 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1253 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1252 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1251 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1250 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1249 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1248 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1247 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1246 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1245 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1244 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1243 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1242 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1241 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1240 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1239 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1238 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1237 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1236 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1235 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1234 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1233 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1232 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1231 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1230 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1229 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1228 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1227 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1226 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1225 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1224 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1223 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1222 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1221 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1220 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1219 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1218 (OR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1217 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1216 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1215 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1214 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1213 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1212 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1211 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1210 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1209 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1208 (AOI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1207 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1206 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1205 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1204 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1203 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1202 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1201 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1200 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1199 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1198 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1197 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1196 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1195 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1194 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1193 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1192 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1191 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1190 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1189 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1188 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1187 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1186 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1185 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1184 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1183 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1182 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1181 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1180 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1179 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1178 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1177 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1176 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1175 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1174 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1173 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1172 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1171 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1170 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1169 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1168 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1167 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1166 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1165 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1164 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1163 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1162 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1161 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1160 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1159 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1157 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1156 (AOI21D4) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1155 (INVD2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1059 (NR2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1058 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1043 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1042 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U989 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U988 (INVD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U987 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U986 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U985 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U984 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U983 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U982 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U981 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U980 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U979 (MOAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U978 (CKND0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U977 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U976 (CKND0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U975 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U974 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U973 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U972 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U971 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U970 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U969 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U968 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U967 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U966 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U965 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U964 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U963 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U962 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U961 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U960 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U959 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U958 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U957 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U956 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U955 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U954 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U953 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U952 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U951 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U950 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U949 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U948 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U947 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U946 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U945 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U944 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U943 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U942 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U941 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U940 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U939 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U938 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U937 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U936 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U935 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U934 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U933 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U932 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U931 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U930 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U929 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U928 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U927 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U926 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U925 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U924 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U923 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U922 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U921 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U920 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U919 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U918 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U917 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U916 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U915 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U914 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U913 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U912 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U911 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U910 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U909 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U908 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U907 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U906 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U905 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U904 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U903 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U902 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U901 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U900 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U899 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U898 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U897 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U896 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U895 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U894 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U893 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U892 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U891 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U890 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U889 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U888 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U887 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U886 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U885 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U884 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U883 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U882 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U881 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U880 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U879 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U878 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U877 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U876 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U875 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U874 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U873 (OAI21D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U871 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U870 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U869 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U868 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U866 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U865 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U859 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U858 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U857 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U856 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U854 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U853 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U852 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U851 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U850 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U849 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U848 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U847 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U816 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U815 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U814 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U813 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U812 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U802 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U800 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U799 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U798 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U797 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U796 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U795 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U794 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U793 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U792 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U783 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U782 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U781 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U779 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U778 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U777 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U773 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U772 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U696 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U650 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U597 (CKND2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U513 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U512 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U509 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U507 (OR2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U506 (OR2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U505 (OR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U504 (CKAN2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U503 (CKAN2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U499 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U498 (XNR2D4) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U497 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U496 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U495 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U494 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U492 (CKND2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U490 (OAI21D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U485 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U482 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U481 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U479 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U475 (CKND2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U474 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U470 (NR2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U469 (INVD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U468 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U467 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U466 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U460 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U459 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U458 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U457 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U456 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U454 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U453 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U446 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U444 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U443 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U439 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U438 (OAI21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U437 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U436 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U435 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U434 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U430 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U429 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U428 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U427 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U426 (CKXOR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U425 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U423 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U422 (NR2XD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U421 (AOI21D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U419 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U418 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U417 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U416 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U415 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U414 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U413 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U412 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U411 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U410 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U409 (AOI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U408 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U407 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U406 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U403 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U402 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U401 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U399 (OR2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U396 (CKAN2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U395 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U394 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U393 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U392 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U389 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U388 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U387 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U386 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U385 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U384 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U383 (ND3D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U382 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U381 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U380 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U378 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U377 (XOR3D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U376 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U375 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U374 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U373 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U371 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U363 (OR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U351 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U348 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U347 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U346 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U343 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U342 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U341 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U340 (HA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U339 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U338 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U337 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U336 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U335 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U334 (INVD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U333 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U332 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U330 (OAI21D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U328 (OAI22D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U327 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U325 (ND3D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U324 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U323 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U322 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U321 (XOR3D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U309 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U308 (CKND2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U307 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U306 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U302 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U301 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U299 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U298 (AOI21D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U297 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U293 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U291 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U289 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U287 (XNR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U285 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U284 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U283 (CKND2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U281 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U280 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U279 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U278 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U277 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U276 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U242 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U241 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U240 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U237 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U232 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U231 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U229 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U217 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U209 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U204 (CKND2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U198 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U192 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U190 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U189 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U188 (CKND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U187 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U184 (NR2XD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U183 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U180 (INVD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U179 (INVD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U178 (ND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U177 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U173 (INVD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U172 (CKND2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U171 (INVD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U170 (INVD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U169 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U168 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U167 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U166 (AN2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U165 (AOI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U164 (CKND2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U163 (ND2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U162 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U148 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U146 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U145 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U142 (CKND0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U136 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U133 (CKAN2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U132 (CKND0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U131 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U129 (HA1D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U127 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U126 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U125 (AOI21D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U123 (CKND2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U122 (INVD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U121 (INVD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U119 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U115 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U114 (AO21D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U111 (AOI21D4) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U110 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U108 (AOI21D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U107 (ND2D4) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U106 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U101 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U99 (NR2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U98 (OAI21D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U95 (OAI22D4) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U93 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U92 (OAI22D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U91 (ND2D3) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U90 (INVD2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U89 (NR2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U74 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U73 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U71 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U69 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U66 (XOR3D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U65 (XOR3D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U64 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U60 (OAI22D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U57 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U53 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U49 (XOR3D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U48 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U47 (FA1D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U43 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U42 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U37 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U36 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U35 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U34 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U33 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U32 (XNR3D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U31 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U30 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U29 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U28 (NR2XD0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U27 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U26 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U25 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U24 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U23 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U22 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U21 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U20 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U19 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U18 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U16 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U15 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U12 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U11 (FA1D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U10 (CKND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U8 (XOR3D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U7 (NR2D0) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U6 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U5 (INVD1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U4 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U3 (ND2D1) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U2 (NR2D2) 
	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1 (INVD1) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U9 (MUX2D0) 
	-Remove inst U110 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U10 (MUX2D0) 
	-Remove inst U109 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U11 (MUX2D0) 
	-Remove inst U108 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U12 (MUX2D0) 
	-Remove inst U107 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U13 (MUX2D0) 
	-Remove inst U106 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U14 (MUX2D0) 
	-Remove inst U105 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U16 (MUX2D0) 
	-Remove inst U104 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U18 (MUX2D0) 
	-Remove inst U103 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U19 (MUX2D0) 
	-Remove inst U102 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U1 (MUX2D0) 
	-Remove inst U101 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U17 (MUX2D0) 
	-Remove inst U100 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U21 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U15 (MUX2D0) 
	-Remove inst U99 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U1 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U1 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U1 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U1 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U1 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U2 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U20 (MUX2D0) 
	-Remove inst U98 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U2 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U2 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U2 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U2 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U2 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U3 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U19 (MUX2D0) 
	-Remove inst U97 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U3 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U3 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U3 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U3 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U3 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U4 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U18 (MUX2D0) 
	-Remove inst U96 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U4 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U4 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U4 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U4 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U4 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U5 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U17 (MUX2D0) 
	-Remove inst U95 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U5 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U5 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U5 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U5 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U5 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U6 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U16 (MUX2D0) 
	-Remove inst U94 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U6 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U6 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U6 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U6 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U6 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U7 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U15 (MUX2D0) 
	-Remove inst U93 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U7 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U7 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U7 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U7 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U7 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U8 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U14 (MUX2D0) 
	-Remove inst U92 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U8 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U8 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U8 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U8 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U8 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U13 (MUX2D0) 
	-Remove inst U91 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U9 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U12 (MUX2D0) 
	-Remove inst U90 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U10 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U11 (MUX2D0) 
	-Remove inst U89 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U11 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U10 (MUX2D0) 
	-Remove inst U88 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U12 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U9 (MUX2D0) 
	-Remove inst U87 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U13 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U8 (MUX2D0) 
	-Remove inst U86 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U14 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U6 (MUX2D0) 
	-Remove inst U85 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U15 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U2 (MUX2D0) 
	-Remove inst U84 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U16 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U5 (MUX2D0) 
	-Remove inst U83 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U17 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U1 (MUX2D0) 
	-Remove inst U82 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U18 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U4 (MUX2D0) 
	-Remove inst U81 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U19 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U3 (MUX2D0) 
	-Remove inst U80 (AO22D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U20 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1e/U21 (MUX2D0) 
	-Remove inst ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U7 (MUX2D0) 
	-Remove inst U79 (AO22D0) 

Replaced instances... 

Removed 2918 instances
	CPU for removing db instances : 0:00:00.4 (mem :1400.1M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1400.1M)
CPU of: netlist preparation :0:00:00.6 (mem :1400.1M)

Mark undriven nets with IPOIgnored run...
**WARN: (IMPOPT-7098):	WARNING: sum_out[23] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[22] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[21] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[20] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[19] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[18] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[17] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[16] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[15] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[14] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[13] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[12] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[11] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[10] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[9] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[8] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[7] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[6] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[5] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: sum_out[4] is an undriven net with 1 fanouts.
**WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1400.1M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 995 out of 15924 instances
     #inst not ok to resize: 0
     #inst with no smaller cells: 11196
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -15.325  TNS Slack -5934.685 Density 27.88
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    27.88%|        -| -15.325|-5934.685|   0:00:00.0| 1480.9M|
|    27.88%|        0| -15.325|-5934.685|   0:00:00.0| 1480.9M|
|    27.88%|        2| -15.325|-5934.685|   0:00:01.0| 1480.9M|
|    27.63%|      536| -15.325|-5908.087|   0:00:03.0| 1480.9M|
|    27.63%|        3| -15.325|-5908.067|   0:00:00.0| 1480.9M|
|    27.63%|        0| -15.325|-5908.067|   0:00:00.0| 1480.9M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -15.325  TNS Slack -5908.068 Density 27.63
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.0) (real = 0:00:06.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1324.08M, totSessionCpu=0:03:55).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt high fanout net optimization
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    27.63%|        -| -15.325|-5908.068|   0:00:00.0| 1457.6M|
|    27.63%|        -| -15.325|-5908.068|   0:00:00.0| 1457.6M|
+----------+---------+--------+---------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1457.6M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|   230   |  3631   |   202   |    202  |     0   |     0   |     0   |     0   | -15.33 |          0|          0|          0|  27.63  |            |           |
|     1   |    41   |     1   |      1  |     0   |     0   |     0   |     0   | -12.77 |         78|          0|        192|  27.73  |   0:00:02.0|    1476.9M|
|     1   |    10   |     0   |      0  |     0   |     0   |     0   |     0   | -12.77 |          0|          0|          1|  27.73  |   0:00:00.0|    1476.9M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.8 real=0:00:02.0 mem=1476.9M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 1328.1M, totSessionCpu=0:04:03 **
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -12.773  TNS Slack -2849.243 
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -12.773|-2849.243|    27.73%|   0:00:00.0| 1472.6M|   WC_VIEW|  default| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -10.769|-2729.629|    27.82%|   0:00:09.0| 1523.8M|   WC_VIEW|  default| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -10.660|-2684.058|    27.96%|   0:00:04.0| 1523.8M|   WC_VIEW|  default| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -10.660|-2684.058|    27.96%|   0:00:01.0| 1523.8M|   WC_VIEW|  default| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -7.657|-1955.940|    28.31%|   0:00:19.0| 1523.8M|   WC_VIEW|  default| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -7.528|-1952.348|    28.33%|   0:00:06.0| 1542.8M|   WC_VIEW|  default| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -7.400|-1949.707|    28.36%|   0:00:02.0| 1542.8M|   WC_VIEW|  default| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -7.400|-1949.707|    28.36%|   0:00:01.0| 1542.8M|   WC_VIEW|  default| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -6.532|-1801.657|    28.66%|   0:00:09.0| 1542.8M|   WC_VIEW|  default| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -6.532|-1801.300|    28.67%|   0:00:05.0| 1542.8M|   WC_VIEW|  default| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -6.532|-1801.191|    28.67%|   0:00:01.0| 1542.8M|   WC_VIEW|  default| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -6.532|-1801.191|    28.67%|   0:00:01.0| 1542.8M|   WC_VIEW|  default| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -6.065|-1735.583|    28.95%|   0:00:05.0| 1542.8M|   WC_VIEW|  default| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -6.065|-1735.455|    28.95%|   0:00:04.0| 1542.8M|   WC_VIEW|  default| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -6.065|-1735.440|    28.95%|   0:00:01.0| 1542.8M|   WC_VIEW|  default| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -6.065|-1735.440|    28.95%|   0:00:01.0| 1542.8M|   WC_VIEW|  default| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -5.997|-1718.724|    29.07%|   0:00:03.0| 1542.8M|   WC_VIEW|  default| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -5.997|-1718.724|    29.07%|   0:00:02.0| 1542.8M|   WC_VIEW|  default| sfp_instance/sfp_out_sign2_reg_19_/D               |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:01:15 real=0:01:14 mem=1542.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:01:15 real=0:01:14 mem=1542.8M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -5.997  TNS Slack -1718.724 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -5.997
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -5.997  TNS Slack -1718.724 Density 29.07
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    29.07%|        -|  -5.997|-1718.724|   0:00:00.0| 1519.9M|
|    29.06%|       18|  -5.997|-1717.753|   0:00:02.0| 1519.9M|
|    29.06%|        0|  -5.997|-1717.753|   0:00:00.0| 1519.9M|
|    29.05%|        9|  -5.997|-1717.753|   0:00:01.0| 1519.9M|
|    28.90%|      461|  -5.962|-1714.004|   0:00:03.0| 1519.9M|
|    28.90%|        9|  -5.962|-1713.974|   0:00:00.0| 1519.9M|
|    28.90%|        0|  -5.962|-1713.974|   0:00:00.0| 1519.9M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -5.962  TNS Slack -1713.974 Density 28.90
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:08.0) (real = 0:00:08.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1371.09M, totSessionCpu=0:05:32).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1371.1 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=801 numPGBlocks=1793 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=18351  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 18351 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 18351 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.07% H + 0.15% V. EstWL: 4.259160e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.05% V
[NR-eagl] Overflow after earlyGlobalRoute 0.08% H + 0.10% V
[NR-eagl] End Peak syMemory usage = 1392.9 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.40 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:05:33 mem=1392.9M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 16162 insts, mean move: 7.93 um, max move: 229.40 um
	Max move on inst (sfp_instance/U1524): (478.20, 191.80) --> (338.80, 101.80)
	Runtime: CPU: 0:00:51.0 REAL: 0:00:51.0 MEM: 1473.6MB
Move report: Detail placement moves 3884 insts, mean move: 2.10 um, max move: 20.00 um
	Max move on inst (U27): (45.20, 280.00) --> (32.40, 287.20)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1473.6MB
Summary Report:
Instances move: 16159 (out of 16232 movable)
Mean displacement: 7.92 um
Max displacement: 231.80 um (Instance: sfp_instance/U1524) (478.2, 191.8) -> (336.4, 101.8)
	Length: 7 sites, height: 1 rows, site name: core, cell type: OA21D0
Runtime: CPU: 0:00:52.9 REAL: 0:00:53.0 MEM: 1473.6MB
*** Finished refinePlace (0:06:26 mem=1473.6M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=801 numPGBlocks=1793 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=18351  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 18351 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 18351 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.15% V. EstWL: 4.237794e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.05% V
[NR-eagl] Overflow after earlyGlobalRoute 0.04% H + 0.10% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 59196
[NR-eagl] Layer2(M2)(V) length: 1.336127e+05um, number of vias: 82522
[NR-eagl] Layer3(M3)(H) length: 1.438370e+05um, number of vias: 5869
[NR-eagl] Layer4(M4)(V) length: 6.333807e+04um, number of vias: 2067
[NR-eagl] Layer5(M5)(H) length: 5.146689e+04um, number of vias: 1164
[NR-eagl] Layer6(M6)(V) length: 3.294457e+04um, number of vias: 118
[NR-eagl] Layer7(M7)(H) length: 4.714801e+03um, number of vias: 88
[NR-eagl] Layer8(M8)(V) length: 2.577200e+03um, number of vias: 0
[NR-eagl] Total length: 4.324912e+05um, number of vias: 151024
End of congRepair (cpu=0:00:00.8, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1351.9M)
Extraction called for design 'core' of instances=16235 and nets=21874 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1351.910M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:03:00, real = 0:03:00, mem = 1351.9M, totSessionCpu=0:06:27 **
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1430.04 CPU=0:00:02.0 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.7  real=0:00:02.0  mem= 1430.0M) ***
*** Timing NOT met, worst failing slack is -6.049
*** Check timing (0:00:03.0)
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3512 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -6.049 TNS Slack -1742.274 Density 28.90
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -6.049|   -6.049|-1733.181|-1742.274|    28.90%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.980|   -5.980|-1732.283|-1741.376|    28.90%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.922|   -5.922|-1731.625|-1740.717|    28.90%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.874|   -5.874|-1730.870|-1739.962|    28.90%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -5.815|   -5.815|-1729.300|-1738.392|    28.90%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.772|   -5.772|-1727.250|-1736.342|    28.90%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.763|   -5.763|-1725.826|-1734.918|    28.90%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.741|   -5.741|-1725.392|-1734.484|    28.90%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.740|   -5.740|-1723.745|-1732.837|    28.90%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.738|   -5.738|-1723.722|-1732.814|    28.90%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.716|   -5.716|-1723.405|-1732.498|    28.90%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.687|   -5.687|-1722.712|-1731.804|    28.90%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.678|   -5.678|-1720.227|-1729.320|    28.90%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -5.648|   -5.648|-1719.473|-1728.565|    28.90%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -5.637|   -5.637|-1717.947|-1727.039|    28.90%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -5.624|   -5.624|-1716.578|-1725.670|    28.91%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -5.609|   -5.609|-1715.970|-1725.062|    28.91%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -5.592|   -5.592|-1714.688|-1723.780|    28.91%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -5.577|   -5.577|-1713.597|-1722.690|    28.91%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.574|   -5.574|-1712.302|-1721.395|    28.91%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.570|   -5.570|-1711.932|-1721.025|    28.91%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_18_/D               |
|  -5.545|   -5.545|-1710.604|-1719.697|    28.92%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -5.544|   -5.544|-1709.340|-1718.432|    28.92%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -5.523|   -5.523|-1708.748|-1717.840|    28.92%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
|  -5.507|   -5.507|-1707.281|-1716.373|    28.92%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -5.492|   -5.492|-1706.245|-1715.338|    28.92%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
|  -5.476|   -5.476|-1704.620|-1713.712|    28.92%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.466|   -5.466|-1703.704|-1712.797|    28.93%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -5.453|   -5.453|-1702.706|-1711.799|    28.93%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.439|   -5.439|-1701.683|-1710.776|    28.93%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.425|   -5.425|-1700.578|-1709.670|    28.94%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
|  -5.418|   -5.418|-1699.778|-1708.870|    28.94%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_18_/D               |
|  -5.408|   -5.408|-1698.541|-1707.634|    28.94%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_18_/D               |
|  -5.394|   -5.394|-1697.519|-1706.611|    28.95%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_18_/D               |
|  -5.379|   -5.379|-1696.563|-1705.656|    28.95%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_18_/D               |
|  -5.367|   -5.367|-1695.598|-1704.691|    28.95%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_18_/D               |
|  -5.361|   -5.361|-1694.792|-1703.884|    28.95%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.361|   -5.361|-1694.154|-1703.246|    28.96%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.357|   -5.357|-1694.101|-1703.193|    28.96%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.352|   -5.352|-1693.640|-1702.732|    28.96%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.352|   -5.352|-1693.183|-1702.276|    28.96%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.330|   -5.330|-1692.656|-1701.749|    28.97%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -5.326|   -5.326|-1691.504|-1700.597|    28.97%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.327|   -5.327|-1690.734|-1699.827|    28.98%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -5.320|   -5.320|-1690.528|-1699.621|    28.98%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -5.311|   -5.311|-1689.851|-1698.943|    28.98%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -5.311|   -5.311|-1689.156|-1698.248|    28.98%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -5.311|   -5.311|-1689.123|-1698.215|    28.98%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -5.302|   -5.302|-1689.001|-1698.094|    28.98%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -5.302|   -5.302|-1688.641|-1697.733|    28.99%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -5.301|   -5.301|-1688.221|-1697.313|    28.99%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.292|   -5.292|-1688.029|-1697.121|    28.99%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.292|   -5.292|-1687.334|-1696.427|    28.99%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.281|   -5.281|-1686.912|-1696.004|    28.99%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.281|   -5.281|-1686.566|-1695.658|    28.99%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.276|   -5.276|-1686.232|-1695.324|    29.00%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.267|   -5.267|-1685.154|-1694.247|    29.00%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.242|   -5.242|-1683.621|-1692.713|    29.00%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_18_/D               |
|  -5.238|   -5.238|-1682.925|-1692.017|    29.01%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -5.220|   -5.220|-1681.236|-1690.328|    29.01%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.214|   -5.214|-1680.191|-1689.283|    29.01%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -5.208|   -5.208|-1679.761|-1688.853|    29.01%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.208|   -5.208|-1678.929|-1688.021|    29.02%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.195|   -5.195|-1678.343|-1687.436|    29.02%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.189|   -5.189|-1677.549|-1686.641|    29.02%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.175|   -5.175|-1676.923|-1686.015|    29.02%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.175|   -5.175|-1676.206|-1685.298|    29.03%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.168|   -5.168|-1676.153|-1685.245|    29.03%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.168|   -5.168|-1675.678|-1684.770|    29.03%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.160|   -5.160|-1675.516|-1684.608|    29.03%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.146|   -5.146|-1674.478|-1683.570|    29.03%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -5.145|   -5.145|-1674.363|-1683.456|    29.03%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -5.130|   -5.130|-1673.703|-1682.796|    29.03%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
|  -5.119|   -5.119|-1672.986|-1682.078|    29.04%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
|  -5.115|   -5.115|-1670.528|-1679.620|    29.04%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.115|   -5.115|-1669.441|-1678.534|    29.04%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.106|   -5.106|-1669.004|-1678.097|    29.04%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.093|   -5.093|-1668.344|-1677.437|    29.04%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.087|   -5.087|-1666.824|-1675.917|    29.05%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.087|   -5.087|-1666.093|-1675.186|    29.05%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -5.086|   -5.086|-1665.577|-1674.669|    29.05%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
|  -5.086|   -5.086|-1664.934|-1674.026|    29.05%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
|  -5.086|   -5.086|-1664.711|-1673.804|    29.05%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
|  -5.086|   -5.086|-1663.403|-1672.496|    29.06%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -5.086|   -5.086|-1663.183|-1672.276|    29.06%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -5.086|   -5.086|-1662.693|-1671.786|    29.06%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -5.087|   -5.087|-1660.576|-1669.668|    29.07%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -5.087|   -5.087|-1659.825|-1668.918|    29.07%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -5.087|   -5.087|-1659.119|-1668.211|    29.08%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -5.087|   -5.087|-1658.883|-1667.975|    29.08%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -5.087|   -5.087|-1658.595|-1667.687|    29.08%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -5.087|   -5.087|-1658.499|-1667.592|    29.08%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -5.087|   -5.087|-1658.407|-1667.499|    29.08%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -5.087|   -5.087|-1657.575|-1666.667|    29.09%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -5.087|   -5.087|-1656.386|-1665.478|    29.09%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
|  -5.087|   -5.087|-1655.028|-1664.121|    29.10%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -5.087|   -5.087|-1654.517|-1663.609|    29.10%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -5.087|   -5.087|-1654.459|-1663.552|    29.10%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -5.087|   -5.087|-1654.139|-1663.231|    29.10%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_14_/D               |
|  -5.090|   -5.090|-1653.844|-1662.936|    29.10%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_14_/D               |
|  -5.090|   -5.090|-1653.157|-1662.250|    29.11%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
|  -5.090|   -5.090|-1653.071|-1662.164|    29.11%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
|  -5.090|   -5.090|-1651.876|-1660.968|    29.11%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -5.075|   -5.075|-1651.315|-1660.407|    29.11%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -5.075|   -5.075|-1650.929|-1660.022|    29.11%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -5.075|   -5.075|-1650.298|-1659.390|    29.12%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -5.075|   -5.075|-1649.988|-1659.080|    29.12%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_11_/D               |
|  -5.075|   -5.075|-1649.860|-1658.952|    29.12%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_11_/D               |
|  -5.075|   -5.075|-1649.772|-1658.864|    29.12%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_11_/D               |
|  -5.075|   -5.075|-1649.568|-1658.660|    29.12%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_10_/D               |
|  -5.075|   -5.075|-1649.304|-1658.396|    29.12%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_9_/D                |
|  -5.075|   -5.075|-1649.234|-1658.326|    29.12%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_9_/D                |
|  -5.075|   -5.075|-1649.128|-1658.220|    29.12%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_9_/D                |
|  -5.075|   -5.075|-1648.838|-1657.931|    29.12%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
|  -5.075|   -5.075|-1648.088|-1657.181|    29.12%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -5.075|   -5.075|-1647.745|-1656.838|    29.12%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -5.075|   -5.075|-1647.449|-1656.542|    29.12%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -5.075|   -5.075|-1647.317|-1656.410|    29.12%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -5.075|   -5.075|-1646.756|-1655.848|    29.12%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -5.075|   -5.075|-1646.702|-1655.794|    29.12%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -5.075|   -5.075|-1646.506|-1655.598|    29.13%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -5.074|   -5.074|-1646.129|-1655.222|    29.13%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
|  -5.074|   -5.074|-1645.756|-1654.849|    29.13%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
|  -5.074|   -5.074|-1645.614|-1654.707|    29.13%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_8_/D                |
|  -5.074|   -5.074|-1644.906|-1653.998|    29.13%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_8_/D                |
|  -5.074|   -5.074|-1644.905|-1653.998|    29.13%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_8_/D                |
|  -5.074|   -5.074|-1644.663|-1653.756|    29.13%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -5.074|   -5.074|-1644.650|-1653.742|    29.13%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -5.074|   -5.074|-1644.445|-1653.538|    29.13%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_10_/D               |
|  -5.074|   -5.074|-1644.222|-1653.314|    29.13%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_10_/D               |
|  -5.074|   -5.074|-1644.041|-1653.134|    29.14%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_12_/D               |
|  -5.074|   -5.074|-1643.632|-1652.725|    29.14%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_12_/D               |
|  -5.074|   -5.074|-1643.433|-1652.531|    29.14%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
|  -5.074|   -5.074|-1643.316|-1652.414|    29.14%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
|  -5.074|   -5.074|-1642.963|-1652.061|    29.14%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_13_/D               |
|  -5.074|   -5.074|-1642.766|-1651.865|    29.14%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_13_/D               |
|  -5.074|   -5.074|-1642.579|-1651.677|    29.14%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_13_/D               |
|  -5.048|   -5.048|-1642.220|-1651.319|    29.15%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_6_/D                |
|  -5.038|   -5.038|-1642.081|-1651.179|    29.15%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_6_/D                |
|  -5.038|   -5.038|-1641.936|-1651.034|    29.15%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_6_/D                |
|  -5.038|   -5.038|-1641.728|-1650.826|    29.15%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
|  -5.038|   -5.038|-1641.560|-1650.658|    29.15%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_7_/D                |
|  -5.038|   -5.038|-1641.233|-1650.332|    29.15%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_7_/D                |
|  -5.038|   -5.038|-1641.103|-1650.202|    29.15%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_7_/D                |
|  -5.038|   -5.038|-1640.835|-1649.933|    29.15%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -5.038|   -5.038|-1640.813|-1649.911|    29.15%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -5.038|   -5.038|-1640.676|-1649.774|    29.15%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -5.038|   -5.038|-1640.600|-1649.698|    29.15%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -5.038|   -5.038|-1640.411|-1649.509|    29.16%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
|  -5.038|   -5.038|-1640.304|-1649.402|    29.16%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
|  -5.038|   -5.038|-1640.152|-1649.250|    29.16%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_7_/D                |
|  -5.038|   -5.038|-1640.043|-1649.141|    29.16%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -5.038|   -5.038|-1639.879|-1648.977|    29.16%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -5.038|   -5.038|-1639.738|-1648.837|    29.16%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_9_/D                |
|  -5.038|   -5.038|-1639.511|-1648.609|    29.17%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -5.038|   -5.038|-1639.429|-1648.528|    29.17%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_6_/D                |
|  -5.038|   -5.038|-1639.238|-1648.336|    29.17%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_11_/D               |
|  -5.038|   -5.038|-1638.990|-1648.088|    29.17%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_5_/D                |
|  -5.038|   -5.038|-1638.032|-1647.130|    29.17%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_4_/D                |
|  -5.038|   -5.038|-1637.953|-1647.051|    29.17%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_4_/D                |
|  -5.038|   -5.038|-1637.685|-1646.783|    29.17%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_12_/D               |
|  -5.038|   -5.038|-1637.622|-1646.720|    29.17%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_12_/D               |
|  -5.038|   -5.038|-1637.105|-1646.203|    29.17%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
|  -5.038|   -5.038|-1637.011|-1646.109|    29.18%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
|  -5.039|   -5.039|-1636.235|-1645.333|    29.18%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_3_/D                |
|  -5.039|   -5.039|-1636.196|-1645.294|    29.18%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_3_/D                |
|  -5.039|   -5.039|-1635.856|-1644.954|    29.18%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_3_/D                |
|  -5.039|   -5.039|-1635.391|-1644.489|    29.18%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_3_/D                |
|  -5.039|   -5.039|-1635.300|-1644.398|    29.19%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_3_/D                |
|  -5.039|   -5.039|-1634.994|-1644.092|    29.19%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_2_/D                |
|  -5.039|   -5.039|-1634.984|-1644.082|    29.19%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_2_/D                |
|  -5.039|   -5.039|-1634.568|-1643.666|    29.19%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
|  -5.039|   -5.039|-1634.339|-1643.437|    29.20%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
|  -5.039|   -5.039|-1634.292|-1643.391|    29.20%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
|  -5.039|   -5.039|-1634.050|-1643.149|    29.20%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_7_/D                |
|  -5.039|   -5.039|-1634.024|-1643.122|    29.20%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_7_/D                |
|  -5.039|   -5.039|-1633.735|-1642.833|    29.20%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -5.039|   -5.039|-1633.624|-1642.722|    29.20%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_8_/D                |
|  -5.039|   -5.039|-1633.318|-1642.416|    29.21%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_8_/D                |
|  -5.039|   -5.039|-1633.280|-1642.378|    29.20%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_8_/D                |
|  -5.039|   -5.039|-1632.801|-1641.899|    29.21%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_1_/D                |
|  -5.039|   -5.039|-1632.794|-1641.892|    29.21%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_1_/D                |
|  -5.039|   -5.039|-1632.692|-1641.790|    29.21%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_9_/D                |
|  -5.039|   -5.039|-1632.638|-1641.736|    29.21%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_9_/D                |
|  -5.039|   -5.039|-1632.472|-1641.571|    29.21%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_9_/D                |
|  -5.039|   -5.039|-1632.156|-1641.254|    29.21%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_4_/D                |
|  -5.039|   -5.039|-1632.021|-1641.119|    29.21%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_4_/D                |
|  -5.039|   -5.039|-1631.710|-1640.808|    29.21%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_4_/D                |
|  -5.039|   -5.039|-1631.709|-1640.807|    29.21%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_4_/D                |
|  -5.039|   -5.039|-1631.678|-1640.776|    29.21%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_2_/D                |
|  -5.039|   -5.039|-1631.592|-1640.690|    29.21%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_2_/D                |
|  -5.039|   -5.039|-1631.567|-1640.666|    29.22%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -5.039|   -5.039|-1631.250|-1640.348|    29.22%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_3_/D                |
|  -5.039|   -5.039|-1631.247|-1640.345|    29.22%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_3_/D                |
|  -5.039|   -5.039|-1631.136|-1640.234|    29.22%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_14_/D               |
|  -5.039|   -5.039|-1630.964|-1640.062|    29.22%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_14_/D               |
|  -5.039|   -5.039|-1630.469|-1639.568|    29.22%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_14_/D               |
|  -5.039|   -5.039|-1630.203|-1639.302|    29.22%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_14_/D               |
|  -5.039|   -5.039|-1629.850|-1638.948|    29.22%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_14_/D               |
|  -5.039|   -5.039|-1629.493|-1638.592|    29.23%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_0_/D                |
|  -5.039|   -5.039|-1629.207|-1638.305|    29.23%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_0_/D                |
|  -5.039|   -5.039|-1629.110|-1638.208|    29.23%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_0_/D                |
|  -5.039|   -5.039|-1628.899|-1637.997|    29.23%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_14_/D               |
|  -5.039|   -5.039|-1628.636|-1637.734|    29.23%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_14_/D               |
|  -5.039|   -5.039|-1628.516|-1637.614|    29.23%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_14_/D               |
|  -5.039|   -5.039|-1627.851|-1636.950|    29.23%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_0_/D                |
|  -5.039|   -5.039|-1627.754|-1636.853|    29.23%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_0_/D                |
|  -5.039|   -5.039|-1627.753|-1636.851|    29.23%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_0_/D                |
|  -5.039|   -5.039|-1627.524|-1636.622|    29.23%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_0_/D                |
|  -5.039|   -5.039|-1627.341|-1636.439|    29.23%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -5.039|   -5.039|-1627.256|-1636.354|    29.23%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_1_/D                |
|  -5.039|   -5.039|-1627.085|-1636.183|    29.23%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_1_/D                |
|  -5.039|   -5.039|-1626.786|-1635.885|    29.24%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_14_/D               |
|  -5.039|   -5.039|-1626.641|-1635.739|    29.24%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_14_/D               |
|  -5.039|   -5.039|-1626.509|-1635.607|    29.24%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_14_/D               |
|  -5.039|   -5.039|-1626.453|-1635.552|    29.24%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_14_/D               |
|  -5.039|   -5.039|-1626.300|-1635.398|    29.24%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_14_/D               |
|  -5.039|   -5.039|-1626.173|-1635.272|    29.24%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
|  -5.039|   -5.039|-1626.164|-1635.262|    29.24%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
|  -5.039|   -5.039|-1626.116|-1635.214|    29.25%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -5.039|   -5.039|-1626.046|-1635.144|    29.24%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -5.039|   -5.039|-1626.024|-1635.122|    29.24%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -5.039|   -5.039|-1625.967|-1635.066|    29.25%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -5.039|   -5.039|-1625.837|-1634.935|    29.25%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_0_/D                |
|  -5.039|   -5.039|-1625.635|-1634.733|    29.25%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_0_/D                |
|  -5.039|   -5.039|-1625.609|-1634.708|    29.25%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_0_/D                |
|  -5.039|   -5.039|-1625.605|-1634.703|    29.25%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_3_/D                |
|  -5.039|   -5.039|-1625.580|-1634.679|    29.25%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_8_/D                |
|  -5.039|   -5.039|-1625.504|-1634.602|    29.26%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_4_/D                |
|  -5.039|   -5.039|-1625.498|-1634.596|    29.26%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_1_/D                |
|  -5.039|   -5.039|-1625.486|-1634.584|    29.26%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_1_/D                |
|  -5.039|   -5.039|-1618.260|-1627.358|    29.26%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
|  -5.039|   -5.039|-1611.730|-1620.828|    29.26%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_11_/D   |
|  -5.039|   -5.039|-1596.198|-1605.296|    29.26%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -5.039|   -5.039|-1587.774|-1596.873|    29.26%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -5.039|   -5.039|-1581.837|-1590.935|    29.26%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_11_/D   |
|  -5.039|   -5.039|-1564.827|-1573.926|    29.26%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_12_/D   |
|  -5.039|   -5.039|-1562.076|-1571.174|    29.26%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -5.039|   -5.039|-1547.100|-1556.198|    29.26%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
|  -5.039|   -5.039|-1542.630|-1551.728|    29.27%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
|  -5.039|   -5.039|-1538.501|-1547.599|    29.27%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_11_/D   |
|  -5.039|   -5.039|-1534.795|-1543.894|    29.27%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/D   |
|  -5.039|   -5.039|-1526.213|-1535.311|    29.27%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_11_/D   |
|  -5.039|   -5.039|-1514.097|-1523.195|    29.28%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_12_/D   |
|  -5.039|   -5.039|-1508.935|-1518.033|    29.28%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_19_/D   |
|  -5.039|   -5.039|-1504.250|-1513.349|    29.29%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_19_/D   |
|  -5.039|   -5.039|-1499.835|-1508.933|    29.29%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_19_/D   |
|  -5.039|   -5.039|-1496.566|-1505.664|    29.29%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_19_/D   |
|  -5.039|   -5.039|-1492.292|-1501.390|    29.30%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_18_/D   |
|  -5.039|   -5.039|-1488.282|-1497.380|    29.31%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_18_/D   |
|  -5.039|   -5.039|-1484.636|-1493.735|    29.32%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
|  -5.039|   -5.039|-1479.995|-1489.094|    29.33%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_18_/D   |
|  -5.039|   -5.039|-1475.065|-1484.163|    29.34%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_18_/D   |
|  -5.039|   -5.039|-1471.480|-1480.578|    29.35%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_18_/D   |
|  -5.039|   -5.039|-1466.299|-1475.397|    29.36%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_11_/D   |
|  -5.039|   -5.039|-1463.400|-1472.498|    29.36%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
|  -5.039|   -5.039|-1460.243|-1469.342|    29.37%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_14_/D   |
|  -5.039|   -5.039|-1458.580|-1467.678|    29.38%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_17_/D   |
|  -5.039|   -5.039|-1456.631|-1465.730|    29.38%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_17_/D   |
|  -5.039|   -5.039|-1453.153|-1462.251|    29.39%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
|  -5.039|   -5.039|-1450.579|-1459.677|    29.40%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_14_/D   |
|  -5.039|   -5.039|-1446.759|-1455.857|    29.42%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
|  -5.039|   -5.039|-1444.140|-1453.238|    29.43%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
|  -5.039|   -5.039|-1442.474|-1451.573|    29.44%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_14_/D   |
|  -5.039|   -5.039|-1439.012|-1448.110|    29.45%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_17_/D   |
|  -5.039|   -5.039|-1437.782|-1446.881|    29.46%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_11_/D   |
|  -5.039|   -5.039|-1435.676|-1444.775|    29.47%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
|  -5.039|   -5.039|-1434.227|-1443.325|    29.48%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -5.039|   -5.039|-1433.663|-1442.762|    29.49%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -5.039|   -5.039|-1432.664|-1441.762|    29.49%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_8_/D    |
|  -5.039|   -5.039|-1430.482|-1439.580|    29.50%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -5.039|   -5.039|-1428.395|-1437.494|    29.52%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -5.039|   -5.039|-1425.725|-1434.823|    29.53%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -5.039|   -5.039|-1424.359|-1433.458|    29.55%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
|  -5.039|   -5.039|-1421.458|-1430.557|    29.57%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
|  -5.039|   -5.039|-1419.760|-1428.858|    29.59%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
|  -5.039|   -5.039|-1416.801|-1425.900|    29.60%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -5.039|   -5.039|-1414.821|-1423.919|    29.61%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -5.039|   -5.039|-1410.614|-1419.712|    29.65%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -5.039|   -5.039|-1405.718|-1414.816|    29.67%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -5.039|   -5.039|-1403.688|-1412.786|    29.69%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
|  -5.039|   -5.039|-1401.125|-1410.224|    29.71%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
|  -5.039|   -5.039|-1398.456|-1407.555|    29.73%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
|  -5.039|   -5.039|-1396.250|-1405.350|    29.75%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -5.039|   -5.039|-1392.729|-1401.829|    29.78%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -5.039|   -5.039|-1390.968|-1400.068|    29.80%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -5.039|   -5.039|-1390.892|-1399.992|    29.80%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -5.039|   -5.039|-1388.830|-1397.930|    29.82%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -5.039|   -5.039|-1384.733|-1393.833|    29.86%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -5.039|   -5.039|-1382.705|-1391.806|    29.87%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
|  -5.039|   -5.039|-1380.143|-1389.244|    29.89%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -5.039|   -5.039|-1379.274|-1388.376|    29.91%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
|  -5.039|   -5.039|-1378.355|-1387.457|    29.92%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
|  -5.039|   -5.039|-1378.127|-1387.229|    29.92%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
|  -5.039|   -5.039|-1376.903|-1386.005|    29.94%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -5.039|   -5.039|-1374.131|-1383.234|    29.97%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -5.039|   -5.039|-1372.633|-1381.735|    29.99%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
|  -5.039|   -5.039|-1372.049|-1381.152|    29.99%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
|  -5.039|   -5.039|-1370.407|-1379.510|    30.01%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
|  -5.039|   -5.039|-1367.787|-1376.890|    30.05%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -5.039|   -5.039|-1365.894|-1374.997|    30.07%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -5.039|   -5.039|-1365.447|-1374.550|    30.08%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
|  -5.039|   -5.039|-1363.655|-1372.758|    30.10%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
|  -5.039|   -5.039|-1362.751|-1371.856|    30.13%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
|  -5.039|   -5.039|-1362.690|-1371.794|    30.13%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
|  -5.039|   -5.039|-1362.015|-1371.120|    30.15%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
|  -5.039|   -5.039|-1360.749|-1369.854|    30.17%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -5.039|   -5.039|-1359.479|-1368.585|    30.20%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -5.039|   -5.039|-1358.695|-1367.801|    30.20%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
|  -5.039|   -5.039|-1358.482|-1367.587|    30.21%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
|  -5.039|   -5.039|-1358.335|-1367.440|    30.21%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
|  -5.039|   -5.039|-1357.578|-1366.683|    30.24%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
|  -5.039|   -5.039|-1357.050|-1366.156|    30.25%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
|  -5.039|   -5.039|-1356.509|-1365.615|    30.26%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
|  -5.039|   -5.039|-1356.447|-1365.553|    30.26%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
|  -5.039|   -5.039|-1355.859|-1364.964|    30.27%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
|  -5.039|   -5.039|-1350.699|-1359.806|    30.31%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -5.039|   -5.039|-1349.022|-1358.128|    30.33%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
|  -5.039|   -5.039|-1348.361|-1357.468|    30.34%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -5.039|   -5.039|-1348.334|-1357.441|    30.34%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -5.039|   -5.039|-1346.414|-1355.521|    30.38%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_18_/D   |
|  -5.039|   -5.039|-1345.460|-1354.567|    30.39%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -5.039|   -5.039|-1344.811|-1353.918|    30.43%|   0:00:02.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
|  -5.039|   -5.039|-1344.659|-1353.766|    30.43%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
|  -5.039|   -5.039|-1343.406|-1352.513|    30.47%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
|  -5.039|   -5.039|-1343.068|-1352.175|    30.47%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
|  -5.039|   -5.039|-1342.683|-1351.790|    30.47%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
|  -5.039|   -5.039|-1342.675|-1351.782|    30.47%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
|  -5.039|   -5.039|-1342.276|-1351.383|    30.49%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
|  -5.039|   -5.039|-1340.073|-1349.181|    30.55%|   0:00:02.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
|  -5.039|   -5.039|-1338.848|-1347.955|    30.56%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
|  -5.039|   -5.039|-1337.501|-1346.609|    30.64%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
|  -5.039|   -5.039|-1336.825|-1345.932|    30.65%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
|  -5.039|   -5.039|-1336.195|-1345.302|    30.66%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
|  -5.039|   -5.039|-1335.014|-1344.121|    30.70%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
|  -5.039|   -5.039|-1334.733|-1343.840|    30.72%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -5.039|   -5.039|-1334.392|-1343.500|    30.72%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -5.039|   -5.039|-1333.452|-1342.559|    30.76%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -5.039|   -5.039|-1333.075|-1342.183|    30.76%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -5.039|   -5.039|-1332.603|-1341.711|    30.77%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -5.039|   -5.039|-1332.413|-1341.521|    30.78%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -5.039|   -5.039|-1331.807|-1340.915|    30.82%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -5.039|   -5.039|-1331.609|-1340.717|    30.82%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -5.039|   -5.039|-1330.766|-1339.874|    30.83%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -5.039|   -5.039|-1330.740|-1339.848|    30.83%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -5.039|   -5.039|-1330.423|-1339.531|    30.85%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_/D   |
|  -5.039|   -5.039|-1329.112|-1338.220|    30.88%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -5.039|   -5.039|-1328.964|-1338.071|    30.89%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_19_/D   |
|  -5.039|   -5.039|-1328.603|-1337.711|    30.89%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_19_/D   |
|  -5.039|   -5.039|-1328.257|-1337.365|    30.94%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -5.039|   -5.039|-1328.218|-1337.325|    30.94%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -5.039|   -5.039|-1327.996|-1337.103|    30.96%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -5.039|   -5.039|-1326.675|-1335.782|    30.98%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_14_/D   |
|  -5.039|   -5.039|-1326.085|-1335.193|    30.98%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_16_/D   |
|  -5.039|   -5.039|-1325.573|-1334.680|    31.03%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_14_/D   |
|  -5.039|   -5.039|-1325.322|-1334.430|    31.04%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_14_/D   |
|  -5.039|   -5.039|-1324.419|-1333.527|    31.05%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_14_/D   |
|  -5.039|   -5.039|-1324.107|-1333.215|    31.07%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_14_/D   |
|  -5.039|   -5.039|-1324.079|-1333.187|    31.08%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_14_/D   |
|  -5.039|   -5.039|-1323.939|-1333.046|    31.10%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_14_/D   |
|  -5.039|   -5.039|-1323.160|-1332.268|    31.11%|   0:00:02.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -5.039|   -5.039|-1323.126|-1332.234|    31.11%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -5.039|   -5.039|-1322.496|-1331.604|    31.14%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -5.039|   -5.039|-1322.374|-1331.481|    31.14%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -5.039|   -5.039|-1321.795|-1330.902|    31.15%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -5.039|   -5.039|-1321.787|-1330.895|    31.16%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -5.039|   -5.039|-1321.785|-1330.893|    31.16%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -5.039|   -5.039|-1321.767|-1330.875|    31.16%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -5.039|   -5.039|-1320.532|-1329.640|    31.17%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_13_/D   |
|  -5.039|   -5.039|-1320.150|-1329.257|    31.20%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_7_/D    |
|  -5.039|   -5.039|-1319.961|-1329.069|    31.20%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_7_/D    |
|  -5.039|   -5.039|-1319.525|-1328.632|    31.20%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_13_/D   |
|  -5.039|   -5.039|-1319.474|-1328.582|    31.20%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_13_/D   |
|  -5.039|   -5.039|-1318.673|-1327.780|    31.21%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_13_/D   |
|  -5.039|   -5.039|-1318.669|-1327.776|    31.21%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_13_/D   |
|  -5.039|   -5.039|-1317.775|-1326.882|    31.22%|   0:00:02.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_7_/D    |
|  -5.039|   -5.039|-1317.750|-1326.857|    31.22%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_7_/D    |
|  -5.039|   -5.039|-1317.088|-1326.195|    31.26%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_7_/D    |
|  -5.039|   -5.039|-1317.076|-1326.183|    31.26%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_7_/D    |
|  -5.039|   -5.039|-1316.230|-1325.338|    31.27%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
|  -5.039|   -5.039|-1316.164|-1325.271|    31.27%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
|  -5.039|   -5.039|-1315.546|-1324.653|    31.28%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_18_/D   |
|  -5.039|   -5.039|-1314.953|-1324.061|    31.29%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_18_/D   |
|  -5.039|   -5.039|-1314.825|-1323.933|    31.29%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_18_/D   |
|  -5.039|   -5.039|-1314.795|-1323.903|    31.30%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_18_/D   |
|  -5.039|   -5.039|-1314.569|-1323.677|    31.32%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_18_/D   |
|  -5.039|   -5.039|-1314.509|-1323.617|    31.32%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_18_/D   |
|  -5.039|   -5.039|-1314.459|-1323.567|    31.32%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_18_/D   |
|  -5.039|   -5.039|-1313.320|-1322.428|    31.33%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_10_/D   |
|  -5.039|   -5.039|-1313.200|-1322.308|    31.33%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_10_/D   |
|  -5.039|   -5.039|-1312.973|-1322.080|    31.33%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_10_/D   |
|  -5.039|   -5.039|-1312.805|-1321.913|    31.35%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_10_/D   |
|  -5.039|   -5.039|-1312.745|-1321.853|    31.35%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_10_/D   |
|  -5.039|   -5.039|-1311.887|-1320.995|    31.37%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_11_/D   |
|  -5.039|   -5.039|-1311.885|-1320.993|    31.37%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_11_/D   |
|  -5.039|   -5.039|-1311.319|-1320.427|    31.38%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_11_/D   |
|  -5.039|   -5.039|-1311.245|-1320.353|    31.38%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_11_/D   |
|  -5.039|   -5.039|-1311.187|-1320.295|    31.38%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_11_/D   |
|  -5.039|   -5.039|-1311.176|-1320.284|    31.39%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_11_/D   |
|  -5.039|   -5.039|-1310.920|-1320.027|    31.39%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_11_/D   |
|  -5.039|   -5.039|-1310.919|-1320.027|    31.39%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_11_/D   |
|  -5.039|   -5.039|-1309.706|-1318.814|    31.39%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_9_/D    |
|  -5.039|   -5.039|-1309.634|-1318.742|    31.40%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_9_/D    |
|  -5.039|   -5.039|-1309.402|-1318.510|    31.40%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_9_/D    |
|  -5.039|   -5.039|-1309.281|-1318.389|    31.40%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_9_/D    |
|  -5.039|   -5.039|-1308.990|-1318.097|    31.41%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_10_/D   |
|  -5.039|   -5.039|-1308.945|-1318.053|    31.41%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_7_/D    |
|  -5.039|   -5.039|-1308.935|-1318.043|    31.41%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_7_/D    |
|  -5.039|   -5.039|-1308.593|-1317.701|    31.44%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_7_/D    |
|  -5.039|   -5.039|-1308.589|-1317.697|    31.44%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_7_/D    |
|  -5.039|   -5.039|-1308.354|-1317.462|    31.46%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_7_/D    |
|  -5.039|   -5.039|-1307.542|-1316.650|    31.46%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
|  -5.039|   -5.039|-1307.519|-1316.626|    31.46%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
|  -5.039|   -5.039|-1307.497|-1316.605|    31.46%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
|  -5.039|   -5.039|-1306.821|-1315.929|    31.47%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_5_/D    |
|  -5.039|   -5.039|-1306.542|-1315.650|    31.47%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_5_/D    |
|  -5.039|   -5.039|-1306.506|-1315.614|    31.47%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_5_/D    |
|  -5.039|   -5.039|-1306.326|-1315.434|    31.48%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_8_/D    |
|  -5.039|   -5.039|-1306.112|-1315.220|    31.48%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_8_/D    |
|  -5.039|   -5.039|-1305.593|-1314.701|    31.48%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
|  -5.039|   -5.039|-1305.216|-1314.324|    31.49%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
|  -5.039|   -5.039|-1304.971|-1314.079|    31.49%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
|  -5.039|   -5.039|-1304.801|-1313.909|    31.49%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
|  -5.039|   -5.039|-1304.757|-1313.865|    31.50%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
|  -5.039|   -5.039|-1304.374|-1313.482|    31.50%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D    |
|  -5.039|   -5.039|-1304.224|-1313.333|    31.51%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D    |
|  -5.039|   -5.039|-1303.113|-1312.221|    31.51%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_9_/D    |
|  -5.039|   -5.039|-1303.024|-1312.132|    31.51%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_9_/D    |
|  -5.039|   -5.039|-1302.239|-1311.348|    31.52%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
|  -5.039|   -5.039|-1301.153|-1310.261|    31.52%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_/D    |
|  -5.039|   -5.039|-1301.046|-1310.154|    31.52%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_/D    |
|  -5.039|   -5.039|-1300.991|-1310.099|    31.53%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_6_/D    |
|  -5.039|   -5.039|-1300.528|-1309.636|    31.53%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_6_/D    |
|  -5.039|   -5.039|-1300.097|-1309.205|    31.53%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_6_/D    |
|  -5.039|   -5.039|-1300.033|-1309.141|    31.53%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_6_/D    |
|  -5.039|   -5.039|-1300.020|-1309.128|    31.54%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_6_/D    |
|  -5.039|   -5.039|-1299.970|-1309.078|    31.54%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_6_/D    |
|  -5.039|   -5.039|-1298.717|-1307.826|    31.54%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_4_/D    |
|  -5.039|   -5.039|-1298.599|-1307.707|    31.54%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_4_/D    |
|  -5.039|   -5.039|-1298.592|-1307.701|    31.55%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_4_/D    |
|  -5.039|   -5.039|-1298.427|-1307.535|    31.55%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_4_/D    |
|  -5.039|   -5.039|-1298.376|-1307.485|    31.55%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_4_/D    |
|  -5.039|   -5.039|-1298.069|-1307.178|    31.56%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_6_/D    |
|  -5.039|   -5.039|-1298.020|-1307.128|    31.56%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_5_/D    |
|  -5.039|   -5.039|-1297.091|-1306.199|    31.57%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_5_/D    |
|  -5.039|   -5.039|-1296.709|-1305.817|    31.58%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_5_/D    |
|  -5.039|   -5.039|-1296.645|-1305.753|    31.58%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_5_/D    |
|  -5.039|   -5.039|-1296.519|-1305.627|    31.59%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_6_/D    |
|  -5.039|   -5.039|-1297.009|-1306.117|    31.60%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_5_/D    |
|  -5.039|   -5.039|-1297.002|-1306.110|    31.60%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_5_/D    |
|  -5.039|   -5.039|-1296.234|-1305.343|    31.61%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_4_/D    |
|  -5.039|   -5.039|-1296.129|-1305.237|    31.62%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_4_/D    |
|  -5.039|   -5.039|-1295.730|-1304.839|    31.62%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_4_/D    |
|  -5.039|   -5.039|-1295.642|-1304.750|    31.63%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_4_/D    |
|  -5.039|   -5.039|-1295.395|-1304.504|    31.63%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_/D    |
|  -5.039|   -5.039|-1295.246|-1304.355|    31.64%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_/D    |
|  -5.039|   -5.039|-1295.226|-1304.335|    31.64%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_/D    |
|  -5.039|   -5.039|-1295.099|-1304.208|    31.64%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_3_/D    |
|  -5.039|   -5.039|-1294.995|-1304.104|    31.65%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_4_/D    |
|  -5.039|   -5.039|-1294.994|-1304.103|    31.65%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_4_/D    |
|  -5.039|   -5.039|-1294.984|-1304.093|    31.65%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_4_/D    |
|  -5.039|   -5.039|-1294.894|-1304.003|    31.66%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
|  -5.039|   -5.039|-1294.602|-1303.711|    31.66%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_/D    |
|  -5.039|   -5.039|-1294.230|-1303.339|    31.66%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
|  -5.039|   -5.039|-1294.096|-1303.205|    31.67%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
|  -5.039|   -5.039|-1293.979|-1303.088|    31.67%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
|  -5.039|   -5.039|-1293.711|-1302.820|    31.67%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
|  -5.039|   -5.039|-1293.649|-1302.758|    31.68%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
|  -5.039|   -5.039|-1293.605|-1302.714|    31.68%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
|  -5.039|   -5.039|-1293.347|-1302.456|    31.68%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
|  -5.039|   -5.039|-1293.275|-1302.384|    31.68%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
|  -5.039|   -5.039|-1293.235|-1302.343|    31.68%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
|  -5.039|   -5.039|-1293.218|-1302.327|    31.69%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
|  -5.039|   -5.039|-1293.173|-1302.281|    31.69%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_3_/D    |
|  -5.039|   -5.039|-1292.853|-1301.961|    31.69%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_3_/D    |
|  -5.039|   -5.039|-1292.831|-1301.940|    31.69%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_4_/D    |
|  -5.039|   -5.039|-1292.809|-1301.917|    31.70%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_4_/D    |
|  -5.039|   -5.039|-1292.667|-1301.775|    31.70%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
|  -5.039|   -5.039|-1292.607|-1301.715|    31.71%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
|  -5.039|   -5.039|-1292.595|-1301.704|    31.72%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
|  -5.039|   -5.039|-1292.588|-1301.697|    31.72%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
|  -5.039|   -5.039|-1292.574|-1301.683|    31.72%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
|  -5.039|   -5.039|-1292.200|-1301.309|    31.72%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_2_/D    |
|  -5.039|   -5.039|-1291.575|-1300.684|    31.72%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_2_/D    |
|  -5.039|   -5.039|-1291.535|-1300.644|    31.72%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_2_/D    |
|  -5.039|   -5.039|-1291.436|-1300.545|    31.72%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_2_/D    |
|  -5.039|   -5.039|-1291.425|-1300.534|    31.72%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_2_/D    |
|  -5.039|   -5.039|-1291.416|-1300.525|    31.73%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_2_/D    |
|  -5.039|   -5.039|-1291.132|-1300.241|    31.73%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D    |
|  -5.039|   -5.039|-1291.112|-1300.221|    31.73%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_2_/D    |
|  -5.039|   -5.039|-1290.896|-1300.005|    31.73%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_2_/D    |
|  -5.039|   -5.039|-1290.878|-1299.986|    31.73%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D    |
|  -5.039|   -5.039|-1290.431|-1299.540|    31.73%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_1_/D    |
|  -5.039|   -5.039|-1290.012|-1299.120|    31.73%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_1_/D    |
|  -5.039|   -5.039|-1289.966|-1299.075|    31.73%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_1_/D    |
|  -5.039|   -5.039|-1289.748|-1298.856|    31.73%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_1_/D    |
|  -5.039|   -5.039|-1289.656|-1298.765|    31.73%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_1_/D    |
|  -5.039|   -5.039|-1289.183|-1298.292|    31.73%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_1_/D    |
|  -5.039|   -5.039|-1289.145|-1298.254|    31.73%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_1_/D    |
|  -5.039|   -5.039|-1289.135|-1298.244|    31.73%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_1_/D    |
|  -5.039|   -5.039|-1289.037|-1298.146|    31.73%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_1_/D    |
|  -5.039|   -5.039|-1288.873|-1297.982|    31.73%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_1_/D    |
|  -5.039|   -5.039|-1288.714|-1297.823|    31.73%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_1_/D    |
|  -5.039|   -5.039|-1288.686|-1297.795|    31.73%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_1_/D    |
|  -5.039|   -5.039|-1288.671|-1297.780|    31.73%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_1_/D    |
|  -5.039|   -5.039|-1288.627|-1297.736|    31.73%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_1_/D    |
|  -5.039|   -5.039|-1288.461|-1297.685|    31.73%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[92]                            |
|  -5.039|   -5.039|-1288.430|-1297.613|    31.73%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[92]                            |
|  -5.039|   -5.039|-1288.408|-1297.592|    31.73%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[2]                             |
|  -5.039|   -5.039|-1288.395|-1297.578|    31.73%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| psum_mem_instance/D[13]                            |
|  -5.039|   -5.039|-1288.391|-1297.574|    31.73%|   0:00:00.0| 1506.4M|        NA|       NA| NA                                                 |
|  -5.039|   -5.039|-1288.391|-1297.574|    31.73%|   0:00:00.0| 1506.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:59 real=0:01:59 mem=1506.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:59 real=0:01:59 mem=1506.4M) ***
** GigaOpt Optimizer WNS Slack -5.039 TNS Slack -1297.574 Density 31.73
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -5.039  TNS Slack -1297.574 Density 31.73
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    31.73%|        -|  -5.039|-1297.574|   0:00:00.0| 1506.4M|
|    31.66%|       79|  -5.039|-1299.844|   0:00:02.0| 1506.4M|
|    31.46%|      422|  -5.039|-1302.196|   0:00:04.0| 1506.4M|
|    31.46%|        0|  -5.039|-1302.196|   0:00:00.0| 1506.4M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -5.039  TNS Slack -1302.196 Density 31.46
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:05.8) (real = 0:00:06.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1506.35M, totSessionCpu=0:08:40).
** GigaOpt Optimizer WNS Slack -5.039 TNS Slack -1302.196 Density 31.46
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:02:05 real=0:02:05 mem=1506.4M) ***

End: GigaOpt Optimization in TNS mode
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1370.8 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=801 numPGBlocks=1793 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=19910  numIgnoredNets=6
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 19904 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 19904 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.15% V. EstWL: 4.308606e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.05% V
[NR-eagl] Overflow after earlyGlobalRoute 0.04% H + 0.10% V
[NR-eagl] End Peak syMemory usage = 1392.8 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.43 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:08:41 mem=1392.8M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 17774 insts, mean move: 9.28 um, max move: 173.80 um
	Max move on inst (sfp_instance/U1267): (382.80, 188.20) --> (387.40, 19.00)
	Runtime: CPU: 0:00:56.1 REAL: 0:00:56.0 MEM: 1487.2MB
Move report: Detail placement moves 4663 insts, mean move: 1.92 um, max move: 34.00 um
	Max move on inst (mac_array_instance/FE_OFC365_q_temp_126_): (30.60, 195.40) --> (62.80, 193.60)
	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1487.2MB
Summary Report:
Instances move: 17754 (out of 17833 movable)
Mean displacement: 9.30 um
Max displacement: 173.80 um (Instance: sfp_instance/U1267) (382.8, 188.2) -> (387.4, 19)
	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2D0
Runtime: CPU: 0:00:58.1 REAL: 0:00:58.0 MEM: 1487.2MB
*** Finished refinePlace (0:09:40 mem=1487.2M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=801 numPGBlocks=1793 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=19910  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 19910 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 19910 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.17% V. EstWL: 4.328280e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.06% V
[NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.11% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 62996
[NR-eagl] Layer2(M2)(V) length: 1.385049e+05um, number of vias: 87019
[NR-eagl] Layer3(M3)(H) length: 1.497912e+05um, number of vias: 5788
[NR-eagl] Layer4(M4)(V) length: 6.485150e+04um, number of vias: 1921
[NR-eagl] Layer5(M5)(H) length: 5.190349e+04um, number of vias: 1053
[NR-eagl] Layer6(M6)(V) length: 2.968874e+04um, number of vias: 100
[NR-eagl] Layer7(M7)(H) length: 4.097600e+03um, number of vias: 82
[NR-eagl] Layer8(M8)(V) length: 2.430999e+03um, number of vias: 0
[NR-eagl] Total length: 4.412685e+05um, number of vias: 158959
End of congRepair (cpu=0:00:00.9, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1354.8M)
Extraction called for design 'core' of instances=17836 and nets=23435 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1354.816M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:06:14, real = 0:06:14, mem = 1351.6M, totSessionCpu=0:09:41 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1423.98 CPU=0:00:02.3 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 1424.0M) ***
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt DRV Optimization
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    18   |   238   |     8   |      8  |     0   |     0   |     0   |     0   | -5.18 |          0|          0|          0|  31.46  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -5.14 |          9|          0|         13|  31.47  |   0:00:01.0|    1519.4M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -5.14 |          0|          0|          0|  31.47  |   0:00:00.0|    1519.4M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1519.4M) ***

*** Starting refinePlace (0:09:50 mem=1551.4M) ***
Total net bbox length = 3.953e+05 (1.861e+05 2.092e+05) (ext = 3.999e+04)
Move report: Detail placement moves 7 insts, mean move: 1.69 um, max move: 3.80 um
	Max move on inst (ofifo_inst/col_idx_1__fifo_instance/fifo_mux_8_1a/FE_OFC1409_rd_ptr_0_): (273.80, 155.80) --> (277.60, 155.80)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1551.4MB
Summary Report:
Instances move: 7 (out of 17842 movable)
Mean displacement: 1.69 um
Max displacement: 3.80 um (Instance: ofifo_inst/col_idx_1__fifo_instance/fifo_mux_8_1a/FE_OFC1409_rd_ptr_0_) (273.8, 155.8) -> (277.6, 155.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 3.953e+05 (1.861e+05 2.092e+05) (ext = 3.999e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1551.4MB
*** Finished refinePlace (0:09:50 mem=1551.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1551.4M)


Density : 0.3147
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1551.4M) ***
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1370.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1370.8M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1380.8M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1380.8M

------------------------------------------------------------
     Summary (cpu=0.08min real=0.07min mem=1370.8M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -5.142  | -5.142  | -0.167  |
|           TNS (ns):| -1355.9 | -1338.1 | -20.748 |
|    Violating Paths:|  1536   |  1179   |   503   |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 31.475%
Routing Overflow: 0.02% H and 0.11% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1380.8M
**optDesign ... cpu = 0:06:23, real = 0:06:23, mem = 1370.8M, totSessionCpu=0:09:51 **
*** Timing NOT met, worst failing slack is -5.142
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt Optimization in WNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3514 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -5.142 TNS Slack -1355.859 Density 31.47
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -5.142|   -5.142|-1338.095|-1355.859|    31.47%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
|  -5.104|   -5.104|-1337.789|-1355.553|    31.48%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
|  -5.079|   -5.079|-1337.711|-1355.475|    31.48%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -5.054|   -5.054|-1337.225|-1354.990|    31.48%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -5.032|   -5.032|-1336.787|-1354.552|    31.48%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -5.016|   -5.016|-1336.356|-1354.120|    31.48%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.998|   -4.998|-1336.114|-1353.878|    31.48%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.970|   -4.970|-1335.411|-1353.176|    31.48%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.946|   -4.946|-1334.404|-1352.168|    31.48%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -4.931|   -4.931|-1334.057|-1351.821|    31.48%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.908|   -4.908|-1333.580|-1351.344|    31.48%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
|  -4.889|   -4.889|-1332.712|-1350.476|    31.48%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -4.881|   -4.881|-1332.562|-1350.326|    31.48%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -4.874|   -4.874|-1332.560|-1350.324|    31.48%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -4.866|   -4.866|-1332.452|-1350.216|    31.49%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -4.860|   -4.860|-1332.336|-1350.100|    31.49%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -4.845|   -4.845|-1331.569|-1349.334|    31.49%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -4.838|   -4.838|-1331.306|-1349.070|    31.49%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -4.834|   -4.834|-1330.805|-1348.569|    31.49%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -4.828|   -4.828|-1330.692|-1348.456|    31.49%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -4.815|   -4.815|-1330.435|-1348.199|    31.49%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -4.812|   -4.812|-1330.169|-1347.933|    31.49%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -4.797|   -4.797|-1329.840|-1347.604|    31.49%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -4.772|   -4.772|-1328.322|-1346.087|    31.49%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -4.766|   -4.766|-1328.196|-1345.961|    31.49%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -4.762|   -4.762|-1328.101|-1345.866|    31.49%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -4.755|   -4.755|-1327.951|-1345.715|    31.50%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -4.749|   -4.749|-1327.858|-1345.622|    31.49%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -4.749|   -4.749|-1327.824|-1345.588|    31.50%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -4.740|   -4.740|-1327.444|-1345.209|    31.50%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
|  -4.726|   -4.726|-1327.214|-1344.979|    31.50%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -4.719|   -4.719|-1326.739|-1344.503|    31.50%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -4.711|   -4.711|-1326.585|-1344.349|    31.50%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_10_/D               |
|  -4.710|   -4.710|-1326.385|-1344.149|    31.50%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -4.708|   -4.708|-1326.368|-1344.132|    31.50%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -4.700|   -4.700|-1326.350|-1344.114|    31.50%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
|  -4.699|   -4.699|-1325.520|-1343.285|    31.50%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -4.696|   -4.696|-1325.638|-1343.402|    31.51%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -4.688|   -4.688|-1325.478|-1343.242|    31.51%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -4.688|   -4.688|-1324.826|-1342.590|    31.51%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -4.675|   -4.675|-1323.200|-1340.964|    31.52%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.664|   -4.664|-1323.147|-1340.911|    31.52%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.650|   -4.650|-1322.433|-1340.198|    31.52%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.643|   -4.643|-1321.776|-1339.541|    31.52%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -4.632|   -4.632|-1321.597|-1339.361|    31.52%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -4.625|   -4.625|-1320.930|-1338.694|    31.52%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.616|   -4.616|-1320.750|-1338.514|    31.52%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.607|   -4.607|-1319.800|-1337.565|    31.53%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -4.601|   -4.601|-1319.576|-1337.340|    31.53%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.595|   -4.595|-1319.240|-1337.005|    31.53%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
|  -4.596|   -4.596|-1319.049|-1336.813|    31.53%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -4.596|   -4.596|-1318.818|-1336.582|    31.53%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -4.590|   -4.590|-1318.702|-1336.466|    31.53%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -4.590|   -4.590|-1318.506|-1336.270|    31.53%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -4.590|   -4.590|-1318.486|-1336.251|    31.53%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -4.582|   -4.582|-1318.447|-1336.211|    31.53%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.562|   -4.562|-1317.534|-1335.298|    31.54%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -4.546|   -4.546|-1315.699|-1333.463|    31.54%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
|  -4.538|   -4.538|-1314.151|-1331.915|    31.55%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.527|   -4.527|-1313.804|-1331.568|    31.55%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -4.516|   -4.516|-1312.865|-1330.630|    31.55%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.507|   -4.507|-1312.178|-1329.943|    31.56%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.498|   -4.498|-1311.800|-1329.564|    31.56%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
|  -4.487|   -4.487|-1310.964|-1328.728|    31.56%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -4.479|   -4.479|-1310.538|-1328.302|    31.57%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
|  -4.477|   -4.477|-1309.673|-1327.437|    31.57%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
|  -4.464|   -4.464|-1309.397|-1327.161|    31.57%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
|  -4.456|   -4.456|-1308.043|-1325.807|    31.58%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.448|   -4.448|-1307.643|-1325.407|    31.58%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.439|   -4.439|-1306.139|-1323.904|    31.59%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.433|   -4.433|-1305.314|-1323.078|    31.59%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_11_/D               |
|  -4.423|   -4.423|-1304.952|-1322.716|    31.59%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -4.414|   -4.414|-1304.362|-1322.126|    31.59%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.402|   -4.402|-1303.743|-1321.507|    31.60%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
|  -4.396|   -4.396|-1302.901|-1320.665|    31.60%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.396|   -4.396|-1302.696|-1320.460|    31.60%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.388|   -4.388|-1302.550|-1320.314|    31.61%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
|  -4.385|   -4.385|-1301.499|-1319.263|    31.61%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
|  -4.377|   -4.377|-1299.631|-1317.395|    31.61%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -4.370|   -4.370|-1299.479|-1317.243|    31.61%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.364|   -4.364|-1299.175|-1316.939|    31.61%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -4.352|   -4.352|-1298.190|-1315.954|    31.62%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.343|   -4.343|-1297.684|-1315.449|    31.62%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.339|   -4.339|-1296.953|-1314.717|    31.62%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.337|   -4.337|-1296.766|-1314.530|    31.63%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.327|   -4.327|-1296.255|-1314.019|    31.63%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.326|   -4.326|-1295.749|-1313.514|    31.64%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.316|   -4.316|-1294.535|-1312.300|    31.64%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -4.307|   -4.307|-1294.261|-1312.025|    31.64%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -4.300|   -4.300|-1293.903|-1311.667|    31.64%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -4.296|   -4.296|-1293.475|-1311.240|    31.64%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
|  -4.296|   -4.296|-1293.371|-1311.135|    31.64%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
|  -4.285|   -4.285|-1293.049|-1310.813|    31.64%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -4.275|   -4.275|-1292.089|-1309.854|    31.65%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_12_/D               |
|  -4.267|   -4.267|-1291.966|-1309.731|    31.65%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -4.266|   -4.266|-1289.439|-1307.203|    31.65%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
|  -4.266|   -4.266|-1289.436|-1307.200|    31.65%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
|  -4.266|   -4.266|-1289.427|-1307.191|    31.65%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
|  -4.256|   -4.256|-1289.120|-1306.885|    31.66%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.253|   -4.253|-1288.739|-1306.503|    31.66%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.242|   -4.242|-1288.254|-1306.018|    31.66%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_6_/D                |
|  -4.241|   -4.241|-1287.903|-1305.667|    31.66%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.239|   -4.239|-1287.934|-1305.698|    31.66%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.239|   -4.239|-1287.539|-1305.303|    31.67%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.228|   -4.228|-1287.350|-1305.115|    31.67%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -4.220|   -4.220|-1286.817|-1304.581|    31.67%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.221|   -4.221|-1286.750|-1304.514|    31.67%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -4.220|   -4.220|-1286.451|-1304.216|    31.67%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.212|   -4.212|-1286.315|-1304.080|    31.68%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -4.210|   -4.210|-1286.113|-1303.877|    31.68%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.210|   -4.210|-1284.522|-1302.286|    31.68%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.203|   -4.203|-1284.353|-1302.117|    31.69%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.204|   -4.204|-1284.095|-1301.859|    31.69%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.196|   -4.196|-1283.821|-1301.585|    31.69%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.191|   -4.191|-1283.771|-1301.535|    31.69%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
|  -4.191|   -4.191|-1283.141|-1300.906|    31.69%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
|  -4.184|   -4.184|-1282.655|-1300.420|    31.69%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.185|   -4.185|-1282.649|-1300.413|    31.70%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.179|   -4.179|-1282.534|-1300.298|    31.70%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.176|   -4.176|-1282.468|-1300.232|    31.70%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.176|   -4.176|-1282.438|-1300.202|    31.70%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -4.167|   -4.167|-1281.814|-1299.578|    31.70%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.166|   -4.166|-1281.678|-1299.442|    31.70%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.164|   -4.164|-1281.512|-1299.276|    31.70%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.164|   -4.164|-1281.473|-1299.237|    31.71%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.159|   -4.159|-1281.237|-1299.001|    31.72%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
|  -4.156|   -4.156|-1281.190|-1298.955|    31.72%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.156|   -4.156|-1280.914|-1298.679|    31.73%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.152|   -4.152|-1280.543|-1298.308|    31.74%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.144|   -4.144|-1280.396|-1298.160|    31.74%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.141|   -4.141|-1280.023|-1297.787|    31.74%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -4.141|   -4.141|-1279.891|-1297.655|    31.74%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -4.132|   -4.132|-1279.381|-1297.145|    31.75%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -4.132|   -4.132|-1278.842|-1296.606|    31.75%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.129|   -4.129|-1278.809|-1296.574|    31.75%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -4.123|   -4.123|-1278.441|-1296.205|    31.75%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.123|   -4.123|-1278.099|-1295.863|    31.75%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.116|   -4.116|-1277.971|-1295.735|    31.76%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.114|   -4.114|-1277.824|-1295.588|    31.76%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.114|   -4.114|-1277.822|-1295.586|    31.76%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -4.111|   -4.111|-1277.086|-1294.850|    31.77%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.111|   -4.111|-1276.961|-1294.725|    31.77%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.102|   -4.102|-1276.505|-1294.269|    31.77%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -4.097|   -4.097|-1275.927|-1293.691|    31.77%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -4.092|   -4.092|-1275.394|-1293.158|    31.78%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.092|   -4.092|-1275.330|-1293.094|    31.78%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.084|   -4.084|-1274.360|-1292.125|    31.79%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -4.085|   -4.085|-1274.180|-1291.944|    31.79%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -4.074|   -4.074|-1273.919|-1291.684|    31.79%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -4.073|   -4.073|-1273.492|-1291.256|    31.79%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -4.069|   -4.069|-1273.145|-1290.909|    31.79%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -4.065|   -4.065|-1272.388|-1290.152|    31.79%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -4.060|   -4.060|-1272.137|-1289.901|    31.79%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -4.055|   -4.055|-1271.769|-1289.533|    31.79%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -4.046|   -4.046|-1271.308|-1289.073|    31.79%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -4.041|   -4.041|-1270.809|-1288.573|    31.80%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -4.040|   -4.040|-1270.605|-1288.369|    31.80%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -4.038|   -4.038|-1270.002|-1287.766|    31.80%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -4.032|   -4.032|-1269.959|-1287.723|    31.80%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -4.026|   -4.026|-1269.115|-1286.879|    31.81%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -4.025|   -4.025|-1268.671|-1286.435|    31.81%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -4.017|   -4.017|-1268.112|-1285.876|    31.81%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -4.010|   -4.010|-1267.914|-1285.678|    31.82%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -4.002|   -4.002|-1267.054|-1284.818|    31.82%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.996|   -3.996|-1266.282|-1284.046|    31.82%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -3.996|   -3.996|-1265.750|-1283.515|    31.82%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -3.996|   -3.996|-1265.600|-1283.365|    31.82%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -3.986|   -3.986|-1265.447|-1283.211|    31.83%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -3.978|   -3.978|-1263.699|-1281.463|    31.84%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -3.976|   -3.976|-1263.084|-1280.849|    31.84%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -3.973|   -3.973|-1262.948|-1280.712|    31.84%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -3.970|   -3.970|-1262.859|-1280.623|    31.84%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -3.965|   -3.965|-1262.715|-1280.479|    31.84%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -3.962|   -3.962|-1261.897|-1279.662|    31.84%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -3.962|   -3.962|-1261.807|-1279.571|    31.84%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -3.957|   -3.957|-1261.615|-1279.379|    31.85%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -3.955|   -3.955|-1261.363|-1279.127|    31.85%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -3.955|   -3.955|-1261.329|-1279.094|    31.85%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -3.947|   -3.947|-1260.947|-1278.711|    31.85%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.938|   -3.938|-1260.144|-1277.908|    31.86%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -3.936|   -3.936|-1259.692|-1277.456|    31.86%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -3.928|   -3.928|-1259.386|-1277.150|    31.86%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.924|   -3.924|-1259.109|-1276.873|    31.87%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.915|   -3.915|-1258.337|-1276.101|    31.87%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
|  -3.908|   -3.908|-1257.329|-1275.093|    31.87%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -3.908|   -3.908|-1256.954|-1274.718|    31.88%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -3.904|   -3.904|-1256.748|-1274.512|    31.88%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -3.904|   -3.904|-1256.512|-1274.276|    31.88%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -3.909|   -3.909|-1256.492|-1274.256|    31.89%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -3.894|   -3.894|-1256.054|-1273.818|    31.89%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -3.891|   -3.891|-1255.405|-1273.170|    31.89%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.886|   -3.886|-1255.121|-1272.885|    31.89%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -3.886|   -3.886|-1254.355|-1272.119|    31.90%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -3.878|   -3.878|-1254.191|-1271.955|    31.90%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -3.876|   -3.876|-1253.624|-1271.389|    31.90%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -3.872|   -3.872|-1253.120|-1270.885|    31.90%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.865|   -3.865|-1252.650|-1270.414|    31.90%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.858|   -3.858|-1252.119|-1269.883|    31.91%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.851|   -3.851|-1251.107|-1268.871|    31.91%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
|  -3.847|   -3.847|-1250.599|-1268.363|    31.91%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.847|   -3.847|-1250.426|-1268.190|    31.91%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -3.841|   -3.841|-1249.974|-1267.739|    31.92%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.838|   -3.838|-1249.577|-1267.342|    31.93%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.831|   -3.831|-1248.902|-1266.666|    31.93%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
|  -3.826|   -3.826|-1248.171|-1265.936|    31.94%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -3.821|   -3.821|-1247.650|-1265.414|    31.94%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -3.820|   -3.820|-1247.213|-1264.977|    31.95%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -3.820|   -3.820|-1247.048|-1264.812|    31.95%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -3.812|   -3.812|-1246.730|-1264.495|    31.95%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -3.807|   -3.807|-1246.198|-1263.962|    31.96%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -3.806|   -3.806|-1245.887|-1263.651|    31.96%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -3.806|   -3.806|-1245.568|-1263.333|    31.96%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -3.805|   -3.805|-1245.454|-1263.218|    31.97%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
|  -3.802|   -3.802|-1245.286|-1263.050|    31.97%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.797|   -3.797|-1245.266|-1263.030|    31.97%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.798|   -3.798|-1244.525|-1262.289|    31.98%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.798|   -3.798|-1244.509|-1262.273|    31.98%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.795|   -3.795|-1244.455|-1262.219|    31.98%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.795|   -3.795|-1244.382|-1262.147|    31.98%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.793|   -3.793|-1244.271|-1262.036|    31.98%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.786|   -3.786|-1244.206|-1261.970|    31.99%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -3.786|   -3.786|-1243.863|-1261.627|    31.99%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -3.786|   -3.786|-1243.774|-1261.538|    31.99%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -3.780|   -3.780|-1242.442|-1260.207|    31.99%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.776|   -3.776|-1242.085|-1259.849|    31.99%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -3.768|   -3.768|-1241.840|-1259.604|    31.99%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.766|   -3.766|-1241.211|-1258.975|    31.99%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -3.766|   -3.766|-1241.013|-1258.777|    32.00%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -3.759|   -3.759|-1240.673|-1258.438|    32.00%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -3.760|   -3.760|-1240.278|-1258.042|    32.00%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -3.753|   -3.753|-1240.222|-1257.986|    32.01%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.750|   -3.750|-1239.974|-1257.739|    32.02%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -3.750|   -3.750|-1239.853|-1257.617|    32.02%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -3.744|   -3.744|-1239.753|-1257.517|    32.02%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -3.743|   -3.743|-1239.425|-1257.189|    32.03%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -3.742|   -3.742|-1239.474|-1257.238|    32.03%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -3.742|   -3.742|-1239.389|-1257.153|    32.03%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -3.740|   -3.740|-1238.793|-1256.557|    32.03%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -3.738|   -3.738|-1237.867|-1255.632|    32.03%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.737|   -3.737|-1237.825|-1255.589|    32.03%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.730|   -3.730|-1237.332|-1255.096|    32.04%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_17_/D               |
|  -3.726|   -3.726|-1236.668|-1254.432|    32.04%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -3.724|   -3.724|-1236.286|-1254.050|    32.04%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.724|   -3.724|-1236.194|-1253.958|    32.04%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.724|   -3.724|-1236.176|-1253.940|    32.04%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.722|   -3.722|-1236.049|-1253.814|    32.04%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.722|   -3.722|-1235.570|-1253.334|    32.05%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.713|   -3.713|-1235.386|-1253.150|    32.05%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_17_/D               |
|  -3.706|   -3.706|-1234.715|-1252.480|    32.05%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.701|   -3.701|-1234.435|-1252.199|    32.05%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.702|   -3.702|-1233.816|-1251.581|    32.05%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_17_/D               |
|  -3.700|   -3.700|-1233.713|-1251.477|    32.05%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -3.701|   -3.701|-1233.700|-1251.465|    32.05%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_17_/D               |
|  -3.695|   -3.695|-1233.523|-1251.287|    32.05%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_17_/D               |
|  -3.693|   -3.693|-1233.289|-1251.054|    32.06%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -3.691|   -3.691|-1233.236|-1251.000|    32.06%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -3.690|   -3.690|-1232.906|-1250.670|    32.06%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -3.684|   -3.684|-1232.287|-1250.051|    32.06%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_15_/D               |
|  -3.681|   -3.681|-1231.911|-1249.675|    32.06%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -3.678|   -3.678|-1231.298|-1249.062|    32.06%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -3.674|   -3.674|-1231.217|-1248.981|    32.06%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -3.670|   -3.670|-1230.649|-1248.413|    32.07%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -3.667|   -3.667|-1229.912|-1247.676|    32.07%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.665|   -3.665|-1229.769|-1247.534|    32.08%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.660|   -3.660|-1229.539|-1247.303|    32.08%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -3.658|   -3.658|-1229.358|-1247.122|    32.09%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.650|   -3.650|-1229.162|-1246.927|    32.09%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_10_/D               |
|  -3.640|   -3.640|-1228.749|-1246.513|    32.09%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_7_/D                |
|  -3.632|   -3.632|-1226.733|-1244.497|    32.10%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -3.625|   -3.625|-1225.099|-1242.863|    32.11%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_7_/D                |
|  -3.620|   -3.620|-1224.194|-1241.958|    32.12%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_9_/D                |
|  -3.615|   -3.615|-1223.994|-1241.759|    32.12%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -3.609|   -3.609|-1223.746|-1241.511|    32.12%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_8_/D                |
|  -3.608|   -3.608|-1223.538|-1241.302|    32.12%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -3.601|   -3.601|-1223.259|-1241.023|    32.12%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_11_/D               |
|  -3.599|   -3.599|-1223.262|-1241.026|    32.13%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_11_/D               |
|  -3.598|   -3.598|-1222.851|-1240.616|    32.13%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
|  -3.596|   -3.596|-1222.713|-1240.477|    32.13%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
|  -3.592|   -3.592|-1222.576|-1240.340|    32.13%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
|  -3.589|   -3.589|-1222.460|-1240.224|    32.13%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
|  -3.589|   -3.589|-1222.384|-1240.148|    32.13%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -3.587|   -3.587|-1222.243|-1240.008|    32.13%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
|  -3.584|   -3.584|-1221.869|-1239.634|    32.13%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.578|   -3.578|-1221.788|-1239.552|    32.13%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_12_/D               |
|  -3.579|   -3.579|-1221.541|-1239.305|    32.13%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_12_/D               |
|  -3.572|   -3.572|-1221.392|-1239.157|    32.13%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_14_/D               |
|  -3.570|   -3.570|-1221.260|-1239.024|    32.13%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -3.569|   -3.569|-1221.093|-1238.857|    32.13%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.568|   -3.568|-1220.712|-1238.476|    32.14%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -3.566|   -3.566|-1219.775|-1237.539|    32.14%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.561|   -3.561|-1219.147|-1236.911|    32.14%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.560|   -3.560|-1218.911|-1236.675|    32.15%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -3.559|   -3.559|-1218.684|-1236.449|    32.15%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -3.551|   -3.551|-1218.074|-1235.839|    32.15%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.550|   -3.550|-1217.935|-1235.699|    32.15%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -3.548|   -3.548|-1217.440|-1235.204|    32.15%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.542|   -3.542|-1217.230|-1234.995|    32.15%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.540|   -3.540|-1216.735|-1234.500|    32.15%|   0:00:01.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.535|   -3.535|-1216.503|-1234.268|    32.15%|   0:00:00.0| 1504.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_15_/D               |
|  -3.529|   -3.529|-1216.165|-1233.929|    32.15%|   0:00:00.0| 1505.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_15_/D               |
|  -3.528|   -3.528|-1215.759|-1233.523|    32.15%|   0:00:01.0| 1505.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.526|   -3.526|-1215.662|-1233.426|    32.15%|   0:00:00.0| 1506.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -3.523|   -3.523|-1215.539|-1233.304|    32.16%|   0:00:00.0| 1506.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -3.517|   -3.517|-1214.701|-1232.466|    32.16%|   0:00:01.0| 1506.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.514|   -3.514|-1214.064|-1231.828|    32.16%|   0:00:01.0| 1506.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -3.513|   -3.513|-1213.646|-1231.411|    32.16%|   0:00:00.0| 1506.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.509|   -3.509|-1213.319|-1231.083|    32.16%|   0:00:00.0| 1506.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -3.505|   -3.505|-1212.932|-1230.697|    32.17%|   0:00:01.0| 1506.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -3.500|   -3.500|-1212.396|-1230.160|    32.16%|   0:00:00.0| 1506.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.497|   -3.497|-1212.149|-1229.913|    32.16%|   0:00:00.0| 1506.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.491|   -3.491|-1211.557|-1229.321|    32.17%|   0:00:00.0| 1506.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -3.489|   -3.489|-1211.068|-1228.833|    32.17%|   0:00:01.0| 1506.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.482|   -3.482|-1210.648|-1228.413|    32.18%|   0:00:00.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_10_/D               |
|  -3.480|   -3.480|-1210.121|-1227.886|    32.18%|   0:00:00.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -3.476|   -3.476|-1209.687|-1227.451|    32.18%|   0:00:01.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.473|   -3.473|-1209.595|-1227.359|    32.18%|   0:00:00.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.471|   -3.471|-1209.143|-1226.907|    32.18%|   0:00:00.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.469|   -3.469|-1208.872|-1226.636|    32.18%|   0:00:00.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -3.468|   -3.468|-1208.850|-1226.614|    32.18%|   0:00:00.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_15_/D               |
|  -3.465|   -3.465|-1208.432|-1226.196|    32.19%|   0:00:01.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.463|   -3.463|-1208.176|-1225.940|    32.19%|   0:00:00.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.461|   -3.461|-1207.632|-1225.397|    32.19%|   0:00:00.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -3.458|   -3.458|-1207.404|-1225.168|    32.19%|   0:00:00.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -3.455|   -3.455|-1207.244|-1225.008|    32.19%|   0:00:01.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.452|   -3.452|-1207.061|-1224.825|    32.19%|   0:00:00.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -3.450|   -3.450|-1206.369|-1224.133|    32.19%|   0:00:01.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -3.444|   -3.444|-1206.003|-1223.767|    32.19%|   0:00:00.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.439|   -3.439|-1205.674|-1223.438|    32.19%|   0:00:00.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -3.436|   -3.436|-1205.373|-1223.137|    32.19%|   0:00:00.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.434|   -3.434|-1204.890|-1222.655|    32.19%|   0:00:01.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -3.428|   -3.428|-1204.746|-1222.510|    32.19%|   0:00:00.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -3.427|   -3.427|-1204.034|-1221.799|    32.20%|   0:00:01.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.419|   -3.419|-1203.474|-1221.238|    32.20%|   0:00:00.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.415|   -3.415|-1202.619|-1220.384|    32.21%|   0:00:01.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.407|   -3.407|-1201.677|-1219.441|    32.21%|   0:00:00.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_15_/D               |
|  -3.405|   -3.405|-1201.497|-1219.261|    32.21%|   0:00:00.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -3.401|   -3.401|-1201.082|-1218.847|    32.22%|   0:00:00.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.398|   -3.398|-1200.988|-1218.752|    32.22%|   0:00:01.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.397|   -3.397|-1200.493|-1218.258|    32.22%|   0:00:00.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -3.394|   -3.394|-1200.133|-1217.897|    32.22%|   0:00:00.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -3.393|   -3.393|-1200.035|-1217.800|    32.22%|   0:00:00.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -3.390|   -3.390|-1199.825|-1217.589|    32.22%|   0:00:00.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.385|   -3.385|-1199.465|-1217.230|    32.23%|   0:00:01.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.382|   -3.382|-1199.246|-1217.010|    32.23%|   0:00:00.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -3.381|   -3.381|-1198.144|-1215.908|    32.23%|   0:00:01.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -3.379|   -3.379|-1198.036|-1215.801|    32.23%|   0:00:00.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.376|   -3.376|-1197.396|-1215.161|    32.23%|   0:00:00.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.374|   -3.374|-1197.239|-1215.003|    32.23%|   0:00:00.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -3.370|   -3.370|-1197.026|-1214.791|    32.23%|   0:00:01.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -3.368|   -3.368|-1196.782|-1214.547|    32.23%|   0:00:00.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -3.364|   -3.364|-1196.511|-1214.276|    32.24%|   0:00:01.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.360|   -3.360|-1196.130|-1213.895|    32.24%|   0:00:00.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -3.354|   -3.354|-1195.812|-1213.576|    32.25%|   0:00:01.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_11_/D               |
|  -3.350|   -3.350|-1195.711|-1213.476|    32.25%|   0:00:00.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.345|   -3.345|-1194.738|-1212.502|    32.25%|   0:00:01.0| 1507.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -3.340|   -3.340|-1193.611|-1211.375|    32.25%|   0:00:01.0| 1508.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -3.329|   -3.329|-1192.745|-1210.509|    32.25%|   0:00:00.0| 1508.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -3.324|   -3.324|-1191.735|-1209.499|    32.25%|   0:00:00.0| 1508.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.317|   -3.317|-1191.229|-1208.993|    32.25%|   0:00:00.0| 1508.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.308|   -3.308|-1190.287|-1208.052|    32.25%|   0:00:00.0| 1508.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -3.305|   -3.305|-1189.122|-1206.886|    32.25%|   0:00:01.0| 1508.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.296|   -3.296|-1188.824|-1206.588|    32.25%|   0:00:00.0| 1508.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -3.286|   -3.286|-1187.464|-1205.228|    32.25%|   0:00:00.0| 1508.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.273|   -3.273|-1186.236|-1204.000|    32.25%|   0:00:00.0| 1508.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.264|   -3.264|-1185.336|-1203.100|    32.25%|   0:00:01.0| 1508.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_15_/D               |
|  -3.261|   -3.261|-1184.713|-1202.477|    32.25%|   0:00:00.0| 1508.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -3.257|   -3.257|-1184.243|-1202.007|    32.25%|   0:00:00.0| 1508.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -3.254|   -3.254|-1183.791|-1201.555|    32.26%|   0:00:00.0| 1508.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -3.246|   -3.246|-1183.554|-1201.319|    32.26%|   0:00:01.0| 1508.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.245|   -3.245|-1182.813|-1200.577|    32.26%|   0:00:00.0| 1508.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -3.239|   -3.239|-1182.354|-1200.118|    32.26%|   0:00:01.0| 1508.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.236|   -3.236|-1182.186|-1199.950|    32.27%|   0:00:00.0| 1508.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.232|   -3.232|-1181.604|-1199.368|    32.27%|   0:00:01.0| 1508.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -3.230|   -3.230|-1181.276|-1199.040|    32.26%|   0:00:00.0| 1508.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -3.227|   -3.227|-1180.796|-1198.560|    32.26%|   0:00:01.0| 1508.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.225|   -3.225|-1180.035|-1197.799|    32.26%|   0:00:00.0| 1509.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.222|   -3.222|-1179.921|-1197.685|    32.27%|   0:00:01.0| 1509.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -3.220|   -3.220|-1179.833|-1197.597|    32.27%|   0:00:00.0| 1509.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -3.218|   -3.218|-1179.374|-1197.138|    32.27%|   0:00:01.0| 1509.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -3.210|   -3.210|-1179.106|-1196.870|    32.27%|   0:00:01.0| 1509.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_17_/D               |
|  -3.205|   -3.205|-1177.914|-1195.679|    32.28%|   0:00:00.0| 1509.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.206|   -3.206|-1177.725|-1195.489|    32.28%|   0:00:01.0| 1509.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.206|   -3.206|-1177.706|-1195.470|    32.28%|   0:00:00.0| 1509.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.204|   -3.204|-1177.712|-1195.476|    32.28%|   0:00:00.0| 1509.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.204|   -3.204|-1177.303|-1195.068|    32.28%|   0:00:00.0| 1509.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.203|   -3.203|-1177.312|-1195.076|    32.28%|   0:00:00.0| 1509.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.201|   -3.201|-1177.079|-1194.843|    32.28%|   0:00:01.0| 1509.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.202|   -3.202|-1176.976|-1194.740|    32.28%|   0:00:00.0| 1509.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.194|   -3.194|-1176.755|-1194.519|    32.28%|   0:00:00.0| 1509.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.187|   -3.187|-1176.373|-1194.137|    32.29%|   0:00:00.0| 1509.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -3.179|   -3.179|-1175.332|-1193.096|    32.29%|   0:00:01.0| 1509.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -3.174|   -3.174|-1174.360|-1192.125|    32.29%|   0:00:00.0| 1509.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -3.171|   -3.171|-1173.809|-1191.573|    32.30%|   0:00:00.0| 1509.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.164|   -3.164|-1173.347|-1191.112|    32.30%|   0:00:00.0| 1509.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -3.159|   -3.159|-1172.763|-1190.527|    32.30%|   0:00:01.0| 1509.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -3.158|   -3.158|-1172.545|-1190.309|    32.30%|   0:00:00.0| 1509.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.155|   -3.155|-1172.166|-1189.931|    32.30%|   0:00:01.0| 1509.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -3.153|   -3.153|-1171.976|-1189.741|    32.30%|   0:00:00.0| 1509.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -3.151|   -3.151|-1171.788|-1189.552|    32.31%|   0:00:00.0| 1509.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_17_/D               |
|  -3.151|   -3.151|-1170.799|-1188.563|    32.31%|   0:00:03.0| 1509.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.140|   -3.140|-1170.482|-1188.246|    32.31%|   0:00:01.0| 1509.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_8_/D                |
|  -3.133|   -3.133|-1169.619|-1187.384|    32.31%|   0:00:00.0| 1509.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.132|   -3.132|-1168.938|-1186.702|    32.32%|   0:00:02.0| 1511.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -3.131|   -3.131|-1168.942|-1186.706|    32.32%|   0:00:01.0| 1511.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.129|   -3.129|-1168.620|-1186.384|    32.33%|   0:00:00.0| 1511.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -3.124|   -3.124|-1168.367|-1186.131|    32.33%|   0:00:01.0| 1511.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_17_/D               |
|  -3.123|   -3.123|-1167.828|-1185.592|    32.33%|   0:00:00.0| 1511.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -3.123|   -3.123|-1167.469|-1185.234|    32.34%|   0:00:01.0| 1511.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_1_/D                |
|  -3.120|   -3.120|-1167.452|-1185.216|    32.34%|   0:00:00.0| 1511.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -3.117|   -3.117|-1166.895|-1184.659|    32.34%|   0:00:02.0| 1511.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_17_/D               |
|  -3.107|   -3.107|-1166.591|-1184.355|    32.33%|   0:00:00.0| 1511.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -3.098|   -3.098|-1165.543|-1183.307|    32.33%|   0:00:01.0| 1511.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -3.092|   -3.092|-1163.795|-1181.559|    32.33%|   0:00:00.0| 1511.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_18_/D               |
|  -3.082|   -3.082|-1162.883|-1180.647|    32.34%|   0:00:00.0| 1511.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_18_/D               |
|  -3.072|   -3.072|-1162.114|-1179.879|    32.34%|   0:00:01.0| 1511.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -3.065|   -3.065|-1161.593|-1179.357|    32.34%|   0:00:00.0| 1511.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.061|   -3.061|-1161.013|-1178.777|    32.35%|   0:00:01.0| 1511.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -3.056|   -3.056|-1160.294|-1178.059|    32.35%|   0:00:00.0| 1511.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -3.048|   -3.048|-1159.753|-1177.518|    32.35%|   0:00:00.0| 1511.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_17_/D               |
|  -3.046|   -3.046|-1159.248|-1177.012|    32.36%|   0:00:00.0| 1511.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_4_/D                |
|  -3.039|   -3.039|-1159.197|-1176.962|    32.36%|   0:00:00.0| 1511.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -3.031|   -3.031|-1157.844|-1175.608|    32.37%|   0:00:01.0| 1511.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_4_/D                |
|  -3.024|   -3.024|-1156.962|-1174.726|    32.36%|   0:00:00.0| 1511.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
|  -3.016|   -3.016|-1155.345|-1173.109|    32.36%|   0:00:00.0| 1511.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_7_/D                |
|  -3.008|   -3.008|-1155.180|-1172.944|    32.37%|   0:00:00.0| 1511.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -3.004|   -3.004|-1154.665|-1172.430|    32.36%|   0:00:01.0| 1511.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -2.997|   -2.997|-1154.156|-1171.920|    32.36%|   0:00:00.0| 1511.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_8_/D                |
|  -2.991|   -2.991|-1153.739|-1171.503|    32.37%|   0:00:00.0| 1511.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.987|   -2.987|-1152.892|-1170.657|    32.37%|   0:00:01.0| 1511.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_13_/D               |
|  -2.980|   -2.980|-1152.505|-1170.270|    32.38%|   0:00:00.0| 1511.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_12_/D               |
|  -2.976|   -2.976|-1152.181|-1169.946|    32.38%|   0:00:00.0| 1511.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_11_/D               |
|  -2.971|   -2.971|-1151.779|-1169.543|    32.38%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -2.972|   -2.972|-1151.259|-1169.024|    32.38%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -2.966|   -2.966|-1151.123|-1168.887|    32.38%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_6_/D                |
|  -2.964|   -2.964|-1150.485|-1168.250|    32.39%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -2.961|   -2.961|-1150.304|-1168.069|    32.39%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.957|   -2.957|-1149.919|-1167.683|    32.40%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -2.957|   -2.957|-1149.743|-1167.507|    32.40%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
|  -2.951|   -2.951|-1149.342|-1167.106|    32.41%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.946|   -2.946|-1148.733|-1166.497|    32.41%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.945|   -2.945|-1148.413|-1166.177|    32.41%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -2.944|   -2.944|-1148.191|-1165.956|    32.42%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.938|   -2.938|-1147.991|-1165.756|    32.42%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.937|   -2.937|-1147.316|-1165.080|    32.42%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.934|   -2.934|-1147.074|-1164.838|    32.42%|   0:00:02.0| 1512.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_6_/D                |
|  -2.930|   -2.930|-1146.688|-1164.453|    32.42%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -2.925|   -2.925|-1145.223|-1162.988|    32.42%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.918|   -2.918|-1144.973|-1162.738|    32.42%|   0:00:00.0| 1513.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
|  -2.913|   -2.913|-1144.679|-1162.444|    32.43%|   0:00:00.0| 1513.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
|  -2.911|   -2.911|-1143.805|-1161.570|    32.43%|   0:00:01.0| 1514.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_13_/D               |
|  -2.912|   -2.912|-1143.686|-1161.450|    32.43%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_13_/D               |
|  -2.909|   -2.909|-1143.578|-1161.343|    32.43%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.904|   -2.904|-1142.814|-1160.579|    32.43%|   0:00:02.0| 1514.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -2.895|   -2.895|-1142.318|-1160.082|    32.43%|   0:00:01.0| 1515.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.887|   -2.887|-1141.276|-1159.040|    32.43%|   0:00:01.0| 1515.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_2_/D                |
|  -2.886|   -2.886|-1140.068|-1157.832|    32.43%|   0:00:09.0| 1516.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.878|   -2.878|-1139.362|-1157.127|    32.42%|   0:00:01.0| 1516.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_8_/D                |
|  -2.872|   -2.872|-1139.122|-1156.886|    32.42%|   0:00:00.0| 1516.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_13_/D               |
|  -2.869|   -2.869|-1138.957|-1156.722|    32.43%|   0:00:00.0| 1516.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_13_/D               |
|  -2.865|   -2.865|-1138.408|-1156.172|    32.43%|   0:00:01.0| 1516.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_13_/D               |
|  -2.861|   -2.861|-1137.941|-1155.705|    32.43%|   0:00:00.0| 1516.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.860|   -2.860|-1137.252|-1155.017|    32.43%|   0:00:01.0| 1516.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.856|   -2.856|-1137.000|-1154.764|    32.44%|   0:00:01.0| 1516.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -2.856|   -2.856|-1136.250|-1154.014|    32.44%|   0:00:00.0| 1516.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -2.851|   -2.851|-1136.115|-1153.880|    32.44%|   0:00:00.0| 1516.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_1_/D                |
|  -2.850|   -2.850|-1135.865|-1153.629|    32.44%|   0:00:01.0| 1517.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.842|   -2.842|-1135.516|-1153.281|    32.45%|   0:00:03.0| 1517.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.835|   -2.835|-1134.559|-1152.324|    32.45%|   0:00:14.0| 1517.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_13_/D               |
|  -2.831|   -2.831|-1134.098|-1151.863|    32.44%|   0:00:00.0| 1517.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.830|   -2.830|-1133.758|-1151.522|    32.45%|   0:00:01.0| 1517.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_13_/D               |
|  -2.825|   -2.825|-1133.414|-1151.178|    32.45%|   0:00:00.0| 1517.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -2.823|   -2.823|-1132.582|-1150.346|    32.46%|   0:00:01.0| 1517.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.823|   -2.823|-1132.570|-1150.334|    32.46%|   0:00:00.0| 1517.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.816|   -2.816|-1132.453|-1150.218|    32.46%|   0:00:00.0| 1517.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
|  -2.811|   -2.811|-1131.684|-1149.448|    32.46%|   0:00:02.0| 1517.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_8_/D                |
|  -2.804|   -2.804|-1131.049|-1148.813|    32.46%|   0:00:01.0| 1518.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.804|   -2.804|-1130.675|-1148.439|    32.47%|   0:00:01.0| 1518.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_6_/D                |
|  -2.800|   -2.800|-1130.622|-1148.386|    32.48%|   0:00:01.0| 1518.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.800|   -2.800|-1130.150|-1147.914|    32.48%|   0:00:00.0| 1518.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -2.799|   -2.799|-1130.105|-1147.869|    32.48%|   0:00:00.0| 1518.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.795|   -2.795|-1129.942|-1147.707|    32.49%|   0:00:02.0| 1519.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
|  -2.795|   -2.795|-1129.512|-1147.277|    32.48%|   0:00:01.0| 1519.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.794|   -2.794|-1129.345|-1147.109|    32.48%|   0:00:03.0| 1519.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
|  -2.790|   -2.790|-1128.901|-1146.666|    32.48%|   0:00:00.0| 1519.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.788|   -2.788|-1128.482|-1146.247|    32.49%|   0:00:00.0| 1519.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.788|   -2.788|-1128.221|-1145.985|    32.49%|   0:00:01.0| 1519.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.788|   -2.788|-1128.035|-1145.800|    32.49%|   0:00:01.0| 1519.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.780|   -2.780|-1127.448|-1145.212|    32.50%|   0:00:00.0| 1519.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.778|   -2.778|-1127.317|-1145.081|    32.51%|   0:00:00.0| 1519.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -2.774|   -2.774|-1126.677|-1144.441|    32.51%|   0:00:01.0| 1519.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.773|   -2.773|-1126.430|-1144.194|    32.52%|   0:00:01.0| 1519.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.770|   -2.770|-1126.285|-1144.049|    32.52%|   0:00:01.0| 1519.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.767|   -2.767|-1125.918|-1143.682|    32.53%|   0:00:00.0| 1519.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.762|   -2.762|-1125.681|-1143.445|    32.54%|   0:00:02.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.761|   -2.761|-1125.290|-1143.054|    32.53%|   0:00:04.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
|  -2.760|   -2.760|-1124.827|-1142.591|    32.53%|   0:00:01.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.761|   -2.761|-1124.558|-1142.322|    32.53%|   0:00:02.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.754|   -2.754|-1124.282|-1142.046|    32.54%|   0:00:00.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
|  -2.748|   -2.748|-1123.879|-1141.643|    32.54%|   0:00:01.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.747|   -2.747|-1123.514|-1141.278|    32.55%|   0:00:02.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
|  -2.744|   -2.744|-1123.005|-1140.769|    32.55%|   0:00:01.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.744|   -2.744|-1122.728|-1140.492|    32.56%|   0:00:01.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.736|   -2.736|-1122.542|-1140.306|    32.57%|   0:00:00.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -2.749|   -2.749|-1121.972|-1139.737|    32.57%|   0:00:03.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_13_/D               |
|  -2.733|   -2.733|-1121.919|-1139.683|    32.57%|   0:00:00.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.728|   -2.728|-1121.678|-1139.443|    32.58%|   0:00:01.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.727|   -2.727|-1121.095|-1138.859|    32.59%|   0:00:01.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.727|   -2.727|-1120.883|-1138.647|    32.59%|   0:00:01.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.727|   -2.727|-1120.864|-1138.628|    32.59%|   0:00:00.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.722|   -2.722|-1120.735|-1138.500|    32.59%|   0:00:00.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
|  -2.717|   -2.717|-1120.541|-1138.305|    32.60%|   0:00:02.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.717|   -2.717|-1120.166|-1137.931|    32.60%|   0:00:00.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
|  -2.715|   -2.715|-1119.948|-1137.713|    32.60%|   0:00:01.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.715|   -2.715|-1119.571|-1137.335|    32.59%|   0:00:01.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.715|   -2.715|-1119.553|-1137.318|    32.59%|   0:00:00.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.712|   -2.712|-1119.464|-1137.228|    32.60%|   0:00:00.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.708|   -2.708|-1119.241|-1137.006|    32.60%|   0:00:00.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_11_/D               |
|  -2.708|   -2.708|-1118.983|-1136.748|    32.60%|   0:00:03.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.701|   -2.701|-1118.333|-1136.097|    32.62%|   0:00:00.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.701|   -2.701|-1118.103|-1135.868|    32.63%|   0:00:01.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.700|   -2.700|-1118.053|-1135.818|    32.63%|   0:00:00.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.699|   -2.699|-1117.834|-1135.598|    32.63%|   0:00:01.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_18_/D               |
|  -2.694|   -2.694|-1117.355|-1135.120|    32.63%|   0:00:00.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.695|   -2.695|-1117.197|-1134.961|    32.63%|   0:00:02.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.692|   -2.692|-1116.994|-1134.758|    32.64%|   0:00:00.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.687|   -2.687|-1116.506|-1134.270|    32.64%|   0:00:01.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_13_/D               |
|  -2.686|   -2.686|-1116.320|-1134.085|    32.64%|   0:00:03.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.685|   -2.685|-1116.062|-1133.826|    32.65%|   0:00:00.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.685|   -2.685|-1115.978|-1133.742|    32.65%|   0:00:01.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.678|   -2.678|-1115.643|-1133.407|    32.66%|   0:00:00.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.678|   -2.678|-1115.599|-1133.363|    32.66%|   0:00:02.0| 1520.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.678|   -2.678|-1115.360|-1133.124|    32.66%|   0:00:01.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.678|   -2.678|-1115.349|-1133.113|    32.66%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.677|   -2.677|-1114.758|-1132.523|    32.68%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_13_/D               |
|  -2.675|   -2.675|-1114.494|-1132.258|    32.68%|   0:00:01.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_12_/D               |
|  -2.669|   -2.669|-1113.816|-1131.580|    32.69%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.668|   -2.668|-1113.770|-1131.535|    32.69%|   0:00:01.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.668|   -2.668|-1113.595|-1131.359|    32.69%|   0:00:01.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.668|   -2.668|-1113.407|-1131.172|    32.69%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.668|   -2.668|-1113.027|-1130.792|    32.69%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.662|   -2.662|-1113.015|-1130.779|    32.69%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_6_/D                |
|  -2.658|   -2.658|-1112.569|-1130.333|    32.70%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_10_/D               |
|  -2.654|   -2.654|-1112.301|-1130.066|    32.70%|   0:00:01.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.654|   -2.654|-1112.114|-1129.878|    32.70%|   0:00:02.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.650|   -2.650|-1111.850|-1129.614|    32.70%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_10_/D               |
|  -2.650|   -2.650|-1111.502|-1129.266|    32.70%|   0:00:03.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.650|   -2.650|-1111.413|-1129.177|    32.70%|   0:00:01.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.642|   -2.642|-1111.065|-1128.829|    32.71%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_6_/D                |
|  -2.642|   -2.642|-1110.887|-1128.651|    32.71%|   0:00:07.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_9_/D                |
|  -2.641|   -2.641|-1110.738|-1128.502|    32.71%|   0:00:01.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.640|   -2.640|-1110.432|-1128.197|    32.71%|   0:00:01.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
|  -2.638|   -2.638|-1110.307|-1128.072|    32.71%|   0:00:02.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
|  -2.637|   -2.637|-1110.163|-1127.927|    32.71%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.637|   -2.637|-1110.162|-1127.926|    32.71%|   0:00:01.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.631|   -2.631|-1109.694|-1127.458|    32.73%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
|  -2.628|   -2.628|-1109.314|-1127.078|    32.73%|   0:00:02.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.628|   -2.628|-1109.274|-1127.039|    32.73%|   0:00:02.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.628|   -2.628|-1108.999|-1126.764|    32.74%|   0:00:02.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.626|   -2.626|-1108.755|-1126.519|    32.75%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.622|   -2.622|-1108.611|-1126.376|    32.75%|   0:00:01.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.620|   -2.620|-1108.269|-1126.033|    32.75%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
|  -2.618|   -2.618|-1108.231|-1125.995|    32.75%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
|  -2.617|   -2.617|-1107.946|-1125.710|    32.76%|   0:00:02.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.616|   -2.616|-1107.716|-1125.480|    32.76%|   0:00:03.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.616|   -2.616|-1107.676|-1125.440|    32.76%|   0:00:01.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.612|   -2.612|-1107.083|-1124.847|    32.77%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.607|   -2.607|-1106.765|-1124.530|    32.77%|   0:00:02.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.607|   -2.607|-1106.451|-1124.215|    32.77%|   0:00:01.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.603|   -2.603|-1106.199|-1123.963|    32.79%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.603|   -2.603|-1105.963|-1123.727|    32.79%|   0:00:01.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.603|   -2.603|-1105.853|-1123.617|    32.79%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.602|   -2.602|-1105.788|-1123.552|    32.80%|   0:00:01.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
|  -2.599|   -2.599|-1105.721|-1123.485|    32.80%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
|  -2.596|   -2.596|-1105.479|-1123.243|    32.81%|   0:00:02.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.596|   -2.596|-1105.011|-1122.776|    32.81%|   0:00:01.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.593|   -2.593|-1104.951|-1122.715|    32.82%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
|  -2.591|   -2.591|-1104.309|-1122.073|    32.82%|   0:00:02.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.591|   -2.591|-1104.192|-1121.957|    32.82%|   0:00:02.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.587|   -2.587|-1104.070|-1121.834|    32.83%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
|  -2.586|   -2.586|-1103.918|-1121.682|    32.83%|   0:00:01.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.583|   -2.583|-1103.766|-1121.531|    32.83%|   0:00:01.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.580|   -2.580|-1103.401|-1121.165|    32.83%|   0:00:02.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
|  -2.579|   -2.579|-1102.891|-1120.655|    32.84%|   0:00:02.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.578|   -2.578|-1102.861|-1120.625|    32.84%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.578|   -2.578|-1102.643|-1120.407|    32.84%|   0:00:02.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.578|   -2.578|-1102.623|-1120.387|    32.84%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.572|   -2.572|-1102.316|-1120.080|    32.84%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.571|   -2.571|-1102.038|-1119.802|    32.85%|   0:00:02.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.566|   -2.566|-1101.874|-1119.638|    32.84%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
|  -2.564|   -2.564|-1101.198|-1118.962|    32.85%|   0:00:02.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
|  -2.560|   -2.560|-1100.960|-1118.724|    32.85%|   0:00:02.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
|  -2.559|   -2.559|-1100.358|-1118.122|    32.85%|   0:00:01.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.558|   -2.558|-1100.290|-1118.054|    32.85%|   0:00:01.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
|  -2.558|   -2.558|-1100.276|-1118.041|    32.85%|   0:00:01.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
|  -2.552|   -2.552|-1099.980|-1117.744|    32.86%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
|  -2.551|   -2.551|-1099.641|-1117.405|    32.87%|   0:00:03.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
|  -2.550|   -2.550|-1099.393|-1117.158|    32.87%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
|  -2.550|   -2.550|-1099.088|-1116.852|    32.87%|   0:00:03.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
|  -2.548|   -2.548|-1098.966|-1116.731|    32.87%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.549|   -2.549|-1098.950|-1116.715|    32.87%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.549|   -2.549|-1098.908|-1116.672|    32.87%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.545|   -2.545|-1098.726|-1116.490|    32.89%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.544|   -2.544|-1098.415|-1116.180|    32.89%|   0:00:01.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.544|   -2.544|-1098.372|-1116.136|    32.89%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.539|   -2.539|-1098.273|-1116.037|    32.90%|   0:00:01.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_6_/D                |
|  -2.537|   -2.537|-1097.783|-1115.548|    32.90%|   0:00:06.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_7_/D                |
|  -2.536|   -2.536|-1097.701|-1115.465|    32.91%|   0:00:01.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.536|   -2.536|-1097.477|-1115.241|    32.91%|   0:00:01.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.529|   -2.529|-1097.170|-1114.935|    32.92%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.529|   -2.529|-1096.929|-1114.693|    32.92%|   0:00:01.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
|  -2.528|   -2.528|-1096.622|-1114.386|    32.93%|   0:00:01.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_6_/D                |
|  -2.526|   -2.526|-1096.607|-1114.371|    32.93%|   0:00:02.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_18_/D               |
|  -2.525|   -2.525|-1096.269|-1114.034|    32.93%|   0:00:02.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.524|   -2.524|-1096.109|-1113.873|    32.93%|   0:00:01.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.520|   -2.520|-1095.881|-1113.646|    32.94%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -2.518|   -2.518|-1095.735|-1113.499|    32.94%|   0:00:02.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.518|   -2.518|-1095.723|-1113.487|    32.94%|   0:00:01.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.517|   -2.517|-1095.473|-1113.237|    32.96%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -2.517|   -2.517|-1095.404|-1113.168|    32.96%|   0:00:01.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -2.517|   -2.517|-1095.348|-1113.112|    32.96%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -2.514|   -2.514|-1095.189|-1112.954|    32.97%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
|  -2.513|   -2.513|-1094.866|-1112.631|    32.97%|   0:00:02.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
|  -2.510|   -2.510|-1094.613|-1112.377|    32.97%|   0:00:10.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.509|   -2.509|-1094.376|-1112.140|    32.97%|   0:00:02.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_6_/D                |
|  -2.507|   -2.507|-1094.122|-1111.886|    32.97%|   0:00:01.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.507|   -2.507|-1094.061|-1111.825|    32.97%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.506|   -2.506|-1093.989|-1111.753|    32.98%|   0:00:00.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
|  -2.504|   -2.504|-1093.882|-1111.647|    32.98%|   0:00:02.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_11_/D               |
|  -2.502|   -2.502|-1093.632|-1111.396|    32.98%|   0:00:03.0| 1521.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.502|   -2.502|-1093.442|-1111.206|    32.98%|   0:00:01.0| 1522.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -2.502|   -2.502|-1093.427|-1111.192|    32.98%|   0:00:00.0| 1522.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -2.500|   -2.500|-1093.264|-1111.028|    32.99%|   0:00:00.0| 1522.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.498|   -2.498|-1093.167|-1110.931|    32.99%|   0:00:02.0| 1522.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.496|   -2.496|-1092.907|-1110.672|    33.00%|   0:00:01.0| 1522.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_11_/D               |
|  -2.494|   -2.494|-1092.582|-1110.347|    33.01%|   0:00:01.0| 1522.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.493|   -2.493|-1092.481|-1110.246|    33.01%|   0:00:00.0| 1522.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -2.493|   -2.493|-1092.421|-1110.185|    33.01%|   0:00:02.0| 1522.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -2.493|   -2.493|-1092.383|-1110.147|    33.01%|   0:00:00.0| 1522.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -2.488|   -2.488|-1092.040|-1109.805|    33.02%|   0:00:01.0| 1522.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.487|   -2.487|-1091.811|-1109.575|    33.02%|   0:00:00.0| 1522.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -2.487|   -2.487|-1091.603|-1109.367|    33.02%|   0:00:01.0| 1522.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.487|   -2.487|-1091.511|-1109.275|    33.02%|   0:00:00.0| 1522.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.487|   -2.487|-1091.403|-1109.167|    33.03%|   0:00:01.0| 1522.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.487|   -2.487|-1091.381|-1109.146|    33.03%|   0:00:00.0| 1522.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.487|   -2.487|-1090.849|-1108.614|    33.09%|   0:00:01.0| 1523.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.487|   -2.487|-1090.512|-1108.276|    33.12%|   0:00:01.0| 1524.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.484|   -2.484|-1090.494|-1108.258|    33.12%|   0:00:01.0| 1524.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
|  -2.484|   -2.484|-1090.380|-1108.145|    33.12%|   0:00:02.0| 1524.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
|  -2.484|   -2.484|-1090.376|-1108.140|    33.12%|   0:00:00.0| 1524.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
|  -2.488|   -2.488|-1090.441|-1108.206|    33.14%|   0:00:01.0| 1525.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:18 real=0:05:18 mem=1525.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.167|   -2.488| -20.747|-1108.206|    33.14%|   0:00:00.0| 1525.4M|   WC_VIEW|  default| sfp_instance/sfp_out_sign5_reg_10_/E               |
|  -0.112|   -2.488| -17.475|-1104.933|    33.14%|   0:00:00.0| 1525.4M|   WC_VIEW|  default| sfp_instance/sfp_out_sign5_reg_10_/E               |
|  -0.076|   -2.488| -11.823|-1099.279|    33.14%|   0:00:00.0| 1525.4M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_23_/D                                         |
|  -0.065|   -2.488|  -7.789|-1095.245|    33.14%|   0:00:00.0| 1525.4M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q7_reg_10_/D   |
|  -0.052|   -2.488|  -7.660|-1095.236|    33.14%|   0:00:00.0| 1527.1M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -0.044|   -2.488|  -6.860|-1095.233|    33.14%|   0:00:00.0| 1527.1M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/cnt_q_r |
|        |         |        |         |          |            |        |          |         | eg_2_/D                                            |
|  -0.045|   -2.488|  -1.907|-1091.457|    33.14%|   0:00:01.0| 1527.1M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/cnt_q_r |
|        |         |        |         |          |            |        |          |         | eg_2_/D                                            |
|  -0.045|   -2.488|  -1.893|-1091.417|    33.14%|   0:00:00.0| 1527.1M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/cnt_q_r |
|        |         |        |         |          |            |        |          |         | eg_2_/D                                            |
|  -0.027|   -2.488|  -1.818|-1091.343|    33.14%|   0:00:00.0| 1527.1M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q2_reg_4_/D    |
|  -0.024|   -2.488|  -0.840|-1091.020|    33.14%|   0:00:00.0| 1527.1M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q3_reg_3_/D    |
|  -0.014|   -2.488|  -0.721|-1091.021|    33.14%|   0:00:00.0| 1527.1M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/q3_reg_5_/D    |
|  -0.007|   -2.488|  -0.020|-1090.398|    33.15%|   0:00:00.0| 1546.2M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_20_/D                                           |
|   0.000|   -2.488|   0.000|-1090.377|    33.15%|   0:00:00.0| 1546.2M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q6_reg_19_/D   |
|   0.001|   -2.488|   0.000|-1090.364|    33.15%|   0:00:01.0| 1528.9M|   WC_VIEW|  default| psum_mem_instance/CEN                              |
|   0.010|   -2.488|   0.000|-1090.365|    33.15%|   0:00:00.0| 1528.9M|   WC_VIEW|  default| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_56_/D                                           |
|   0.018|   -2.488|   0.000|-1090.346|    33.15%|   0:00:00.0| 1528.9M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|   0.018|   -2.488|   0.000|-1090.346|    33.15%|   0:00:00.0| 1528.9M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.0 real=0:00:02.0 mem=1528.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:20 real=0:05:20 mem=1528.9M) ***
** GigaOpt Optimizer WNS Slack -2.488 TNS Slack -1090.346 Density 33.15
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -2.488  TNS Slack -1090.346 Density 33.15
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    33.15%|        -|  -2.488|-1090.346|   0:00:00.0| 1528.9M|
|    33.00%|      189|  -2.489|-1089.871|   0:00:03.0| 1528.9M|
|    32.81%|      497|  -2.479|-1090.548|   0:00:04.0| 1528.9M|
|    32.80%|        3|  -2.479|-1090.540|   0:00:00.0| 1528.9M|
|    32.80%|        0|  -2.479|-1090.540|   0:00:00.0| 1528.9M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -2.479  TNS Slack -1090.540 Density 32.80
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 31 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:07.2) (real = 0:00:07.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1528.88M, totSessionCpu=0:15:22).
*** Starting refinePlace (0:15:22 mem=1544.9M) ***
Total net bbox length = 4.039e+05 (1.903e+05 2.136e+05) (ext = 3.987e+04)
Move report: Timing Driven Placement moves 1050 insts, mean move: 5.52 um, max move: 109.00 um
	Max move on inst (sfp_instance/FE_RC_2250_0): (345.40, 91.00) --> (359.00, 186.40)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1570.2MB
Move report: Detail placement moves 1968 insts, mean move: 1.04 um, max move: 7.20 um
	Max move on inst (sfp_instance/FE_RC_2532_0): (404.40, 19.00) --> (402.60, 13.60)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1570.2MB
Summary Report:
Instances move: 2578 (out of 18883 movable)
Mean displacement: 2.94 um
Max displacement: 110.40 um (Instance: sfp_instance/FE_RC_2250_0) (345.4, 91) -> (358.6, 188.2)
	Length: 8 sites, height: 1 rows, site name: core, cell type: AO22D0
Total net bbox length = 4.039e+05 (1.906e+05 2.133e+05) (ext = 3.974e+04)
Runtime: CPU: 0:00:02.3 REAL: 0:00:03.0 MEM: 1570.2MB
*** Finished refinePlace (0:15:24 mem=1570.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1570.2M)


Density : 0.3282
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:02.7 real=0:00:03.0 mem=1570.2M) ***
** GigaOpt Optimizer WNS Slack -2.492 TNS Slack -1091.134 Density 32.82
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.492|   -2.492|-1091.106|-1091.134|    32.82%|   0:00:00.0| 1570.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.484|   -2.484|-1090.722|-1090.750|    32.82%|   0:00:00.0| 1570.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_7_/D                |
|  -2.476|   -2.476|-1090.609|-1090.637|    32.82%|   0:00:02.0| 1570.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.471|   -2.471|-1090.178|-1090.207|    32.82%|   0:00:01.0| 1570.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
|  -2.472|   -2.472|-1090.051|-1090.079|    32.83%|   0:00:03.0| 1570.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.468|   -2.468|-1089.756|-1089.784|    32.83%|   0:00:00.0| 1570.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -2.467|   -2.467|-1089.471|-1089.499|    32.84%|   0:00:04.0| 1570.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
|  -2.464|   -2.464|-1089.228|-1089.256|    32.84%|   0:00:01.0| 1570.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
|  -2.463|   -2.463|-1088.945|-1088.973|    32.84%|   0:00:03.0| 1570.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
|  -2.455|   -2.455|-1088.376|-1088.404|    32.84%|   0:00:01.0| 1570.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -2.450|   -2.450|-1087.677|-1087.705|    32.84%|   0:00:06.0| 1570.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.453|   -2.453|-1087.430|-1087.458|    32.85%|   0:00:06.0| 1570.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.446|   -2.446|-1087.376|-1087.404|    32.85%|   0:00:00.0| 1570.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.444|   -2.444|-1087.016|-1087.044|    32.85%|   0:00:01.0| 1554.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.439|   -2.439|-1086.647|-1086.675|    32.85%|   0:00:01.0| 1554.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.439|   -2.439|-1086.620|-1086.648|    32.86%|   0:00:01.0| 1554.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.434|   -2.434|-1085.808|-1085.836|    32.88%|   0:00:01.0| 1554.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.431|   -2.431|-1085.677|-1085.705|    32.89%|   0:00:01.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.431|   -2.431|-1085.573|-1085.601|    32.89%|   0:00:00.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.426|   -2.426|-1085.087|-1085.115|    32.91%|   0:00:00.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.426|   -2.426|-1084.967|-1084.995|    32.91%|   0:00:01.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.426|   -2.426|-1084.928|-1084.956|    32.92%|   0:00:00.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.424|   -2.424|-1084.500|-1084.529|    32.94%|   0:00:01.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.424|   -2.424|-1084.213|-1084.241|    32.94%|   0:00:00.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.424|   -2.424|-1084.173|-1084.201|    32.95%|   0:00:00.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.420|   -2.420|-1084.097|-1084.125|    32.95%|   0:00:00.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.422|   -2.422|-1083.939|-1083.967|    32.95%|   0:00:01.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.418|   -2.418|-1083.856|-1083.884|    32.96%|   0:00:00.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.418|   -2.418|-1083.814|-1083.842|    32.96%|   0:00:00.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.414|   -2.414|-1083.645|-1083.673|    32.97%|   0:00:01.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.414|   -2.414|-1083.562|-1083.590|    32.97%|   0:00:00.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.413|   -2.413|-1083.311|-1083.339|    32.99%|   0:00:01.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.413|   -2.413|-1083.027|-1083.055|    32.99%|   0:00:01.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.409|   -2.409|-1082.939|-1082.967|    32.99%|   0:00:01.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.409|   -2.409|-1082.732|-1082.760|    32.99%|   0:00:00.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.407|   -2.407|-1082.473|-1082.501|    33.01%|   0:00:01.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.404|   -2.404|-1082.398|-1082.427|    33.01%|   0:00:00.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.402|   -2.402|-1082.165|-1082.193|    33.01%|   0:00:00.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_10_/D               |
|  -2.402|   -2.402|-1082.101|-1082.130|    33.01%|   0:00:00.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_10_/D               |
|  -2.399|   -2.399|-1081.735|-1081.764|    33.02%|   0:00:00.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.399|   -2.399|-1081.534|-1081.562|    33.03%|   0:00:01.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.398|   -2.398|-1081.425|-1081.453|    33.04%|   0:00:00.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.396|   -2.396|-1081.246|-1081.274|    33.04%|   0:00:00.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.394|   -2.394|-1080.976|-1081.004|    33.05%|   0:00:02.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -2.390|   -2.390|-1080.232|-1080.260|    33.05%|   0:00:13.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.390|   -2.390|-1079.985|-1080.013|    33.05%|   0:00:01.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.386|   -2.386|-1079.819|-1079.847|    33.05%|   0:00:00.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.386|   -2.386|-1079.683|-1079.711|    33.06%|   0:00:00.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.386|   -2.386|-1079.571|-1079.599|    33.06%|   0:00:00.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.383|   -2.383|-1079.443|-1079.472|    33.07%|   0:00:05.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.380|   -2.380|-1078.866|-1078.894|    33.07%|   0:00:01.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.378|   -2.378|-1078.646|-1078.674|    33.07%|   0:00:00.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.378|   -2.378|-1078.478|-1078.506|    33.07%|   0:00:01.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.376|   -2.376|-1078.353|-1078.381|    33.07%|   0:00:01.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.376|   -2.376|-1078.310|-1078.339|    33.08%|   0:00:00.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.376|   -2.376|-1078.215|-1078.243|    33.08%|   0:00:00.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.374|   -2.374|-1078.128|-1078.156|    33.08%|   0:00:01.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.374|   -2.374|-1078.114|-1078.142|    33.08%|   0:00:00.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.374|   -2.374|-1078.078|-1078.106|    33.08%|   0:00:00.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.373|   -2.373|-1077.724|-1077.752|    33.12%|   0:00:02.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.373|   -2.373|-1077.674|-1077.702|    33.12%|   0:00:01.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.371|   -2.371|-1077.619|-1077.647|    33.13%|   0:00:00.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.371|   -2.371|-1077.571|-1077.599|    33.13%|   0:00:01.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.371|   -2.371|-1077.496|-1077.524|    33.13%|   0:00:00.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.372|   -2.372|-1077.352|-1077.380|    33.16%|   0:00:01.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.372|   -2.372|-1077.269|-1077.297|    33.17%|   0:00:00.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.372|   -2.372|-1077.259|-1077.287|    33.18%|   0:00:00.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.372|   -2.372|-1077.211|-1077.239|    33.18%|   0:00:01.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.372|   -2.372|-1077.211|-1077.239|    33.18%|   0:00:00.0| 1551.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:12 real=0:01:12 mem=1551.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.028|   -2.372|  -0.028|-1077.239|    33.18%|   0:00:00.0| 1551.7M|   WC_VIEW|  default| out[106]                                           |
|   0.004|   -2.372|   0.000|-1077.235|    33.18%|   0:00:00.0| 1551.7M|   WC_VIEW|  default| mac_array_instance/col_idx_3__mac_col_inst/cnt_q_r |
|        |         |        |         |          |            |        |          |         | eg_3_/D                                            |
|   0.017|   -2.372|   0.000|-1077.235|    33.18%|   0:00:00.0| 1551.7M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|   0.017|   -2.372|   0.000|-1077.235|    33.18%|   0:00:00.0| 1551.7M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1551.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:12 real=0:01:12 mem=1551.7M) ***
** GigaOpt Optimizer WNS Slack -2.372 TNS Slack -1077.235 Density 33.18
*** Starting refinePlace (0:16:37 mem=1551.7M) ***
Total net bbox length = 4.050e+05 (1.910e+05 2.140e+05) (ext = 3.974e+04)
Move report: Timing Driven Placement moves 598 insts, mean move: 4.55 um, max move: 15.60 um
	Max move on inst (sfp_instance/FE_RC_2733_0): (372.60, 15.40) --> (358.80, 17.20)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1576.7MB
Move report: Detail placement moves 1611 insts, mean move: 0.73 um, max move: 5.20 um
	Max move on inst (sfp_instance/FE_RC_3244_0): (340.60, 109.00) --> (335.40, 109.00)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1576.7MB
Summary Report:
Instances move: 1913 (out of 19011 movable)
Mean displacement: 1.97 um
Max displacement: 16.40 um (Instance: sfp_instance/FE_RC_2300_0) (395.6, 19) -> (381, 17.2)
	Length: 43 sites, height: 1 rows, site name: core, cell type: NR2XD8
Total net bbox length = 4.053e+05 (1.913e+05 2.140e+05) (ext = 3.980e+04)
Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 1576.7MB
*** Finished refinePlace (0:16:39 mem=1576.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1576.7M)


Density : 0.3319
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:03.0 real=0:00:03.0 mem=1576.7M) ***
** GigaOpt Optimizer WNS Slack -2.381 TNS Slack -1078.040 Density 33.19
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.381|   -2.381|-1078.040|-1078.040|    33.19%|   0:00:00.0| 1576.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -2.376|   -2.376|-1077.887|-1077.887|    33.19%|   0:00:00.0| 1576.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -2.376|   -2.376|-1077.690|-1077.690|    33.19%|   0:00:06.0| 1576.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -2.375|   -2.375|-1077.656|-1077.656|    33.19%|   0:00:01.0| 1576.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
|  -2.370|   -2.370|-1077.484|-1077.484|    33.19%|   0:00:00.0| 1576.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_10_/D               |
|  -2.369|   -2.369|-1076.849|-1076.849|    33.19%|   0:00:12.0| 1576.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.369|   -2.369|-1076.835|-1076.835|    33.20%|   0:00:00.0| 1576.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.366|   -2.366|-1076.771|-1076.771|    33.21%|   0:00:01.0| 1576.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.365|   -2.365|-1076.711|-1076.711|    33.21%|   0:00:01.0| 1576.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.361|   -2.361|-1076.404|-1076.404|    33.21%|   0:00:02.0| 1560.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.361|   -2.361|-1076.114|-1076.114|    33.22%|   0:00:03.0| 1560.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.360|   -2.360|-1076.079|-1076.079|    33.22%|   0:00:01.0| 1560.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.359|   -2.359|-1076.046|-1076.046|    33.22%|   0:00:01.0| 1560.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_10_/D               |
|  -2.359|   -2.359|-1075.960|-1075.960|    33.22%|   0:00:01.0| 1560.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_10_/D               |
|  -2.359|   -2.359|-1075.923|-1075.923|    33.22%|   0:00:00.0| 1555.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_10_/D               |
|  -2.352|   -2.352|-1075.477|-1075.477|    33.23%|   0:00:00.0| 1555.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.352|   -2.352|-1075.152|-1075.152|    33.23%|   0:00:05.0| 1555.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.349|   -2.349|-1074.943|-1074.943|    33.23%|   0:00:00.0| 1555.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.349|   -2.349|-1074.898|-1074.898|    33.23%|   0:00:01.0| 1553.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.349|   -2.349|-1074.873|-1074.873|    33.23%|   0:00:00.0| 1553.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.347|   -2.347|-1074.676|-1074.676|    33.23%|   0:00:01.0| 1553.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.346|   -2.346|-1074.603|-1074.603|    33.23%|   0:00:01.0| 1553.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.346|   -2.346|-1074.533|-1074.533|    33.23%|   0:00:01.0| 1553.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.342|   -2.342|-1074.286|-1074.286|    33.23%|   0:00:00.0| 1553.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.342|   -2.342|-1073.676|-1073.676|    33.24%|   0:00:02.0| 1553.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.338|   -2.338|-1073.309|-1073.309|    33.24%|   0:00:02.0| 1553.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.338|   -2.338|-1073.280|-1073.280|    33.24%|   0:00:00.0| 1553.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.335|   -2.335|-1073.038|-1073.038|    33.25%|   0:00:00.0| 1553.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.334|   -2.334|-1073.002|-1073.002|    33.25%|   0:00:01.0| 1553.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.334|   -2.334|-1072.948|-1072.948|    33.25%|   0:00:00.0| 1553.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.332|   -2.332|-1072.617|-1072.617|    33.27%|   0:00:01.0| 1553.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.332|   -2.332|-1072.497|-1072.497|    33.27%|   0:00:00.0| 1553.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.328|   -2.328|-1072.414|-1072.414|    33.27%|   0:00:00.0| 1553.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_3_/D                |
|  -2.329|   -2.329|-1072.194|-1072.194|    33.27%|   0:00:01.0| 1553.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_3_/D                |
|  -2.327|   -2.327|-1072.090|-1072.090|    33.28%|   0:00:01.0| 1553.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_3_/D                |
|  -2.327|   -2.327|-1071.933|-1071.933|    33.30%|   0:00:03.0| 1553.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_3_/D                |
|  -2.325|   -2.325|-1071.718|-1071.718|    33.30%|   0:00:00.0| 1553.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_3_/D                |
|  -2.325|   -2.325|-1071.682|-1071.682|    33.30%|   0:00:00.0| 1553.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.326|   -2.326|-1071.537|-1071.545|    33.30%|   0:00:01.0| 1553.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.325|   -2.325|-1071.512|-1071.520|    33.30%|   0:00:00.0| 1553.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.322|   -2.322|-1071.466|-1071.474|    33.30%|   0:00:00.0| 1553.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.322|   -2.322|-1071.406|-1071.414|    33.30%|   0:00:01.0| 1553.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.320|   -2.320|-1071.088|-1071.095|    33.31%|   0:00:02.0| 1553.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_3_/D                |
|  -2.316|   -2.316|-1070.807|-1070.815|    33.31%|   0:00:17.0| 1553.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.317|   -2.317|-1070.548|-1070.556|    33.31%|   0:00:02.0| 1553.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.314|   -2.314|-1070.276|-1070.284|    33.33%|   0:00:05.0| 1553.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.314|   -2.314|-1070.191|-1070.199|    33.33%|   0:00:01.0| 1553.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.313|   -2.313|-1069.989|-1069.997|    33.33%|   0:00:01.0| 1553.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.313|   -2.313|-1069.973|-1069.981|    33.33%|   0:00:01.0| 1553.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.314|   -2.314|-1069.798|-1069.806|    33.39%|   0:00:03.0| 1553.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.315|   -2.315|-1069.521|-1069.529|    33.42%|   0:00:01.0| 1553.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.315|   -2.315|-1069.438|-1069.446|    33.43%|   0:00:00.0| 1553.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.315|   -2.315|-1069.438|-1069.446|    33.43%|   0:00:00.0| 1553.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:24 real=0:01:24 mem=1553.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.008|   -2.315|  -0.008|-1069.446|    33.43%|   0:00:00.0| 1553.4M|   WC_VIEW|  default| out[106]                                           |
|   0.013|   -2.315|   0.000|-1069.438|    33.43%|   0:00:00.0| 1553.4M|   WC_VIEW|  default| out[8]                                             |
|   0.019|   -2.315|   0.000|-1069.420|    33.44%|   0:00:01.0| 1553.4M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q3_reg_7_/D    |
|   0.019|   -2.315|   0.000|-1069.420|    33.44%|   0:00:00.0| 1553.4M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q3_reg_7_/D    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=1553.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:25 real=0:01:25 mem=1553.4M) ***
** GigaOpt Optimizer WNS Slack -2.315 TNS Slack -1069.420 Density 33.44
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -2.315  TNS Slack -1069.420 Density 33.44
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    33.44%|        -|  -2.315|-1069.420|   0:00:00.0| 1553.4M|
|    33.39%|       60|  -2.315|-1069.415|   0:00:02.0| 1553.4M|
|    33.30%|      312|  -2.307|-1069.170|   0:00:03.0| 1553.4M|
|    33.30%|        2|  -2.307|-1069.170|   0:00:00.0| 1553.4M|
|    33.30%|        0|  -2.307|-1069.170|   0:00:00.0| 1553.4M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -2.307  TNS Slack -1069.170 Density 33.30
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 40 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:05.7) (real = 0:00:05.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:05, mem=1553.43M, totSessionCpu=0:18:10).
*** Starting refinePlace (0:18:11 mem=1553.4M) ***
Total net bbox length = 4.062e+05 (1.919e+05 2.144e+05) (ext = 3.979e+04)
Move report: Timing Driven Placement moves 1726 insts, mean move: 3.62 um, max move: 29.40 um
	Max move on inst (sfp_instance/FE_RC_2722_0): (325.80, 17.20) --> (303.60, 10.00)
	Runtime: CPU: 0:00:02.1 REAL: 0:00:03.0 MEM: 1578.4MB
Move report: Detail placement moves 1460 insts, mean move: 0.54 um, max move: 3.60 um
	Max move on inst (FE_OCPC2411_out_23_): (302.20, 19.00) --> (304.00, 20.80)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1578.4MB
Summary Report:
Instances move: 2344 (out of 19040 movable)
Mean displacement: 2.87 um
Max displacement: 29.40 um (Instance: sfp_instance/FE_RC_2722_0) (325.8, 17.2) -> (303.6, 10)
	Length: 43 sites, height: 1 rows, site name: core, cell type: NR2XD8
Total net bbox length = 4.058e+05 (1.919e+05 2.139e+05) (ext = 3.972e+04)
Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 1578.4MB
*** Finished refinePlace (0:18:13 mem=1578.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1578.4M)


Density : 0.3331
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:03.0 real=0:00:03.0 mem=1578.4M) ***
** GigaOpt Optimizer WNS Slack -2.314 TNS Slack -1069.473 Density 33.31
Optimizer WNS Pass 3
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.314|   -2.314|-1069.473|-1069.473|    33.31%|   0:00:00.0| 1578.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.304|   -2.304|-1068.878|-1068.878|    33.31%|   0:00:15.0| 1574.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
|  -2.302|   -2.302|-1068.822|-1068.822|    33.31%|   0:00:03.0| 1558.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_10_/D               |
|  -2.302|   -2.302|-1068.760|-1068.760|    33.31%|   0:00:00.0| 1558.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_10_/D               |
|  -2.297|   -2.297|-1068.549|-1068.549|    33.32%|   0:00:00.0| 1558.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_10_/D               |
|  -2.296|   -2.296|-1068.492|-1068.492|    33.33%|   0:00:04.0| 1558.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -2.296|   -2.296|-1068.197|-1068.197|    33.32%|   0:00:02.0| 1554.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -2.296|   -2.296|-1068.155|-1068.155|    33.32%|   0:00:00.0| 1554.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -2.292|   -2.292|-1067.896|-1067.896|    33.33%|   0:00:00.0| 1554.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -2.289|   -2.289|-1067.615|-1067.615|    33.33%|   0:00:01.0| 1554.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -2.289|   -2.289|-1067.478|-1067.478|    33.34%|   0:00:02.0| 1553.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -2.289|   -2.289|-1067.459|-1067.459|    33.33%|   0:00:02.0| 1563.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -2.288|   -2.288|-1067.328|-1067.328|    33.34%|   0:00:00.0| 1563.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -2.288|   -2.288|-1067.262|-1067.262|    33.34%|   0:00:00.0| 1563.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -2.283|   -2.283|-1067.147|-1067.147|    33.35%|   0:00:00.0| 1563.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -2.281|   -2.281|-1066.598|-1066.598|    33.35%|   0:00:09.0| 1563.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.280|   -2.280|-1066.554|-1066.554|    33.35%|   0:00:01.0| 1563.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.280|   -2.280|-1066.503|-1066.503|    33.35%|   0:00:01.0| 1563.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.277|   -2.277|-1066.218|-1066.218|    33.36%|   0:00:01.0| 1563.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_10_/D               |
|  -2.277|   -2.277|-1066.187|-1066.187|    33.36%|   0:00:00.0| 1563.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_10_/D               |
|  -2.274|   -2.274|-1065.812|-1065.812|    33.37%|   0:00:09.0| 1563.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.274|   -2.274|-1065.778|-1065.778|    33.37%|   0:00:01.0| 1563.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.273|   -2.273|-1065.682|-1065.682|    33.38%|   0:00:00.0| 1563.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.273|   -2.273|-1065.653|-1065.653|    33.38%|   0:00:01.0| 1563.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.270|   -2.270|-1065.536|-1065.536|    33.39%|   0:00:00.0| 1563.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.270|   -2.270|-1065.463|-1065.463|    33.39%|   0:00:01.0| 1563.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.269|   -2.269|-1065.377|-1065.377|    33.39%|   0:00:00.0| 1563.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.269|   -2.269|-1065.372|-1065.372|    33.39%|   0:00:00.0| 1563.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.268|   -2.268|-1065.109|-1065.109|    33.40%|   0:00:01.0| 1563.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -2.267|   -2.267|-1064.756|-1064.756|    33.42%|   0:00:04.0| 1563.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -2.267|   -2.267|-1064.745|-1064.745|    33.42%|   0:00:00.0| 1563.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -2.266|   -2.266|-1064.684|-1064.684|    33.42%|   0:00:00.0| 1563.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -2.266|   -2.266|-1064.646|-1064.646|    33.42%|   0:00:00.0| 1563.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -2.265|   -2.265|-1064.609|-1064.609|    33.42%|   0:00:02.0| 1563.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -2.265|   -2.265|-1064.608|-1064.608|    33.42%|   0:00:02.0| 1563.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -2.263|   -2.263|-1064.564|-1064.564|    33.43%|   0:00:01.0| 1563.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -2.263|   -2.263|-1064.442|-1064.442|    33.43%|   0:00:00.0| 1563.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -2.262|   -2.262|-1064.361|-1064.361|    33.43%|   0:00:01.0| 1563.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -2.262|   -2.262|-1064.200|-1064.200|    33.43%|   0:00:02.0| 1563.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -2.261|   -2.261|-1064.153|-1064.153|    33.44%|   0:00:01.0| 1563.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -2.261|   -2.261|-1063.981|-1063.981|    33.44%|   0:00:00.0| 1563.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -2.261|   -2.261|-1063.938|-1063.938|    33.44%|   0:00:00.0| 1563.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -2.262|   -2.262|-1063.546|-1063.546|    33.50%|   0:00:03.0| 1563.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -2.262|   -2.262|-1063.390|-1063.390|    33.52%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -2.262|   -2.262|-1063.364|-1063.364|    33.54%|   0:00:01.0| 1563.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -2.262|   -2.262|-1063.364|-1063.364|    33.54%|   0:00:00.0| 1563.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:10 real=0:01:11 mem=1563.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -2.262|   0.000|-1063.364|    33.54%|   0:00:00.0| 1563.0M|   WC_VIEW|  default| kmem_instance/CEN                                  |
|   0.019|   -2.262|   0.000|-1063.364|    33.54%|   0:00:00.0| 1563.0M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q3_reg_7_/D    |
|   0.019|   -2.262|   0.000|-1063.364|    33.54%|   0:00:00.0| 1563.0M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q3_reg_7_/D    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1563.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:10 real=0:01:11 mem=1563.0M) ***
** GigaOpt Optimizer WNS Slack -2.262 TNS Slack -1063.364 Density 33.54
*** Starting refinePlace (0:19:24 mem=1563.0M) ***
Total net bbox length = 4.067e+05 (1.925e+05 2.143e+05) (ext = 3.970e+04)
Move report: Timing Driven Placement moves 1222 insts, mean move: 3.24 um, max move: 19.60 um
	Max move on inst (sfp_instance/FE_RC_3049_0): (344.40, 24.40) --> (333.80, 33.40)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1590.3MB
Move report: Detail placement moves 1712 insts, mean move: 0.69 um, max move: 5.80 um
	Max move on inst (sfp_instance/FE_RC_2700_0): (537.80, 64.00) --> (541.80, 62.20)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1590.3MB
Summary Report:
Instances move: 2237 (out of 19161 movable)
Mean displacement: 2.14 um
Max displacement: 19.80 um (Instance: sfp_instance/FE_RC_3049_0) (344.4, 24.4) -> (333.6, 33.4)
	Length: 6 sites, height: 1 rows, site name: core, cell type: INVD3
Total net bbox length = 4.067e+05 (1.925e+05 2.142e+05) (ext = 3.955e+04)
Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 1590.3MB
*** Finished refinePlace (0:19:26 mem=1590.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1590.3M)


Density : 0.3354
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:02.7 real=0:00:02.0 mem=1590.3M) ***
** GigaOpt Optimizer WNS Slack -2.271 TNS Slack -1064.026 Density 33.54
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 4
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.271|   -2.271|-1064.026|-1064.026|    33.54%|   0:00:00.0| 1590.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_8_/D                |
|  -2.269|   -2.269|-1063.988|-1063.988|    33.54%|   0:00:00.0| 1590.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_8_/D                |
|  -2.264|   -2.264|-1063.871|-1063.871|    33.54%|   0:00:01.0| 1590.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -2.262|   -2.262|-1063.834|-1063.834|    33.54%|   0:00:04.0| 1574.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
|  -2.260|   -2.260|-1063.727|-1063.727|    33.54%|   0:00:05.0| 1574.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.260|   -2.260|-1063.464|-1063.464|    33.54%|   0:00:04.0| 1574.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.257|   -2.257|-1063.178|-1063.178|    33.54%|   0:00:01.0| 1574.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.254|   -2.254|-1062.969|-1062.969|    33.55%|   0:00:02.0| 1570.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.254|   -2.254|-1062.868|-1062.868|    33.55%|   0:00:04.0| 1562.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.250|   -2.250|-1062.690|-1062.690|    33.56%|   0:00:00.0| 1562.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.250|   -2.250|-1062.521|-1062.521|    33.55%|   0:00:04.0| 1562.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.251|   -2.251|-1062.463|-1062.463|    33.55%|   0:00:00.0| 1562.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.248|   -2.248|-1062.308|-1062.308|    33.57%|   0:00:02.0| 1562.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.245|   -2.245|-1062.154|-1062.154|    33.57%|   0:00:02.0| 1562.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.245|   -2.245|-1062.150|-1062.150|    33.57%|   0:00:03.0| 1562.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.242|   -2.242|-1061.774|-1061.774|    33.58%|   0:00:06.0| 1562.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.242|   -2.242|-1061.763|-1061.763|    33.58%|   0:00:00.0| 1562.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.242|   -2.242|-1061.744|-1061.744|    33.59%|   0:00:00.0| 1562.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.244|   -2.244|-1061.553|-1061.553|    33.64%|   0:00:03.0| 1562.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.245|   -2.245|-1061.524|-1061.524|    33.66%|   0:00:01.0| 1562.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.245|   -2.245|-1061.508|-1061.508|    33.66%|   0:00:00.0| 1562.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.245|   -2.245|-1061.506|-1061.506|    33.67%|   0:00:00.0| 1562.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.245|   -2.245|-1061.504|-1061.504|    33.67%|   0:00:00.0| 1562.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.245|   -2.245|-1061.504|-1061.504|    33.67%|   0:00:00.0| 1562.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:42.8 real=0:00:42.0 mem=1562.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:42.8 real=0:00:42.0 mem=1562.9M) ***
** GigaOpt Optimizer WNS Slack -2.245 TNS Slack -1061.504 Density 33.67
*** Starting refinePlace (0:20:10 mem=1562.9M) ***
Total net bbox length = 4.073e+05 (1.930e+05 2.142e+05) (ext = 3.954e+04)
Move report: Timing Driven Placement moves 1759 insts, mean move: 3.47 um, max move: 19.40 um
	Max move on inst (sfp_instance/FE_OCPC1498_n1407): (326.40, 103.60) --> (314.20, 96.40)
	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1589.7MB
Move report: Detail placement moves 1350 insts, mean move: 0.56 um, max move: 4.60 um
	Max move on inst (sfp_instance/FE_OCPC1970_FE_RN_1350_0): (375.40, 17.20) --> (378.20, 15.40)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1589.7MB
Summary Report:
Instances move: 2228 (out of 19199 movable)
Mean displacement: 2.91 um
Max displacement: 19.40 um (Instance: sfp_instance/FE_OCPC1498_n1407) (326.4, 103.6) -> (314.2, 96.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD0
Total net bbox length = 4.073e+05 (1.931e+05 2.142e+05) (ext = 3.956e+04)
Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 1589.7MB
*** Finished refinePlace (0:20:12 mem=1589.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1589.7M)


Density : 0.3367
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:02.9 real=0:00:03.0 mem=1589.7M) ***
** GigaOpt Optimizer WNS Slack -2.251 TNS Slack -1061.663 Density 33.67
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 5
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.251|   -2.251|-1061.663|-1061.663|    33.67%|   0:00:01.0| 1589.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -2.240|   -2.240|-1060.992|-1060.992|    33.69%|   0:00:12.0| 1562.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -2.235|   -2.235|-1060.871|-1060.871|    33.70%|   0:00:01.0| 1562.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_17_/D               |
|  -2.234|   -2.234|-1060.737|-1060.737|    33.70%|   0:00:15.0| 1564.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.234|   -2.234|-1060.577|-1060.577|    33.70%|   0:00:06.0| 1564.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.232|   -2.232|-1060.311|-1060.311|    33.71%|   0:00:01.0| 1564.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.233|   -2.233|-1060.267|-1060.267|    33.71%|   0:00:01.0| 1564.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.227|   -2.227|-1060.111|-1060.111|    33.72%|   0:00:01.0| 1564.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_17_/D               |
|  -2.227|   -2.227|-1059.811|-1059.811|    33.72%|   0:00:07.0| 1564.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_17_/D               |
|  -2.227|   -2.227|-1059.734|-1059.734|    33.72%|   0:00:01.0| 1564.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_17_/D               |
|  -2.224|   -2.224|-1059.537|-1059.537|    33.74%|   0:00:01.0| 1564.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.223|   -2.223|-1059.204|-1059.204|    33.74%|   0:00:02.0| 1564.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.223|   -2.223|-1059.213|-1059.213|    33.74%|   0:00:01.0| 1564.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_17_/D               |
|  -2.223|   -2.223|-1059.103|-1059.103|    33.74%|   0:00:00.0| 1564.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_17_/D               |
|  -2.223|   -2.223|-1058.865|-1058.865|    33.75%|   0:00:05.0| 1564.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.224|   -2.224|-1058.735|-1058.735|    33.76%|   0:00:09.0| 1562.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.224|   -2.224|-1058.637|-1058.637|    33.78%|   0:00:02.0| 1562.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.223|   -2.223|-1058.625|-1058.625|    33.78%|   0:00:00.0| 1562.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, psum_mem_instance/CLK
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -2.023|   -2.023|-1052.708|-1053.716|    33.78%|   0:00:01.0| 1564.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.023|   -2.023|-1052.510|-1053.518|    33.79%|   0:00:01.0| 1562.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.023|   -2.023|-1052.390|-1053.398|    33.80%|   0:00:01.0| 1562.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -2.023|   -2.023|-1052.326|-1053.334|    33.80%|   0:00:00.0| 1562.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.023|   -2.023|-1052.287|-1053.295|    33.80%|   0:00:00.0| 1562.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.023|   -2.023|-1052.287|-1053.295|    33.80%|   0:00:00.0| 1562.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:08 real=0:01:09 mem=1562.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.178|   -2.023|  -6.118|-1053.295|    33.80%|   0:00:00.0| 1562.9M|   WC_VIEW|  default| psum_mem_instance/CEN                              |
|  -0.160|   -2.023|  -4.707|-1053.114|    33.80%|   0:00:00.0| 1582.0M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
|  -0.160|   -2.023|  -3.998|-1053.025|    33.80%|   0:00:01.0| 1582.0M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
|  -0.160|   -2.023|  -3.639|-1052.986|    33.80%|   0:00:00.0| 1582.0M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.160|   -2.023|  -3.639|-1052.986|    33.80%|   0:00:00.0| 1582.0M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=1582.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:09 real=0:01:10 mem=1582.0M) ***
** GigaOpt Optimizer WNS Slack -2.023 TNS Slack -1052.986 Density 33.80
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -2.023  TNS Slack -1052.986 Density 33.80
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    33.80%|        -|  -2.023|-1052.986|   0:00:00.0| 1582.0M|
|    33.76%|       59|  -2.021|-1052.732|   0:00:02.0| 1582.0M|
|    33.68%|      306|  -2.017|-1052.294|   0:00:03.0| 1582.0M|
|    33.68%|        3|  -2.017|-1052.283|   0:00:00.0| 1582.0M|
|    33.68%|        0|  -2.017|-1052.283|   0:00:00.0| 1582.0M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -2.017  TNS Slack -1052.283 Density 33.68
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 49 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:05.8) (real = 0:00:05.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:05, mem=1562.93M, totSessionCpu=0:21:28).
*** Starting refinePlace (0:21:28 mem=1562.9M) ***
Total net bbox length = 4.080e+05 (1.934e+05 2.146e+05) (ext = 3.960e+04)
Move report: Timing Driven Placement moves 1364 insts, mean move: 2.64 um, max move: 17.00 um
	Max move on inst (FE_OCPC1816_out_22_): (295.20, 19.00) --> (287.20, 10.00)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1591.0MB
Move report: Detail placement moves 1379 insts, mean move: 0.58 um, max move: 4.00 um
	Max move on inst (sfp_instance/FE_RC_3589_0): (434.40, 10.00) --> (436.60, 11.80)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1591.0MB
Summary Report:
Instances move: 1981 (out of 19189 movable)
Mean displacement: 2.04 um
Max displacement: 17.00 um (Instance: FE_OCPC1816_out_22_) (295.2, 19) -> (287.2, 10)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Total net bbox length = 4.080e+05 (1.935e+05 2.145e+05) (ext = 3.951e+04)
Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 1591.0MB
*** Finished refinePlace (0:21:30 mem=1591.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1591.0M)


Density : 0.3368
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:02.9 real=0:00:03.0 mem=1591.0M) ***
** GigaOpt Optimizer WNS Slack -2.022 TNS Slack -1053.089 Density 33.68
Optimizer WNS Pass 6
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.022|   -2.022|-1052.390|-1053.089|    33.68%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.016|   -2.016|-1051.854|-1052.553|    33.71%|   0:00:25.0| 1566.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.017|   -2.017|-1051.737|-1052.436|    33.71%|   0:00:01.0| 1566.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.018|   -2.018|-1051.634|-1052.333|    33.74%|   0:00:11.0| 1567.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.018|   -2.018|-1051.616|-1052.315|    33.76%|   0:00:04.0| 1567.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -2.018|   -2.018|-1051.592|-1052.291|    33.77%|   0:00:01.0| 1567.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.018|   -2.018|-1051.574|-1052.273|    33.77%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.018|   -2.018|-1051.574|-1052.273|    33.77%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:41.9 real=0:00:42.0 mem=1567.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.160|   -2.018|  -3.639|-1052.273|    33.77%|   0:00:00.0| 1567.4M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element psum_mem_instance could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.160|   -2.018|  -3.639|-1052.273|    33.77%|   0:00:01.0| 1567.4M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=1567.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:42.2 real=0:00:43.0 mem=1567.4M) ***
** GigaOpt Optimizer WNS Slack -2.018 TNS Slack -1052.273 Density 33.77
*** Starting refinePlace (0:22:13 mem=1567.4M) ***
Total net bbox length = 4.085e+05 (1.939e+05 2.146e+05) (ext = 3.951e+04)
Move report: Timing Driven Placement moves 1444 insts, mean move: 1.53 um, max move: 8.20 um
	Max move on inst (sfp_instance/FE_RC_3778_0): (530.40, 42.40) --> (535.00, 46.00)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1593.2MB
Move report: Detail placement moves 3245 insts, mean move: 3.16 um, max move: 32.80 um
	Max move on inst (sfp_instance/FE_OFC313_out_81_): (347.80, 40.60) --> (316.80, 42.40)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 1593.2MB
Summary Report:
Instances move: 3572 (out of 19210 movable)
Mean displacement: 3.23 um
Max displacement: 31.40 um (Instance: sfp_instance/FE_OFC313_out_81_) (346.4, 40.6) -> (316.8, 42.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 4.102e+05 (1.942e+05 2.161e+05) (ext = 3.942e+04)
Runtime: CPU: 0:00:03.8 REAL: 0:00:03.0 MEM: 1593.2MB
*** Finished refinePlace (0:22:17 mem=1593.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1593.2M)


Density : 0.3377
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:04.3 real=0:00:04.0 mem=1593.2M) ***
** GigaOpt Optimizer WNS Slack -2.175 TNS Slack -1057.365 Density 33.77
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.175|   -2.175|-1056.666|-1057.365|    33.77%|   0:00:00.0| 1593.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_5_/D                |
|  -2.128|   -2.128|-1055.909|-1056.608|    33.77%|   0:00:01.0| 1577.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_2_/D                |
|  -2.124|   -2.124|-1055.818|-1056.517|    33.77%|   0:00:00.0| 1577.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_2_/D                |
|  -2.124|   -2.124|-1055.806|-1056.505|    33.77%|   0:00:02.0| 1577.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_2_/D                |
|  -2.122|   -2.122|-1055.808|-1056.507|    33.77%|   0:00:00.0| 1577.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_6_/D                |
|  -2.119|   -2.119|-1055.747|-1056.446|    33.77%|   0:00:01.0| 1577.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_2_/D                |
|  -2.119|   -2.119|-1055.736|-1056.434|    33.77%|   0:00:00.0| 1577.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_2_/D                |
|  -2.119|   -2.119|-1055.733|-1056.432|    33.77%|   0:00:00.0| 1577.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_2_/D                |
|  -2.118|   -2.118|-1055.704|-1056.403|    33.77%|   0:00:00.0| 1577.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_6_/D                |
|  -2.118|   -2.118|-1055.705|-1056.403|    33.77%|   0:00:01.0| 1577.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_6_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.6 real=0:00:05.0 mem=1577.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.160|   -2.118|  -3.639|-1056.403|    33.77%|   0:00:00.0| 1577.2M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
|  -0.160|   -2.118|  -3.639|-1056.403|    33.77%|   0:00:00.0| 1577.2M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1577.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.7 real=0:00:05.0 mem=1577.2M) ***
*** Starting refinePlace (0:22:22 mem=1577.2M) ***
Total net bbox length = 4.102e+05 (1.941e+05 2.160e+05) (ext = 3.942e+04)
Move report: Detail placement moves 5 insts, mean move: 3.76 um, max move: 5.40 um
	Max move on inst (sfp_instance/FE_RC_2654_0): (334.20, 109.00) --> (334.20, 114.40)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1577.2MB
Summary Report:
Instances move: 5 (out of 19208 movable)
Mean displacement: 3.76 um
Max displacement: 5.40 um (Instance: sfp_instance/FE_RC_2654_0) (334.2, 109) -> (334.2, 114.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 4.102e+05 (1.941e+05 2.160e+05) (ext = 3.942e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1577.2MB
*** Finished refinePlace (0:22:23 mem=1577.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1577.2M)


Density : 0.3377
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=1577.2M) ***
** GigaOpt Optimizer WNS Slack -2.118 TNS Slack -1056.403 Density 33.77
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 52 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:12:28 real=0:12:27 mem=1577.2M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -2.118
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3515 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.118 TNS Slack -1056.403 Density 33.77
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.118|   -2.118|-1055.705|-1056.403|    33.77%|   0:00:00.0| 1555.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_6_/D                |
|  -2.107|   -2.107|-1055.311|-1056.010|    33.77%|   0:00:08.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_2_/D                |
|  -2.107|   -2.107|-1055.306|-1056.005|    33.77%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_2_/D                |
|  -2.107|   -2.107|-1055.298|-1055.997|    33.77%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_9_/D                |
|  -2.107|   -2.107|-1055.059|-1055.758|    33.77%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_8_/D                |
|  -2.107|   -2.107|-1055.044|-1055.743|    33.78%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_8_/D                |
|  -2.107|   -2.107|-1054.847|-1055.546|    33.78%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_8_/D                |
|  -2.107|   -2.107|-1054.632|-1055.331|    33.78%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_1_/D                |
|  -2.107|   -2.107|-1054.582|-1055.281|    33.78%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_1_/D                |
|  -2.107|   -2.107|-1054.502|-1055.201|    33.78%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_1_/D                |
|  -2.107|   -2.107|-1054.496|-1055.195|    33.78%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_1_/D                |
|  -2.107|   -2.107|-1054.333|-1055.031|    33.78%|   0:00:03.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.107|   -2.107|-1054.322|-1055.021|    33.79%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.107|   -2.107|-1054.288|-1054.987|    33.79%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
|  -2.107|   -2.107|-1053.998|-1054.697|    33.79%|   0:00:04.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.107|   -2.107|-1053.994|-1054.693|    33.79%|   0:00:06.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
|  -2.107|   -2.107|-1053.727|-1054.426|    33.78%|   0:00:03.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
|  -2.107|   -2.107|-1053.661|-1054.360|    33.78%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_12_/D               |
|  -2.107|   -2.107|-1053.575|-1054.274|    33.79%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_17_/D               |
|  -2.107|   -2.107|-1053.428|-1054.127|    33.79%|   0:00:03.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -2.107|   -2.107|-1053.303|-1054.002|    33.79%|   0:00:02.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.107|   -2.107|-1053.238|-1053.937|    33.79%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_8_/D                |
|  -2.107|   -2.107|-1053.198|-1053.897|    33.79%|   0:00:02.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.107|   -2.107|-1053.171|-1053.869|    33.79%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.107|   -2.107|-1053.042|-1053.740|    33.80%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.107|   -2.107|-1052.933|-1053.632|    33.81%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
|  -2.107|   -2.107|-1052.758|-1053.457|    33.81%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_12_/D               |
|  -2.107|   -2.107|-1052.634|-1053.333|    33.81%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_12_/D               |
|  -2.107|   -2.107|-1052.606|-1053.305|    33.81%|   0:00:04.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.107|   -2.107|-1052.604|-1053.302|    33.81%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.107|   -2.107|-1052.600|-1053.298|    33.81%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.107|   -2.107|-1052.520|-1053.219|    33.81%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_0_/D                |
|  -2.107|   -2.107|-1052.465|-1053.164|    33.81%|   0:00:03.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_0_/D                |
|  -2.107|   -2.107|-1052.460|-1053.159|    33.81%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_0_/D                |
|  -2.107|   -2.107|-1052.455|-1053.154|    33.81%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_0_/D                |
|  -2.107|   -2.107|-1052.270|-1052.969|    33.82%|   0:00:02.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_3_/D                |
|  -2.107|   -2.107|-1052.247|-1052.946|    33.82%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_5_/D                |
|  -2.107|   -2.107|-1052.245|-1052.944|    33.82%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_5_/D                |
|  -2.107|   -2.107|-1052.168|-1052.867|    33.82%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_5_/D                |
|  -2.107|   -2.107|-1052.167|-1052.866|    33.83%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_3_/D                |
|  -2.107|   -2.107|-1052.161|-1052.859|    33.83%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_3_/D                |
|  -2.107|   -2.107|-1052.017|-1052.715|    33.83%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_4_/D                |
|  -2.107|   -2.107|-1051.997|-1052.696|    33.83%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_0_/D                |
|  -2.107|   -2.107|-1051.992|-1052.691|    33.83%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_0_/D                |
|  -2.107|   -2.107|-1051.955|-1052.654|    33.83%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_4_/D                |
|  -2.107|   -2.107|-1051.951|-1052.650|    33.83%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_5_/D                |
|  -2.107|   -2.107|-1051.942|-1052.641|    33.83%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_0_/D                |
|  -2.107|   -2.107|-1051.924|-1052.623|    33.83%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_0_/D                |
|  -2.107|   -2.107|-1051.919|-1052.618|    33.83%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_0_/D                |
|  -2.107|   -2.107|-1046.839|-1047.538|    33.83%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_12_/D   |
|  -2.107|   -2.107|-1043.622|-1044.321|    33.83%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_12_/D   |
|  -2.107|   -2.107|-1043.325|-1044.024|    33.83%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_12_/D   |
|  -2.107|   -2.107|-1042.363|-1043.062|    33.83%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
|  -2.107|   -2.107|-1041.042|-1041.740|    33.83%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_12_/D   |
|  -2.107|   -2.107|-1040.127|-1040.826|    33.84%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_12_/D   |
|  -2.107|   -2.107|-1039.640|-1040.339|    33.84%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_12_/D   |
|  -2.107|   -2.107|-1036.181|-1036.880|    33.85%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
|  -2.107|   -2.107|-1035.219|-1035.917|    33.86%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_11_/D   |
|  -2.107|   -2.107|-1034.411|-1035.110|    33.86%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_19_/D   |
|  -2.107|   -2.107|-1033.158|-1033.857|    33.87%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_11_/D   |
|  -2.107|   -2.107|-1030.759|-1031.458|    33.88%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_19_/D   |
|  -2.107|   -2.107|-1029.406|-1030.105|    33.89%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_19_/D   |
|  -2.107|   -2.107|-1027.289|-1027.988|    33.90%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_11_/D   |
|  -2.107|   -2.107|-1025.686|-1026.385|    33.91%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107|-1024.120|-1024.819|    33.92%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
|  -2.107|   -2.107|-1022.274|-1022.973|    33.93%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_11_/D   |
|  -2.107|   -2.107|-1021.083|-1021.782|    33.93%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_17_/D   |
|  -2.107|   -2.107|-1019.675|-1020.374|    33.95%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
|  -2.107|   -2.107|-1017.844|-1018.543|    33.97%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_11_/D   |
|  -2.107|   -2.107|-1016.868|-1017.567|    33.97%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_17_/D   |
|  -2.107|   -2.107|-1016.127|-1016.826|    33.98%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
|  -2.107|   -2.107|-1015.435|-1016.134|    34.00%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
|  -2.107|   -2.107|-1013.604|-1014.303|    34.01%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
|  -2.107|   -2.107|-1012.847|-1013.546|    34.02%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107|-1012.126|-1012.825|    34.02%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
|  -2.107|   -2.107|-1011.249|-1011.948|    34.03%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107|-1010.539|-1011.238|    34.04%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107|-1010.147|-1010.846|    34.05%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_12_/D   |
|  -2.107|   -2.107|-1009.131|-1009.830|    34.06%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_17_/D   |
|  -2.107|   -2.107|-1008.001|-1008.700|    34.08%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_17_/D   |
|  -2.107|   -2.107|-1006.908|-1007.607|    34.09%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_15_/D   |
|  -2.107|   -2.107|-1004.303|-1005.002|    34.10%|   0:00:02.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_15_/D   |
|  -2.107|   -2.107|-1003.904|-1004.603|    34.10%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_19_/D   |
|  -2.107|   -2.107|-1002.644|-1003.343|    34.12%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -2.107|   -2.107|-1001.614|-1002.313|    34.13%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
|  -2.107|   -2.107|-1000.942|-1001.641|    34.14%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_12_/D   |
|  -2.107|   -2.107|-1000.294|-1000.993|    34.15%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_11_/D   |
|  -2.107|   -2.107| -998.716| -999.415|    34.16%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -2.107|   -2.107| -997.046| -997.745|    34.17%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -996.128| -996.827|    34.18%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -2.107|   -2.107| -995.346| -996.045|    34.18%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -2.107|   -2.107| -994.346| -995.045|    34.19%|   0:00:02.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_15_/D   |
|  -2.107|   -2.107| -992.570| -993.269|    34.21%|   0:00:02.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -2.107|   -2.107| -991.021| -991.720|    34.23%|   0:00:03.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -2.107|   -2.107| -989.995| -990.694|    34.24%|   0:00:02.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -989.649| -990.348|    34.25%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
|  -2.107|   -2.107| -987.591| -988.290|    34.26%|   0:00:02.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -987.477| -988.176|    34.27%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -986.578| -987.277|    34.29%|   0:00:03.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -986.203| -986.902|    34.29%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_17_/D   |
|  -2.107|   -2.107| -984.879| -985.578|    34.30%|   0:00:02.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -983.943| -984.642|    34.32%|   0:00:02.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_16_/D   |
|  -2.107|   -2.107| -983.042| -983.741|    34.32%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_17_/D   |
|  -2.107|   -2.107| -982.114| -982.813|    34.33%|   0:00:02.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_15_/D   |
|  -2.107|   -2.107| -981.624| -982.323|    34.34%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_15_/D   |
|  -2.107|   -2.107| -980.983| -981.682|    34.34%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -980.923| -981.622|    34.34%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -2.107|   -2.107| -980.210| -980.909|    34.35%|   0:00:02.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
|  -2.107|   -2.107| -979.994| -980.693|    34.35%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -2.107|   -2.107| -979.113| -979.812|    34.36%|   0:00:02.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -978.881| -979.580|    34.36%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -978.562| -979.261|    34.37%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -977.854| -978.553|    34.38%|   0:00:02.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -2.107|   -2.107| -977.206| -977.905|    34.38%|   0:00:02.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
|  -2.107|   -2.107| -976.359| -977.058|    34.39%|   0:00:02.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -2.107|   -2.107| -975.750| -976.448|    34.39%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
|  -2.107|   -2.107| -974.935| -975.634|    34.40%|   0:00:02.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -2.107|   -2.107| -973.893| -974.592|    34.41%|   0:00:02.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -2.107|   -2.107| -973.139| -973.838|    34.42%|   0:00:02.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -972.433| -973.132|    34.43%|   0:00:02.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_15_/D   |
|  -2.107|   -2.107| -972.166| -972.865|    34.43%|   0:00:02.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -2.107|   -2.107| -971.592| -972.291|    34.44%|   0:00:02.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -2.107|   -2.107| -971.539| -972.238|    34.44%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -970.944| -971.643|    34.45%|   0:00:02.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -970.756| -971.455|    34.46%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -2.107|   -2.107| -969.310| -970.009|    34.46%|   0:00:02.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -2.107|   -2.107| -968.188| -968.886|    34.46%|   0:00:03.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -967.437| -968.136|    34.48%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -2.107|   -2.107| -966.742| -967.441|    34.49%|   0:00:03.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -966.637| -967.336|    34.49%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -966.025| -966.724|    34.50%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -965.986| -966.685|    34.50%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -964.222| -964.921|    34.57%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -2.107|   -2.107| -963.863| -964.562|    34.59%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -962.498| -963.197|    34.61%|   0:00:02.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -2.107|   -2.107| -962.198| -962.896|    34.62%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -961.829| -962.528|    34.62%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -2.107|   -2.107| -961.200| -961.899|    34.63%|   0:00:03.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -2.107|   -2.107| -960.983| -961.682|    34.63%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -2.107|   -2.107| -960.685| -961.384|    34.64%|   0:00:03.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -960.538| -961.237|    34.65%|   0:00:02.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -960.364| -961.063|    34.65%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -2.107|   -2.107| -960.033| -960.732|    34.65%|   0:00:02.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -2.107|   -2.107| -957.815| -958.514|    34.74%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -957.161| -957.860|    34.77%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -2.107|   -2.107| -955.867| -956.566|    34.78%|   0:00:02.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -2.107|   -2.107| -955.664| -956.363|    34.78%|   0:00:02.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -2.107|   -2.107| -955.559| -956.258|    34.79%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -954.494| -955.193|    34.87%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -2.107|   -2.107| -954.252| -954.951|    34.88%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -2.107|   -2.107| -953.863| -954.562|    34.89%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -2.107|   -2.107| -953.445| -954.144|    34.89%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -953.026| -953.725|    34.89%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -952.599| -953.298|    34.90%|   0:00:05.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -952.586| -953.285|    34.90%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -951.951| -952.650|    34.96%|   0:00:02.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -951.240| -951.939|    34.98%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -2.107|   -2.107| -950.943| -951.642|    34.98%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -950.883| -951.582|    34.99%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -950.231| -950.930|    35.03%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -949.316| -950.015|    35.05%|   0:00:02.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -2.107|   -2.107| -949.232| -949.930|    35.05%|   0:00:00.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -949.150| -949.849|    35.05%|   0:00:01.0| 1556.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -948.791| -949.490|    35.11%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -948.765| -949.464|    35.11%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -948.723| -949.422|    35.12%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -948.713| -949.412|    35.15%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
|  -2.107|   -2.107| -947.898| -948.597|    35.16%|   0:00:03.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -2.107|   -2.107| -947.509| -948.208|    35.16%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
|  -2.107|   -2.107| -947.082| -947.781|    35.17%|   0:00:02.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
|  -2.107|   -2.107| -946.438| -947.137|    35.17%|   0:00:02.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
|  -2.107|   -2.107| -945.695| -946.394|    35.18%|   0:00:03.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -2.107|   -2.107| -945.472| -946.171|    35.17%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
|  -2.107|   -2.107| -944.632| -945.331|    35.19%|   0:00:04.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
|  -2.107|   -2.107| -944.533| -945.232|    35.20%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -2.107|   -2.107| -943.979| -944.677|    35.28%|   0:00:02.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
|  -2.107|   -2.107| -943.516| -944.214|    35.29%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_12_/D   |
|  -2.107|   -2.107| -942.570| -943.268|    35.30%|   0:00:02.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
|  -2.107|   -2.107| -942.290| -942.989|    35.30%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
|  -2.107|   -2.107| -942.196| -942.895|    35.31%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
|  -2.107|   -2.107| -942.152| -942.851|    35.31%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
|  -2.107|   -2.107| -941.790| -942.489|    35.36%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
|  -2.107|   -2.107| -941.644| -942.343|    35.37%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
|  -2.107|   -2.107| -941.492| -942.191|    35.37%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
|  -2.107|   -2.107| -941.471| -942.170|    35.37%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
|  -2.107|   -2.107| -941.419| -942.118|    35.41%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
|  -2.107|   -2.107| -941.305| -942.003|    35.41%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
|  -2.107|   -2.107| -940.395| -941.094|    35.42%|   0:00:03.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_16_/D   |
|  -2.107|   -2.107| -940.304| -941.002|    35.43%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_16_/D   |
|  -2.107|   -2.107| -939.797| -940.495|    35.43%|   0:00:04.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_16_/D   |
|  -2.107|   -2.107| -939.432| -940.130|    35.43%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_13_/D   |
|  -2.107|   -2.107| -937.976| -938.674|    35.44%|   0:00:02.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_16_/D   |
|  -2.107|   -2.107| -937.276| -937.975|    35.45%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_16_/D   |
|  -2.107|   -2.107| -937.104| -937.802|    35.45%|   0:00:03.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_16_/D   |
|  -2.107|   -2.107| -936.929| -937.627|    35.46%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_16_/D   |
|  -2.107|   -2.107| -936.391| -937.090|    35.53%|   0:00:02.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_15_/D   |
|  -2.107|   -2.107| -936.120| -936.819|    35.54%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_16_/D   |
|  -2.107|   -2.107| -935.175| -935.874|    35.55%|   0:00:03.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_16_/D   |
|  -2.107|   -2.107| -934.980| -935.679|    35.56%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_16_/D   |
|  -2.107|   -2.107| -934.868| -935.566|    35.57%|   0:00:02.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_16_/D   |
|  -2.107|   -2.107| -934.777| -935.476|    35.57%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_16_/D   |
|  -2.107|   -2.107| -934.312| -935.011|    35.62%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_16_/D   |
|  -2.107|   -2.107| -934.058| -934.757|    35.62%|   0:00:03.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_16_/D   |
|  -2.107|   -2.107| -934.012| -934.711|    35.62%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_16_/D   |
|  -2.107|   -2.107| -934.005| -934.704|    35.65%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_16_/D   |
|  -2.107|   -2.107| -933.927| -934.626|    35.65%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_16_/D   |
|  -2.107|   -2.107| -933.614| -934.313|    35.65%|   0:00:02.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_16_/D   |
|  -2.107|   -2.107| -933.492| -934.190|    35.65%|   0:00:02.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_16_/D   |
|  -2.107|   -2.107| -933.045| -933.743|    35.65%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_16_/D   |
|  -2.107|   -2.107| -933.040| -933.739|    35.66%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_16_/D   |
|  -2.107|   -2.107| -933.023| -933.722|    35.70%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/D   |
|  -2.107|   -2.107| -932.575| -933.274|    35.70%|   0:00:03.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/D   |
|  -2.107|   -2.107| -932.528| -933.226|    35.71%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_13_/D   |
|  -2.107|   -2.107| -932.294| -932.993|    35.74%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_16_/D   |
|  -2.107|   -2.107| -932.261| -932.960|    35.74%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_16_/D   |
|  -2.107|   -2.107| -932.183| -932.882|    35.74%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_16_/D   |
|  -2.107|   -2.107| -932.086| -932.785|    35.76%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_16_/D   |
|  -2.107|   -2.107| -931.402| -932.101|    35.77%|   0:00:07.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_14_/D   |
|  -2.107|   -2.107| -931.280| -931.979|    35.77%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_16_/D   |
|  -2.107|   -2.107| -930.933| -931.632|    35.82%|   0:00:02.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_16_/D   |
|  -2.107|   -2.107| -930.758| -931.457|    35.82%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_16_/D   |
|  -2.107|   -2.107| -930.490| -931.189|    35.82%|   0:00:03.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -2.107|   -2.107| -930.171| -930.870|    35.83%|   0:00:03.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_11_/D   |
|  -2.107|   -2.107| -929.801| -930.500|    35.82%|   0:00:03.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_19_/D   |
|  -2.107|   -2.107| -929.612| -930.311|    35.82%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_13_/D   |
|  -2.107|   -2.107| -928.622| -929.321|    35.86%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_12_/D   |
|  -2.107|   -2.107| -928.159| -928.858|    35.86%|   0:00:03.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_16_/D   |
|  -2.107|   -2.107| -927.785| -928.484|    35.87%|   0:00:02.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_16_/D   |
|  -2.107|   -2.107| -927.754| -928.453|    35.87%|   0:00:00.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_16_/D   |
|  -2.107|   -2.107| -927.316| -928.015|    35.93%|   0:00:02.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_16_/D   |
|  -2.107|   -2.107| -927.017| -927.716|    35.94%|   0:00:00.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_18_/D   |
|  -2.107|   -2.107| -926.793| -927.491|    35.95%|   0:00:02.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_18_/D   |
|  -2.107|   -2.107| -926.456| -927.155|    35.99%|   0:00:01.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_11_/D   |
|  -2.107|   -2.107| -926.351| -927.050|    36.00%|   0:00:00.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_11_/D   |
|  -2.107|   -2.107| -926.313| -927.011|    36.00%|   0:00:02.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_11_/D   |
|  -2.107|   -2.107| -926.233| -926.932|    36.04%|   0:00:01.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_11_/D   |
|  -2.107|   -2.107| -925.829| -926.528|    36.04%|   0:00:01.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_11_/D   |
|  -2.107|   -2.107| -925.827| -926.526|    36.05%|   0:00:00.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_11_/D   |
|  -2.107|   -2.107| -925.034| -925.732|    36.06%|   0:00:03.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -2.107|   -2.107| -924.803| -925.502|    36.06%|   0:00:00.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -2.107|   -2.107| -924.693| -925.391|    36.07%|   0:00:01.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -2.107|   -2.107| -924.690| -925.389|    36.07%|   0:00:00.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -2.107|   -2.107| -924.679| -925.378|    36.07%|   0:00:00.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -2.107|   -2.107| -924.558| -925.257|    36.07%|   0:00:01.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -2.107|   -2.107| -924.553| -925.252|    36.07%|   0:00:00.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -2.107|   -2.107| -924.453| -925.152|    36.07%|   0:00:00.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -2.107|   -2.107| -924.427| -925.126|    36.08%|   0:00:00.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -2.107|   -2.107| -923.628| -924.326|    36.09%|   0:00:02.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_10_/D   |
|  -2.107|   -2.107| -923.618| -924.317|    36.09%|   0:00:00.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_10_/D   |
|  -2.107|   -2.107| -923.525| -924.224|    36.12%|   0:00:01.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_10_/D   |
|  -2.107|   -2.107| -923.516| -924.215|    36.12%|   0:00:00.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_10_/D   |
|  -2.107|   -2.107| -923.500| -924.198|    36.12%|   0:00:00.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_10_/D   |
|  -2.107|   -2.107| -923.323| -924.021|    36.13%|   0:00:01.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_10_/D   |
|  -2.107|   -2.107| -923.140| -923.838|    36.13%|   0:00:01.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_11_/D   |
|  -2.107|   -2.107| -922.989| -923.687|    36.13%|   0:00:01.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_10_/D   |
|  -2.107|   -2.107| -922.693| -923.392|    36.13%|   0:00:01.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_10_/D   |
|  -2.107|   -2.107| -922.550| -923.249|    36.12%|   0:00:01.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
|  -2.107|   -2.107| -922.280| -922.979|    36.12%|   0:00:01.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
|  -2.107|   -2.107| -921.614| -922.313|    36.12%|   0:00:02.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
|  -2.107|   -2.107| -921.609| -922.308|    36.12%|   0:00:00.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_9_/D    |
|  -2.107|   -2.107| -921.255| -921.954|    36.12%|   0:00:03.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
|  -2.107|   -2.107| -921.187| -921.886|    36.13%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
|  -2.107|   -2.107| -921.116| -921.815|    36.13%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
|  -2.107|   -2.107| -920.833| -921.532|    36.17%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
|  -2.107|   -2.107| -920.797| -921.495|    36.18%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
|  -2.107|   -2.107| -920.581| -921.280|    36.18%|   0:00:02.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
|  -2.107|   -2.107| -920.499| -921.197|    36.18%|   0:00:02.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_10_/D   |
|  -2.107|   -2.107| -920.313| -921.012|    36.18%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_11_/D   |
|  -2.107|   -2.107| -920.234| -920.933|    36.19%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_11_/D   |
|  -2.107|   -2.107| -920.141| -920.840|    36.20%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_11_/D   |
|  -2.107|   -2.107| -919.976| -920.675|    36.20%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_10_/D   |
|  -2.107|   -2.107| -919.960| -920.659|    36.20%|   0:00:02.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_10_/D   |
|  -2.107|   -2.107| -919.926| -920.625|    36.21%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_10_/D   |
|  -2.107|   -2.107| -919.857| -920.556|    36.23%|   0:00:03.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_10_/D   |
|  -2.107|   -2.107| -919.722| -920.421|    36.23%|   0:00:02.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_11_/D   |
|  -2.107|   -2.107| -919.431| -920.130|    36.28%|   0:00:02.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_7_/D    |
|  -2.107|   -2.107| -919.191| -919.890|    36.28%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
|  -2.107|   -2.107| -918.975| -919.674|    36.30%|   0:00:03.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
|  -2.107|   -2.107| -918.964| -919.663|    36.35%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_10_/D   |
|  -2.107|   -2.107| -918.890| -919.589|    36.35%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
|  -2.107|   -2.107| -918.887| -919.586|    36.36%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
|  -2.107|   -2.107| -918.382| -919.081|    36.37%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_11_/D   |
|  -2.107|   -2.107| -918.286| -918.985|    36.37%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_11_/D   |
|  -2.107|   -2.107| -918.115| -918.814|    36.38%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_11_/D   |
|  -2.107|   -2.107| -918.103| -918.802|    36.38%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_11_/D   |
|  -2.107|   -2.107| -918.096| -918.795|    36.39%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_11_/D   |
|  -2.107|   -2.107| -918.070| -918.769|    36.39%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_7_/D    |
|  -2.107|   -2.107| -917.785| -918.484|    36.39%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
|  -2.107|   -2.107| -917.414| -918.112|    36.39%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
|  -2.107|   -2.107| -915.577| -916.276|    36.39%|   0:00:02.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
|  -2.107|   -2.107| -915.566| -916.265|    36.41%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
|  -2.107|   -2.107| -915.459| -916.157|    36.41%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
|  -2.107|   -2.107| -913.733| -914.432|    36.42%|   0:00:01.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_9_/D    |
|  -2.107|   -2.107| -913.625| -914.324|    36.42%|   0:00:01.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_9_/D    |
|  -2.107|   -2.107| -913.607| -914.306|    36.42%|   0:00:00.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_9_/D    |
|  -2.107|   -2.107| -913.500| -914.199|    36.42%|   0:00:00.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
|  -2.107|   -2.107| -913.419| -914.118|    36.42%|   0:00:00.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
|  -2.107|   -2.107| -913.345| -914.044|    36.43%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
|  -2.107|   -2.107| -913.107| -913.806|    36.43%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
|  -2.107|   -2.107| -913.104| -913.802|    36.43%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
|  -2.107|   -2.107| -912.989| -913.688|    36.43%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
|  -2.107|   -2.107| -912.888| -913.586|    36.43%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
|  -2.107|   -2.107| -912.799| -913.498|    36.43%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
|  -2.107|   -2.107| -912.792| -913.491|    36.43%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
|  -2.107|   -2.107| -912.588| -913.287|    36.44%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
|  -2.107|   -2.107| -912.562| -913.261|    36.44%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
|  -2.107|   -2.107| -911.518| -912.216|    36.46%|   0:00:01.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_9_/D    |
|  -2.107|   -2.107| -911.326| -912.025|    36.47%|   0:00:00.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D    |
|  -2.107|   -2.107| -911.096| -911.795|    36.47%|   0:00:01.0| 1577.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_9_/D    |
|  -2.107|   -2.107| -911.068| -911.767|    36.47%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D    |
|  -2.107|   -2.107| -910.792| -911.491|    36.47%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_8_/D    |
|  -2.107|   -2.107| -910.481| -911.180|    36.48%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -2.107|   -2.107| -910.215| -910.914|    36.48%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -2.107|   -2.107| -910.036| -910.734|    36.48%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -2.107|   -2.107| -909.964| -910.662|    36.48%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -2.107|   -2.107| -909.793| -910.492|    36.48%|   0:00:00.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -2.107|   -2.107| -909.791| -910.490|    36.48%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -2.107|   -2.107| -909.777| -910.476|    36.48%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -2.107|   -2.107| -909.744| -910.442|    36.48%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -2.107|   -2.107| -909.660| -910.359|    36.48%|   0:00:01.0| 1557.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -2.107|   -2.107| -909.612| -910.311|    36.49%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -2.107|   -2.107| -909.591| -910.289|    36.49%|   0:00:01.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -2.107|   -2.107| -907.184| -907.883|    36.49%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_9_/D    |
|  -2.107|   -2.107| -907.125| -907.823|    36.49%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D    |
|  -2.107|   -2.107| -906.993| -907.692|    36.50%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D    |
|  -2.107|   -2.107| -906.120| -906.819|    36.50%|   0:00:01.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D    |
|  -2.107|   -2.107| -906.102| -906.801|    36.50%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D    |
|  -2.107|   -2.107| -905.837| -906.536|    36.50%|   0:00:01.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D    |
|  -2.107|   -2.107| -905.690| -906.389|    36.51%|   0:00:01.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D    |
|  -2.107|   -2.107| -904.643| -905.342|    36.51%|   0:00:01.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D    |
|  -2.107|   -2.107| -904.599| -905.298|    36.51%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D    |
|  -2.107|   -2.107| -904.667| -905.365|    36.53%|   0:00:06.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D    |
|  -2.107|   -2.107| -904.593| -905.292|    36.53%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D    |
|  -2.107|   -2.107| -904.488| -905.186|    36.53%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D    |
|  -2.107|   -2.107| -904.436| -905.135|    36.53%|   0:00:01.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D    |
|  -2.107|   -2.107| -904.418| -905.117|    36.53%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D    |
|  -2.107|   -2.107| -904.358| -905.057|    36.53%|   0:00:01.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D    |
|  -2.107|   -2.107| -903.948| -904.647|    36.53%|   0:00:01.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_9_/D    |
|  -2.107|   -2.107| -903.618| -904.317|    36.55%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_8_/D    |
|  -2.107|   -2.107| -902.499| -903.198|    36.55%|   0:00:01.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_9_/D    |
|  -2.107|   -2.107| -902.111| -902.809|    36.55%|   0:00:01.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_9_/D    |
|  -2.107|   -2.107| -901.594| -902.292|    36.55%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_8_/D    |
|  -2.107|   -2.107| -901.443| -902.142|    36.55%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_8_/D    |
|  -2.107|   -2.107| -901.058| -901.757|    36.56%|   0:00:01.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_9_/D    |
|  -2.107|   -2.107| -901.045| -901.743|    36.56%|   0:00:01.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_9_/D    |
|  -2.107|   -2.107| -900.908| -901.607|    36.56%|   0:00:01.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_7_/D    |
|  -2.107|   -2.107| -900.560| -901.259|    36.57%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
|  -2.107|   -2.107| -900.059| -900.758|    36.57%|   0:00:01.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
|  -2.107|   -2.107| -900.018| -900.717|    36.57%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_7_/D    |
|  -2.107|   -2.107| -899.914| -900.613|    36.57%|   0:00:01.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
|  -2.107|   -2.107| -899.804| -900.503|    36.57%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
|  -2.107|   -2.107| -899.642| -900.340|    36.58%|   0:00:01.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
|  -2.107|   -2.107| -898.239| -898.938|    36.58%|   0:00:01.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_7_/D    |
|  -2.107|   -2.107| -898.178| -898.877|    36.58%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_7_/D    |
|  -2.107|   -2.107| -897.840| -898.539|    36.59%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_8_/D    |
|  -2.107|   -2.107| -897.788| -898.487|    36.59%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_8_/D    |
|  -2.107|   -2.107| -897.590| -898.289|    36.59%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_8_/D    |
|  -2.107|   -2.107| -897.576| -898.274|    36.60%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_8_/D    |
|  -2.107|   -2.107| -897.447| -898.146|    36.60%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_8_/D    |
|  -2.107|   -2.107| -897.401| -898.100|    36.60%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_8_/D    |
|  -2.107|   -2.107| -897.063| -897.762|    36.61%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_8_/D    |
|  -2.107|   -2.107| -897.029| -897.728|    36.61%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_8_/D    |
|  -2.107|   -2.107| -897.003| -897.702|    36.61%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_8_/D    |
|  -2.107|   -2.107| -896.989| -897.688|    36.61%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_8_/D    |
|  -2.107|   -2.107| -896.978| -897.677|    36.61%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_8_/D    |
|  -2.107|   -2.107| -896.234| -896.933|    36.62%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D    |
|  -2.107|   -2.107| -895.712| -896.411|    36.63%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D    |
|  -2.107|   -2.107| -895.320| -896.018|    36.64%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_6_/D    |
|  -2.107|   -2.107| -895.228| -895.927|    36.64%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_7_/D    |
|  -2.107|   -2.107| -895.099| -895.798|    36.64%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_7_/D    |
|  -2.107|   -2.107| -895.087| -895.786|    36.64%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_7_/D    |
|  -2.107|   -2.107| -894.889| -895.588|    36.65%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_7_/D    |
|  -2.107|   -2.107| -894.881| -895.580|    36.65%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_7_/D    |
|  -2.107|   -2.107| -894.865| -895.564|    36.65%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_7_/D    |
|  -2.107|   -2.107| -894.149| -894.848|    36.66%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
|  -2.107|   -2.107| -893.496| -894.195|    36.66%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_6_/D    |
|  -2.107|   -2.107| -893.440| -894.138|    36.66%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_7_/D    |
|  -2.107|   -2.107| -893.375| -894.074|    36.66%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_6_/D    |
|  -2.107|   -2.107| -893.283| -893.982|    36.68%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_6_/D    |
|  -2.107|   -2.107| -893.237| -893.936|    36.68%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_6_/D    |
|  -2.107|   -2.107| -893.213| -893.911|    36.68%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_6_/D    |
|  -2.107|   -2.107| -893.137| -893.836|    36.69%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_6_/D    |
|  -2.107|   -2.107| -893.132| -893.831|    36.69%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_6_/D    |
|  -2.107|   -2.107| -892.616| -893.315|    36.69%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_6_/D    |
|  -2.107|   -2.107| -892.608| -893.307|    36.70%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_6_/D    |
|  -2.107|   -2.107| -892.596| -893.295|    36.70%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_6_/D    |
|  -2.107|   -2.107| -892.564| -893.263|    36.70%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_6_/D    |
|  -2.107|   -2.107| -892.242| -892.941|    36.70%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_6_/D    |
|  -2.107|   -2.107| -891.980| -892.679|    36.70%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_6_/D    |
|  -2.107|   -2.107| -891.970| -892.669|    36.71%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_6_/D    |
|  -2.107|   -2.107| -891.945| -892.644|    36.71%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_6_/D    |
|  -2.107|   -2.107| -891.430| -892.128|    36.72%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_7_/D    |
|  -2.107|   -2.107| -891.173| -891.872|    36.72%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_6_/D    |
|  -2.107|   -2.107| -891.158| -891.857|    36.72%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_6_/D    |
|  -2.107|   -2.107| -891.138| -891.836|    36.72%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_6_/D    |
|  -2.107|   -2.107| -890.944| -891.643|    36.71%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_5_/D    |
|  -2.107|   -2.107| -890.791| -891.490|    36.71%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_5_/D    |
|  -2.107|   -2.107| -890.769| -891.468|    36.72%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_5_/D    |
|  -2.107|   -2.107| -890.762| -891.461|    36.72%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_5_/D    |
|  -2.107|   -2.107| -890.679| -891.378|    36.72%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_5_/D    |
|  -2.107|   -2.107| -890.670| -891.369|    36.72%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_5_/D    |
|  -2.107|   -2.107| -890.634| -891.333|    36.72%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_5_/D    |
|  -2.107|   -2.107| -890.493| -891.192|    36.72%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_5_/D    |
|  -2.107|   -2.107| -890.476| -891.174|    36.72%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_5_/D    |
|  -2.107|   -2.107| -890.432| -891.131|    36.73%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_7_/D    |
|  -2.107|   -2.107| -889.438| -890.137|    36.73%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_5_/D    |
|  -2.107|   -2.107| -885.566| -886.265|    36.73%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_5_/D    |
|  -2.107|   -2.107| -885.563| -886.262|    36.74%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_5_/D    |
|  -2.107|   -2.107| -885.425| -886.124|    36.74%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_5_/D    |
|  -2.107|   -2.107| -885.091| -885.790|    36.74%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_5_/D    |
|  -2.107|   -2.107| -885.034| -885.732|    36.75%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_5_/D    |
|  -2.107|   -2.107| -885.022| -885.721|    36.76%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_5_/D    |
|  -2.107|   -2.107| -884.915| -885.614|    36.76%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_5_/D    |
|  -2.107|   -2.107| -884.874| -885.573|    36.78%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_5_/D    |
|  -2.107|   -2.107| -884.671| -885.370|    36.78%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
|  -2.107|   -2.107| -884.665| -885.364|    36.78%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
|  -2.107|   -2.107| -884.628| -885.327|    36.79%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
|  -2.107|   -2.107| -884.598| -885.297|    36.79%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
|  -2.107|   -2.107| -884.596| -885.295|    36.79%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
|  -2.107|   -2.107| -883.598| -884.297|    36.79%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_4_/D    |
|  -2.107|   -2.107| -883.526| -884.225|    36.79%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_4_/D    |
|  -2.107|   -2.107| -883.526| -884.224|    36.79%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_6_/D    |
|  -2.107|   -2.107| -883.513| -884.212|    36.79%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_6_/D    |
|  -2.107|   -2.107| -880.569| -881.268|    36.80%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_6_/D    |
|  -2.107|   -2.107| -880.526| -881.224|    36.80%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_6_/D    |
|  -2.107|   -2.107| -880.486| -881.185|    36.80%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_6_/D    |
|  -2.107|   -2.107| -880.456| -881.154|    36.80%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_6_/D    |
|  -2.107|   -2.107| -880.412| -881.110|    36.80%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_6_/D    |
|  -2.107|   -2.107| -877.501| -878.200|    36.80%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_6_/D    |
|  -2.107|   -2.107| -877.487| -878.186|    36.80%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_6_/D    |
|  -2.107|   -2.107| -877.430| -878.129|    36.80%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_4_/D    |
|  -2.107|   -2.107| -877.228| -877.927|    36.81%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_4_/D    |
|  -2.107|   -2.107| -877.123| -877.822|    36.81%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_4_/D    |
|  -2.107|   -2.107| -876.908| -877.607|    36.81%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_4_/D    |
|  -2.107|   -2.107| -876.621| -877.320|    36.81%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_5_/D    |
|  -2.107|   -2.107| -876.516| -877.214|    36.82%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_6_/D    |
|  -2.107|   -2.107| -876.258| -876.957|    36.82%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_6_/D    |
|  -2.107|   -2.107| -876.201| -876.900|    36.83%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_6_/D    |
|  -2.107|   -2.107| -876.187| -876.885|    36.84%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_6_/D    |
|  -2.107|   -2.107| -875.970| -876.669|    36.84%|   0:00:02.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_6_/D    |
|  -2.107|   -2.107| -875.943| -876.642|    36.84%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_6_/D    |
|  -2.107|   -2.107| -875.908| -876.607|    36.85%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_4_/D    |
|  -2.107|   -2.107| -875.843| -876.542|    36.85%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_5_/D    |
|  -2.107|   -2.107| -875.638| -876.336|    36.84%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_6_/D    |
|  -2.107|   -2.107| -875.610| -876.309|    36.86%|   0:00:01.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_5_/D    |
|  -2.107|   -2.107| -875.580| -876.279|    36.86%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_5_/D    |
|  -2.107|   -2.107| -875.521| -876.219|    36.86%|   0:00:01.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_4_/D    |
|  -2.107|   -2.107| -875.502| -876.201|    36.86%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_4_/D    |
|  -2.107|   -2.107| -875.479| -876.178|    36.87%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_4_/D    |
|  -2.107|   -2.107| -875.468| -876.166|    36.87%|   0:00:01.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_4_/D    |
|  -2.107|   -2.107| -874.221| -874.920|    36.87%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
|  -2.107|   -2.107| -872.613| -873.312|    36.87%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_4_/D    |
|  -2.107|   -2.107| -872.609| -873.308|    36.87%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_4_/D    |
|  -2.107|   -2.107| -872.607| -873.306|    36.87%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_4_/D    |
|  -2.107|   -2.107| -872.570| -873.268|    36.87%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_4_/D    |
|  -2.107|   -2.107| -872.512| -873.211|    36.87%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_/D    |
|  -2.107|   -2.107| -872.479| -873.177|    36.87%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_/D    |
|  -2.107|   -2.107| -870.655| -871.354|    36.88%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_/D    |
|  -2.107|   -2.107| -870.628| -871.327|    36.88%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_/D    |
|  -2.107|   -2.107| -869.677| -870.376|    36.88%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_4_/D    |
|  -2.107|   -2.107| -869.540| -870.239|    36.88%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_4_/D    |
|  -2.107|   -2.107| -869.310| -870.009|    36.89%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_/D    |
|  -2.107|   -2.107| -868.336| -869.035|    36.89%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_/D    |
|  -2.107|   -2.107| -868.105| -868.804|    36.89%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_/D    |
|  -2.107|   -2.107| -867.979| -868.678|    36.89%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_/D    |
|  -2.107|   -2.107| -867.338| -868.037|    36.89%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_/D    |
|  -2.107|   -2.107| -867.321| -868.019|    36.89%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_/D    |
|  -2.107|   -2.107| -867.180| -867.879|    36.90%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_/D    |
|  -2.107|   -2.107| -865.701| -866.400|    36.90%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_/D    |
|  -2.107|   -2.107| -865.648| -866.346|    36.90%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_/D    |
|  -2.107|   -2.107| -865.594| -866.292|    36.90%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_3_/D    |
|  -2.107|   -2.107| -865.446| -866.145|    36.90%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_3_/D    |
|  -2.107|   -2.107| -865.311| -866.010|    36.90%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_3_/D    |
|  -2.107|   -2.107| -864.152| -864.850|    36.90%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_3_/D    |
|  -2.107|   -2.107| -864.126| -864.825|    36.90%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_3_/D    |
|  -2.107|   -2.107| -864.099| -864.798|    36.91%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -2.107|   -2.107| -864.055| -864.754|    36.91%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -2.107|   -2.107| -864.051| -864.750|    36.91%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -2.107|   -2.107| -864.040| -864.739|    36.91%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -2.107|   -2.107| -863.755| -864.453|    36.91%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
|  -2.107|   -2.107| -863.747| -864.445|    36.91%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
|  -2.107|   -2.107| -863.560| -864.259|    36.91%|   0:00:01.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -2.107|   -2.107| -863.477| -864.176|    36.91%|   0:00:01.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_3_/D    |
|  -2.107|   -2.107| -863.416| -864.114|    36.91%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -2.107|   -2.107| -863.236| -863.935|    36.92%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -2.107|   -2.107| -863.183| -863.882|    36.92%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_2_/D    |
|  -2.107|   -2.107| -862.861| -863.560|    36.92%|   0:00:01.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_3_/D    |
|  -2.107|   -2.107| -862.732| -863.431|    36.92%|   0:00:01.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_3_/D    |
|  -2.107|   -2.107| -862.605| -863.304|    36.92%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
|  -2.107|   -2.107| -862.604| -863.303|    36.92%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
|  -2.107|   -2.107| -861.362| -862.060|    36.92%|   0:00:01.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_2_/D    |
|  -2.107|   -2.107| -859.563| -860.262|    36.92%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -2.107|   -2.107| -859.482| -860.181|    36.93%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -2.107|   -2.107| -859.400| -860.099|    36.93%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -2.107|   -2.107| -858.821| -859.520|    36.93%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -2.107|   -2.107| -858.815| -859.514|    36.93%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -2.107|   -2.107| -858.787| -859.485|    36.93%|   0:00:01.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_3_/D    |
|  -2.107|   -2.107| -858.748| -859.447|    36.93%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_3_/D    |
|  -2.107|   -2.107| -858.721| -859.420|    36.93%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_3_/D    |
|  -2.107|   -2.107| -858.296| -858.995|    36.94%|   0:00:00.0| 1567.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
|  -2.107|   -2.107| -858.069| -858.768|    36.94%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
|  -2.107|   -2.107| -858.037| -858.736|    36.94%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
|  -2.107|   -2.107| -857.867| -858.566|    36.94%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
|  -2.107|   -2.107| -857.699| -858.398|    36.94%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
|  -2.107|   -2.107| -857.285| -857.984|    36.94%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
|  -2.107|   -2.107| -856.983| -857.681|    36.94%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
|  -2.107|   -2.107| -856.831| -857.529|    36.94%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
|  -2.107|   -2.107| -856.798| -857.496|    36.94%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
|  -2.107|   -2.107| -856.747| -857.445|    36.94%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
|  -2.107|   -2.107| -855.791| -856.489|    36.95%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
|  -2.107|   -2.107| -855.604| -856.302|    36.95%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
|  -2.107|   -2.107| -855.565| -856.263|    36.96%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
|  -2.107|   -2.107| -855.515| -856.213|    36.96%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
|  -2.107|   -2.107| -855.419| -856.117|    36.96%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
|  -2.107|   -2.107| -855.291| -855.990|    36.96%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
|  -2.107|   -2.107| -855.259| -855.957|    36.96%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
|  -2.107|   -2.107| -855.209| -855.908|    36.96%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_2_/D    |
|  -2.107|   -2.107| -855.143| -855.841|    36.96%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
|  -2.107|   -2.107| -855.050| -855.749|    36.97%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
|  -2.107|   -2.107| -854.182| -855.094|    36.97%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
|  -2.107|   -2.107| -853.770| -854.682|    36.98%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_2_/D    |
|  -2.107|   -2.107| -853.764| -854.675|    36.98%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_2_/D    |
|  -2.107|   -2.107| -853.475| -854.387|    36.98%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_2_/D    |
|  -2.107|   -2.107| -853.438| -854.349|    36.98%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_2_/D    |
|  -2.107|   -2.107| -853.392| -854.304|    36.99%|   0:00:02.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_2_/D    |
|  -2.107|   -2.107| -852.785| -853.696|    36.99%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_2_/D    |
|  -2.107|   -2.107| -852.181| -853.092|    36.99%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_1_/D    |
|  -2.107|   -2.107| -851.632| -852.543|    37.00%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_2_/D    |
|  -2.107|   -2.107| -851.350| -852.261|    37.00%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_2_/D    |
|  -2.107|   -2.107| -851.220| -852.132|    37.00%|   0:00:01.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_2_/D    |
|  -2.107|   -2.107| -851.018| -851.930|    37.00%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
|  -2.107|   -2.107| -850.838| -851.749|    37.00%|   0:00:00.0| 1586.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
|  -2.107|   -2.107| -850.796| -851.707|    37.01%|   0:00:01.0| 1586.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
|  -2.107|   -2.107| -850.115| -851.024|    37.01%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
|  -2.107|   -2.107| -850.074| -850.982|    37.01%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
|  -2.107|   -2.107| -849.861| -850.770|    37.01%|   0:00:01.0| 1586.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
|  -2.107|   -2.107| -849.824| -850.733|    37.01%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
|  -2.107|   -2.107| -847.961| -848.884|    37.01%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_2_/D    |
|  -2.107|   -2.107| -847.957| -848.880|    37.01%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_2_/D    |
|  -2.107|   -2.107| -847.781| -848.705|    37.02%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_2_/D    |
|  -2.107|   -2.107| -847.645| -848.568|    37.02%|   0:00:01.0| 1586.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_2_/D    |
|  -2.107|   -2.107| -847.545| -848.468|    37.02%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_2_/D    |
|  -2.107|   -2.107| -847.495| -848.418|    37.02%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_2_/D    |
|  -2.107|   -2.107| -846.530| -847.453|    37.03%|   0:00:01.0| 1586.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[95]                            |
|  -2.107|   -2.107| -845.734| -846.657|    37.03%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[95]                            |
|  -2.107|   -2.107| -845.600| -846.523|    37.03%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[95]                            |
|  -2.107|   -2.107| -845.481| -846.404|    37.03%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[95]                            |
|  -2.107|   -2.107| -845.351| -846.275|    37.03%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[95]                            |
|  -2.107|   -2.107| -845.235| -846.159|    37.03%|   0:00:01.0| 1586.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[95]                            |
|  -2.107|   -2.107| -845.122| -846.047|    37.03%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[95]                            |
|  -2.107|   -2.107| -845.004| -845.930|    37.03%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[95]                            |
|  -2.107|   -2.107| -844.882| -845.809|    37.03%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[11]                            |
|  -2.107|   -2.107| -844.768| -845.695|    37.03%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[11]                            |
|  -2.107|   -2.107| -844.662| -845.588|    37.03%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[89]                            |
|  -2.107|   -2.107| -843.081| -844.119|    37.04%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[89]                            |
|  -2.107|   -2.107| -842.970| -844.010|    37.04%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[89]                            |
|  -2.107|   -2.107| -842.877| -843.916|    37.04%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[89]                            |
|  -2.107|   -2.107| -842.790| -843.830|    37.04%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_1_/D    |
|  -2.107|   -2.107| -842.522| -843.556|    37.04%|   0:00:01.0| 1586.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_1_/D    |
|  -2.107|   -2.107| -841.974| -843.042|    37.04%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_1_/D    |
|  -2.107|   -2.107| -841.876| -842.945|    37.04%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_1_/D    |
|  -2.107|   -2.107| -841.623| -842.695|    37.04%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_1_/D    |
|  -2.107|   -2.107| -841.527| -842.601|    37.04%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_1_/D    |
|  -2.107|   -2.107| -841.437| -842.511|    37.05%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_1_/D    |
|  -2.107|   -2.107| -841.354| -842.428|    37.05%|   0:00:01.0| 1586.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_1_/D    |
|  -2.107|   -2.107| -841.295| -842.370|    37.05%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_1_/D    |
|  -2.107|   -2.107| -840.736| -841.971|    37.05%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_1_/D    |
|  -2.107|   -2.107| -840.607| -841.842|    37.05%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_1_/D    |
|  -2.107|   -2.107| -840.603| -841.838|    37.05%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_1_/D    |
|  -2.107|   -2.107| -840.471| -841.708|    37.05%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_1_/D    |
|  -2.107|   -2.107| -840.443| -841.680|    37.05%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_1_/D    |
|  -2.107|   -2.107| -840.001| -841.293|    37.06%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_1_/D    |
|  -2.107|   -2.107| -839.939| -841.231|    37.06%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_1_/D    |
|  -2.107|   -2.107| -839.748| -841.032|    37.06%|   0:00:01.0| 1586.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_1_/D    |
|  -2.107|   -2.107| -839.411| -840.697|    37.06%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_1_/D    |
|  -2.107|   -2.107| -839.226| -840.510|    37.06%|   0:00:00.0| 1586.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_1_/D    |
|  -2.107|   -2.107| -839.146| -840.429|    37.06%|   0:00:01.0| 1567.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_1_/D    |
|  -2.107|   -2.107| -839.112| -840.396|    37.06%|   0:00:00.0| 1567.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_1_/D    |
|  -2.107|   -2.107| -838.916| -840.200|    37.06%|   0:00:00.0| 1567.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_1_/D    |
|  -2.107|   -2.107| -838.832| -840.107|    37.06%|   0:00:00.0| 1567.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_1_/D    |
|  -2.107|   -2.107| -838.763| -840.038|    37.06%|   0:00:01.0| 1567.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_1_/D    |
|  -2.107|   -2.107| -838.691| -839.966|    37.06%|   0:00:00.0| 1567.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_1_/D    |
|  -2.107|   -2.107| -838.607| -839.882|    37.06%|   0:00:00.0| 1567.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_1_/D    |
|  -2.107|   -2.107| -838.558| -839.833|    37.06%|   0:00:00.0| 1567.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_1_/D    |
|  -2.107|   -2.107| -838.056| -839.460|    37.07%|   0:00:00.0| 1567.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_1_/D    |
|  -2.107|   -2.107| -837.972| -839.307|    37.07%|   0:00:01.0| 1567.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_1_/D    |
|  -2.107|   -2.107| -837.895| -839.230|    37.07%|   0:00:00.0| 1567.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_1_/D    |
|  -2.107|   -2.107| -838.097| -839.433|    37.08%|   0:00:01.0| 1567.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_1_/D    |
|  -2.107|   -2.107| -838.034| -839.306|    37.08%|   0:00:01.0| 1567.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_1_/D    |
|  -2.107|   -2.107| -838.010| -839.281|    37.08%|   0:00:00.0| 1567.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_1_/D    |
|  -2.107|   -2.107| -837.991| -839.262|    37.09%|   0:00:00.0| 1567.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_1_/D    |
|  -2.107|   -2.107| -837.965| -839.234|    37.09%|   0:00:00.0| 1567.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_1_/D    |
|  -2.107|   -2.107| -837.939| -839.207|    37.09%|   0:00:00.0| 1567.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_1_/D    |
|  -2.107|   -2.107| -837.913| -839.180|    37.09%|   0:00:00.0| 1567.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_1_/D    |
|  -2.107|   -2.107| -837.684| -838.980|    37.09%|   0:00:01.0| 1567.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_1_/D    |
|  -2.107|   -2.107| -837.649| -838.924|    37.09%|   0:00:00.0| 1567.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_1_/D    |
|  -2.107|   -2.107| -837.623| -838.884|    37.09%|   0:00:00.0| 1567.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_1_/D    |
|  -2.107|   -2.107| -837.617| -838.879|    37.09%|   0:00:00.0| 1567.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_1_/D    |
|  -2.107|   -2.107| -837.578| -838.839|    37.09%|   0:00:01.0| 1567.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_1_/D    |
|  -2.107|   -2.107| -837.557| -838.817|    37.09%|   0:00:00.0| 1567.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_1_/D    |
|  -2.107|   -2.107| -837.533| -838.793|    37.10%|   0:00:00.0| 1567.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_1_/D    |
|  -2.107|   -2.107| -837.443| -838.703|    37.10%|   0:00:00.0| 1567.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_1_/D    |
|  -2.107|   -2.107| -837.436| -838.696|    37.10%|   0:00:00.0| 1567.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_1_/D    |
|  -2.107|   -2.107| -837.418| -838.677|    37.10%|   0:00:00.0| 1567.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_1_/D    |
|  -2.107|   -2.107| -837.407| -838.666|    37.10%|   0:00:00.0| 1567.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_1_/D    |
|  -2.107|   -2.107| -837.390| -838.648|    37.10%|   0:00:00.0| 1567.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_1_/D    |
|  -2.107|   -2.107| -837.324| -838.585|    37.10%|   0:00:00.0| 1567.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_1_/D    |
|  -2.107|   -2.107| -837.276| -838.470|    37.10%|   0:00:01.0| 1567.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[44]                            |
|  -2.107|   -2.107| -837.274| -838.402|    37.10%|   0:00:00.0| 1567.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[44]                            |
|  -2.107|   -2.107| -837.274| -838.381|    37.10%|   0:00:00.0| 1567.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[44]                            |
|  -2.107|   -2.107| -837.268| -838.330|    37.10%|   0:00:00.0| 1567.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_1_/D    |
|  -2.107|   -2.107| -837.264| -838.326|    37.10%|   0:00:01.0| 1567.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[42]                            |
|  -2.107|   -2.107| -837.260| -838.322|    37.10%|   0:00:00.0| 1567.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[110]                           |
|  -2.107|   -2.107| -837.257| -838.319|    37.10%|   0:00:00.0| 1567.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[110]                           |
|  -2.107|   -2.107| -837.254| -838.316|    37.10%|   0:00:00.0| 1567.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_1_/D    |
|  -2.107|   -2.107| -837.231| -838.274|    37.11%|   0:00:01.0| 1567.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_1_/D    |
|  -2.107|   -2.107| -837.234| -838.277|    37.11%|   0:00:00.0| 1567.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_6_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:07:32 real=0:07:32 mem=1567.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.160|   -2.107|  -1.092| -838.277|    37.11%|   0:00:00.0| 1567.6M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
|  -0.160|   -2.107|  -1.054| -838.239|    37.11%|   0:00:00.0| 1567.6M|   WC_VIEW|  default| psum_mem_instance/CEN                              |
|  -0.160|   -2.107|  -0.719| -837.904|    37.11%|   0:00:00.0| 1586.6M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -0.160|   -2.107|  -0.679| -837.882|    37.11%|   0:00:01.0| 1586.6M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
|  -0.160|   -2.107|  -0.653| -837.834|    37.11%|   0:00:00.0| 1586.6M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_2_/ |
|        |         |        |         |          |            |        |          |         | D                                                  |
|  -0.160|   -2.107|  -0.653| -837.815|    37.12%|   0:00:00.0| 1586.6M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1586.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:07:33 real=0:07:33 mem=1586.6M) ***
** GigaOpt Optimizer WNS Slack -2.107 TNS Slack -837.815 Density 37.12
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -2.107  TNS Slack -837.815 Density 37.12
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    37.12%|        -|  -2.107|-837.815|   0:00:00.0| 1586.6M|
|    36.77%|      201|  -2.103|-839.850|   0:00:03.0| 1586.6M|
|    36.38%|      855|  -2.100|-845.933|   0:00:06.0| 1586.6M|
|    36.38%|        6|  -2.100|-845.933|   0:00:00.0| 1586.6M|
|    36.38%|        0|  -2.100|-845.933|   0:00:00.0| 1586.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.100  TNS Slack -845.933 Density 36.38
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 622 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:09.2) (real = 0:00:09.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=1567.57M, totSessionCpu=0:30:09).
*** Starting refinePlace (0:30:09 mem=1583.6M) ***
Total net bbox length = 4.179e+05 (1.998e+05 2.181e+05) (ext = 3.942e+04)
Move report: Timing Driven Placement moves 4733 insts, mean move: 3.45 um, max move: 27.20 um
	Max move on inst (sfp_instance/FE_RC_3010_0): (320.60, 65.80) --> (346.00, 67.60)
	Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 1611.8MB
Move report: Detail placement moves 9295 insts, mean move: 1.97 um, max move: 28.00 um
	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/U30): (214.40, 218.80) --> (242.40, 218.80)
	Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 1611.8MB
Summary Report:
Instances move: 11306 (out of 20357 movable)
Mean displacement: 2.65 um
Max displacement: 45.60 um (Instance: FE_OCPC2342_out_82_) (319.8, 33.4) -> (351, 19)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 4.204e+05 (1.990e+05 2.214e+05) (ext = 3.936e+04)
Runtime: CPU: 0:00:05.1 REAL: 0:00:05.0 MEM: 1611.8MB
*** Finished refinePlace (0:30:14 mem=1611.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1611.8M)


Density : 0.3638
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:05.8 real=0:00:06.0 mem=1611.8M) ***
** GigaOpt Optimizer WNS Slack -2.147 TNS Slack -866.539 Density 36.38
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.147|   -2.147|-865.885| -866.539|    36.38%|   0:00:00.0| 1611.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_12_/D               |
|  -2.130|   -2.130|-865.652| -866.306|    36.38%|   0:00:04.0| 1591.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_12_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.8 real=0:00:04.0 mem=1591.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.160|   -2.130|  -0.654| -866.306|    36.38%|   0:00:00.0| 1591.2M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
|  -0.160|   -2.130|  -0.654| -866.306|    36.38%|   0:00:00.0| 1591.2M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1591.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.9 real=0:00:04.0 mem=1591.2M) ***
** GigaOpt Optimizer WNS Slack -2.130 TNS Slack -866.306 Density 36.38
*** Starting refinePlace (0:30:19 mem=1591.2M) ***
Total net bbox length = 4.204e+05 (1.990e+05 2.214e+05) (ext = 3.936e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1591.2MB
Summary Report:
Instances move: 0 (out of 20355 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.204e+05 (1.990e+05 2.214e+05) (ext = 3.936e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1591.2MB
*** Finished refinePlace (0:30:19 mem=1591.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1591.2M)


Density : 0.3638
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1591.2M) ***
** GigaOpt Optimizer WNS Slack -2.130 TNS Slack -866.306 Density 36.38
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 621 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:07:53 real=0:07:53 mem=1591.2M) ***

End: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -2.130  TNS Slack -866.306 Density 36.38
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    36.38%|        -|  -2.130|-866.306|   0:00:00.0| 1586.2M|
|    36.38%|        0|  -2.130|-866.306|   0:00:00.0| 1586.2M|
|    36.37%|       16|  -2.130|-866.305|   0:00:01.0| 1586.2M|
|    36.37%|        0|  -2.130|-866.305|   0:00:00.0| 1586.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.130  TNS Slack -866.305 Density 36.37
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 621 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.2) (real = 0:00:01.0) **
*** Starting refinePlace (0:30:21 mem=1586.2M) ***
Total net bbox length = 4.204e+05 (1.990e+05 2.214e+05) (ext = 3.936e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1586.2MB
Summary Report:
Instances move: 0 (out of 20355 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.204e+05 (1.990e+05 2.214e+05) (ext = 3.936e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1586.2MB
*** Finished refinePlace (0:30:21 mem=1586.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1586.2M)


Density : 0.3637
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1586.2M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=1437.38M, totSessionCpu=0:30:22).
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=801 numPGBlocks=1793 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=22392  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 22392 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 621 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.04% V. EstWL: 3.378060e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 21771 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.16% V. EstWL: 4.241736e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.06% V
[NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.11% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 69875
[NR-eagl] Layer2(M2)(V) length: 1.292180e+05um, number of vias: 93287
[NR-eagl] Layer3(M3)(H) length: 1.451314e+05um, number of vias: 9970
[NR-eagl] Layer4(M4)(V) length: 6.787015e+04um, number of vias: 5452
[NR-eagl] Layer5(M5)(H) length: 5.670439e+04um, number of vias: 4210
[NR-eagl] Layer6(M6)(V) length: 2.848475e+04um, number of vias: 3276
[NR-eagl] Layer7(M7)(H) length: 1.769490e+04um, number of vias: 3559
[NR-eagl] Layer8(M8)(V) length: 2.333143e+04um, number of vias: 0
[NR-eagl] Total length: 4.684350e+05um, number of vias: 189629
[NR-eagl] End Peak syMemory usage = 1423.2 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.06 seconds
Extraction called for design 'core' of instances=20358 and nets=25919 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1419.652M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1510.42 CPU=0:00:02.5 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.3  real=0:00:03.0  mem= 1510.4M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    11   |    56   |    10   |     10  |     0   |     0   |     0   |     0   | -2.23 |          0|          0|          0|  36.37  |            |           |
|     1   |     5   |     1   |      1  |     0   |     0   |     0   |     0   | -2.21 |          1|          0|          9|  36.38  |   0:00:00.0|    1586.7M|
|     1   |     5   |     1   |      1  |     0   |     0   |     0   |     0   | -2.21 |          0|          0|          0|  36.38  |   0:00:00.0|    1586.7M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 204 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1586.7M) ***

*** Starting refinePlace (0:30:31 mem=1618.7M) ***
Total net bbox length = 4.204e+05 (1.990e+05 2.214e+05) (ext = 3.936e+04)
Move report: Detail placement moves 79 insts, mean move: 4.45 um, max move: 21.80 um
	Max move on inst (sfp_instance/FE_OCPC2309_n767): (345.20, 31.60) --> (325.20, 29.80)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1618.7MB
Summary Report:
Instances move: 79 (out of 20356 movable)
Mean displacement: 4.45 um
Max displacement: 21.80 um (Instance: sfp_instance/FE_OCPC2309_n767) (345.2, 31.6) -> (325.2, 29.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD0
Total net bbox length = 4.207e+05 (1.993e+05 2.215e+05) (ext = 3.938e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1618.7MB
*** Finished refinePlace (0:30:31 mem=1618.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1618.7M)


Density : 0.3638
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1618.7M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -2.130 -> -2.210 (bump = 0.08)
Begin: GigaOpt postEco optimization
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3516 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.210 TNS Slack -916.343 Density 36.38
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.210|   -2.210|-915.680| -916.343|    36.38%|   0:00:00.0| 1602.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.200|   -2.200|-915.486| -916.149|    36.38%|   0:00:05.0| 1586.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.200|   -2.200|-915.486| -916.149|    36.38%|   0:00:00.0| 1586.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.2 real=0:00:05.0 mem=1586.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.161|   -2.200|  -0.663| -916.149|    36.38%|   0:00:00.0| 1586.9M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
|  -0.161|   -2.200|  -0.663| -916.149|    36.38%|   0:00:00.0| 1586.9M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1586.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.3 real=0:00:05.0 mem=1586.9M) ***
** GigaOpt Optimizer WNS Slack -2.200 TNS Slack -916.149 Density 36.38
*** Starting refinePlace (0:30:40 mem=1586.9M) ***
Total net bbox length = 4.208e+05 (1.993e+05 2.215e+05) (ext = 3.938e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1586.9MB
Summary Report:
Instances move: 0 (out of 20355 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.208e+05 (1.993e+05 2.215e+05) (ext = 3.938e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1586.9MB
*** Finished refinePlace (0:30:40 mem=1586.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1586.9M)


Density : 0.3638
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1586.9M) ***
** GigaOpt Optimizer WNS Slack -2.200 TNS Slack -916.149 Density 36.38
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 203 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:06.3 real=0:00:06.0 mem=1586.9M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -2.130 -> -2.200 (bump = 0.07)
Begin: GigaOpt nonLegal postEco optimization
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3516 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.200 TNS Slack -916.149 Density 36.38
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.200|   -2.200|-915.486| -916.149|    36.38%|   0:00:00.0| 1586.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.179|   -2.179|-914.915| -915.578|    36.38%|   0:00:01.0| 1587.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -2.171|   -2.171|-914.721| -915.383|    36.38%|   0:00:01.0| 1587.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.167|   -2.167|-914.630| -915.294|    36.38%|   0:00:00.0| 1587.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.165|   -2.165|-914.585| -915.248|    36.38%|   0:00:01.0| 1587.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.165|   -2.165|-914.514| -915.177|    36.39%|   0:00:00.0| 1587.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.161|   -2.161|-914.478| -915.141|    36.39%|   0:00:00.0| 1587.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.155|   -2.155|-914.363| -915.026|    36.39%|   0:00:00.0| 1587.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.154|   -2.154|-914.322| -914.985|    36.39%|   0:00:01.0| 1587.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.151|   -2.151|-914.197| -914.860|    36.40%|   0:00:01.0| 1587.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.152|   -2.152|-914.185| -914.848|    36.40%|   0:00:00.0| 1587.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.152|   -2.152|-914.094| -914.756|    36.41%|   0:00:00.0| 1587.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.152|   -2.152|-914.059| -914.722|    36.41%|   0:00:00.0| 1587.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.152|   -2.152|-914.059| -914.722|    36.41%|   0:00:00.0| 1587.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.2 real=0:00:05.0 mem=1587.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.161|   -2.152|  -0.663| -914.722|    36.41%|   0:00:00.0| 1587.9M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
|  -0.161|   -2.152|  -0.663| -914.722|    36.41%|   0:00:00.0| 1587.9M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1587.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.4 real=0:00:05.0 mem=1587.9M) ***
** GigaOpt Optimizer WNS Slack -2.152 TNS Slack -914.722 Density 36.41
*** Starting refinePlace (0:30:49 mem=1587.9M) ***
Total net bbox length = 4.209e+05 (1.994e+05 2.215e+05) (ext = 3.938e+04)
Move report: Detail placement moves 454 insts, mean move: 0.63 um, max move: 4.00 um
	Max move on inst (sfp_instance/FE_RC_3555_0): (326.60, 80.20) --> (327.00, 83.80)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1589.8MB
Summary Report:
Instances move: 454 (out of 20364 movable)
Mean displacement: 0.63 um
Max displacement: 4.00 um (Instance: sfp_instance/FE_RC_3555_0) (326.6, 80.2) -> (327, 83.8)
	Length: 18 sites, height: 1 rows, site name: core, cell type: OAI21D4
Total net bbox length = 4.210e+05 (1.995e+05 2.215e+05) (ext = 3.938e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1589.8MB
*** Finished refinePlace (0:30:50 mem=1589.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1589.8M)


Density : 0.3641
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1589.8M) ***
** GigaOpt Optimizer WNS Slack -2.152 TNS Slack -914.722 Density 36.41
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.152|   -2.152|-914.059| -914.722|    36.41%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.146|   -2.146|-913.966| -914.629|    36.42%|   0:00:02.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.145|   -2.145|-913.720| -914.383|    36.42%|   0:00:02.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.145|   -2.145|-913.627| -914.290|    36.43%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.142|   -2.142|-913.571| -914.234|    36.44%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.142|   -2.142|-913.571| -914.234|    36.44%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.5 real=0:00:05.0 mem=1589.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.161|   -2.142|  -0.663| -914.234|    36.44%|   0:00:00.0| 1589.8M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
|  -0.161|   -2.142|  -0.663| -914.234|    36.44%|   0:00:00.0| 1589.8M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1589.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.6 real=0:00:05.0 mem=1589.8M) ***
** GigaOpt Optimizer WNS Slack -2.142 TNS Slack -914.234 Density 36.44
*** Starting refinePlace (0:30:56 mem=1589.8M) ***
Total net bbox length = 4.213e+05 (1.996e+05 2.217e+05) (ext = 3.938e+04)
Move report: Detail placement moves 564 insts, mean move: 4.50 um, max move: 42.80 um
	Max move on inst (sfp_instance/FE_RC_2717_0): (416.00, 13.60) --> (457.00, 11.80)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1589.8MB
Summary Report:
Instances move: 564 (out of 20376 movable)
Mean displacement: 4.50 um
Max displacement: 42.80 um (Instance: sfp_instance/FE_RC_2717_0) (416, 13.6) -> (457, 11.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 4.237e+05 (2.016e+05 2.222e+05) (ext = 3.940e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1589.8MB
*** Finished refinePlace (0:30:57 mem=1589.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1589.8M)


Density : 0.3644
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1589.8M) ***
** GigaOpt Optimizer WNS Slack -2.215 TNS Slack -916.787 Density 36.44
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.215|   -2.215|-916.124| -916.787|    36.44%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -2.205|   -2.205|-915.990| -916.653|    36.44%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.189|   -2.189|-915.476| -916.138|    36.44%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
|  -2.177|   -2.177|-915.156| -915.819|    36.44%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.171|   -2.171|-915.071| -915.734|    36.44%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
|  -2.166|   -2.166|-914.846| -915.509|    36.43%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.166|   -2.166|-914.846| -915.509|    36.43%|   0:00:02.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.9 real=0:00:04.0 mem=1589.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.161|   -2.166|  -0.663| -915.509|    36.43%|   0:00:00.0| 1589.8M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
|  -0.161|   -2.166|  -0.663| -915.509|    36.43%|   0:00:00.0| 1589.8M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1589.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.0 real=0:00:04.0 mem=1589.8M) ***
*** Starting refinePlace (0:31:01 mem=1589.8M) ***
Total net bbox length = 4.236e+05 (2.014e+05 2.222e+05) (ext = 3.940e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1589.8MB
Summary Report:
Instances move: 0 (out of 20373 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.236e+05 (2.014e+05 2.222e+05) (ext = 3.940e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1589.8MB
*** Finished refinePlace (0:31:02 mem=1589.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1589.8M)


Density : 0.3643
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1589.8M) ***
** GigaOpt Optimizer WNS Slack -2.166 TNS Slack -915.509 Density 36.43
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 200 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:18.5 real=0:00:18.0 mem=1589.8M) ***

End: GigaOpt nonLegal postEco optimization
Design TNS changes after trial route: -866.205 -> -915.409
Begin: GigaOpt TNS recovery
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3516 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.166 TNS Slack -915.509 Density 36.43
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.166|   -2.166|-914.846| -915.509|    36.43%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.166|   -2.166|-914.741| -915.404|    36.43%|   0:00:02.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_4_/D                |
|  -2.166|   -2.166|-914.737| -915.400|    36.43%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
|  -2.166|   -2.166|-914.604| -915.268|    36.43%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_1_/D                |
|  -2.166|   -2.166|-914.479| -915.143|    36.44%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_1_/D                |
|  -2.166|   -2.166|-914.250| -914.913|    36.44%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.166|   -2.166|-914.195| -914.859|    36.44%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -2.166|   -2.166|-914.057| -914.721|    36.44%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_5_/D                |
|  -2.166|   -2.166|-913.982| -914.644|    36.44%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_12_/D               |
|  -2.166|   -2.166|-913.960| -914.623|    36.44%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_1_/D                |
|  -2.166|   -2.166|-913.945| -914.608|    36.44%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_1_/D                |
|  -2.166|   -2.166|-913.672| -914.335|    36.44%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_10_/D               |
|  -2.166|   -2.166|-913.668| -914.331|    36.44%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_10_/D               |
|  -2.166|   -2.166|-913.258| -913.921|    36.44%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
|  -2.166|   -2.166|-913.247| -913.910|    36.44%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_14_/D               |
|  -2.166|   -2.166|-913.239| -913.902|    36.44%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_14_/D               |
|  -2.166|   -2.166|-913.073| -913.736|    36.44%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
|  -2.166|   -2.166|-913.066| -913.729|    36.44%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_5_/D                |
|  -2.166|   -2.166|-913.065| -913.728|    36.44%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_5_/D                |
|  -2.166|   -2.166|-913.061| -913.724|    36.44%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_0_/D                |
|  -2.166|   -2.166|-911.158| -911.821|    36.44%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -2.166|   -2.166|-906.687| -907.350|    36.45%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -2.166|   -2.166|-905.220| -905.883|    36.45%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -2.166|   -2.166|-903.766| -904.429|    36.45%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -2.166|   -2.166|-903.074| -903.737|    36.45%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -2.166|   -2.166|-902.592| -903.255|    36.46%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -2.166|   -2.166|-902.316| -902.979|    36.46%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -2.166|   -2.166|-901.728| -902.391|    36.47%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -2.166|   -2.166|-901.699| -902.362|    36.47%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -2.166|   -2.166|-901.596| -902.260|    36.47%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -2.166|   -2.166|-901.570| -902.233|    36.48%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
|  -2.166|   -2.166|-901.532| -902.195|    36.48%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
|  -2.166|   -2.166|-901.180| -901.843|    36.48%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
|  -2.166|   -2.166|-901.121| -901.784|    36.48%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_/D   |
|  -2.166|   -2.166|-897.705| -898.368|    36.48%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_14_/D   |
|  -2.166|   -2.166|-896.930| -897.593|    36.48%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_13_/D   |
|  -2.166|   -2.166|-896.916| -897.579|    36.49%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_13_/D   |
|  -2.166|   -2.166|-896.694| -897.357|    36.49%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_18_/D   |
|  -2.166|   -2.166|-896.563| -897.227|    36.49%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_18_/D   |
|  -2.166|   -2.166|-894.075| -894.738|    36.49%|   0:00:02.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
|  -2.166|   -2.166|-893.968| -894.631|    36.50%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
|  -2.166|   -2.166|-893.062| -893.725|    36.50%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_/D   |
|  -2.166|   -2.166|-892.813| -893.476|    36.51%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_/D   |
|  -2.166|   -2.166|-892.810| -893.473|    36.51%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_/D   |
|  -2.166|   -2.166|-892.613| -893.276|    36.51%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -2.166|   -2.166|-892.566| -893.229|    36.51%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -2.166|   -2.166|-892.484| -893.147|    36.52%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -2.166|   -2.166|-892.418| -893.081|    36.52%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -2.166|   -2.166|-891.682| -892.345|    36.52%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_11_/D   |
|  -2.166|   -2.166|-891.617| -892.280|    36.52%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_11_/D   |
|  -2.166|   -2.166|-891.609| -892.271|    36.52%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_11_/D   |
|  -2.166|   -2.166|-891.605| -892.268|    36.52%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_11_/D   |
|  -2.166|   -2.166|-891.350| -892.013|    36.52%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_12_/D   |
|  -2.166|   -2.166|-891.317| -891.980|    36.53%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_12_/D   |
|  -2.166|   -2.166|-890.144| -890.807|    36.53%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_13_/D   |
|  -2.166|   -2.166|-890.033| -890.696|    36.53%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_10_/D   |
|  -2.166|   -2.166|-889.995| -890.658|    36.53%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_10_/D   |
|  -2.166|   -2.166|-889.968| -890.631|    36.53%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_10_/D   |
|  -2.166|   -2.166|-889.938| -890.601|    36.53%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_10_/D   |
|  -2.166|   -2.166|-889.929| -890.592|    36.53%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_9_/D    |
|  -2.166|   -2.166|-889.873| -890.536|    36.53%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_9_/D    |
|  -2.166|   -2.166|-889.816| -890.479|    36.53%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_9_/D    |
|  -2.166|   -2.166|-889.654| -890.317|    36.54%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_7_/D    |
|  -2.166|   -2.166|-889.628| -890.291|    36.54%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_7_/D    |
|  -2.166|   -2.166|-889.091| -889.755|    36.54%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_8_/D    |
|  -2.166|   -2.166|-886.526| -887.189|    36.54%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
|  -2.166|   -2.166|-886.501| -887.164|    36.54%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
|  -2.166|   -2.166|-886.478| -887.141|    36.54%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
|  -2.166|   -2.166|-884.793| -885.456|    36.54%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_7_/D    |
|  -2.166|   -2.166|-884.751| -885.414|    36.54%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_7_/D    |
|  -2.166|   -2.166|-883.321| -883.984|    36.55%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_6_/D    |
|  -2.166|   -2.166|-883.296| -883.959|    36.55%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_6_/D    |
|  -2.166|   -2.166|-883.157| -883.820|    36.55%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_7_/D    |
|  -2.166|   -2.166|-882.932| -883.595|    36.55%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_7_/D    |
|  -2.166|   -2.166|-882.068| -882.731|    36.55%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_6_/D    |
|  -2.166|   -2.166|-881.901| -882.564|    36.55%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_7_/D    |
|  -2.166|   -2.166|-881.803| -882.466|    36.55%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
|  -2.166|   -2.166|-881.732| -882.394|    36.55%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
|  -2.166|   -2.166|-881.663| -882.326|    36.56%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
|  -2.166|   -2.166|-881.605| -882.268|    36.56%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_4_/D    |
|  -2.166|   -2.166|-881.551| -882.214|    36.56%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_4_/D    |
|  -2.166|   -2.166|-881.349| -882.012|    36.56%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_6_/D    |
|  -2.166|   -2.166|-881.260| -881.923|    36.56%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_4_/D    |
|  -2.166|   -2.166|-881.135| -881.799|    36.56%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_4_/D    |
|  -2.166|   -2.166|-881.107| -881.771|    36.56%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_4_/D    |
|  -2.166|   -2.166|-881.006| -881.669|    36.56%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_4_/D    |
|  -2.166|   -2.166|-880.992| -881.655|    36.56%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_4_/D    |
|  -2.166|   -2.166|-880.951| -881.614|    36.57%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_/D    |
|  -2.166|   -2.166|-880.652| -881.315|    36.57%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_4_/D    |
|  -2.166|   -2.166|-880.560| -881.223|    36.57%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_4_/D    |
|  -2.166|   -2.166|-880.385| -881.048|    36.57%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_4_/D    |
|  -2.166|   -2.166|-880.333| -880.996|    36.57%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_4_/D    |
|  -2.166|   -2.166|-880.273| -880.936|    36.57%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_4_/D    |
|  -2.166|   -2.166|-880.260| -880.923|    36.57%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
|  -2.166|   -2.166|-880.240| -880.903|    36.58%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
|  -2.166|   -2.166|-879.971| -880.634|    36.58%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
|  -2.166|   -2.166|-879.884| -880.547|    36.58%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
|  -2.166|   -2.166|-879.840| -880.503|    36.58%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
|  -2.166|   -2.166|-879.639| -880.302|    36.58%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
|  -2.166|   -2.166|-879.569| -880.232|    36.58%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
|  -2.166|   -2.166|-879.547| -880.210|    36.58%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_3_/D    |
|  -2.166|   -2.166|-879.491| -880.154|    36.58%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_3_/D    |
|  -2.166|   -2.166|-879.461| -880.124|    36.58%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_3_/D    |
|  -2.166|   -2.166|-879.406| -880.069|    36.58%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_3_/D    |
|  -2.166|   -2.166|-879.385| -880.048|    36.58%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
|  -2.166|   -2.166|-879.300| -879.963|    36.58%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_3_/D    |
|  -2.166|   -2.166|-879.269| -879.932|    36.58%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_3_/D    |
|  -2.166|   -2.166|-878.751| -879.414|    36.59%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -2.166|   -2.166|-878.748| -879.411|    36.59%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -2.166|   -2.166|-878.677| -879.339|    36.59%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_2_/D    |
|  -2.166|   -2.166|-878.625| -879.288|    36.59%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_2_/D    |
|  -2.166|   -2.166|-878.520| -879.183|    36.59%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
|  -2.166|   -2.166|-878.426| -879.089|    36.59%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
|  -2.166|   -2.166|-878.367| -879.030|    36.59%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
|  -2.166|   -2.166|-878.295| -878.958|    36.59%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_1_/D    |
|  -2.166|   -2.166|-878.240| -878.903|    36.59%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_1_/D    |
|  -2.166|   -2.166|-878.204| -878.867|    36.59%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_2_/D    |
|  -2.166|   -2.166|-878.149| -878.812|    36.59%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_1_/D    |
|  -2.166|   -2.166|-878.115| -878.778|    36.59%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_1_/D    |
|  -2.166|   -2.166|-878.107| -878.770|    36.60%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_1_/D    |
|  -2.166|   -2.166|-878.098| -878.761|    36.60%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_1_/D    |
|  -2.166|   -2.166|-878.092| -878.755|    36.60%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_1_/D    |
|  -2.166|   -2.166|-878.087| -878.750|    36.60%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_1_/D    |
|  -2.166|   -2.166|-878.038| -878.701|    36.60%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_1_/D    |
|  -2.166|   -2.166|-878.032| -878.695|    36.60%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_1_/D    |
|  -2.166|   -2.166|-878.004| -878.667|    36.60%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_1_/D    |
|  -2.166|   -2.166|-877.992| -878.656|    36.60%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_1_/D    |
|  -2.166|   -2.166|-877.924| -878.588|    36.59%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_1_/D    |
|  -2.166|   -2.166|-877.883| -878.546|    36.60%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_1_/D    |
|  -2.166|   -2.166|-877.869| -878.532|    36.60%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_1_/D    |
|  -2.166|   -2.166|-877.866| -878.529|    36.60%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_1_/D    |
|  -2.166|   -2.166|-877.866| -878.529|    36.60%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:36.9 real=0:00:37.0 mem=1589.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.161|   -2.166|  -0.663| -878.529|    36.60%|   0:00:00.0| 1589.8M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
|  -0.161|   -2.166|  -0.663| -878.529|    36.60%|   0:00:00.0| 1589.8M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1589.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:37.1 real=0:00:37.0 mem=1589.8M) ***
** GigaOpt Optimizer WNS Slack -2.166 TNS Slack -878.529 Density 36.60
*** Starting refinePlace (0:31:43 mem=1589.8M) ***
Total net bbox length = 4.242e+05 (2.018e+05 2.224e+05) (ext = 3.940e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1589.8MB
Summary Report:
Instances move: 0 (out of 20420 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.242e+05 (2.018e+05 2.224e+05) (ext = 3.940e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1589.8MB
*** Finished refinePlace (0:31:43 mem=1589.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1589.8M)


Density : 0.3660
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1589.8M) ***
** GigaOpt Optimizer WNS Slack -2.166 TNS Slack -878.529 Density 36.60
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 212 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:38.0 real=0:00:38.0 mem=1589.8M) ***

End: GigaOpt TNS recovery
GigaOpt: WNS changes after routing: -2.130 -> -2.166 (bump = 0.036)
Begin: GigaOpt postEco optimization
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3516 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.166 TNS Slack -878.529 Density 36.60
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.166|   -2.166|-877.866| -878.529|    36.60%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.164|   -2.164|-877.836| -878.499|    36.60%|   0:00:04.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.6 real=0:00:04.0 mem=1589.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.161|   -2.164|  -0.663| -878.499|    36.60%|   0:00:00.0| 1589.8M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
|  -0.161|   -2.164|  -0.663| -878.499|    36.60%|   0:00:00.0| 1589.8M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1589.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.7 real=0:00:04.0 mem=1589.8M) ***
** GigaOpt Optimizer WNS Slack -2.164 TNS Slack -878.499 Density 36.60
*** Starting refinePlace (0:31:50 mem=1589.8M) ***
Total net bbox length = 4.242e+05 (2.018e+05 2.224e+05) (ext = 3.940e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1589.8MB
Summary Report:
Instances move: 0 (out of 20419 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.242e+05 (2.018e+05 2.224e+05) (ext = 3.940e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1589.8MB
*** Finished refinePlace (0:31:50 mem=1589.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1589.8M)


Density : 0.3660
Max route overflow : 0.0011


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1589.8M) ***
** GigaOpt Optimizer WNS Slack -2.164 TNS Slack -878.499 Density 36.60
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 212 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:04.7 real=0:00:05.0 mem=1589.8M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 1.242%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1555.5M)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3516 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.164 TNS Slack -878.499 Density 36.60
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.164|   -2.164|-877.836| -878.499|    36.60%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
|  -2.164|   -2.164|-877.836| -878.499|    36.60%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
|  -2.164|   -2.164|-877.836| -878.499|    36.60%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -2.164|   -2.164|-877.836| -878.499|    36.60%|   0:00:01.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_9_/D    |
|  -2.164|   -2.164|-877.836| -878.499|    36.60%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_7_/D    |
|  -2.164|   -2.164|-877.836| -878.499|    36.60%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
|  -2.164|   -2.164|-877.836| -878.499|    36.60%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_1_/D    |
|  -2.164|   -2.164|-877.836| -878.499|    36.60%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_1_/D    |
|  -2.164|   -2.164|-877.836| -878.499|    36.60%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.5 real=0:00:02.0 mem=1589.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.161|   -2.164|  -0.663| -878.499|    36.60%|   0:00:00.0| 1589.8M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
|  -0.161|   -2.164|  -0.663| -878.499|    36.60%|   0:00:00.0| 1589.8M|   WC_VIEW|  default| psum_mem_instance/A[1]                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1589.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.6 real=0:00:02.0 mem=1589.8M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 212 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.8 real=0:00:02.0 mem=1589.8M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:28:29, real = 0:28:27, mem = 1441.0M, totSessionCpu=0:31:57 **
** Profile ** Start :  cpu=0:00:00.0, mem=1441.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1441.0M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1449.0M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1449.0M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.164  | -2.164  | -0.161  |
|           TNS (ns):|-878.501 |-877.838 | -0.663  |
|    Violating Paths:|  1101   |  1096   |    5    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.002   |      1 (1)       |
|   max_tran     |      1 (5)       |   -0.062   |      1 (5)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.595%
Routing Overflow: 0.01% H and 0.11% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1449.0M
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1158.48MB/1158.48MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1158.48MB/1158.48MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1158.48MB/1158.48MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-14 14:03:18 (2025-Mar-14 21:03:18 GMT)
2025-Mar-14 14:03:19 (2025-Mar-14 21:03:19 GMT): 10%
2025-Mar-14 14:03:19 (2025-Mar-14 21:03:19 GMT): 20%
2025-Mar-14 14:03:19 (2025-Mar-14 21:03:19 GMT): 30%
2025-Mar-14 14:03:19 (2025-Mar-14 21:03:19 GMT): 40%
2025-Mar-14 14:03:19 (2025-Mar-14 21:03:19 GMT): 50%
2025-Mar-14 14:03:19 (2025-Mar-14 21:03:19 GMT): 60%
2025-Mar-14 14:03:19 (2025-Mar-14 21:03:19 GMT): 70%
2025-Mar-14 14:03:19 (2025-Mar-14 21:03:19 GMT): 80%
2025-Mar-14 14:03:19 (2025-Mar-14 21:03:19 GMT): 90%

Finished Levelizing
2025-Mar-14 14:03:19 (2025-Mar-14 21:03:19 GMT)

Starting Activity Propagation
2025-Mar-14 14:03:19 (2025-Mar-14 21:03:19 GMT)
2025-Mar-14 14:03:19 (2025-Mar-14 21:03:19 GMT): 10%
2025-Mar-14 14:03:19 (2025-Mar-14 21:03:19 GMT): 20%
2025-Mar-14 14:03:19 (2025-Mar-14 21:03:19 GMT): 30%

Finished Activity Propagation
2025-Mar-14 14:03:19 (2025-Mar-14 21:03:19 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1159.10MB/1159.10MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-14 14:03:19 (2025-Mar-14 21:03:19 GMT)
 ... Calculating switching power
2025-Mar-14 14:03:19 (2025-Mar-14 21:03:19 GMT): 10%
2025-Mar-14 14:03:20 (2025-Mar-14 21:03:20 GMT): 20%
2025-Mar-14 14:03:20 (2025-Mar-14 21:03:20 GMT): 30%
2025-Mar-14 14:03:20 (2025-Mar-14 21:03:20 GMT): 40%
2025-Mar-14 14:03:20 (2025-Mar-14 21:03:20 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-14 14:03:20 (2025-Mar-14 21:03:20 GMT): 60%
2025-Mar-14 14:03:21 (2025-Mar-14 21:03:21 GMT): 70%
2025-Mar-14 14:03:21 (2025-Mar-14 21:03:21 GMT): 80%
2025-Mar-14 14:03:22 (2025-Mar-14 21:03:22 GMT): 90%

Finished Calculating power
2025-Mar-14 14:03:22 (2025-Mar-14 21:03:22 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1159.20MB/1159.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1159.20MB/1159.20MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total)=1159.20MB/1159.20MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-14 14:03:22 (2025-Mar-14 21:03:22 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       52.87293554 	   60.9463%
Total Switching Power:      32.95711271 	   37.9894%
Total Leakage Power:         0.92328306 	    1.0643%
Total Power:                86.75333157
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         20.34       1.719      0.1481       22.21        25.6
Macro                                  0      0.6228           0      0.6228      0.7179
IO                                     0           0           0           0           0
Combinational                      32.53       30.62      0.7752       63.92       73.68
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              52.87       32.96      0.9233       86.75         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      52.87       32.96      0.9233       86.75         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16): 	    0.3326
* 		Highest Leakage Power: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U830 (FA1D4): 	 0.0002641
* 		Total Cap: 	1.58308e-10 F
* 		Total instances in design: 20422
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1159.20MB/1159.20MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -2.164  TNS Slack -878.499 Density 36.60
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    36.60%|        -|  -2.164|-878.499|   0:00:00.0| 1600.8M|
|    36.60%|        0|  -2.164|-878.499|   0:00:04.0| 1600.8M|
|    36.60%|       54|  -2.164|-877.816|   0:00:11.0| 1600.8M|
|    36.58%|       38|  -2.164|-877.803|   0:00:05.0| 1596.9M|
|    36.55%|     1186|  -2.163|-876.440|   0:00:07.0| 1598.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.163  TNS Slack -876.440 Density 36.55
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 212 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:27.7) (real = 0:00:27.0) **
Executing incremental physical updates
*** Starting refinePlace (0:32:30 mem=1564.5M) ***
Total net bbox length = 4.227e+05 (2.008e+05 2.219e+05) (ext = 3.940e+04)
Move report: Timing Driven Placement moves 3801 insts, mean move: 4.24 um, max move: 29.60 um
	Max move on inst (sfp_instance/FE_RC_6095_0): (319.20, 65.80) --> (343.40, 71.20)
	Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 1564.5MB
Move report: Detail placement moves 2455 insts, mean move: 2.50 um, max move: 25.00 um
	Max move on inst (mac_array_instance/FE_OFC379_q_temp_117_): (45.00, 244.00) --> (30.80, 233.20)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1564.5MB
Summary Report:
Instances move: 4121 (out of 20369 movable)
Mean displacement: 4.14 um
Max displacement: 45.80 um (Instance: sfp_instance/FE_RC_6070_0) (335, 24.4) -> (371.8, 15.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 4.226e+05 (2.018e+05 2.207e+05) (ext = 3.924e+04)
Runtime: CPU: 0:00:03.5 REAL: 0:00:04.0 MEM: 1564.5MB
*** Finished refinePlace (0:32:33 mem=1564.5M) ***
Checking setup slack degradation ...
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.163|   -2.163|-876.440| -876.440|    36.55%|   0:00:00.0| 1598.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1598.9M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=1598.9M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 212 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1222.02MB/1222.02MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1222.02MB/1222.02MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1222.02MB/1222.02MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-14 14:03:58 (2025-Mar-14 21:03:58 GMT)
2025-Mar-14 14:03:58 (2025-Mar-14 21:03:58 GMT): 10%
2025-Mar-14 14:03:58 (2025-Mar-14 21:03:58 GMT): 20%
2025-Mar-14 14:03:58 (2025-Mar-14 21:03:58 GMT): 30%
2025-Mar-14 14:03:58 (2025-Mar-14 21:03:58 GMT): 40%
2025-Mar-14 14:03:58 (2025-Mar-14 21:03:58 GMT): 50%
2025-Mar-14 14:03:58 (2025-Mar-14 21:03:58 GMT): 60%
2025-Mar-14 14:03:58 (2025-Mar-14 21:03:58 GMT): 70%
2025-Mar-14 14:03:58 (2025-Mar-14 21:03:58 GMT): 80%
2025-Mar-14 14:03:58 (2025-Mar-14 21:03:58 GMT): 90%

Finished Levelizing
2025-Mar-14 14:03:58 (2025-Mar-14 21:03:58 GMT)

Starting Activity Propagation
2025-Mar-14 14:03:58 (2025-Mar-14 21:03:58 GMT)
2025-Mar-14 14:03:59 (2025-Mar-14 21:03:59 GMT): 10%
2025-Mar-14 14:03:59 (2025-Mar-14 21:03:59 GMT): 20%
2025-Mar-14 14:03:59 (2025-Mar-14 21:03:59 GMT): 30%

Finished Activity Propagation
2025-Mar-14 14:03:59 (2025-Mar-14 21:03:59 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1222.52MB/1222.52MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-14 14:03:59 (2025-Mar-14 21:03:59 GMT)
 ... Calculating switching power
2025-Mar-14 14:03:59 (2025-Mar-14 21:03:59 GMT): 10%
2025-Mar-14 14:03:59 (2025-Mar-14 21:03:59 GMT): 20%
2025-Mar-14 14:03:59 (2025-Mar-14 21:03:59 GMT): 30%
2025-Mar-14 14:03:59 (2025-Mar-14 21:03:59 GMT): 40%
2025-Mar-14 14:03:59 (2025-Mar-14 21:03:59 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-14 14:04:00 (2025-Mar-14 21:04:00 GMT): 60%
2025-Mar-14 14:04:00 (2025-Mar-14 21:04:00 GMT): 70%
2025-Mar-14 14:04:01 (2025-Mar-14 21:04:01 GMT): 80%
2025-Mar-14 14:04:01 (2025-Mar-14 21:04:01 GMT): 90%

Finished Calculating power
2025-Mar-14 14:04:01 (2025-Mar-14 21:04:01 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1222.52MB/1222.52MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1222.52MB/1222.52MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total)=1222.52MB/1222.52MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-14 14:04:01 (2025-Mar-14 21:04:01 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       52.74597220 	   60.9779%
Total Switching Power:      32.83653302 	   37.9613%
Total Leakage Power:         0.91761426 	    1.0608%
Total Power:                86.50011977
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         20.34       1.711      0.1481        22.2       25.67
Macro                                  0      0.6212           0      0.6212      0.7182
IO                                     0           0           0           0           0
Combinational                       32.4        30.5      0.7695       63.68       73.61
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              52.75       32.84      0.9176        86.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      52.75       32.84      0.9176        86.5         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16): 	    0.3311
* 		Highest Leakage Power: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U830 (FA1D4): 	 0.0002641
* 		Total Cap: 	1.57557e-10 F
* 		Total instances in design: 20372
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1222.52MB/1222.52MB)

*** Finished Leakage Power Optimization (cpu=0:00:39, real=0:00:40, mem=1446.29M, totSessionCpu=0:32:41).
Extraction called for design 'core' of instances=20372 and nets=25933 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1427.809M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1506.63 CPU=0:00:02.5 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.4  real=0:00:04.0  mem= 1506.6M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1173.57MB/1173.57MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1173.71MB/1173.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1173.71MB/1173.71MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-14 14:04:06 (2025-Mar-14 21:04:06 GMT)
2025-Mar-14 14:04:06 (2025-Mar-14 21:04:06 GMT): 10%
2025-Mar-14 14:04:07 (2025-Mar-14 21:04:07 GMT): 20%
2025-Mar-14 14:04:07 (2025-Mar-14 21:04:07 GMT): 30%

Finished Activity Propagation
2025-Mar-14 14:04:07 (2025-Mar-14 21:04:07 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1174.25MB/1174.25MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-14 14:04:07 (2025-Mar-14 21:04:07 GMT)
 ... Calculating switching power
2025-Mar-14 14:04:07 (2025-Mar-14 21:04:07 GMT): 10%
2025-Mar-14 14:04:07 (2025-Mar-14 21:04:07 GMT): 20%
2025-Mar-14 14:04:07 (2025-Mar-14 21:04:07 GMT): 30%
2025-Mar-14 14:04:07 (2025-Mar-14 21:04:07 GMT): 40%
2025-Mar-14 14:04:07 (2025-Mar-14 21:04:07 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-14 14:04:08 (2025-Mar-14 21:04:08 GMT): 60%
2025-Mar-14 14:04:08 (2025-Mar-14 21:04:08 GMT): 70%
2025-Mar-14 14:04:09 (2025-Mar-14 21:04:09 GMT): 80%
2025-Mar-14 14:04:09 (2025-Mar-14 21:04:09 GMT): 90%

Finished Calculating power
2025-Mar-14 14:04:09 (2025-Mar-14 21:04:09 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1174.25MB/1174.25MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1174.25MB/1174.25MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total)=1174.25MB/1174.25MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-14 14:04:09 (2025-Mar-14 21:04:09 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*	        WC_VIEW: ./subckt/sram_w16_WC.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       52.74594224 	   60.9779%
Total Switching Power:      32.83653302 	   37.9613%
Total Leakage Power:         0.91761426 	    1.0608%
Total Power:                86.50008979
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         20.34       1.711      0.1481        22.2       25.67
Macro                                  0      0.6212           0      0.6212      0.7182
IO                                     0           0           0           0           0
Combinational                       32.4        30.5      0.7695       63.68       73.61
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              52.75       32.84      0.9176        86.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      52.75       32.84      0.9176        86.5         100
Total leakage power = 0.917614 mW
Cell usage statistics:  
Library tcbn65gpluswc , 20369 cells ( 100.000000%) , 0.917614 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1174.45MB/1174.45MB)


Output file is ./timingReports/core_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:29:22, real = 0:29:19, mem = 1446.3M, totSessionCpu=0:32:49 **
** Profile ** Start :  cpu=0:00:00.0, mem=1446.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1446.3M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1456.3M
** Profile ** Total reports :  cpu=0:00:00.7, mem=1448.3M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1448.3M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.169  | -2.169  | -0.161  |
|           TNS (ns):|-876.400 |-875.737 | -0.663  |
|    Violating Paths:|  1101   |  1096   |    5    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.002   |      1 (1)       |
|   max_tran     |      1 (5)       |   -0.062   |      1 (5)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.547%
Routing Overflow: 0.01% H and 0.11% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1448.3M
**optDesign ... cpu = 0:29:23, real = 0:29:20, mem = 1446.3M, totSessionCpu=0:32:50 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
 *** Writing scheduling file: 'scheduling_file.cts.22263' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:32:13, real = 0:32:10, mem = 1377.8M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-7098         56  WARNING: %s is an undriven net with %d f...
WARNING   IMPOPT-7136          1  %s '%s' is not supported by Innovus. Set...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 69 warning(s), 0 error(s)

<CMD> addFiller -cell DCAP -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 130546 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 130546 filler insts added - prefix FILLER (CPU: 0:00:01.2).
For 130546 new insts, 130546 new pwr-pin connections were made to global net 'VDD'.
130546 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
For 150918 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign placement.enc
Writing Netlist "placement.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.22263 in placement.enc.dat/scheduling_file.cts
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 276 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.4 real=0:00:01.0 mem=1403.9M) ***
Saving DEF file ...
Saving rc congestion map placement.enc.dat.tmp/core.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> fit
<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/core.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/core.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 2163 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1406.6M, init mem=1406.6M)
*info: Placed = 150918         (Fixed = 3)
*info: Unplaced = 0           
Placement Density:96.88%(226390/233671)
Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.3; mem=1406.6M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 268837.027um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       2163
    Delay constrained sinks:     2163
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=801 numPGBlocks=1793 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=22406  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 22406 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 212 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.044980e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 22194 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.16% V. EstWL: 4.394340e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.05% V
[NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.10% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 69907
[NR-eagl] Layer2(M2)(V) length: 1.330934e+05um, number of vias: 94467
[NR-eagl] Layer3(M3)(H) length: 1.524013e+05um, number of vias: 8715
[NR-eagl] Layer4(M4)(V) length: 7.029321e+04um, number of vias: 3874
[NR-eagl] Layer5(M5)(H) length: 5.643029e+04um, number of vias: 2606
[NR-eagl] Layer6(M6)(V) length: 3.029162e+04um, number of vias: 1634
[NR-eagl] Layer7(M7)(H) length: 1.317490e+04um, number of vias: 1839
[NR-eagl] Layer8(M8)(V) length: 1.465240e+04um, number of vias: 0
[NR-eagl] Total length: 4.703372e+05um, number of vias: 183042
[NR-eagl] End Peak syMemory usage = 1410.3 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.23 seconds
setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 268837.027um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       2163
    Delay constrained sinks:     2163
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
        Channel graph considering 3 blockages
        Fully blocked area 0 square microns
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:35:40 mem=1477.2M) ***
Total net bbox length = 4.271e+05 (2.042e+05 2.229e+05) (ext = 3.925e+04)
Density distribution unevenness ratio = 1.279%
Move report: Detail placement moves 4669 insts, mean move: 1.17 um, max move: 31.60 um
	Max move on inst (mac_array_instance/FE_OFC415_q_temp_112_): (45.20, 227.80) --> (15.40, 226.00)
	Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 1526.4MB
Summary Report:
Instances move: 1674 (out of 20411 movable)
Mean displacement: 1.46 um
Max displacement: 31.60 um (Instance: mac_array_instance/FE_OFC415_q_temp_112_) (45.2, 227.8) -> (15.4, 226)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Total net bbox length = 4.286e+05 (2.051e+05 2.235e+05) (ext = 3.925e+04)
Runtime: CPU: 0:00:03.6 REAL: 0:00:04.0 MEM: 1526.4MB
*** Finished refinePlace (0:35:43 mem=1526.4M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [3.6,3.636)             6
      [3.636,3.672)           0
      [3.672,3.708)           0
      [3.708,3.744)           0
      [3.744,3.78)            0
      [3.78,3.816)            0
      [3.816,3.852)           0
      [3.852,3.888)           0
      [3.888,3.924)           0
      [3.924,3.96)            0
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      -------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      -------------------------------------------------------------------------------------------------------------------------------------------------------------
           3.6         (222.107,242.917)    (222.107,246.517)    ccl clock buffer, uid:Ac7d0 (a lib_cell CKBD16) at (219.600,245.800), in power domain auto-default
           3.6         (381.908,311.317)    (381.908,307.717)    ccl clock buffer, uid:Ac7d1 (a lib_cell CKBD16) at (379.400,307.000), in power domain auto-default
           3.6         (43.907,242.917)     (43.907,246.517)     ccl clock buffer, uid:Ac7b7 (a lib_cell CKBD16) at (41.400,245.800), in power domain auto-default
           3.6         (222.107,242.917)    (222.107,239.317)    ccl clock buffer, uid:Ac7fe (a lib_cell CKBD16) at (219.600,238.600), in power domain auto-default
           3.6         (408.108,242.917)    (408.108,239.317)    ccl clock buffer, uid:Ac7fc (a lib_cell CKBD16) at (405.600,238.600), in power domain auto-default
           3.6         (43.907,242.917)     (43.907,239.317)     ccl clock buffer, uid:Ac800 (a lib_cell CKBD16) at (41.400,238.600), in power domain auto-default
           0           (257.908,127.718)    (257.908,127.718)    ccl clock buffer, uid:Ac7b9 (a lib_cell CKBD16) at (255.400,127.000), in power domain auto-default
           0           (306.507,170.917)    (306.507,170.917)    ccl clock buffer, uid:Ac7d6 (a lib_cell CKBD16) at (304.000,170.200), in power domain auto-default
           0           (222.107,239.317)    (222.107,239.317)    ccl clock buffer, uid:Ac7fe (a lib_cell CKBD16) at (219.600,238.600), in power domain auto-default
           0           (43.907,239.317)     (43.907,239.317)     ccl clock buffer, uid:Ac800 (a lib_cell CKBD16) at (41.400,238.600), in power domain auto-default
      -------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
      gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.093pF, total=2.324pF
      wire capacitance : top=0.000pF, trunk=0.292pF, leaf=1.885pF, total=2.177pF
      wire lengths   : top=0.000um, trunk=1775.595um, leaf=10307.430um, total=12083.025um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.095),trunk(0.096),top(nil), margined worst slew is leaf(0.095),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.184, max=0.274, avg=0.244, sd=0.019], skew [0.090 vs 0.057*, 85.4% {0.218, 0.247, 0.274}] (wid=0.039 ws=0.035) (gid=0.245 gs=0.066)
    Clock network insertion delays are now [0.184ns, 0.274ns] average 0.244ns std.dev 0.019ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=150960 and nets=29285 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1491.199M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=42, i=0, cg=0, l=0, total=42
  Rebuilding timing graph   cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.093pF, total=2.324pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.294pF, leaf=1.911pF, total=2.205pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=1775.595um, leaf=10307.430um, total=12083.025um
  Rebuilding timing graph   sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.095),trunk(0.096),top(nil), margined worst slew is leaf(0.095),trunk(0.096),top(nil)
    skew_group clk/CON: insertion delay [min=0.184, max=0.274, avg=0.245, sd=0.019], skew [0.090 vs 0.057*, 85.4% {0.219, 0.247, 0.274}] (wid=0.039 ws=0.035) (gid=0.246 gs=0.066)
  Clock network insertion delays are now [0.184ns, 0.274ns] average 0.245ns std.dev 0.019ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
      gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.093pF, total=2.324pF
      wire capacitance : top=0.000pF, trunk=0.294pF, leaf=1.911pF, total=2.205pF
      wire lengths   : top=0.000um, trunk=1775.595um, leaf=10307.430um, total=12083.025um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.095),trunk(0.096),top(nil), margined worst slew is leaf(0.095),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.184, max=0.274, avg=0.245, sd=0.019], skew [0.090 vs 0.057*, 85.4% {0.219, 0.247, 0.274}] (wid=0.039 ws=0.035) (gid=0.246 gs=0.066)
    Clock network insertion delays are now [0.184ns, 0.274ns] average 0.245ns std.dev 0.019ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
      gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.093pF, total=2.324pF
      wire capacitance : top=0.000pF, trunk=0.294pF, leaf=1.911pF, total=2.205pF
      wire lengths   : top=0.000um, trunk=1775.595um, leaf=10307.430um, total=12083.025um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.095),trunk(0.096),top(nil), margined worst slew is leaf(0.095),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.184, max=0.274, avg=0.245, sd=0.019], skew [0.090 vs 0.057*, 85.4% {0.219, 0.247, 0.274}] (wid=0.039 ws=0.035) (gid=0.246 gs=0.066)
    Clock network insertion delays are now [0.184ns, 0.274ns] average 0.245ns std.dev 0.019ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
      gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.093pF, total=2.324pF
      wire capacitance : top=0.000pF, trunk=0.294pF, leaf=1.911pF, total=2.205pF
      wire lengths   : top=0.000um, trunk=1775.595um, leaf=10307.430um, total=12083.025um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.095),trunk(0.096),top(nil), margined worst slew is leaf(0.095),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.184, max=0.274, avg=0.245, sd=0.019], skew [0.090 vs 0.057*, 85.4% {0.219, 0.247, 0.274}] (wid=0.039 ws=0.035) (gid=0.246 gs=0.066)
    Clock network insertion delays are now [0.184ns, 0.274ns] average 0.245ns std.dev 0.019ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
      gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.093pF, total=2.324pF
      wire capacitance : top=0.000pF, trunk=0.294pF, leaf=1.911pF, total=2.205pF
      wire lengths   : top=0.000um, trunk=1775.595um, leaf=10307.430um, total=12083.025um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.095),trunk(0.096),top(nil), margined worst slew is leaf(0.095),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.184, max=0.274, avg=0.245, sd=0.019], skew [0.090 vs 0.057*, 85.4% {0.219, 0.247, 0.274}] (wid=0.039 ws=0.035) (gid=0.246 gs=0.066)
    Clock network insertion delays are now [0.184ns, 0.274ns] average 0.245ns std.dev 0.019ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
      gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.093pF, total=2.324pF
      wire capacitance : top=0.000pF, trunk=0.294pF, leaf=1.911pF, total=2.205pF
      wire lengths   : top=0.000um, trunk=1775.595um, leaf=10307.430um, total=12083.025um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.095),trunk(0.096),top(nil), margined worst slew is leaf(0.095),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.184, max=0.274, avg=0.245, sd=0.019], skew [0.090 vs 0.057*, 85.4% {0.219, 0.247, 0.274}] (wid=0.039 ws=0.035) (gid=0.246 gs=0.066)
    Clock network insertion delays are now [0.184ns, 0.274ns] average 0.245ns std.dev 0.019ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
      gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.093pF, total=2.324pF
      wire capacitance : top=0.000pF, trunk=0.294pF, leaf=1.911pF, total=2.205pF
      wire lengths   : top=0.000um, trunk=1775.595um, leaf=10307.430um, total=12083.025um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.095),trunk(0.096),top(nil), margined worst slew is leaf(0.095),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.184, max=0.274, avg=0.245, sd=0.019], skew [0.090 vs 0.057*, 85.4% {0.219, 0.247, 0.274}] (wid=0.039 ws=0.035) (gid=0.246 gs=0.066)
    Clock network insertion delays are now [0.184ns, 0.274ns] average 0.245ns std.dev 0.019ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
      gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.093pF, total=2.324pF
      wire capacitance : top=0.000pF, trunk=0.294pF, leaf=1.911pF, total=2.205pF
      wire lengths   : top=0.000um, trunk=1775.595um, leaf=10307.430um, total=12083.025um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.095),trunk(0.096),top(nil), margined worst slew is leaf(0.095),trunk(0.096),top(nil)
      skew_group clk/CON: insertion delay [min=0.184, max=0.274, avg=0.245, sd=0.019], skew [0.090 vs 0.057*, 85.4% {0.219, 0.247, 0.274}] (wid=0.039 ws=0.035) (gid=0.246 gs=0.066)
    Clock network insertion delays are now [0.184ns, 0.274ns] average 0.245ns std.dev 0.019ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 500 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
      gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.093pF, total=2.324pF
      wire capacitance : top=0.000pF, trunk=0.289pF, leaf=1.911pF, total=2.199pF
      wire lengths   : top=0.000um, trunk=1765.185um, leaf=10299.535um, total=12064.720um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.095),trunk(0.093),top(nil), margined worst slew is leaf(0.095),trunk(0.093),top(nil)
      skew_group clk/CON: insertion delay [min=0.183, max=0.271, avg=0.243, sd=0.018], skew [0.088 vs 0.057*, 85.4% {0.218, 0.247, 0.271}] (wid=0.040 ws=0.035) (gid=0.245 gs=0.066)
    Clock network insertion delays are now [0.183ns, 0.271ns] average 0.243ns std.dev 0.018ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=361.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=361.080um^2
      gate capacitance : top=0.000pF, trunk=0.199pF, leaf=2.093pF, total=2.292pF
      wire capacitance : top=0.000pF, trunk=0.289pF, leaf=1.915pF, total=2.204pF
      wire lengths   : top=0.000um, trunk=1767.050um, leaf=10330.362um, total=12097.412um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.089),top(nil), margined worst slew is leaf(0.099),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.224, max=0.281, avg=0.265, sd=0.010], skew [0.056 vs 0.057, 96.3% {0.238, 0.267, 0.281}] (wid=0.038 ws=0.034) (gid=0.252 gs=0.032)
    Clock network insertion delays are now [0.224ns, 0.281ns] average 0.265ns std.dev 0.010ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=361.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=361.080um^2
      gate capacitance : top=0.000pF, trunk=0.199pF, leaf=2.093pF, total=2.292pF
      wire capacitance : top=0.000pF, trunk=0.289pF, leaf=1.915pF, total=2.204pF
      wire lengths   : top=0.000um, trunk=1767.050um, leaf=10330.362um, total=12097.412um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.089),top(nil), margined worst slew is leaf(0.099),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.224, max=0.281, avg=0.265, sd=0.010], skew [0.056 vs 0.057, 96.3% {0.238, 0.267, 0.281}] (wid=0.038 ws=0.034) (gid=0.252 gs=0.032)
    Clock network insertion delays are now [0.224ns, 0.281ns] average 0.265ns std.dev 0.010ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=42, i=0, cg=0, l=0, total=42
          cell areas     : b=361.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=361.080um^2
          gate capacitance : top=0.000pF, trunk=0.199pF, leaf=2.093pF, total=2.292pF
          wire capacitance : top=0.000pF, trunk=0.289pF, leaf=1.915pF, total=2.204pF
          wire lengths   : top=0.000um, trunk=1767.050um, leaf=10330.362um, total=12097.412um
          sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=361.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=361.080um^2
      gate capacitance : top=0.000pF, trunk=0.199pF, leaf=2.093pF, total=2.292pF
      wire capacitance : top=0.000pF, trunk=0.289pF, leaf=1.915pF, total=2.204pF
      wire lengths   : top=0.000um, trunk=1767.050um, leaf=10330.362um, total=12097.412um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.089),top(nil), margined worst slew is leaf(0.099),trunk(0.089),top(nil)
    Clock network insertion delays are now [0.224ns, 0.281ns] average 0.265ns std.dev 0.010ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=42, i=0, cg=0, l=0, total=42
    cell areas     : b=361.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=361.080um^2
    gate capacitance : top=0.000pF, trunk=0.199pF, leaf=2.093pF, total=2.292pF
    wire capacitance : top=0.000pF, trunk=0.289pF, leaf=1.915pF, total=2.204pF
    wire lengths   : top=0.000um, trunk=1767.050um, leaf=10330.362um, total=12097.412um
    sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.099),trunk(0.089),top(nil), margined worst slew is leaf(0.099),trunk(0.089),top(nil)
    skew_group clk/CON: insertion delay [min=0.224, max=0.281, avg=0.265, sd=0.010], skew [0.056 vs 0.057, 96.3% {0.238, 0.267, 0.281}] (wid=0.038 ws=0.034) (gid=0.252 gs=0.032)
  Clock network insertion delays are now [0.224ns, 0.281ns] average 0.265ns std.dev 0.010ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=361.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=361.080um^2
      gate capacitance : top=0.000pF, trunk=0.199pF, leaf=2.093pF, total=2.292pF
      wire capacitance : top=0.000pF, trunk=0.289pF, leaf=1.915pF, total=2.204pF
      wire lengths   : top=0.000um, trunk=1767.050um, leaf=10330.362um, total=12097.412um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.089),top(nil), margined worst slew is leaf(0.099),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.224, max=0.281, avg=0.265, sd=0.010], skew [0.056 vs 0.057, 96.3% {0.238, 0.267, 0.281}] (wid=0.038 ws=0.034) (gid=0.252 gs=0.032)
    Clock network insertion delays are now [0.224ns, 0.281ns] average 0.265ns std.dev 0.010ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=42, i=0, cg=0, l=0, total=42
          cell areas     : b=361.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=361.080um^2
          gate capacitance : top=0.000pF, trunk=0.199pF, leaf=2.093pF, total=2.292pF
          wire capacitance : top=0.000pF, trunk=0.289pF, leaf=1.915pF, total=2.204pF
          wire lengths   : top=0.000um, trunk=1767.050um, leaf=10330.362um, total=12097.412um
          sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=361.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=361.080um^2
      gate capacitance : top=0.000pF, trunk=0.199pF, leaf=2.093pF, total=2.292pF
      wire capacitance : top=0.000pF, trunk=0.289pF, leaf=1.915pF, total=2.204pF
      wire lengths   : top=0.000um, trunk=1767.050um, leaf=10330.362um, total=12097.412um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.089),top(nil), margined worst slew is leaf(0.099),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.224, max=0.281, avg=0.265, sd=0.010], skew [0.056 vs 0.057, 96.3% {0.238, 0.267, 0.281}] (wid=0.038 ws=0.034) (gid=0.252 gs=0.032)
    Clock network insertion delays are now [0.224ns, 0.281ns] average 0.265ns std.dev 0.010ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=361.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=361.080um^2
      gate capacitance : top=0.000pF, trunk=0.199pF, leaf=2.093pF, total=2.292pF
      wire capacitance : top=0.000pF, trunk=0.289pF, leaf=1.915pF, total=2.204pF
      wire lengths   : top=0.000um, trunk=1767.050um, leaf=10330.362um, total=12097.412um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.089),top(nil), margined worst slew is leaf(0.099),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.224, max=0.281, avg=0.265, sd=0.010], skew [0.056 vs 0.057, 96.3% {0.238, 0.267, 0.281}] (wid=0.038 ws=0.034) (gid=0.252 gs=0.032)
    Clock network insertion delays are now [0.224ns, 0.281ns] average 0.265ns std.dev 0.010ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=361.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=361.080um^2
      gate capacitance : top=0.000pF, trunk=0.199pF, leaf=2.093pF, total=2.292pF
      wire capacitance : top=0.000pF, trunk=0.289pF, leaf=1.915pF, total=2.204pF
      wire lengths   : top=0.000um, trunk=1767.050um, leaf=10330.362um, total=12097.412um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.089),top(nil), margined worst slew is leaf(0.099),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.224, max=0.281, avg=0.265, sd=0.010], skew [0.056 vs 0.057, 96.3% {0.238, 0.267, 0.281}] (wid=0.038 ws=0.034) (gid=0.252 gs=0.032)
    Clock network insertion delays are now [0.224ns, 0.281ns] average 0.265ns std.dev 0.010ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=150960 and nets=29285 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1491.203M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=42, i=0, cg=0, l=0, total=42
  Rebuilding timing graph   cell areas     : b=361.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=361.080um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.199pF, leaf=2.093pF, total=2.292pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.289pF, leaf=1.916pF, total=2.206pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=1767.050um, leaf=10330.362um, total=12097.412um
  Rebuilding timing graph   sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.099),trunk(0.089),top(nil), margined worst slew is leaf(0.099),trunk(0.089),top(nil)
    skew_group clk/CON: insertion delay [min=0.224, max=0.281, avg=0.265, sd=0.010], skew [0.057 vs 0.057, 96.3% {0.239, 0.267, 0.281}] (wid=0.038 ws=0.034) (gid=0.252 gs=0.032)
  Clock network insertion delays are now [0.224ns, 0.281ns] average 0.265ns std.dev 0.010ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=361.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=361.080um^2
      gate capacitance : top=0.000pF, trunk=0.199pF, leaf=2.093pF, total=2.292pF
      wire capacitance : top=0.000pF, trunk=0.289pF, leaf=1.916pF, total=2.206pF
      wire lengths   : top=0.000um, trunk=1767.050um, leaf=10330.362um, total=12097.412um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.089),top(nil), margined worst slew is leaf(0.099),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.224, max=0.281, avg=0.265, sd=0.010], skew [0.057 vs 0.057, 96.3% {0.239, 0.267, 0.281}] (wid=0.038 ws=0.034) (gid=0.252 gs=0.032)
    Clock network insertion delays are now [0.224ns, 0.281ns] average 0.265ns std.dev 0.010ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=2.292pF fall=2.284pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=2.284pF fall=2.277pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=346.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=346.680um^2
      gate capacitance : top=0.000pF, trunk=0.191pF, leaf=2.093pF, total=2.284pF
      wire capacitance : top=0.000pF, trunk=0.289pF, leaf=1.916pF, total=2.206pF
      wire lengths   : top=0.000um, trunk=1767.585um, leaf=10332.583um, total=12100.167um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.089),top(nil), margined worst slew is leaf(0.104),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.224, max=0.281, avg=0.266, sd=0.011], skew [0.057 vs 0.057, 96.3% {0.239, 0.268, 0.281}] (wid=0.038 ws=0.034) (gid=0.263 gs=0.043)
    Clock network insertion delays are now [0.224ns, 0.281ns] average 0.266ns std.dev 0.011ns
BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 2810.86 -> 2812}
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=346.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=346.680um^2
      gate capacitance : top=0.000pF, trunk=0.191pF, leaf=2.093pF, total=2.284pF
      wire capacitance : top=0.000pF, trunk=0.289pF, leaf=1.916pF, total=2.206pF
      wire lengths   : top=0.000um, trunk=1767.585um, leaf=10332.583um, total=12100.167um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.104),trunk(0.089),top(nil), margined worst slew is leaf(0.104),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.224, max=0.281, avg=0.266, sd=0.011], skew [0.057 vs 0.057, 96.3% {0.239, 0.268, 0.281}] (wid=0.038 ws=0.034) (gid=0.263 gs=0.043)
    Clock network insertion delays are now [0.224ns, 0.281ns] average 0.266ns std.dev 0.011ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=346.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=346.680um^2
      gate capacitance : top=0.000pF, trunk=0.191pF, leaf=2.093pF, total=2.284pF
      wire capacitance : top=0.000pF, trunk=0.289pF, leaf=1.916pF, total=2.206pF
      wire lengths   : top=0.000um, trunk=1767.585um, leaf=10332.583um, total=12100.167um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.089),top(nil), margined worst slew is leaf(0.104),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.224, max=0.281, avg=0.266, sd=0.011], skew [0.057 vs 0.057, 96.3% {0.239, 0.268, 0.281}] (wid=0.038 ws=0.034) (gid=0.263 gs=0.043)
    Clock network insertion delays are now [0.224ns, 0.281ns] average 0.266ns std.dev 0.011ns
BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 2810.86 -> 2812}
  Improving insertion delay done.
  Total capacitance is (rise=4.490pF fall=4.483pF), of which (rise=2.206pF fall=2.206pF) is wire, and (rise=2.284pF fall=2.277pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:35:55 mem=1556.4M) ***
Total net bbox length = 4.286e+05 (2.051e+05 2.235e+05) (ext = 3.924e+04)
Density distribution unevenness ratio = 1.564%
Move report: Detail placement moves 151 insts, mean move: 3.09 um, max move: 16.60 um
	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_5302_0): (212.00, 229.60) --> (219.60, 238.60)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1556.4MB
Summary Report:
Instances move: 63 (out of 18209 movable)
Mean displacement: 3.82 um
Max displacement: 16.60 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_5302_0) (212, 229.6) -> (219.6, 238.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.287e+05 (2.052e+05 2.235e+05) (ext = 3.924e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 1556.4MB
*** Finished refinePlace (0:35:57 mem=1556.4M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:35:57 mem=1556.4M) ***
Total net bbox length = 4.287e+05 (2.052e+05 2.235e+05) (ext = 3.924e+04)
Density distribution unevenness ratio = 1.263%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1556.4MB
Summary Report:
Instances move: 0 (out of 20411 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.287e+05 (2.052e+05 2.235e+05) (ext = 3.924e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1556.4MB
*** Finished refinePlace (0:35:58 mem=1556.4M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:        43 (unrouted=43, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 22405 (unrouted=0, trialRouted=22405, noStatus=0, routed=0, fixed=0)
(Not counting 6837 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=150960 and nets=29285 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1557.953M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 43 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 43 nets.
  Preferred NanoRoute mode settings: Current

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 14 14:21:42 2025
#
#WARNING (NRDB-728) PIN Q[0] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[1] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[2] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[3] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[4] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[5] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[6] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[7] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[8] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[9] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[10] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[11] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[12] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[13] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[14] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[15] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[16] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[17] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[18] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[19] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 29283 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1237.74 (MB), peak = 1278.07 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 14 14:22:05 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 14 14:22:06 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2149         767       37830    92.95%
#  Metal 2        V        2118         802       37830    24.54%
#  Metal 3        H        2255         661       37830    22.70%
#  Metal 4        V        2275         645       37830    22.73%
#  Metal 5        H        2718         198       37830     0.01%
#  Metal 6        V        2919           1       37830     0.00%
#  Metal 7        H         727           0       37830     0.00%
#  Metal 8        V         729           0       37830     0.00%
#  --------------------------------------------------------------
#  Total                  15891      13.16%  302640    20.37%
#
#  43 nets (0.15%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1241.97 (MB), peak = 1278.07 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1283.66 (MB), peak = 1283.75 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1284.00 (MB), peak = 1284.08 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 6837 (skipped).
#Total number of selected nets for routing = 43.
#Total number of unselected nets (but routable) for routing = 22405 (skipped).
#Total number of nets in the design = 29285.
#
#22405 skipped nets do not have any wires.
#43 routable nets have only global wires.
#43 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 43               0  
#------------------------------------------------
#        Total                 43               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 43                196           22209  
#-------------------------------------------------------------------
#        Total                 43                196           22209  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 11975 um.
#Total half perimeter of net bounding box = 5481 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER M3 = 7137 um.
#Total wire length on LAYER M4 = 4677 um.
#Total wire length on LAYER M5 = 162 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 5680
#Up-Via Summary (total 5680):
#           
#-----------------------
#  Metal 1         2244
#  Metal 2         2008
#  Metal 3         1426
#  Metal 4            2
#-----------------------
#                  5680 
#
#Total number of involved priority nets 43
#Maximum src to sink distance for priority net 419.4
#Average of max src_to_sink distance for priority net 117.5
#Average of ave src_to_sink distance for priority net 71.9
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1284.13 (MB), peak = 1284.14 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1244.70 (MB), peak = 1284.14 (MB)
#Start Track Assignment.
#Done with 1488 horizontal wires in 2 hboxes and 1111 vertical wires in 2 hboxes.
#Done with 8 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 13139 um.
#Total half perimeter of net bounding box = 5481 um.
#Total wire length on LAYER M1 = 1260 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER M3 = 7062 um.
#Total wire length on LAYER M4 = 4653 um.
#Total wire length on LAYER M5 = 165 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 5680
#Up-Via Summary (total 5680):
#           
#-----------------------
#  Metal 1         2244
#  Metal 2         2008
#  Metal 3         1426
#  Metal 4            2
#-----------------------
#                  5680 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1261.77 (MB), peak = 1284.14 (MB)
#
#Cpu time = 00:00:24
#Elapsed time = 00:00:24
#Increased memory = 49.87 (MB)
#Total memory = 1261.81 (MB)
#Peak memory = 1284.14 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 6.4% of the total area was rechecked for DRC, and 27.0% required routing.
#    number of violations = 12
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	M1            0        0        0        0
#	M2           10        1        1       12
#	Totals       10        1        1       12
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1284.89 (MB), peak = 1287.24 (MB)
#start 1st optimization iteration ...
#    number of violations = 4
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            0        0        0
#	M2            3        1        4
#	Totals        3        1        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1264.79 (MB), peak = 1287.24 (MB)
#start 2nd optimization iteration ...
#    number of violations = 4
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            4        4
#	Totals        4        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1266.79 (MB), peak = 1287.24 (MB)
#start 3rd optimization iteration ...
#    number of violations = 4
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            0        0        0
#	M2            3        1        4
#	Totals        3        1        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1267.00 (MB), peak = 1287.24 (MB)
#start 4th optimization iteration ...
#    number of violations = 4
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            4        4
#	Totals        4        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1266.83 (MB), peak = 1287.24 (MB)
#start 5th optimization iteration ...
#    number of violations = 4
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            0        0        0
#	M2            3        1        4
#	Totals        3        1        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1266.89 (MB), peak = 1287.24 (MB)
#start 6th optimization iteration ...
#    number of violations = 4
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            4        4
#	Totals        4        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1285.46 (MB), peak = 1287.24 (MB)
#start 7th optimization iteration ...
#    number of violations = 4
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            0        0        0
#	M2            3        1        4
#	Totals        3        1        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1285.62 (MB), peak = 1287.24 (MB)
#start 8th optimization iteration ...
#    number of violations = 4
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            0        0        0
#	M2            3        1        4
#	Totals        3        1        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1285.62 (MB), peak = 1287.24 (MB)
#start 9th optimization iteration ...
#    number of violations = 4
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            4        4
#	Totals        4        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1285.62 (MB), peak = 1287.24 (MB)
#start 10th optimization iteration ...
#    number of violations = 4
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            0        0        0
#	M2            3        1        4
#	Totals        3        1        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1285.62 (MB), peak = 1287.24 (MB)
#start 11th optimization iteration ...
#    number of violations = 4
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            4        4
#	Totals        4        4
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1315.48 (MB), peak = 1315.85 (MB)
#start 12th optimization iteration ...
#    number of violations = 4
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            4        4
#	Totals        4        4
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1314.58 (MB), peak = 1315.85 (MB)
#start 13th optimization iteration ...
#    number of violations = 4
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            4        4
#	Totals        4        4
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1325.24 (MB), peak = 1325.39 (MB)
#start 14th optimization iteration ...
#    number of violations = 4
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            4        4
#	Totals        4        4
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1325.39 (MB), peak = 1325.40 (MB)
#start 15th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1330.04 (MB), peak = 1330.13 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 12392 um.
#Total half perimeter of net bounding box = 5481 um.
#Total wire length on LAYER M1 = 3 um.
#Total wire length on LAYER M2 = 549 um.
#Total wire length on LAYER M3 = 6621 um.
#Total wire length on LAYER M4 = 5060 um.
#Total wire length on LAYER M5 = 160 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 6446
#Total number of multi-cut vias = 43 (  0.7%)
#Total number of single cut vias = 6403 ( 99.3%)
#Up-Via Summary (total 6446):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        2196 ( 98.1%)        43 (  1.9%)       2239
#  Metal 2        2138 (100.0%)         0 (  0.0%)       2138
#  Metal 3        2065 (100.0%)         0 (  0.0%)       2065
#  Metal 4           4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#                 6403 ( 99.3%)        43 (  0.7%)       6446 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:26
#Elapsed time = 00:00:26
#Increased memory = -4.28 (MB)
#Total memory = 1257.53 (MB)
#Peak memory = 1330.14 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:26
#Elapsed time = 00:00:26
#Increased memory = -4.28 (MB)
#Total memory = 1257.53 (MB)
#Peak memory = 1330.14 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:52
#Elapsed time = 00:00:52
#Increased memory = 55.70 (MB)
#Total memory = 1226.69 (MB)
#Peak memory = 1330.14 (MB)
#Number of warnings = 49
#Total number of warnings = 49
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 14 14:22:34 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 43 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
        50.000     100.000          29
       100.000     150.000           7
       150.000     200.000           4
       200.000     250.000           0
       250.000     300.000           1
       300.000     350.000           0
       350.000     400.000           1
       400.000     450.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000           4
        0.000     10.000          19
       10.000     20.000           8
       20.000     30.000           5
       30.000     40.000           3
       40.000     50.000           2
       50.000     60.000           2
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CTS_86 (35 terminals)
    Guided length:  max path =    67.780um, total =   238.125um
    Routed length:  max path =   103.600um, total =   245.700um
    Deviation:      max path =    52.847%,  total =     3.181%

    Net ofifo_inst/CTS_4 (97 terminals)
    Guided length:  max path =    67.562um, total =   372.218um
    Routed length:  max path =   101.600um, total =   418.540um
    Deviation:      max path =    50.379%,  total =    12.445%

    Net CTS_80 (88 terminals)
    Guided length:  max path =    90.963um, total =   434.798um
    Routed length:  max path =   133.800um, total =   479.620um
    Deviation:      max path =    47.094%,  total =    10.309%

    Net CTS_94 (62 terminals)
    Guided length:  max path =   106.127um, total =   304.390um
    Routed length:  max path =   155.900um, total =   324.540um
    Deviation:      max path =    46.899%,  total =     6.620%

    Net CTS_81 (90 terminals)
    Guided length:  max path =    85.090um, total =   388.957um
    Routed length:  max path =   114.200um, total =   424.040um
    Deviation:      max path =    34.211%,  total =     9.020%

    Net mac_array_instance/CTS_33 (43 terminals)
    Guided length:  max path =    96.998um, total =   221.050um
    Routed length:  max path =   129.600um, total =   247.020um
    Deviation:      max path =    33.612%,  total =    11.748%

    Net mac_array_instance/col_idx_7__mac_col_inst/CTS_4 (65 terminals)
    Guided length:  max path =    90.273um, total =   305.560um
    Routed length:  max path =   117.600um, total =   343.400um
    Deviation:      max path =    30.272%,  total =    12.384%

    Net mac_array_instance/CTS_31 (61 terminals)
    Guided length:  max path =    93.445um, total =   337.380um
    Routed length:  max path =   119.800um, total =   386.280um
    Deviation:      max path =    28.204%,  total =    14.494%

    Net sfp_instance/CTS_4 (25 terminals)
    Guided length:  max path =    61.265um, total =   103.448um
    Routed length:  max path =    72.800um, total =   132.140um
    Deviation:      max path =    18.828%,  total =    27.736%

    Net mac_array_instance/CTS_37 (67 terminals)
    Guided length:  max path =    91.648um, total =   288.463um
    Routed length:  max path =   116.950um, total =   325.970um
    Deviation:      max path =    27.608%,  total =    13.003%

Set FIXED routing status on 43 net(s)
Set FIXED placed status on 42 instance(s)
Net route status summary:
  Clock:        43 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=43)
  Non-clock: 22405 (unrouted=22405, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 6837 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=801 numPGBlocks=1793 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 43  numPreroutedWires = 6779
[NR-eagl] Read numTotalNets=22448  numIgnoredNets=43
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 22405 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 191 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.999260e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 22214 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.01% H + 0.16% V. EstWL: 4.326552e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.05% V
[NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.10% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 3.000000e+00um, number of vias: 69986
[NR-eagl] Layer2(M2)(V) length: 1.281480e+05um, number of vias: 92890
[NR-eagl] Layer3(M3)(H) length: 1.505039e+05um, number of vias: 10963
[NR-eagl] Layer4(M4)(V) length: 7.357941e+04um, number of vias: 4218
[NR-eagl] Layer5(M5)(H) length: 6.132268e+04um, number of vias: 2646
[NR-eagl] Layer6(M6)(V) length: 3.300386e+04um, number of vias: 1597
[NR-eagl] Layer7(M7)(H) length: 1.350470e+04um, number of vias: 1791
[NR-eagl] Layer8(M8)(V) length: 1.484569e+04um, number of vias: 0
[NR-eagl] Total length: 4.749112e+05um, number of vias: 184091
End of congRepair (cpu=0:00:01.3, real=0:00:01.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=150960 and nets=29285 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1517.840M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.059        0.057      0.956       0.000        0.000      1.000      1.000         1.000
    S->S Wire Len.       um        162.549      164.886      1.014     172.120      174.475      1.000      1.014         0.986
    S->S Wire Res.       Ohm       185.090      187.634      1.014     190.572      194.750      1.000      1.022         0.978
    S->S Wire Res./um    Ohm         1.105        1.065      0.964       0.538        0.502      0.991      0.925         1.062
    Total Wire Len.      um        202.490      206.400      1.019     232.925      238.039      1.000      1.022         0.979
    Trans. Time          ns          0.051        0.048      0.956       0.045        0.043      1.000      0.956         1.046
    Wire Cap.            fF         33.239       31.334      0.943      38.999       35.796      1.000      0.917         1.089
    Wire Cap./um         fF          0.108        0.102      0.947       0.093        0.088      0.997      0.942         1.054
    Wire Delay           ns          0.009        0.009      0.986       0.011        0.011      1.000      0.999         1.001
    Wire Skew            ns          0.008        0.008      1.008       0.013        0.013      1.000      1.003         0.997
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.088        0.087      0.991       0.005        0.005      1.000      1.013         0.987
    S->S Wire Len.       um         74.429       75.522      1.015      52.311       53.376      0.999      1.020         0.979
    S->S Wire Res.       Ohm        91.439       93.212      1.019      58.108       59.582      0.999      1.024         0.974
    S->S Wire Res./um    Ohm         1.475        1.474      1.000       0.536        0.484      0.968      0.875         1.072
    Total Wire Len.      um        290.029      294.850      1.017     113.016      117.638      1.000      1.041         0.960
    Trans. Time          ns          0.075        0.076      1.006       0.009        0.009      0.999      1.048         0.952
    Wire Cap.            fF         47.433       47.875      1.009      18.870       19.637      1.000      1.040         0.960
    Wire Cap./um         fF          0.163        0.162      0.992       0.002        0.003      0.977      1.358         0.704
    Wire Delay           ns          0.003        0.003      1.042       0.002        0.002      0.997      1.056         0.942
    Wire Skew            ns          0.005        0.005      1.053       0.001        0.001      0.999      1.032         0.968
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.090        0.089      0.988      0.009         0.009      0.990      0.979         1.001
    S->S Wire Len.       um         48.222       57.239      1.187     22.813        27.706      0.888      1.078         0.731
    S->S Wire Res.       Ohm        75.023       81.547      1.087     31.395        36.384      0.862      0.999         0.744
    S->S Wire Res./um    Ohm         1.637        1.479      0.904      0.327         0.215      0.784      0.517         1.189
    Total Wire Len.      um        279.259      286.313      1.025     78.614        79.975      0.991      1.008         0.974
    Trans. Time          ns          0.089        0.088      0.998      0.011         0.012      0.991      1.003         0.980
    Wire Cap.            fF         51.796       50.257      0.970     14.683        13.941      0.993      0.942         1.045
    Wire Cap./um         fF          0.186        0.176      0.946      0.013         0.010      0.973      0.746         1.270
    Wire Delay           ns          0.004        0.005      1.300      0.002         0.003      0.769      1.005         0.588
    Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    ----------------------------------------------------
    Route Sink Pin                        Difference (%)
    ----------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_Ac7dc/I        40.000
    CTS_ccl_BUF_CLOCK_NODE_UID_Ac800/I         3.846
    CTS_ccl_BUF_CLOCK_NODE_UID_Ac7fc/I         0.873
    CTS_ccl_BUF_CLOCK_NODE_UID_Ac7fe/I         0.662
    CTS_ccl_BUF_CLOCK_NODE_UID_Ac7fd/I         0.426
    ----------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M2                             0.000um      1.600um        1.599         0.282         0.451
    M3                           405.255um    252.000um        1.599         0.282         0.451
    M4                           202.215um    206.400um        1.599         0.282         0.451
    M5                             0.000um    159.200um        1.599         0.282         0.450
    Preferred Layer Adherence    100.000%      74.031%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    -----------------------------------------------------------------------------------------------
    Route Sink Pin                                                                   Difference (%)
    -----------------------------------------------------------------------------------------------
    mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_Ac7d1/I                                40.000
    CTS_ccl_BUF_CLOCK_NODE_UID_Ac7bd/I                                                   33.333
    mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_Ac7b7/I        16.667
    CTS_ccl_BUF_CLOCK_NODE_UID_Ac7c6/I                                                  -16.129
    mac_array_instance/col_idx_4__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_Ac7cb/I       -15.152
    -----------------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M2                             0.000um      6.400um        1.599         0.282         0.451
    M3                           605.385um    620.800um        1.599         0.282         0.451
    M4                           554.730um    552.200um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%      99.457%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    -------------------------------------------------------------------
    Route Sink Pin                                       Difference (%)
    -------------------------------------------------------------------
    ofifo_inst/col_idx_4__fifo_instance/q0_reg_0_/CP        -427.273
    ofifo_inst/col_idx_4__fifo_instance/q1_reg_1_/CP        -404.348
    ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/CP       -383.333
    ofifo_inst/col_idx_3__fifo_instance/q6_reg_16_/CP       -379.167
    ofifo_inst/col_idx_4__fifo_instance/q4_reg_1_/CP        -378.571
    -------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M1                              0.000um       3.000um       1.787         0.272         0.487
    M2                              0.000um     540.675um       1.599         0.282         0.451
    M3                           4965.567um    5748.250um       1.599         0.282         0.451
    M4                           5367.015um    4301.240um       1.599         0.282         0.451
    M5                              0.000um       0.400um       1.599         0.282         0.450
    Preferred Layer Adherence     100.000%       94.864%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                            Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut          1.500    0.032    0.047       1          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063       3          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V        1.500    0.032    0.047    2150         98%       ER       42          89%        ER         -          -         -
    M1-M2    VIA12_2cut_HS       0.750    0.074    0.055       1          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_2cut_N        0.750    0.059    0.044      24          1%        -        2           4%          -        -          -         -
    M1-M2    VIA12_2cut_S        0.750    0.059    0.044      13          1%        -        3           6%          -        -          -         -
    M2-M3    VIA23_1cut          1.500    0.030    0.046    2091        100%       ER       47         100%        ER         -          -         -
    M3-M4    VIA34_1cut          1.500    0.030    0.046    1997        100%       ER       68         100%        ER         -          -         -
    M4-M5    VIA45_1cut          1.500    0.030    0.046       2        100%       ER        2         100%        ER         -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=346.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=346.680um^2
      gate capacitance : top=0.000pF, trunk=0.191pF, leaf=2.093pF, total=2.284pF
      wire capacitance : top=0.000pF, trunk=0.286pF, leaf=1.860pF, total=2.145pF
      wire lengths   : top=0.000um, trunk=1798.600um, leaf=10593.565um, total=12392.165um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after routing clock trees:none
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.103),trunk(0.085),top(nil), margined worst slew is leaf(0.103),trunk(0.085),top(nil)
      skew_group clk/CON: insertion delay [min=0.220, max=0.280, avg=0.262, sd=0.011], skew [0.060 vs 0.057*, 96.3% {0.235, 0.263, 0.280}] (wid=0.040 ws=0.036) (gid=0.263 gs=0.047)
    Clock network insertion delays are now [0.220ns, 0.280ns] average 0.262ns std.dev 0.011ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1675.38 CPU=0:00:02.5 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:03.4  real=0:00:03.0  mem= 1675.4M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=42, i=0, cg=0, l=0, total=42
      Rebuilding timing graph   cell areas     : b=346.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=346.680um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.191pF, leaf=2.093pF, total=2.284pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.286pF, leaf=1.860pF, total=2.145pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=1798.600um, leaf=10593.565um, total=12392.165um
      Rebuilding timing graph   sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:none
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=42, i=0, cg=0, l=0, total=42
        cell areas     : b=346.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=346.680um^2
        gate capacitance : top=0.000pF, trunk=0.191pF, leaf=2.093pF, total=2.284pF
        wire capacitance : top=0.000pF, trunk=0.286pF, leaf=1.860pF, total=2.145pF
        wire lengths   : top=0.000um, trunk=1798.600um, leaf=10593.565um, total=12392.165um
        sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
      Clock DAG net violations PostConditioning initial state:none
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 43, tested: 43, violation detected: 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            0          0
        ------------------------------
        Total       -              0
        ------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=42, i=0, cg=0, l=0, total=42
          cell areas     : b=346.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=346.680um^2
          gate capacitance : top=0.000pF, trunk=0.191pF, leaf=2.093pF, total=2.284pF
          wire capacitance : top=0.000pF, trunk=0.286pF, leaf=1.860pF, total=2.145pF
          wire lengths   : top=0.000um, trunk=1798.600um, leaf=10593.565um, total=12392.165um
          sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.103),trunk(0.085),top(nil), margined worst slew is leaf(0.103),trunk(0.085),top(nil)
          skew_group clk/CON: insertion delay [min=0.220, max=0.280, avg=0.262, sd=0.011], skew [0.060 vs 0.057*, 96.3% {0.235, 0.263, 0.280}] (wid=0.040 ws=0.036) (gid=0.263 gs=0.047)
        Clock network insertion delays are now [0.220ns, 0.280ns] average 0.262ns std.dev 0.011ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
      Set dirty flag on 0 insts, 0 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=150960 and nets=29285 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1528.699M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=42, i=0, cg=0, l=0, total=42
      Rebuilding timing graph   cell areas     : b=346.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=346.680um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.191pF, leaf=2.093pF, total=2.284pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.286pF, leaf=1.860pF, total=2.145pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=1798.600um, leaf=10593.565um, total=12392.165um
      Rebuilding timing graph   sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:        43 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=43)
  Non-clock: 22405 (unrouted=0, trialRouted=22405, noStatus=0, routed=0, fixed=0)
(Not counting 6837 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=346.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=346.680um^2
      gate capacitance : top=0.000pF, trunk=0.191pF, leaf=2.093pF, total=2.284pF
      wire capacitance : top=0.000pF, trunk=0.286pF, leaf=1.860pF, total=2.145pF
      wire lengths   : top=0.000um, trunk=1798.600um, leaf=10593.565um, total=12392.165um
      sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.103),trunk(0.085),top(nil), margined worst slew is leaf(0.103),trunk(0.085),top(nil)
      skew_group clk/CON: insertion delay [min=0.220, max=0.280, avg=0.262, sd=0.011], skew [0.060 vs 0.057*, 96.3% {0.235, 0.263, 0.280}] (wid=0.040 ws=0.036) (gid=0.263 gs=0.047)
    Clock network insertion delays are now [0.220ns, 0.280ns] average 0.262ns std.dev 0.011ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         42      346.680
  Inverters        0        0.000
  Clock Gates      0        0.000
  Clock Logic      0        0.000
  All             42      346.680
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      1798.600
  Leaf      10593.565
  Total     12392.165
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.191    0.286    0.477
  Leaf     2.093    1.860    3.953
  Total    2.284    2.145    4.429
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  2163     2.093     0.001       0.001      0.001    0.015
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.085               0.103
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.220     0.280     0.060    0.057*           0.036           0.012           0.262        0.011     96.3% {0.235, 0.263, 0.280}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  --------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min/Max    Delay    Pin
  --------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       Min        0.220    mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_/CP
  WC:setup.late    clk/CON       Max        0.280    psum_mem_instance/CLK
  --------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.220ns, 0.280ns] average 0.262ns std.dev 0.011ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=42, i=0, cg=0, l=0, total=42
  cell areas     : b=346.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=346.680um^2
  gate capacitance : top=0.000pF, trunk=0.191pF, leaf=2.093pF, total=2.284pF
  wire capacitance : top=0.000pF, trunk=0.286pF, leaf=1.860pF, total=2.145pF
  wire lengths   : top=0.000um, trunk=1798.600um, leaf=10593.565um, total=12392.165um
  sink capacitance : count=2163, total=2.093pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.015pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.103),trunk(0.085),top(nil), margined worst slew is leaf(0.103),trunk(0.085),top(nil)
  skew_group clk/CON: insertion delay [min=0.220, max=0.280, avg=0.262, sd=0.011], skew [0.060 vs 0.057*, 96.3% {0.235, 0.263, 0.280}] (wid=0.040 ws=0.036) (gid=0.263 gs=0.047)
Clock network insertion delays are now [0.220ns, 0.280ns] average 0.262ns std.dev 0.011ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1518.3M, totSessionCpu=0:37:04 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1518.3M)
Compute RC Scale Done ...
** Profile ** Start :  cpu=0:00:00.0, mem=1709.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=1709.9M
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1673.09 CPU=0:00:02.9 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.2  real=0:00:03.0  mem= 1673.1M) ***
*** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:04.0 totSessionCpu=0:37:09 mem=1673.1M)
** Profile ** Overall slacks :  cpu=0:00:03.7, mem=1673.1M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1673.1M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.173  |
|           TNS (ns):|-883.456 |
|    Violating Paths:|  1146   |
|          All Paths:|  3220   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.000   |      1 (1)       |
|   max_tran     |      1 (5)       |   -0.014   |      1 (5)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.696%
       (97.032% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1673.1M
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1596.8M, totSessionCpu=0:37:09 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 20414

Instance distribution across the VT partitions:

 LVT : inst = 9973 (48.9%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 9973 (48.9%)

 HVT : inst = 10438 (51.1%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 10438 (51.1%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1596.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1596.8M) ***
*** Starting optimizing excluded clock nets MEM= 1596.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1596.8M) ***
Include MVT Delays for Hold Opt
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt DRV Optimization
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3   |    13   |     2   |      2  |     0   |     0   |     0   |     0   | -2.17 |          0|          0|          0|  97.03  |            |           |
|     2   |    10   |     1   |      1  |     0   |     0   |     0   |     0   | -2.17 |          0|          0|          1|  97.03  |   0:00:00.0|    1738.3M|
|     2   |    10   |     1   |      1  |     0   |     0   |     0   |     0   | -2.17 |          0|          0|          0|  97.03  |   0:00:00.0|    1738.3M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 43 constrained nets 
Layer 7 has 191 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=1738.3M) ***

*** Starting refinePlace (0:37:15 mem=1754.3M) ***
Total net bbox length = 4.287e+05 (2.052e+05 2.235e+05) (ext = 3.924e+04)
Density distribution unevenness ratio = 1.420%
Density distribution unevenness ratio = 1.340%
Move report: Detail placement moves 11 insts, mean move: 2.49 um, max move: 11.80 um
	Max move on inst (mac_array_instance/FE_OFC391_q_temp_91_): (45.20, 307.00) --> (37.00, 310.60)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1794.1MB
Summary Report:
Instances move: 1 (out of 20369 movable)
Mean displacement: 11.80 um
Max displacement: 11.80 um (Instance: mac_array_instance/FE_OFC391_q_temp_91_) (45.2, 307) -> (37, 310.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 4.287e+05 (2.052e+05 2.235e+05) (ext = 3.924e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1794.1MB
*** Finished refinePlace (0:37:16 mem=1794.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1794.1M)


Density : 0.9703
Max route overflow : 0.0010


*** Finish Physical Update (cpu=0:00:02.2 real=0:00:03.0 mem=1794.1M) ***
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1600.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=1600.0M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1610.0M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1610.0M

------------------------------------------------------------
     Summary (cpu=0.11min real=0.12min mem=1600.0M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.173  |
|           TNS (ns):|-883.456 |
|    Violating Paths:|  1146   |
|          All Paths:|  3220   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.000   |      1 (1)       |
|   max_tran     |      1 (5)       |   -0.014   |      1 (5)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.696%
       (97.032% with Fillers)
Routing Overflow: 0.02% H and 0.10% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1610.0M
**optDesign ... cpu = 0:00:14, real = 0:00:13, mem = 1600.0M, totSessionCpu=0:37:17 **
*** Timing NOT met, worst failing slack is -2.173
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
*info: 43 clock nets excluded
*info: 2 special nets excluded.
*info: 3516 no-driver nets excluded.
*info: 43 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -2.173 TNS Slack -883.455 Density 97.03
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.173|   -2.173|-880.866| -883.455|    97.03%|   0:00:00.0| 1742.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -2.173|   -2.173|-880.873| -883.462|    97.03%|   0:00:03.0| 1747.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_1_/D                |
|  -2.173|   -2.173|-880.873| -883.462|    97.03%|   0:00:01.0| 1747.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
|  -2.173|   -2.173|-880.764| -883.353|    97.03%|   0:00:01.0| 1748.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
|  -2.173|   -2.173|-880.639| -883.229|    97.03%|   0:00:00.0| 1748.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_19_/D   |
|  -2.173|   -2.173|-880.586| -883.175|    97.03%|   0:00:02.0| 1748.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_11_/D   |
|  -2.173|   -2.173|-880.586| -883.175|    97.03%|   0:00:00.0| 1749.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_8_/D    |
|  -2.173|   -2.173|-880.583| -883.172|    97.03%|   0:00:01.0| 1749.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_8_/D    |
|  -2.173|   -2.173|-880.583| -883.172|    97.03%|   0:00:01.0| 1749.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_5_/D    |
|  -2.173|   -2.173|-880.583| -883.172|    97.03%|   0:00:00.0| 1749.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_4_/D    |
|  -2.173|   -2.173|-880.583| -883.172|    97.03%|   0:00:01.0| 1749.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_2_/D    |
|  -2.173|   -2.173|-880.583| -883.172|    97.03%|   0:00:01.0| 1749.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_1_/D    |
|  -2.173|   -2.173|-880.573| -883.162|    97.03%|   0:00:00.0| 1749.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_15_/D                                         |
|  -2.173|   -2.173|-880.573| -883.162|    97.03%|   0:00:00.0| 1749.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.5 real=0:00:11.0 mem=1749.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.6 real=0:00:11.0 mem=1749.5M) ***
** GigaOpt Optimizer WNS Slack -2.173 TNS Slack -883.162 Density 97.03
*** Starting refinePlace (0:37:35 mem=1769.5M) ***
Total net bbox length = 4.287e+05 (2.052e+05 2.235e+05) (ext = 3.924e+04)
Density distribution unevenness ratio = 1.421%
Density distribution unevenness ratio = 1.340%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 1816.8MB
Summary Report:
Instances move: 0 (out of 20368 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.287e+05 (2.052e+05 2.235e+05) (ext = 3.924e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 1816.8MB
*** Finished refinePlace (0:37:36 mem=1816.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1816.8M)


Density : 0.9703
Max route overflow : 0.0010


*** Finish Physical Update (cpu=0:00:02.2 real=0:00:02.0 mem=1816.8M) ***
** GigaOpt Optimizer WNS Slack -2.173 TNS Slack -883.162 Density 97.03
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 43 constrained nets 
Layer 7 has 190 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:14.4 real=0:00:14.0 mem=1816.8M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt Optimization in WNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
*info: 43 clock nets excluded
*info: 2 special nets excluded.
*info: 3516 no-driver nets excluded.
*info: 43 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -2.173 TNS Slack -883.162 Density 97.03
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.173|   -2.173|-880.573| -883.162|    97.03%|   0:00:00.0| 1750.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:02.6 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:03.7  real=0:00:03.0  mem= 0.0M) ***
{ slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { 0.000 } { 0.052 } { 0 } { 2670 } } } }

_______________________________________________________________________
skewClock sized 0 and inserted 23 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.018|   -2.018|-819.887| -822.476|    97.02%|   0:00:19.0| 1774.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_5_/D                |
|  -2.018|   -2.018|-819.884| -822.473|    97.02%|   0:00:00.0| 1774.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_5_/D                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 41 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.562|   -1.562|-751.542| -754.131|    97.02%|   0:00:07.0| 1784.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -1.562|   -1.562|-751.552| -754.141|    97.02%|   0:00:01.0| 1784.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:26.3 real=0:00:27.0 mem=1784.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.176|   -1.562|  -2.589| -754.141|    97.02%|   0:00:00.0| 1784.2M|   WC_VIEW|  default| out[5]                                             |
|  -0.110|   -1.562|  -1.872| -753.412|    97.02%|   0:00:00.0| 1784.2M|   WC_VIEW|  default| out[114]                                           |
|  -0.104|   -1.562|  -1.660| -753.200|    97.02%|   0:00:00.0| 1784.2M|   WC_VIEW|  default| out[8]                                             |
|  -0.095|   -1.562|  -1.633| -753.173|    97.02%|   0:00:00.0| 1784.2M|   WC_VIEW|  default| out[101]                                           |
|  -0.086|   -1.562|  -1.450| -752.990|    97.02%|   0:00:00.0| 1784.2M|   WC_VIEW|  default| out[0]                                             |
|  -0.082|   -1.562|  -1.334| -752.874|    97.02%|   0:00:01.0| 1784.2M|   WC_VIEW|  default| out[19]                                            |
|  -0.077|   -1.562|  -1.283| -752.823|    97.02%|   0:00:00.0| 1784.2M|   WC_VIEW|  default| out[8]                                             |
|  -0.077|   -1.562|  -1.039| -752.579|    97.02%|   0:00:00.0| 1784.2M|   WC_VIEW|  default| out[8]                                             |
|  -0.070|   -1.562|  -1.032| -752.572|    97.02%|   0:00:00.0| 1784.2M|   WC_VIEW|  default| out[8]                                             |
|  -0.070|   -1.562|  -0.905| -752.445|    97.02%|   0:00:00.0| 1784.2M|   WC_VIEW|  default| out[8]                                             |
|  -0.070|   -1.562|  -0.476| -752.016|    97.02%|   0:00:00.0| 1784.2M|   WC_VIEW|  default| out[8]                                             |
|  -0.070|   -1.562|  -0.476| -752.016|    97.02%|   0:00:00.0| 1784.2M|   WC_VIEW|  default| out[8]                                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=1784.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:27.2 real=0:00:28.0 mem=1784.2M) ***
** GigaOpt Optimizer WNS Slack -1.562 TNS Slack -752.016 Density 97.02
*** Starting refinePlace (0:38:09 mem=1800.2M) ***
Total net bbox length = 4.294e+05 (2.055e+05 2.240e+05) (ext = 3.931e+04)
Density distribution unevenness ratio = 1.427%
Density distribution unevenness ratio = 1.502%
Move report: Timing Driven Placement moves 69420 insts, mean move: 1.12 um, max move: 26.60 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_5855_0): (21.20, 209.80) --> (38.80, 200.80)
	Runtime: CPU: 0:00:07.5 REAL: 0:00:08.0 MEM: 1906.2MB
Density distribution unevenness ratio = 1.565%
Move report: Detail placement moves 49209 insts, mean move: 0.75 um, max move: 22.20 um
	Max move on inst (FILLER_42502): (45.60, 208.00) --> (49.80, 190.00)
	Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 1906.3MB
Summary Report:
Instances move: 19680 (out of 20426 movable)
Mean displacement: 2.52 um
Max displacement: 26.20 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_4152_0) (238, 267.4) -> (226.2, 281.8)
	Length: 7 sites, height: 1 rows, site name: core, cell type: OAI22D1
Total net bbox length = 4.223e+05 (2.096e+05 2.127e+05) (ext = 3.928e+04)
Runtime: CPU: 0:00:10.4 REAL: 0:00:11.0 MEM: 1906.3MB
*** Finished refinePlace (0:38:20 mem=1906.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1906.3M)


Density : 0.9722
Max route overflow : 0.0010


*** Finish Physical Update (cpu=0:00:11.3 real=0:00:11.0 mem=1906.3M) ***
** GigaOpt Optimizer WNS Slack -1.560 TNS Slack -751.224 Density 97.22
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.560|   -1.560|-750.748| -751.224|    97.22%|   0:00:00.0| 1906.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 3 and inserted 32 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.060|   -1.060|-738.977| -739.453|    97.22%|   0:00:21.0| 1853.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
|  -1.059|   -1.059|-738.956| -739.432|    97.22%|   0:00:01.0| 1853.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
|  -1.058|   -1.058|-739.015| -739.491|    97.22%|   0:00:03.0| 1853.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 21 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.067|   -1.067|-726.790| -727.266|    97.22%|   0:00:06.0| 1853.7M|   WC_VIEW|  reg2reg| psum_mem_instance/D[91]                            |
|  -1.067|   -1.067|-726.790| -727.266|    97.22%|   0:00:01.0| 1853.7M|   WC_VIEW|  reg2reg| psum_mem_instance/D[91]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:32.2 real=0:00:32.0 mem=1853.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.070|   -1.067|  -0.476| -727.266|    97.22%|   0:00:00.0| 1853.7M|   WC_VIEW|  default| out[8]                                             |
|  -0.070|   -1.067|  -0.361| -727.152|    97.22%|   0:00:00.0| 1853.7M|   WC_VIEW|  default| out[8]                                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1853.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:32.6 real=0:00:32.0 mem=1853.7M) ***
** GigaOpt Optimizer WNS Slack -1.067 TNS Slack -727.152 Density 97.22
*** Starting refinePlace (0:38:54 mem=1853.7M) ***
Total net bbox length = 4.254e+05 (2.111e+05 2.143e+05) (ext = 3.928e+04)
Density distribution unevenness ratio = 1.270%
Density distribution unevenness ratio = 1.482%
Move report: Timing Driven Placement moves 65562 insts, mean move: 0.80 um, max move: 16.40 um
	Max move on inst (sfp_instance/FE_USKC2985_CTS_4): (494.80, 209.80) --> (504.00, 202.60)
	Runtime: CPU: 0:00:07.6 REAL: 0:00:07.0 MEM: 1953.8MB
Density distribution unevenness ratio = 1.570%
Move report: Detail placement moves 47736 insts, mean move: 0.83 um, max move: 22.40 um
	Max move on inst (FILLER_42697): (43.80, 209.80) --> (46.40, 229.60)
	Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 1953.8MB
Summary Report:
Instances move: 19161 (out of 20475 movable)
Mean displacement: 1.80 um
Max displacement: 20.20 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_5378_0) (30.4, 199) -> (45.2, 193.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Total net bbox length = 4.216e+05 (2.101e+05 2.115e+05) (ext = 3.930e+04)
Runtime: CPU: 0:00:10.5 REAL: 0:00:10.0 MEM: 1953.8MB
*** Finished refinePlace (0:39:04 mem=1953.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1953.8M)


Density : 0.9733
Max route overflow : 0.0010


*** Finish Physical Update (cpu=0:00:11.5 real=0:00:12.0 mem=1953.8M) ***
** GigaOpt Optimizer WNS Slack -1.067 TNS Slack -725.873 Density 97.33
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.067|   -1.067|-725.511| -725.873|    97.33%|   0:00:00.0| 1953.8M|   WC_VIEW|  reg2reg| psum_mem_instance/D[91]                            |
|  -1.061|   -1.061|-725.182| -725.544|    97.33%|   0:00:07.0| 1953.8M|   WC_VIEW|  reg2reg| psum_mem_instance/D[93]                            |
|  -1.061|   -1.061|-725.183| -725.544|    97.33%|   0:00:00.0| 1953.8M|   WC_VIEW|  reg2reg| psum_mem_instance/D[93]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.2 real=0:00:07.0 mem=1953.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.070|   -1.061|  -0.361| -725.544|    97.33%|   0:00:00.0| 1953.8M|   WC_VIEW|  default| out[8]                                             |
|  -0.070|   -1.061|  -0.361| -725.544|    97.33%|   0:00:01.0| 1953.8M|   WC_VIEW|  default| out[8]                                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=1953.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.6 real=0:00:08.0 mem=1953.8M) ***
** GigaOpt Optimizer WNS Slack -1.061 TNS Slack -725.544 Density 97.33
*** Starting refinePlace (0:39:13 mem=1953.8M) ***
Total net bbox length = 4.216e+05 (2.101e+05 2.115e+05) (ext = 3.930e+04)
Density distribution unevenness ratio = 1.318%
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1953.8MB
Density distribution unevenness ratio = 1.233%
Move report: Detail placement moves 8205 insts, mean move: 3.85 um, max move: 186.40 um
	Max move on inst (FILLER_130546): (573.40, 571.60) --> (532.80, 425.80)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1953.8MB
Summary Report:
Instances move: 1761 (out of 20475 movable)
Mean displacement: 5.72 um
Max displacement: 40.00 um (Instance: sfp_instance/FE_RC_6102_0) (346.4, 73) -> (311.8, 78.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 4.340e+05 (2.174e+05 2.166e+05) (ext = 3.932e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1953.8MB
*** Finished refinePlace (0:39:15 mem=1953.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1953.8M)


Density : 0.9733
Max route overflow : 0.0010


*** Finish Physical Update (cpu=0:00:02.8 real=0:00:02.0 mem=1953.8M) ***
** GigaOpt Optimizer WNS Slack -1.080 TNS Slack -748.200 Density 97.33
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.080|   -1.080|-747.830| -748.200|    97.33%|   0:00:00.0| 1953.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_5_/D                |
|  -1.061|   -1.061|-747.172| -747.542|    97.33%|   0:00:01.0| 1953.8M|   WC_VIEW|  reg2reg| psum_mem_instance/D[93]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=1953.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.070|   -1.061|  -0.370| -747.542|    97.33%|   0:00:00.0| 1953.8M|   WC_VIEW|  default| out[8]                                             |
|  -0.036|   -1.061|  -0.162| -747.316|    97.33%|   0:00:00.0| 1953.8M|   WC_VIEW|  default| out[107]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1953.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.1 real=0:00:01.0 mem=1953.8M) ***
*** Starting refinePlace (0:39:17 mem=1953.8M) ***
Total net bbox length = 4.340e+05 (2.174e+05 2.166e+05) (ext = 3.943e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1953.8MB
Summary Report:
Instances move: 0 (out of 20472 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.340e+05 (2.174e+05 2.166e+05) (ext = 3.943e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1953.8MB
*** Finished refinePlace (0:39:18 mem=1953.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1953.8M)


Density : 0.9733
Max route overflow : 0.0010


*** Finish Physical Update (cpu=0:00:01.6 real=0:00:01.0 mem=1953.8M) ***
** GigaOpt Optimizer WNS Slack -1.061 TNS Slack -747.316 Density 97.33
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 160 constrained nets 
Layer 7 has 195 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:38 real=0:01:38 mem=1953.8M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 43 nets with fixed/cover wires excluded.
Info: 160 clock nets excluded from IPO operation.
*info: 160 clock nets excluded
*info: 2 special nets excluded.
*info: 3516 no-driver nets excluded.
*info: 43 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.061 TNS Slack -747.316 Density 97.33
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.061|   -1.061|-747.153| -747.316|    97.33%|   0:00:00.0| 1841.2M|   WC_VIEW|  reg2reg| psum_mem_instance/D[93]                            |
|  -1.061|   -1.061|-747.018| -747.180|    97.33%|   0:00:19.0| 1860.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_11_/D               |
|  -1.061|   -1.061|-747.073| -747.235|    97.33%|   0:00:09.0| 1841.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
|  -1.061|   -1.061|-747.000| -747.162|    97.33%|   0:00:02.0| 1860.2M|   WC_VIEW|  reg2reg| psum_mem_instance/D[60]                            |
|  -1.061|   -1.061|-746.988| -747.150|    97.33%|   0:00:00.0| 1860.2M|   WC_VIEW|  reg2reg| psum_mem_instance/D[49]                            |
|  -1.061|   -1.061|-746.976| -747.138|    97.33%|   0:00:01.0| 1860.2M|   WC_VIEW|  reg2reg| psum_mem_instance/D[69]                            |
|  -1.061|   -1.061|-746.956| -747.119|    97.33%|   0:00:01.0| 1860.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -1.061|   -1.061|-736.906| -737.068|    97.33%|   0:00:02.0| 1860.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -1.061|   -1.061|-736.734| -736.896|    97.33%|   0:00:02.0| 1860.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
|  -1.061|   -1.061|-736.593| -736.755|    97.33%|   0:00:02.0| 1860.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_13_/D   |
|  -1.061|   -1.061|-736.576| -736.738|    97.33%|   0:00:00.0| 1860.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_13_/D   |
|  -1.061|   -1.061|-736.549| -736.711|    97.33%|   0:00:02.0| 1860.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_3_/D                |
|  -1.061|   -1.061|-736.548| -736.710|    97.33%|   0:00:01.0| 1841.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_13_/D   |
|  -1.061|   -1.061|-736.530| -736.693|    97.33%|   0:00:02.0| 1841.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -1.061|   -1.061|-736.511| -736.673|    97.33%|   0:00:04.0| 1841.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_4_/D                |
|  -1.061|   -1.061|-736.430| -736.592|    97.33%|   0:00:00.0| 1841.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_13_/D   |
|  -1.061|   -1.061|-736.344| -736.506|    97.33%|   0:00:01.0| 1841.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_11_/D   |
|  -1.061|   -1.061|-736.227| -736.389|    97.33%|   0:00:00.0| 1841.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_12_/D   |
|  -1.061|   -1.061|-735.988| -736.150|    97.33%|   0:00:02.0| 1860.2M|   WC_VIEW|  reg2reg| psum_mem_instance/D[13]                            |
|  -1.061|   -1.061|-735.894| -736.056|    97.33%|   0:00:00.0| 1860.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/D    |
|  -1.061|   -1.061|-735.905| -736.068|    97.33%|   0:00:02.0| 1860.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_7_/D    |
|  -1.061|   -1.061|-735.828| -735.990|    97.33%|   0:00:00.0| 1860.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -1.061|   -1.061|-735.748| -735.910|    97.33%|   0:00:02.0| 1860.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_10_/D   |
|  -1.061|   -1.061|-735.600| -735.763|    97.33%|   0:00:00.0| 1841.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_4_/D    |
|  -1.061|   -1.061|-735.250| -735.412|    97.33%|   0:00:02.0| 1841.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_14_/D   |
|  -1.061|   -1.061|-728.383| -728.546|    97.33%|   0:00:02.0| 1841.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_5_/D    |
|  -1.061|   -1.061|-728.287| -728.449|    97.33%|   0:00:01.0| 1841.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_5_/D    |
|  -1.061|   -1.061|-728.261| -728.423|    97.33%|   0:00:00.0| 1841.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_5_/D    |
|  -1.061|   -1.061|-728.237| -728.399|    97.33%|   0:00:00.0| 1841.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_18_/D                                           |
|  -1.061|   -1.061|-727.608| -727.771|    97.33%|   0:00:01.0| 1841.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_11_/D   |
|  -1.061|   -1.061|-727.052| -727.214|    97.33%|   0:00:01.0| 1841.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_23_/D                                           |
|  -1.061|   -1.061|-727.043| -727.205|    97.33%|   0:00:00.0| 1841.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_19_/D                                           |
|  -1.061|   -1.061|-726.364| -726.526|    97.33%|   0:00:00.0| 1841.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_19_/D                                         |
|  -1.061|   -1.061|-725.087| -725.250|    97.33%|   0:00:01.0| 1841.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -1.061|   -1.061|-723.865| -724.028|    97.33%|   0:00:01.0| 1841.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_7_/D    |
|  -1.061|   -1.061|-723.836| -723.998|    97.33%|   0:00:00.0| 1841.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_9_/D    |
|  -1.061|   -1.061|-722.236| -722.398|    97.33%|   0:00:01.0| 1841.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_2_/D                                          |
|  -1.061|   -1.061|-720.642| -720.805|    97.33%|   0:00:01.0| 1841.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_54_/D                                         |
|  -1.061|   -1.061|-720.602| -720.764|    97.33%|   0:00:00.0| 1841.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_56_/D                                           |
|  -1.061|   -1.061|-719.629| -719.791|    97.33%|   0:00:01.0| 1841.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_44_/D                                         |
|  -1.061|   -1.061|-718.947| -719.109|    97.33%|   0:00:01.0| 1841.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_2_/D    |
|  -1.061|   -1.061|-718.902| -719.065|    97.33%|   0:00:00.0| 1841.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_32_/D                                           |
|  -1.061|   -1.061|-714.971| -715.134|    97.33%|   0:00:01.0| 1860.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_3_/ |
|        |         |        |         |          |            |        |          |         | D                                                  |
|  -1.061|   -1.061|-714.964| -715.126|    97.33%|   0:00:01.0| 1860.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_50_/D                                         |
|  -1.061|   -1.061|-714.872| -715.035|    97.33%|   0:00:01.0| 1860.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_2_/D    |
|  -1.061|   -1.061|-714.857| -715.019|    97.33%|   0:00:01.0| 1860.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_39_/D                                           |
|  -1.061|   -1.061|-714.735| -714.897|    97.33%|   0:00:00.0| 1860.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_39_/D                                           |
|  -1.061|   -1.061|-714.661| -714.823|    97.33%|   0:00:01.0| 1860.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_39_/D                                           |
|  -1.061|   -1.061|-714.578| -714.740|    97.33%|   0:00:00.0| 1860.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_30_/D                                         |
|  -1.061|   -1.061|-714.484| -714.646|    97.33%|   0:00:00.0| 1860.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_30_/D                                         |
|  -1.061|   -1.061|-714.081| -714.244|    97.33%|   0:00:01.0| 1860.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_5_/D    |
|  -1.061|   -1.061|-713.602| -713.764|    97.33%|   0:00:01.0| 1860.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_46_/D                                           |
|  -1.061|   -1.061|-713.064| -713.226|    97.33%|   0:00:01.0| 1860.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_32_/D                                         |
|  -1.061|   -1.061|-712.943| -713.106|    97.33%|   0:00:00.0| 1860.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_5_/D    |
|  -1.061|   -1.061|-712.734| -712.896|    97.33%|   0:00:00.0| 1860.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/cnt_q_r |
|        |         |        |         |          |            |        |          |         | eg_3_/D                                            |
|  -1.061|   -1.061|-712.528| -712.691|    97.33%|   0:00:01.0| 1860.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_3_/D    |
|  -1.061|   -1.061|-712.436| -712.598|    97.33%|   0:00:00.0| 1860.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/E   |
|  -1.061|   -1.061|-712.412| -712.574|    97.33%|   0:00:01.0| 1860.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_4_/D    |
|  -1.061|   -1.061|-712.412| -712.574|    97.33%|   0:00:00.0| 1860.2M|   WC_VIEW|  reg2reg| psum_mem_instance/D[93]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:18 real=0:01:17 mem=1860.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:18 real=0:01:17 mem=1860.2M) ***
** GigaOpt Optimizer WNS Slack -1.061 TNS Slack -712.574 Density 97.33
*** Starting refinePlace (0:40:42 mem=1876.3M) ***
Total net bbox length = 4.340e+05 (2.174e+05 2.166e+05) (ext = 3.943e+04)
Density distribution unevenness ratio = 1.324%
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1876.3MB
Density distribution unevenness ratio = 1.240%
Move report: Detail placement moves 393 insts, mean move: 2.53 um, max move: 188.80 um
	Max move on inst (FILLER_124126): (573.40, 571.60) --> (514.20, 442.00)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1895.8MB
Summary Report:
Instances move: 44 (out of 20468 movable)
Mean displacement: 3.87 um
Max displacement: 25.80 um (Instance: sfp_instance/FE_RC_1519_0) (342.6, 82) -> (343.2, 56.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 4.341e+05 (2.174e+05 2.167e+05) (ext = 3.943e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1895.8MB
*** Finished refinePlace (0:40:44 mem=1895.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1895.8M)


Density : 0.9733
Max route overflow : 0.0010


*** Finish Physical Update (cpu=0:00:02.2 real=0:00:03.0 mem=1895.8M) ***
** GigaOpt Optimizer WNS Slack -1.061 TNS Slack -712.578 Density 97.33
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 160 constrained nets 
Layer 7 has 204 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:21 real=0:01:21 mem=1895.8M) ***

End: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 43 nets with fixed/cover wires excluded.
Info: 160 clock nets excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=801 numPGBlocks=1793 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 43  numPreroutedWires = 6779
[NR-eagl] Read numTotalNets=22546  numIgnoredNets=43
[NR-eagl] There are 117 clock nets ( 117 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 22386 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] Rule id 1. Nets 117 
[NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 204 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.062080e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 117 net(s) in layer range [3, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.060000e+03um
[NR-eagl] 
[NR-eagl] Layer group 3: route 22182 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.15% V. EstWL: 4.326480e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.05% V
[NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.09% V
[NR-eagl] Layer1(M1)(F) length: 3.000000e+00um, number of vias: 70186
[NR-eagl] Layer2(M2)(V) length: 1.182213e+05um, number of vias: 91986
[NR-eagl] Layer3(M3)(H) length: 1.559560e+05um, number of vias: 12002
[NR-eagl] Layer4(M4)(V) length: 7.694237e+04um, number of vias: 4936
[NR-eagl] Layer5(M5)(H) length: 6.712078e+04um, number of vias: 2843
[NR-eagl] Layer6(M6)(V) length: 3.254647e+04um, number of vias: 1739
[NR-eagl] Layer7(M7)(H) length: 1.388050e+04um, number of vias: 1928
[NR-eagl] Layer8(M8)(V) length: 1.514020e+04um, number of vias: 0
[NR-eagl] Total length: 4.798106e+05um, number of vias: 185620
[NR-eagl] End Peak syMemory usage = 1689.2 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.33 seconds
Extraction called for design 'core' of instances=151058 and nets=26073 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1685.605M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1795.45 CPU=0:00:02.5 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:03.5  real=0:00:03.0  mem= 1795.4M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 43 nets with fixed/cover wires excluded.
Info: 160 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     4   |    15   |     3   |      3  |     0   |     0   |     0   |     0   | -1.10 |          0|          0|          0|  97.33  |            |           |
|     2   |    10   |     2   |      2  |     0   |     0   |     0   |     0   | -1.10 |          0|          0|          2|  97.33  |   0:00:00.0|    1852.7M|
|     2   |    10   |     2   |      2  |     0   |     0   |     0   |     0   | -1.10 |          0|          0|          0|  97.33  |   0:00:00.0|    1852.7M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 160 constrained nets 
Layer 7 has 187 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1852.7M) ***

*** Starting refinePlace (0:40:55 mem=1884.7M) ***
Total net bbox length = 4.341e+05 (2.174e+05 2.167e+05) (ext = 3.943e+04)
Move report: Detail placement moves 22 insts, mean move: 4.81 um, max move: 28.60 um
	Max move on inst (mac_array_instance/FE_OFC362_q_temp_95_): (45.20, 283.60) --> (18.40, 281.80)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1884.7MB
Summary Report:
Instances move: 2 (out of 20468 movable)
Mean displacement: 19.60 um
Max displacement: 28.60 um (Instance: mac_array_instance/FE_OFC362_q_temp_95_) (45.2, 283.6) -> (18.4, 281.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 4.342e+05 (2.174e+05 2.167e+05) (ext = 3.943e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1884.7MB
*** Finished refinePlace (0:40:55 mem=1884.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1884.7M)


Density : 0.9733
Max route overflow : 0.0009


*** Finish Physical Update (cpu=0:00:01.7 real=0:00:01.0 mem=1884.7M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -1.061 -> -1.103 (bump = 0.042)
Begin: GigaOpt postEco optimization
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 43 nets with fixed/cover wires excluded.
Info: 160 clock nets excluded from IPO operation.
*info: 160 clock nets excluded
*info: 2 special nets excluded.
*info: 3516 no-driver nets excluded.
*info: 43 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.103 TNS Slack -727.868 Density 97.33
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.103|   -1.103|-727.729| -727.868|    97.33%|   0:00:00.0| 1887.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[91]                            |
|  -1.103|   -1.103|-727.729| -727.868|    97.33%|   0:00:01.0| 1906.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[91]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=1906.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.033|   -1.103|  -0.139| -727.868|    97.33%|   0:00:00.0| 1906.1M|   WC_VIEW|  default| out[107]                                           |
|  -0.033|   -1.103|  -0.139| -727.868|    97.33%|   0:00:00.0| 1906.1M|   WC_VIEW|  default| out[107]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1906.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:01.0 mem=1906.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 160 constrained nets 
Layer 7 has 187 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1906.1M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -1.061 -> -1.103 (bump = 0.042)
Begin: GigaOpt nonLegal postEco optimization
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 43 nets with fixed/cover wires excluded.
Info: 160 clock nets excluded from IPO operation.
*info: 160 clock nets excluded
*info: 2 special nets excluded.
*info: 3516 no-driver nets excluded.
*info: 43 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.103 TNS Slack -727.868 Density 97.33
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.103|   -1.103|-727.729| -727.868|    97.33%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[91]                            |
|  -1.103|   -1.103|-727.729| -727.868|    97.33%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[91]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=1906.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.033|   -1.103|  -0.139| -727.868|    97.33%|   0:00:00.0| 1906.1M|   WC_VIEW|  default| out[107]                                           |
|  -0.033|   -1.103|  -0.057| -727.786|    97.33%|   0:00:01.0| 1906.1M|   WC_VIEW|  default| out[107]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=1906.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.7 real=0:00:01.0 mem=1906.1M) ***
** GigaOpt Optimizer WNS Slack -1.103 TNS Slack -727.786 Density 97.33
*** Starting refinePlace (0:41:06 mem=1906.1M) ***
Total net bbox length = 4.342e+05 (2.174e+05 2.167e+05) (ext = 3.944e+04)
Density distribution unevenness ratio = 1.242%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1906.1MB
Summary Report:
Instances move: 0 (out of 20467 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.342e+05 (2.174e+05 2.167e+05) (ext = 3.944e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1906.1MB
*** Finished refinePlace (0:41:06 mem=1906.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1906.1M)


Density : 0.9733
Max route overflow : 0.0009


*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=1906.1M) ***
** GigaOpt Optimizer WNS Slack -1.103 TNS Slack -727.786 Density 97.33
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.103|   -1.103|-727.729| -727.786|    97.33%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[91]                            |
|  -1.103|   -1.103|-727.729| -727.786|    97.33%|   0:00:01.0| 1906.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[91]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=1906.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.033|   -1.103|  -0.057| -727.786|    97.33%|   0:00:00.0| 1906.1M|   WC_VIEW|  default| out[107]                                           |
|  -0.033|   -1.103|  -0.057| -727.786|    97.33%|   0:00:00.0| 1906.1M|   WC_VIEW|  default| out[107]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1906.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.6 real=0:00:01.0 mem=1906.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 160 constrained nets 
Layer 7 has 187 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:03.6 real=0:00:03.0 mem=1906.1M) ***

End: GigaOpt nonLegal postEco optimization
Design TNS changes after trial route: -712.478 -> -727.686
Begin: GigaOpt TNS recovery
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 43 nets with fixed/cover wires excluded.
Info: 160 clock nets excluded from IPO operation.
*info: 160 clock nets excluded
*info: 2 special nets excluded.
*info: 3516 no-driver nets excluded.
*info: 43 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.103 TNS Slack -727.786 Density 97.33
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.103|   -1.103|-727.729| -727.786|    97.33%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[91]                            |
|  -1.103|   -1.103|-727.301| -727.358|    97.33%|   0:00:01.0| 1906.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[92]                            |
|  -1.103|   -1.103|-727.005| -727.062|    97.33%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[123]                           |
|  -1.103|   -1.103|-726.953| -727.010|    97.33%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[123]                           |
|  -1.103|   -1.103|-726.775| -726.832|    97.33%|   0:00:01.0| 1906.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[90]                            |
|  -1.103|   -1.103|-726.764| -726.822|    97.33%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[90]                            |
|  -1.103|   -1.103|-726.621| -726.678|    97.34%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[117]                           |
|  -1.103|   -1.103|-726.553| -726.611|    97.34%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[117]                           |
|  -1.103|   -1.103|-726.533| -726.591|    97.34%|   0:00:01.0| 1906.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[117]                           |
|  -1.103|   -1.103|-726.529| -726.586|    97.34%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[117]                           |
|  -1.103|   -1.103|-726.301| -726.359|    97.34%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[67]                            |
|  -1.103|   -1.103|-726.285| -726.342|    97.34%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[67]                            |
|  -1.103|   -1.103|-726.064| -726.121|    97.34%|   0:00:01.0| 1906.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[96]                            |
|  -1.103|   -1.103|-726.051| -726.108|    97.34%|   0:00:01.0| 1906.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[50]                            |
|  -1.103|   -1.103|-726.011| -726.069|    97.34%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[50]                            |
|  -1.103|   -1.103|-725.852| -725.909|    97.34%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_10_/D               |
|  -1.103|   -1.103|-725.793| -725.851|    97.34%|   0:00:01.0| 1906.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_9_/D                |
|  -1.103|   -1.103|-725.776| -725.833|    97.34%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_9_/D                |
|  -1.103|   -1.103|-725.679| -725.737|    97.35%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_7_/D                |
|  -1.103|   -1.103|-725.627| -725.684|    97.35%|   0:00:01.0| 1906.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
|  -1.103|   -1.103|-725.497| -725.555|    97.35%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_7_/D                |
|  -1.103|   -1.103|-725.415| -725.472|    97.35%|   0:00:01.0| 1906.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[73]                            |
|  -1.103|   -1.103|-725.404| -725.461|    97.35%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[73]                            |
|  -1.103|   -1.103|-725.339| -725.397|    97.35%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_16_/D               |
|  -1.103|   -1.103|-725.279| -725.337|    97.35%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[114]                           |
|  -1.103|   -1.103|-724.923| -724.980|    97.35%|   0:00:01.0| 1906.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[34]                            |
|  -1.103|   -1.103|-724.871| -724.928|    97.35%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_12_/D               |
|  -1.103|   -1.103|-724.862| -724.919|    97.35%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_17_/D   |
|  -1.103|   -1.103|-724.809| -724.867|    97.35%|   0:00:01.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_17_/D   |
|  -1.103|   -1.103|-724.800| -724.858|    97.35%|   0:00:01.0| 1906.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
|  -1.103|   -1.103|-724.571| -724.629|    97.35%|   0:00:01.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_10_/D   |
|  -1.103|   -1.103|-724.524| -724.581|    97.35%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_10_/D   |
|  -1.103|   -1.103|-724.412| -724.469|    97.35%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_10_/D   |
|  -1.103|   -1.103|-724.412| -724.469|    97.35%|   0:00:02.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_15_/D   |
|  -1.103|   -1.103|-724.387| -724.444|    97.35%|   0:00:01.0| 1906.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_10_/D               |
|  -1.103|   -1.103|-724.367| -724.424|    97.35%|   0:00:01.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -1.103|   -1.103|-724.350| -724.407|    97.35%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -1.103|   -1.103|-723.993| -724.050|    97.35%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_6_/D    |
|  -1.103|   -1.103|-723.965| -724.022|    97.35%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_10_/D   |
|  -1.103|   -1.103|-723.965| -724.022|    97.35%|   0:00:01.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -1.103|   -1.103|-723.714| -723.772|    97.35%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
|  -1.103|   -1.103|-723.466| -723.524|    97.35%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_5_/D    |
|  -1.103|   -1.103|-723.413| -723.470|    97.36%|   0:00:01.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_9_/D    |
|  -1.103|   -1.103|-723.389| -723.447|    97.36%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/D   |
|  -1.103|   -1.103|-723.167| -723.225|    97.36%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/D    |
|  -1.103|   -1.103|-722.798| -722.855|    97.36%|   0:00:01.0| 1906.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_12_/D                                           |
|  -1.103|   -1.103|-722.528| -722.585|    97.36%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_13_/D   |
|  -1.103|   -1.103|-722.507| -722.565|    97.36%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_13_/D   |
|  -1.103|   -1.103|-722.403| -722.461|    97.36%|   0:00:01.0| 1906.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_1_/D                                            |
|  -1.103|   -1.103|-722.341| -722.398|    97.36%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_3_/D    |
|  -1.103|   -1.103|-722.129| -722.186|    97.36%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_3_/D    |
|  -1.103|   -1.103|-722.082| -722.140|    97.36%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_3_/D    |
|  -1.103|   -1.103|-721.281| -721.339|    97.36%|   0:00:01.0| 1906.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_18_/D                                           |
|  -1.103|   -1.103|-721.265| -721.322|    97.36%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_59_/D                                           |
|  -1.103|   -1.103|-720.848| -720.905|    97.36%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_59_/D                                         |
|  -1.103|   -1.103|-720.638| -720.695|    97.36%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_35_/D                                           |
|  -1.103|   -1.103|-720.431| -720.488|    97.36%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_6_/D    |
|  -1.103|   -1.103|-719.832| -719.890|    97.36%|   0:00:01.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_4_/D    |
|  -1.103|   -1.103|-716.642| -716.699|    97.36%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_2_/D    |
|  -1.103|   -1.103|-716.114| -716.171|    97.36%|   0:00:01.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_9_/D    |
|  -1.103|   -1.103|-716.075| -716.133|    97.36%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_49_/D                                           |
|  -1.103|   -1.103|-716.054| -716.112|    97.36%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_35_/D                                         |
|  -1.103|   -1.103|-716.005| -716.062|    97.36%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_2_/D    |
|  -1.103|   -1.103|-713.819| -713.876|    97.37%|   0:00:01.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_7_/D    |
|  -1.103|   -1.103|-713.795| -713.853|    97.37%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_43_/D                                         |
|  -1.103|   -1.103|-711.444| -711.501|    97.37%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_5_/D    |
|  -1.103|   -1.103|-711.044| -711.102|    97.37%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_7_/E    |
|  -1.103|   -1.103|-710.945| -711.002|    97.37%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_5_/D    |
|  -1.103|   -1.103|-709.263| -709.320|    97.37%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_5_/D    |
|  -1.103|   -1.103|-708.945| -709.002|    97.37%|   0:00:01.0| 1906.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/cnt_q_r |
|        |         |        |         |          |            |        |          |         | eg_2_/D                                            |
|  -1.103|   -1.103|-708.863| -708.920|    97.37%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_0_/ |
|        |         |        |         |          |            |        |          |         | D                                                  |
|  -1.103|   -1.103|-708.863| -708.920|    97.37%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[91]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:24.6 real=0:00:25.0 mem=1906.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.033|   -1.103|  -0.057| -708.920|    97.37%|   0:00:00.0| 1906.1M|   WC_VIEW|  default| out[107]                                           |
|  -0.033|   -1.103|  -0.052| -708.917|    97.37%|   0:00:00.0| 1906.1M|   WC_VIEW|  default| out[107]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1906.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:24.8 real=0:00:25.0 mem=1906.1M) ***
** GigaOpt Optimizer WNS Slack -1.103 TNS Slack -708.917 Density 97.37
*** Starting refinePlace (0:41:37 mem=1906.1M) ***
Total net bbox length = 4.343e+05 (2.176e+05 2.168e+05) (ext = 3.944e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1906.1MB
Summary Report:
Instances move: 0 (out of 20467 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.343e+05 (2.176e+05 2.168e+05) (ext = 3.944e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1906.1MB
*** Finished refinePlace (0:41:38 mem=1906.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1906.1M)


Density : 0.9737
Max route overflow : 0.0009


*** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=1906.1M) ***
** GigaOpt Optimizer WNS Slack -1.103 TNS Slack -709.257 Density 97.37
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 160 constrained nets 
Layer 7 has 187 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:27.1 real=0:00:27.0 mem=1906.1M) ***

End: GigaOpt TNS recovery
GigaOpt: WNS changes after routing: -1.061 -> -1.103 (bump = 0.042)
Begin: GigaOpt postEco optimization
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 43 nets with fixed/cover wires excluded.
Info: 160 clock nets excluded from IPO operation.
*info: 160 clock nets excluded
*info: 2 special nets excluded.
*info: 3516 no-driver nets excluded.
*info: 43 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.103 TNS Slack -709.257 Density 97.37
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.103|   -1.103|-709.205| -709.257|    97.37%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[91]                            |
|  -1.103|   -1.103|-709.205| -709.257|    97.37%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[91]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1906.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.033|   -1.103|  -0.052| -709.257|    97.37%|   0:00:00.0| 1906.1M|   WC_VIEW|  default| out[107]                                           |
|  -0.033|   -1.103|  -0.052| -709.257|    97.37%|   0:00:00.0| 1906.1M|   WC_VIEW|  default| out[107]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1906.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:00.0 mem=1906.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 160 constrained nets 
Layer 7 has 187 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1906.1M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 0.129%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 43 nets with fixed/cover wires excluded.
Info: 160 clock nets excluded from IPO operation.
*info: 160 clock nets excluded
*info: 2 special nets excluded.
*info: 3516 no-driver nets excluded.
*info: 43 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.103 TNS Slack -709.257 Density 97.37
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.103|   -1.103|-709.205| -709.257|    97.37%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[91]                            |
|  -1.103|   -1.103|-709.205| -709.257|    97.37%|   0:00:01.0| 1906.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_9_/D                |
|  -1.103|   -1.103|-709.205| -709.257|    97.37%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_13_/D               |
|  -1.103|   -1.103|-709.205| -709.257|    97.37%|   0:00:01.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_12_/D   |
|  -1.103|   -1.103|-709.205| -709.257|    97.37%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_6_/D    |
|  -1.103|   -1.103|-709.205| -709.257|    97.37%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
|  -1.103|   -1.103|-709.205| -709.257|    97.37%|   0:00:01.0| 1906.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_3_/D    |
|  -1.103|   -1.103|-709.205| -709.257|    97.37%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_52_/D                                         |
|  -1.103|   -1.103|-709.205| -709.257|    97.37%|   0:00:00.0| 1906.1M|   WC_VIEW|  reg2reg| psum_mem_instance/D[91]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.9 real=0:00:03.0 mem=1906.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.033|   -1.103|  -0.052| -709.257|    97.37%|   0:00:00.0| 1906.1M|   WC_VIEW|  default| out[107]                                           |
|  -0.033|   -1.103|  -0.052| -709.257|    97.37%|   0:00:00.0| 1906.1M|   WC_VIEW|  default| out[107]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1906.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.1 real=0:00:03.0 mem=1906.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 160 constrained nets 
Layer 7 has 187 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:03.5 real=0:00:03.0 mem=1906.1M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:04:47, real = 0:04:45, mem = 1704.1M, totSessionCpu=0:41:51 **
** Profile ** Start :  cpu=0:00:00.0, mem=1704.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=1704.1M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1712.1M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1712.1M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.103  | -1.103  | -0.033  |
|           TNS (ns):|-709.256 |-709.204 | -0.052  |
|    Violating Paths:|  1336   |  1334   |    2    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |      1 (5)       |   -0.032   |      1 (5)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 37.033%
       (97.370% with Fillers)
Routing Overflow: 0.01% H and 0.09% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1712.1M
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 43 nets with fixed/cover wires excluded.
Info: 160 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1402.57MB/1402.57MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1402.57MB/1402.57MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1402.57MB/1402.57MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-14 14:27:33 (2025-Mar-14 21:27:33 GMT)
2025-Mar-14 14:27:33 (2025-Mar-14 21:27:33 GMT): 10%
2025-Mar-14 14:27:33 (2025-Mar-14 21:27:33 GMT): 20%
2025-Mar-14 14:27:33 (2025-Mar-14 21:27:33 GMT): 30%
2025-Mar-14 14:27:33 (2025-Mar-14 21:27:33 GMT): 40%
2025-Mar-14 14:27:33 (2025-Mar-14 21:27:33 GMT): 50%
2025-Mar-14 14:27:33 (2025-Mar-14 21:27:33 GMT): 60%
2025-Mar-14 14:27:33 (2025-Mar-14 21:27:33 GMT): 70%
2025-Mar-14 14:27:33 (2025-Mar-14 21:27:33 GMT): 80%
2025-Mar-14 14:27:33 (2025-Mar-14 21:27:33 GMT): 90%

Finished Levelizing
2025-Mar-14 14:27:33 (2025-Mar-14 21:27:33 GMT)

Starting Activity Propagation
2025-Mar-14 14:27:33 (2025-Mar-14 21:27:33 GMT)
2025-Mar-14 14:27:34 (2025-Mar-14 21:27:34 GMT): 10%
2025-Mar-14 14:27:34 (2025-Mar-14 21:27:34 GMT): 20%
2025-Mar-14 14:27:34 (2025-Mar-14 21:27:34 GMT): 30%

Finished Activity Propagation
2025-Mar-14 14:27:34 (2025-Mar-14 21:27:34 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1405.47MB/1405.47MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-14 14:27:34 (2025-Mar-14 21:27:34 GMT)
 ... Calculating switching power
2025-Mar-14 14:27:34 (2025-Mar-14 21:27:34 GMT): 10%
2025-Mar-14 14:27:34 (2025-Mar-14 21:27:34 GMT): 20%
2025-Mar-14 14:27:34 (2025-Mar-14 21:27:34 GMT): 30%
2025-Mar-14 14:27:34 (2025-Mar-14 21:27:34 GMT): 40%
2025-Mar-14 14:27:34 (2025-Mar-14 21:27:34 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-14 14:27:35 (2025-Mar-14 21:27:35 GMT): 60%
2025-Mar-14 14:27:35 (2025-Mar-14 21:27:35 GMT): 70%
2025-Mar-14 14:27:36 (2025-Mar-14 21:27:36 GMT): 80%
2025-Mar-14 14:27:36 (2025-Mar-14 21:27:36 GMT): 90%

Finished Calculating power
2025-Mar-14 14:27:37 (2025-Mar-14 21:27:37 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1405.47MB/1405.47MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1405.47MB/1405.47MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1405.47MB/1405.47MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-14 14:27:37 (2025-Mar-14 21:27:37 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       55.79238624 	   59.2469%
Total Switching Power:      37.25711771 	   39.5640%
Total Leakage Power:         1.11972000 	    1.1891%
Total Power:                94.16922421
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         19.99       1.726      0.1482       21.86       23.22
Macro                                  0      0.6362      0.1743      0.8105      0.8607
IO                                     0           0           0           0           0
Combinational                      32.46       30.53       0.774       63.76       67.71
Clock (Combinational)              3.349       4.361     0.02329       7.734       8.213
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              55.79       37.26        1.12       94.17         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      55.79       37.26        1.12       94.17         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.349       4.361     0.02329       7.734       8.213
-----------------------------------------------------------------------------------------
Total                              3.349       4.361     0.02329       7.734       8.213
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16): 	    0.3439
* 		Highest Leakage Power: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U830 (FA1D4): 	 0.0002641
* 		Total Cap: 	1.6431e-10 F
* 		Total instances in design: 151057
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 130546
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1418.87MB/1418.87MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -1.103  TNS Slack -709.257 Density 97.37
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    97.37%|        -|  -1.103|-709.257|   0:00:00.0| 1866.0M|
|    97.37%|        0|  -1.103|-709.257|   0:00:04.0| 1869.0M|
|    97.37%|        0|  -1.103|-709.257|   0:00:12.0| 1875.0M|
|    97.36%|       28|  -1.103|-709.257|   0:00:05.0| 1877.8M|
|    97.26%|      903|  -1.104|-709.234|   0:00:08.0| 1879.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.103  TNS Slack -709.234 Density 97.26
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 160 constrained nets 
Layer 7 has 187 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:30.9) (real = 0:00:30.0) **
Executing incremental physical updates
*** Starting refinePlace (0:42:28 mem=1845.5M) ***
Total net bbox length = 4.341e+05 (2.175e+05 2.166e+05) (ext = 3.944e+04)
Density distribution unevenness ratio = 1.339%
Density distribution unevenness ratio = 1.255%
Move report: Detail placement moves 122 insts, mean move: 3.54 um, max move: 28.80 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U275): (45.40, 242.20) --> (45.40, 213.40)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1845.5MB
Summary Report:
Instances move: 36 (out of 20436 movable)
Mean displacement: 5.29 um
Max displacement: 28.80 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U275) (45.4, 242.2) -> (45.4, 213.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
Total net bbox length = 4.344e+05 (2.175e+05 2.168e+05) (ext = 3.944e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1845.5MB
*** Finished refinePlace (0:42:29 mem=1845.5M) ***
Checking setup slack degradation ...
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 43 nets with fixed/cover wires excluded.
Info: 160 clock nets excluded from IPO operation.
Info: 43 nets with fixed/cover wires excluded.
Info: 160 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.103|   -1.103|-709.234| -709.234|    97.26%|   0:00:00.0| 1898.9M|   WC_VIEW|  reg2reg| psum_mem_instance/D[91]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1898.9M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1898.9M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 160 constrained nets 
Layer 7 has 187 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1512.71MB/1512.71MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1512.71MB/1512.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1512.71MB/1512.71MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-14 14:28:16 (2025-Mar-14 21:28:16 GMT)
2025-Mar-14 14:28:16 (2025-Mar-14 21:28:16 GMT): 10%
2025-Mar-14 14:28:16 (2025-Mar-14 21:28:16 GMT): 20%
2025-Mar-14 14:28:16 (2025-Mar-14 21:28:16 GMT): 30%
2025-Mar-14 14:28:16 (2025-Mar-14 21:28:16 GMT): 40%
2025-Mar-14 14:28:16 (2025-Mar-14 21:28:16 GMT): 50%
2025-Mar-14 14:28:16 (2025-Mar-14 21:28:16 GMT): 60%
2025-Mar-14 14:28:16 (2025-Mar-14 21:28:16 GMT): 70%
2025-Mar-14 14:28:16 (2025-Mar-14 21:28:16 GMT): 80%
2025-Mar-14 14:28:16 (2025-Mar-14 21:28:16 GMT): 90%

Finished Levelizing
2025-Mar-14 14:28:16 (2025-Mar-14 21:28:16 GMT)

Starting Activity Propagation
2025-Mar-14 14:28:16 (2025-Mar-14 21:28:16 GMT)
2025-Mar-14 14:28:17 (2025-Mar-14 21:28:17 GMT): 10%
2025-Mar-14 14:28:17 (2025-Mar-14 21:28:17 GMT): 20%
2025-Mar-14 14:28:17 (2025-Mar-14 21:28:17 GMT): 30%

Finished Activity Propagation
2025-Mar-14 14:28:17 (2025-Mar-14 21:28:17 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1512.71MB/1512.71MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-14 14:28:17 (2025-Mar-14 21:28:17 GMT)
 ... Calculating switching power
2025-Mar-14 14:28:17 (2025-Mar-14 21:28:17 GMT): 10%
2025-Mar-14 14:28:17 (2025-Mar-14 21:28:17 GMT): 20%
2025-Mar-14 14:28:17 (2025-Mar-14 21:28:17 GMT): 30%
2025-Mar-14 14:28:17 (2025-Mar-14 21:28:17 GMT): 40%
2025-Mar-14 14:28:17 (2025-Mar-14 21:28:17 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-14 14:28:18 (2025-Mar-14 21:28:18 GMT): 60%
2025-Mar-14 14:28:18 (2025-Mar-14 21:28:18 GMT): 70%
2025-Mar-14 14:28:19 (2025-Mar-14 21:28:19 GMT): 80%
2025-Mar-14 14:28:19 (2025-Mar-14 21:28:19 GMT): 90%

Finished Calculating power
2025-Mar-14 14:28:20 (2025-Mar-14 21:28:20 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1512.71MB/1512.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1512.71MB/1512.71MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1512.71MB/1512.71MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-14 14:28:20 (2025-Mar-14 21:28:20 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       55.55108584 	   59.2463%
Total Switching Power:      37.09928669 	   39.5671%
Total Leakage Power:         1.11252001 	    1.1865%
Total Power:                93.76289282
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         19.99       1.724      0.1482       21.86       23.32
Macro                                  0      0.6355      0.1743      0.8098      0.8637
IO                                     0           0           0           0           0
Combinational                      32.21       30.38      0.7668       63.35       67.57
Clock (Combinational)              3.349       4.361     0.02329       7.734       8.248
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              55.55        37.1       1.113       93.76         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      55.55        37.1       1.113       93.76         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.349       4.361     0.02329       7.734       8.248
-----------------------------------------------------------------------------------------
Total                              3.349       4.361     0.02329       7.734       8.248
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16): 	    0.3432
* 		Highest Leakage Power: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U830 (FA1D4): 	 0.0002641
* 		Total Cap: 	1.63685e-10 F
* 		Total instances in design: 151026
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 130546
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1512.71MB/1512.71MB)

*** Finished Leakage Power Optimization (cpu=0:00:43, real=0:00:42, mem=1728.54M, totSessionCpu=0:42:39).
Extraction called for design 'core' of instances=151026 and nets=26041 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1710.059M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1805.97 CPU=0:00:02.9 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 1806.0M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1441.40MB/1441.40MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1441.40MB/1441.40MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1441.40MB/1441.40MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-14 14:28:26 (2025-Mar-14 21:28:26 GMT)
2025-Mar-14 14:28:26 (2025-Mar-14 21:28:26 GMT): 10%
2025-Mar-14 14:28:26 (2025-Mar-14 21:28:26 GMT): 20%
2025-Mar-14 14:28:26 (2025-Mar-14 21:28:26 GMT): 30%

Finished Activity Propagation
2025-Mar-14 14:28:27 (2025-Mar-14 21:28:27 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1441.82MB/1441.82MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-14 14:28:27 (2025-Mar-14 21:28:27 GMT)
 ... Calculating switching power
2025-Mar-14 14:28:27 (2025-Mar-14 21:28:27 GMT): 10%
2025-Mar-14 14:28:27 (2025-Mar-14 21:28:27 GMT): 20%
2025-Mar-14 14:28:27 (2025-Mar-14 21:28:27 GMT): 30%
2025-Mar-14 14:28:27 (2025-Mar-14 21:28:27 GMT): 40%
2025-Mar-14 14:28:27 (2025-Mar-14 21:28:27 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-14 14:28:27 (2025-Mar-14 21:28:27 GMT): 60%
2025-Mar-14 14:28:28 (2025-Mar-14 21:28:28 GMT): 70%
2025-Mar-14 14:28:28 (2025-Mar-14 21:28:28 GMT): 80%
2025-Mar-14 14:28:29 (2025-Mar-14 21:28:29 GMT): 90%

Finished Calculating power
2025-Mar-14 14:28:29 (2025-Mar-14 21:28:29 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1442.36MB/1442.36MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1442.36MB/1442.36MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:04, mem(process/total)=1442.36MB/1442.36MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-14 14:28:29 (2025-Mar-14 21:28:29 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*	        WC_VIEW: ./subckt/sram_w16_WC.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       55.55105450 	   59.2463%
Total Switching Power:      37.09928669 	   39.5671%
Total Leakage Power:         1.11252001 	    1.1865%
Total Power:                93.76286149
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         19.99       1.724      0.1482       21.86       23.32
Macro                                  0      0.6355      0.1743      0.8098      0.8637
IO                                     0           0           0           0           0
Combinational                      32.21       30.38      0.7668       63.35       67.57
Clock (Combinational)              3.349       4.361     0.02329       7.734       8.248
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              55.55        37.1       1.113       93.76         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      55.55        37.1       1.113       93.76         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.349       4.361     0.02329       7.734       8.248
-----------------------------------------------------------------------------------------
Total                              3.349       4.361     0.02329       7.734       8.248
-----------------------------------------------------------------------------------------
Total leakage power = 1.11252 mW
Cell usage statistics:  
Library tcbn65gpluswc , 151023 cells ( 100.000000%) , 1.11252 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1450.21MB/1450.21MB)


Output file is ./timingReports/core_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:45, real = 0:05:44, mem = 1729.7M, totSessionCpu=0:42:49 **
** Profile ** Start :  cpu=0:00:00.0, mem=1729.7M
** Profile ** Other data :  cpu=0:00:00.2, mem=1729.7M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1739.7M
** Profile ** Total reports :  cpu=0:00:00.7, mem=1731.6M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1731.6M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.104  | -1.104  | -0.032  |
|           TNS (ns):|-709.121 |-709.069 | -0.052  |
|    Violating Paths:|  1336   |  1334   |    2    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |      1 (5)       |   -0.032   |      1 (5)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.919%
       (97.255% with Fillers)
Routing Overflow: 0.01% H and 0.09% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1731.6M
**optDesign ... cpu = 0:05:47, real = 0:05:45, mem = 1729.6M, totSessionCpu=0:42:50 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 21 warning(s), 0 error(s)

**ccopt_design ... cpu = 0:07:21, real = 0:07:19, mem = 1662.5M, totSessionCpu=0:42:51 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1668.5M, totSessionCpu=0:42:53 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1668.5M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 397, Num usable cells 542
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 397, Num usable cells 542
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:42:53 mem=1668.5M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:02.8 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:03.2  real=0:00:03.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:04.0 totSessionCpu=0:00:08.6 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:04.6 real=0:00:05.0 totSessionCpu=0:00:08.6 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=0.0M
Done building hold timer [22397 node(s), 31911 edge(s), 1 view(s)] (fixHold) cpu=0:00:05.7 real=0:00:06.0 totSessionCpu=0:00:09.7 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:05.9 real=0:00:07.0 totSessionCpu=0:42:59 mem=1668.5M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1668.5M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1676.6M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1676.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=1676.6M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1676.6M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.104  | -1.104  | -0.032  |
|           TNS (ns):|-709.121 |-709.069 | -0.052  |
|    Violating Paths:|  1336   |  1334   |    2    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.482  | -0.482  |  0.000  |
|           TNS (ns):| -40.081 | -40.081 |  0.000  |
|    Violating Paths:|   271   |   271   |    0    |
|          All Paths:|  2670   |  2670   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |      1 (5)       |   -0.032   |      1 (5)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.919%
       (97.255% with Fillers)
Routing Overflow: 0.01% H and 0.09% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:09, real = 0:00:11, mem = 1668.5M, totSessionCpu=0:43:02 **
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 43 nets with fixed/cover wires excluded.
Info: 160 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:09.4 real=0:00:10.0 totSessionCpu=0:43:03 mem=1876.1M density=97.255% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.4822
      TNS :     -40.0812
      #VP :          271
  Density :      97.255%
------------------------------------------------------------------------------------------
 cpu=0:00:09.7 real=0:00:11.0 totSessionCpu=0:43:03 mem=1876.1M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.4822
      TNS :     -40.0812
      #VP :          271
  Density :      97.255%
------------------------------------------------------------------------------------------
 cpu=0:00:09.8 real=0:00:11.0 totSessionCpu=0:43:03 mem=1876.1M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:09.9 real=0:00:11.0 totSessionCpu=0:43:03 mem=1876.1M density=97.255% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 3669 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post CTS Hold Fixing (cpu=0:00:10.0 real=0:00:11.0 totSessionCpu=0:43:03 mem=1876.1M density=97.255%) ***
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 1721.5M, totSessionCpu=0:43:04 **
** Profile ** Start :  cpu=0:00:00.0, mem=1721.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=1721.5M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:02.7 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.1  real=0:00:04.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:04.0 totSessionCpu=0:00:13.6 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:0-2:00.0, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:04.2, mem=1731.5M
** Profile ** Total reports :  cpu=0:00:00.7, mem=1723.5M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1723.5M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.104  | -1.104  | -0.032  |
|           TNS (ns):|-709.121 |-709.069 | -0.052  |
|    Violating Paths:|  1336   |  1334   |    2    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.482  | -0.482  |  0.000  |
|           TNS (ns):| -40.081 | -40.081 |  0.000  |
|    Violating Paths:|   271   |   271   |    0    |
|          All Paths:|  2670   |  2670   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |      1 (5)       |   -0.032   |      1 (5)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.919%
       (97.255% with Fillers)
Routing Overflow: 0.01% H and 0.09% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1723.5M
**optDesign ... cpu = 0:00:17, real = 0:00:19, mem = 1721.5M, totSessionCpu=0:43:09 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.22263 in cts.enc.dat/scheduling_file.cts
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.4 real=0:00:01.0 mem=1721.5M) ***
Saving DEF file ...
Saving rc congestion map cts.enc.dat.tmp/core.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> zoomBox 35.776 211.483 206.591 182.227
<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1350.64 (MB), peak = 1567.44 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1662.1M, init mem=1662.1M)
*info: Placed = 151026         (Fixed = 44)
*info: Unplaced = 0           
Placement Density:97.26%(227258/233671)
Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.3; mem=1662.1M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (43) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1662.1M) ***
#Start route 160 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri Mar 14 15:47:49 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ connects to NET mac_array_instance/CTS_38 at location ( 274.300 252.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_56_ connects to NET mac_array_instance/CTS_38 at location ( 269.500 252.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_58_ connects to NET mac_array_instance/CTS_38 at location ( 265.500 263.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_ connects to NET mac_array_instance/CTS_38 at location ( 265.100 268.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ connects to NET mac_array_instance/CTS_38 at location ( 265.300 266.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ connects to NET mac_array_instance/CTS_38 at location ( 260.700 266.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_ connects to NET mac_array_instance/CTS_38 at location ( 269.900 272.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_63_ connects to NET mac_array_instance/CTS_38 at location ( 264.900 272.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_63_ connects to NET mac_array_instance/CTS_38 at location ( 259.300 272.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ connects to NET mac_array_instance/CTS_38 at location ( 227.900 268.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ connects to NET mac_array_instance/CTS_38 at location ( 227.500 259.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ connects to NET mac_array_instance/CTS_38 at location ( 226.100 257.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ connects to NET mac_array_instance/CTS_38 at location ( 220.100 257.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_50_ connects to NET mac_array_instance/CTS_38 at location ( 219.500 266.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_ connects to NET mac_array_instance/CTS_38 at location ( 219.500 262.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_ connects to NET mac_array_instance/CTS_38 at location ( 219.500 261.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ connects to NET mac_array_instance/CTS_38 at location ( 219.500 255.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_49_ connects to NET mac_array_instance/CTS_38 at location ( 219.500 253.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ connects to NET mac_array_instance/CTS_38 at location ( 219.500 250.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_ connects to NET mac_array_instance/CTS_38 at location ( 219.500 248.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_38 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_94 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_93 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_37 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_3__mac_col_inst/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_36 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_34 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_33 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_86 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_32 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_31 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_80 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_78 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/CTS_14 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 26039 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1383.84 (MB), peak = 1567.44 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 405.200 239.400 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 43.520 235.900 ) on M1 for NET CTS_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 123.520 149.490 ) on M1 for NET CTS_77. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 138.920 162.110 ) on M1 for NET CTS_77. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 152.920 163.890 ) on M1 for NET CTS_77. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 144.920 176.510 ) on M1 for NET CTS_77. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 148.920 180.110 ) on M1 for NET CTS_77. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 158.720 172.910 ) on M1 for NET CTS_77. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 160.320 183.710 ) on M1 for NET CTS_77. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 169.320 171.090 ) on M1 for NET CTS_77. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 165.520 171.090 ) on M1 for NET CTS_77. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 163.320 160.290 ) on M1 for NET CTS_77. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 139.920 169.310 ) on M1 for NET CTS_77. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 139.920 176.510 ) on M1 for NET CTS_77. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 141.920 183.710 ) on M1 for NET CTS_77. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 157.720 167.490 ) on M1 for NET CTS_77. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 162.120 181.890 ) on M1 for NET CTS_77. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 162.520 172.910 ) on M1 for NET CTS_77. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 162.120 169.310 ) on M1 for NET CTS_77. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 132.520 153.090 ) on M1 for NET CTS_77. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#38 routed nets are extracted.
#    38 (0.15%) extracted nets are partially routed.
#5 routed nets are imported.
#117 (0.45%) nets are without wires.
#25881 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 26041.
#
#Number of eco nets is 38
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 14 15:47:56 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 14 15:47:57 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2149         767       37830    92.91%
#  Metal 2        V        2118         802       37830    24.54%
#  Metal 3        H        2255         661       37830    22.70%
#  Metal 4        V        2275         645       37830    22.73%
#  Metal 5        H        2718         198       37830     0.01%
#  Metal 6        V        2919           1       37830     0.00%
#  Metal 7        H         727           0       37830     0.00%
#  Metal 8        V         729           0       37830     0.00%
#  --------------------------------------------------------------
#  Total                  15891      13.16%  302640    20.36%
#
#  160 nets (0.61%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1388.61 (MB), peak = 1567.44 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1432.59 (MB), peak = 1567.44 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1433.02 (MB), peak = 1567.44 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 3527 (skipped).
#Total number of nets with skipped attribute = 22354 (skipped).
#Total number of routable nets = 160.
#Total number of nets in the design = 26041.
#
#155 routable nets have only global wires.
#5 routable nets have only detail routed wires.
#22354 skipped nets have only detail routed wires.
#155 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                155               0  
#------------------------------------------------
#        Total                155               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                160                197           22157  
#-------------------------------------------------------------------
#        Total                160                197           22157  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 160
#Total wire length = 18425 um.
#Total half perimeter of net bounding box = 8879 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 343 um.
#Total wire length on LAYER M3 = 9922 um.
#Total wire length on LAYER M4 = 7968 um.
#Total wire length on LAYER M5 = 192 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 7182
#Total number of multi-cut vias = 24 (  0.3%)
#Total number of single cut vias = 7158 ( 99.7%)
#Up-Via Summary (total 7182):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        2425 ( 99.0%)        24 (  1.0%)       2449
#  Metal 2        2265 (100.0%)         0 (  0.0%)       2265
#  Metal 3        2444 (100.0%)         0 (  0.0%)       2444
#  Metal 4          24 (100.0%)         0 (  0.0%)         24
#-----------------------------------------------------------
#                 7158 ( 99.7%)        24 (  0.3%)       7182 
#
#Total number of involved priority nets 155
#Maximum src to sink distance for priority net 427.0
#Average of max src_to_sink distance for priority net 51.1
#Average of ave src_to_sink distance for priority net 38.0
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1433.56 (MB), peak = 1567.44 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1393.52 (MB), peak = 1567.44 (MB)
#Start Track Assignment.
#Done with 763 horizontal wires in 2 hboxes and 444 vertical wires in 2 hboxes.
#Done with 12 horizontal wires in 2 hboxes and 5 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 160
#Total wire length = 19088 um.
#Total half perimeter of net bounding box = 8879 um.
#Total wire length on LAYER M1 = 593 um.
#Total wire length on LAYER M2 = 342 um.
#Total wire length on LAYER M3 = 9950 um.
#Total wire length on LAYER M4 = 8000 um.
#Total wire length on LAYER M5 = 203 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 6988
#Total number of multi-cut vias = 24 (  0.3%)
#Total number of single cut vias = 6964 ( 99.7%)
#Up-Via Summary (total 6988):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        2333 ( 99.0%)        24 (  1.0%)       2357
#  Metal 2        2174 (100.0%)         0 (  0.0%)       2174
#  Metal 3        2433 (100.0%)         0 (  0.0%)       2433
#  Metal 4          24 (100.0%)         0 (  0.0%)         24
#-----------------------------------------------------------
#                 6964 ( 99.7%)        24 (  0.3%)       6988 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1411.10 (MB), peak = 1567.44 (MB)
#
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 37.93 (MB)
#Total memory = 1411.10 (MB)
#Peak memory = 1567.44 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.0% of the total area was rechecked for DRC, and 26.2% required routing.
#    number of violations = 16
#
#    By Layer and Type :
#	         MetSpc    Short   AdjCut   Totals
#	M1            0        0        2        2
#	M2            9        5        0       14
#	Totals        9        5        2       16
#107629 out of 151026 instances need to be verified(marked ipoed).
#    number of violations = 18
#
#    By Layer and Type :
#	         MetSpc    Short   AdjCut   Totals
#	M1            0        0        2        2
#	M2           11        5        0       16
#	Totals       11        5        2       18
#cpu time = 00:00:31, elapsed time = 00:00:31, memory = 1438.09 (MB), peak = 1567.44 (MB)
#start 1st optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1417.89 (MB), peak = 1567.44 (MB)
#start 2nd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1419.17 (MB), peak = 1567.44 (MB)
#start 3rd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1419.73 (MB), peak = 1567.44 (MB)
#start 4th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1419.89 (MB), peak = 1567.44 (MB)
#start 5th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1419.89 (MB), peak = 1567.44 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 160
#Total wire length = 16802 um.
#Total half perimeter of net bounding box = 8879 um.
#Total wire length on LAYER M1 = 11 um.
#Total wire length on LAYER M2 = 2066 um.
#Total wire length on LAYER M3 = 8718 um.
#Total wire length on LAYER M4 = 5848 um.
#Total wire length on LAYER M5 = 159 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 6092
#Total number of multi-cut vias = 154 (  2.5%)
#Total number of single cut vias = 5938 ( 97.5%)
#Up-Via Summary (total 6092):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        2324 ( 93.8%)       154 (  6.2%)       2478
#  Metal 2        2200 (100.0%)         0 (  0.0%)       2200
#  Metal 3        1412 (100.0%)         0 (  0.0%)       1412
#  Metal 4           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                 5938 ( 97.5%)       154 (  2.5%)       6092 
#
#Total number of DRC violations = 1
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 1
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:00:32
#Elapsed time = 00:00:32
#Increased memory = -3.46 (MB)
#Total memory = 1407.63 (MB)
#Peak memory = 1567.44 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:32
#Elapsed time = 00:00:32
#Increased memory = -3.46 (MB)
#Total memory = 1407.63 (MB)
#Peak memory = 1567.44 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:42
#Elapsed time = 00:00:42
#Increased memory = -19.43 (MB)
#Total memory = 1352.80 (MB)
#Peak memory = 1567.44 (MB)
#Number of warnings = 58
#Total number of warnings = 108
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 14 15:48:31 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri Mar 14 15:48:31 2025
#
#Generating timing data, please wait...
#22557 total nets, 160 already routed, 160 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1761.76 CPU=0:00:02.6 REAL=0:00:03.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1313.12 (MB), peak = 1567.44 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_22263.tif.gz ...
#Read in timing information for 270 ports, 20480 instances from timing file .timing_file_22263.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 26039 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#197/22514 = 0% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1301.59 (MB), peak = 1567.44 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 14 15:48:41 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 14 15:48:42 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2149         767       37830    92.91%
#  Metal 2        V        2118         802       37830    24.54%
#  Metal 3        H        2255         661       37830    22.70%
#  Metal 4        V        2275         645       37830    22.73%
#  Metal 5        H        2718         198       37830     0.01%
#  Metal 6        V        2919           1       37830     0.00%
#  Metal 7        H         727           0       37830     0.00%
#  Metal 8        V         729           0       37830     0.00%
#  --------------------------------------------------------------
#  Total                  15891      13.16%  302640    20.36%
#
#  160 nets (0.61%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1305.86 (MB), peak = 1567.44 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1401.69 (MB), peak = 1567.44 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1407.71 (MB), peak = 1567.44 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 3527 (skipped).
#Total number of routable nets = 22514.
#Total number of nets in the design = 26041.
#
#22354 routable nets have only global wires.
#160 routable nets have only detail routed wires.
#197 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#160 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#------------------------------------------------
#        Rules   Misc Constraints   Unconstrained  
#------------------------------------------------
#      Default                197           22157  
#------------------------------------------------
#        Total                197           22157  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                160                197           22157  
#-------------------------------------------------------------------
#        Total                160                197           22157  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     88(0.31%)     86(0.30%)     17(0.06%)      5(0.02%)   (0.69%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     88(0.04%)     86(0.04%)     17(0.01%)      5(0.00%)   (0.08%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.00% H + 0.15% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 160
#Total wire length = 456192 um.
#Total half perimeter of net bounding box = 459870 um.
#Total wire length on LAYER M1 = 2959 um.
#Total wire length on LAYER M2 = 107556 um.
#Total wire length on LAYER M3 = 155403 um.
#Total wire length on LAYER M4 = 83859 um.
#Total wire length on LAYER M5 = 59269 um.
#Total wire length on LAYER M6 = 26193 um.
#Total wire length on LAYER M7 = 9941 um.
#Total wire length on LAYER M8 = 11011 um.
#Total number of vias = 130029
#Total number of multi-cut vias = 154 (  0.1%)
#Total number of single cut vias = 129875 ( 99.9%)
#Up-Via Summary (total 130029):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       66891 ( 99.8%)       154 (  0.2%)      67045
#  Metal 2       45056 (100.0%)         0 (  0.0%)      45056
#  Metal 3        9514 (100.0%)         0 (  0.0%)       9514
#  Metal 4        3755 (100.0%)         0 (  0.0%)       3755
#  Metal 5        2152 (100.0%)         0 (  0.0%)       2152
#  Metal 6        1394 (100.0%)         0 (  0.0%)       1394
#  Metal 7        1113 (100.0%)         0 (  0.0%)       1113
#-----------------------------------------------------------
#               129875 ( 99.9%)       154 (  0.1%)     130029 
#
#Max overcon = 4 tracks.
#Total overcon = 0.08%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1407.89 (MB), peak = 1567.44 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1334.71 (MB), peak = 1567.44 (MB)
#Start Track Assignment.
#Done with 29515 horizontal wires in 2 hboxes and 28748 vertical wires in 2 hboxes.
#Done with 6327 horizontal wires in 2 hboxes and 5466 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 160
#Total wire length = 477430 um.
#Total half perimeter of net bounding box = 459870 um.
#Total wire length on LAYER M1 = 17815 um.
#Total wire length on LAYER M2 = 106819 um.
#Total wire length on LAYER M3 = 161291 um.
#Total wire length on LAYER M4 = 84339 um.
#Total wire length on LAYER M5 = 59726 um.
#Total wire length on LAYER M6 = 26322 um.
#Total wire length on LAYER M7 = 10013 um.
#Total wire length on LAYER M8 = 11105 um.
#Total number of vias = 130029
#Total number of multi-cut vias = 154 (  0.1%)
#Total number of single cut vias = 129875 ( 99.9%)
#Up-Via Summary (total 130029):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       66891 ( 99.8%)       154 (  0.2%)      67045
#  Metal 2       45056 (100.0%)         0 (  0.0%)      45056
#  Metal 3        9514 (100.0%)         0 (  0.0%)       9514
#  Metal 4        3755 (100.0%)         0 (  0.0%)       3755
#  Metal 5        2152 (100.0%)         0 (  0.0%)       2152
#  Metal 6        1394 (100.0%)         0 (  0.0%)       1394
#  Metal 7        1113 (100.0%)         0 (  0.0%)       1113
#-----------------------------------------------------------
#               129875 ( 99.9%)       154 (  0.1%)     130029 
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1356.66 (MB), peak = 1567.44 (MB)
#
#Cpu time = 00:00:28
#Elapsed time = 00:00:28
#Increased memory = 63.31 (MB)
#Total memory = 1356.66 (MB)
#Peak memory = 1567.44 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 882
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc   Others   Totals
#	M1          233       58      200       23       23       18       13      568
#	M2          236       27       38        0        0        1       12      314
#	Totals      469       85      238       23       23       19       25      882
#cpu time = 00:03:07, elapsed time = 00:03:07, memory = 1388.41 (MB), peak = 1567.44 (MB)
#start 1st optimization iteration ...
#    number of violations = 645
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc   Others   Totals
#	M1          126       28      143        9       21       10        4      341
#	M2          177       31       72       10        1        2        9      302
#	M3            0        0        2        0        0        0        0        2
#	Totals      303       59      217       19       22       12       13      645
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1366.45 (MB), peak = 1567.44 (MB)
#start 2nd optimization iteration ...
#    number of violations = 519
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Others   Totals
#	M1           91       12      137        1       18        0        9      268
#	M2          128       28       71       10        0        7        1      245
#	M3            3        1        1        0        0        0        1        6
#	Totals      222       41      209       11       18        7       11      519
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1370.97 (MB), peak = 1567.44 (MB)
#start 3rd optimization iteration ...
#    number of violations = 394
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Others   Totals
#	M1           72        6      106        0       14        0        8      206
#	M2           97       17       61        6        0        7        0      188
#	Totals      169       23      167        6       14        7        8      394
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1376.07 (MB), peak = 1567.44 (MB)
#start 4th optimization iteration ...
#    number of violations = 321
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1           67        2      104       13        4        0        5      195
#	M2           75        9       36        0        1        3        0      124
#	M3            1        1        0        0        0        0        0        2
#	Totals      143       12      140       13        5        3        5      321
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1376.49 (MB), peak = 1567.44 (MB)
#start 5th optimization iteration ...
#    number of violations = 329
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc   MinCut   AdjCut   Totals
#	M1           70        3       99       14        4        1        3      194
#	M2           89       12       34        0        0        0        0      135
#	Totals      159       15      133       14        4        1        3      329
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1371.15 (MB), peak = 1567.44 (MB)
#start 6th optimization iteration ...
#    number of violations = 324
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1           79        1      108       17        2        0        4      211
#	M2           59       10       32        0        2        8        0      111
#	M3            1        1        0        0        0        0        0        2
#	Totals      139       12      140       17        4        8        4      324
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1384.55 (MB), peak = 1567.44 (MB)
#start 7th optimization iteration ...
#    number of violations = 321
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc   Others   Totals
#	M1           72        1       95        2       15        5        5      195
#	M2           67       14       34        4        0        1        3      123
#	M3            1        1        1        0        0        0        0        3
#	Totals      140       16      130        6       15        6        8      321
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1394.78 (MB), peak = 1567.44 (MB)
#start 8th optimization iteration ...
#    number of violations = 311
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1           72        1       99       13        5        0        7      197
#	M2           62       12       33        0        2        5        0      114
#	Totals      134       13      132       13        7        5        7      311
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1392.53 (MB), peak = 1567.44 (MB)
#start 9th optimization iteration ...
#    number of violations = 313
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc   AdjCut   Others   Totals
#	M1           73        3       96       13        5        4        4      198
#	M2           63       11       35        0        1        0        3      113
#	M3            1        0        1        0        0        0        0        2
#	Totals      137       14      132       13        6        4        7      313
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1392.98 (MB), peak = 1567.44 (MB)
#start 10th optimization iteration ...
#    number of violations = 312
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1           72        3       95       13        5        0        7      195
#	M2           65       15       25        0        2        6        0      113
#	M3            3        1        0        0        0        0        0        4
#	Totals      140       19      120       13        7        6        7      312
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1392.96 (MB), peak = 1567.44 (MB)
#start 11th optimization iteration ...
#    number of violations = 313
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Others   Totals
#	M1           72        4       93       15        4        0        7      195
#	M2           59       15       38        1        1        3        0      117
#	M3            0        0        1        0        0        0        0        1
#	Totals      131       19      132       16        5        3        7      313
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1422.27 (MB), peak = 1567.44 (MB)
#start 12th optimization iteration ...
#    number of violations = 306
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc   Others   Totals
#	M1           71        3       99        3       15        2        2      195
#	M2           60       12       30        3        1        2        3      111
#	Totals      131       15      129        6       16        4        5      306
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1423.50 (MB), peak = 1567.44 (MB)
#start 13th optimization iteration ...
#    number of violations = 294
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc   Others   Totals
#	M1           75        2       93        4       13        4        4      195
#	M2           55       12       30        0        1        0        1       99
#	Totals      130       14      123        4       14        4        5      294
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1417.07 (MB), peak = 1567.44 (MB)
#start 14th optimization iteration ...
#    number of violations = 293
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Others   Totals
#	M1           69        2       95        3       13        0        4      186
#	M2           58       11       34        0        1        3        0      107
#	Totals      127       13      129        3       14        3        4      293
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1430.98 (MB), peak = 1567.44 (MB)
#start 15th optimization iteration ...
#    number of violations = 75
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1            8        0       17        0        0        1        0       26
#	M2           26        4       12        2        1        0        3       48
#	M3            0        0        1        0        0        0        0        1
#	Totals       34        4       30        2        1        1        3       75
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1438.11 (MB), peak = 1567.44 (MB)
#start 16th optimization iteration ...
#    number of violations = 71
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop      Mar   Totals
#	M1            6        1       15        1        0       23
#	M2           10        4       30        0        1       45
#	M3            3        0        0        0        0        3
#	Totals       19        5       45        1        1       71
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1479.84 (MB), peak = 1567.44 (MB)
#start 17th optimization iteration ...
#    number of violations = 58
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            4        0       13        1        0       18
#	M2            9        3       26        0        1       39
#	M3            1        0        0        0        0        1
#	Totals       14        3       39        1        1       58
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1474.80 (MB), peak = 1567.44 (MB)
#start 18th optimization iteration ...
#    number of violations = 57
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   AdjCut   Totals
#	M1            5        0       12        2        1        1       21
#	M2            8        2       26        0        0        0       36
#	Totals       13        2       38        2        1        1       57
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1473.34 (MB), peak = 1567.44 (MB)
#start 19th optimization iteration ...
#    number of violations = 52
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   AdjCut   Totals
#	M1            5        1       12        1        1        0        1       21
#	M2            9        2       19        0        0        1        0       31
#	Totals       14        3       31        1        1        1        1       52
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1475.79 (MB), peak = 1567.44 (MB)
#start 20th optimization iteration ...
#    number of violations = 53
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   AdjCut   Totals
#	M1            5        0       13        2        1        1       22
#	M2            5        1       25        0        0        0       31
#	Totals       10        1       38        2        1        1       53
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1477.00 (MB), peak = 1567.44 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 160
#Total wire length = 483401 um.
#Total half perimeter of net bounding box = 459870 um.
#Total wire length on LAYER M1 = 3706 um.
#Total wire length on LAYER M2 = 113526 um.
#Total wire length on LAYER M3 = 159722 um.
#Total wire length on LAYER M4 = 99571 um.
#Total wire length on LAYER M5 = 61510 um.
#Total wire length on LAYER M6 = 27886 um.
#Total wire length on LAYER M7 = 8001 um.
#Total wire length on LAYER M8 = 9480 um.
#Total number of vias = 146638
#Total number of multi-cut vias = 1487 (  1.0%)
#Total number of single cut vias = 145151 ( 99.0%)
#Up-Via Summary (total 146638):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68896 ( 98.6%)       952 (  1.4%)      69848
#  Metal 2       57184 (100.0%)         0 (  0.0%)      57184
#  Metal 3       13504 (100.0%)         0 (  0.0%)      13504
#  Metal 4        3544 (100.0%)         0 (  0.0%)       3544
#  Metal 5         910 ( 63.0%)       535 ( 37.0%)       1445
#  Metal 6         616 (100.0%)         0 (  0.0%)        616
#  Metal 7         497 (100.0%)         0 (  0.0%)        497
#-----------------------------------------------------------
#               145151 ( 99.0%)      1487 (  1.0%)     146638 
#
#Total number of DRC violations = 53
#Total number of violations on LAYER M1 = 22
#Total number of violations on LAYER M2 = 31
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:06:47
#Elapsed time = 00:06:46
#Increased memory = -5.02 (MB)
#Total memory = 1351.64 (MB)
#Peak memory = 1567.44 (MB)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 43
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1            5       16        1       22
#	M2            9       12        0       21
#	Totals       14       28        1       43
#cpu time = 00:00:51, elapsed time = 00:00:51, memory = 1340.72 (MB), peak = 1567.44 (MB)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 45
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp   Totals
#	M1            6       17        2       25
#	M2            8       12        0       20
#	Totals       14       29        2       45
#cpu time = 00:00:50, elapsed time = 00:00:50, memory = 1333.32 (MB), peak = 1567.44 (MB)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 39
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            6       12       18
#	M2            9       12       21
#	Totals       15       24       39
#cpu time = 00:00:59, elapsed time = 00:00:59, memory = 1335.79 (MB), peak = 1567.44 (MB)
#start 4th post routing optimization iteration ...
#    number of DRC violations = 39
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            6       12       18
#	M2            9       12       21
#	Totals       15       24       39
#cpu time = 00:01:00, elapsed time = 00:01:00, memory = 1335.22 (MB), peak = 1567.44 (MB)
#start 5th post routing optimization iteration ...
#    number of DRC violations = 38
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	M1            6       12        1        0       19
#	M2            7       11        0        1       19
#	Totals       13       23        1        1       38
#cpu time = 00:00:49, elapsed time = 00:00:49, memory = 1333.33 (MB), peak = 1567.44 (MB)
#start 6th post routing optimization iteration ...
#    number of DRC violations = 35
#
#    By Layer and Type :
#	         MetSpc    Short   MinCut   Totals
#	M1            5       12        1       18
#	M2            9        8        0       17
#	Totals       14       20        1       35
#cpu time = 00:00:48, elapsed time = 00:00:48, memory = 1333.43 (MB), peak = 1567.44 (MB)
#Complete Post Routing Optimization.
#Cpu time = 00:05:17
#Elapsed time = 00:05:17
#Increased memory = -18.21 (MB)
#Total memory = 1333.43 (MB)
#Peak memory = 1567.44 (MB)
#Total number of nets with non-default rule or having extra spacing = 160
#Total wire length = 483417 um.
#Total half perimeter of net bounding box = 459870 um.
#Total wire length on LAYER M1 = 3707 um.
#Total wire length on LAYER M2 = 113604 um.
#Total wire length on LAYER M3 = 159733 um.
#Total wire length on LAYER M4 = 99493 um.
#Total wire length on LAYER M5 = 61512 um.
#Total wire length on LAYER M6 = 27886 um.
#Total wire length on LAYER M7 = 8000 um.
#Total wire length on LAYER M8 = 9482 um.
#Total number of vias = 146641
#Total number of multi-cut vias = 1486 (  1.0%)
#Total number of single cut vias = 145155 ( 99.0%)
#Up-Via Summary (total 146641):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68897 ( 98.6%)       951 (  1.4%)      69848
#  Metal 2       57206 (100.0%)         0 (  0.0%)      57206
#  Metal 3       13483 (100.0%)         0 (  0.0%)      13483
#  Metal 4        3546 (100.0%)         0 (  0.0%)       3546
#  Metal 5         910 ( 63.0%)       535 ( 37.0%)       1445
#  Metal 6         616 (100.0%)         0 (  0.0%)        616
#  Metal 7         497 (100.0%)         0 (  0.0%)        497
#-----------------------------------------------------------
#               145155 ( 99.0%)      1486 (  1.0%)     146641 
#
#Total number of DRC violations = 35
#Total number of violations on LAYER M1 = 18
#Total number of violations on LAYER M2 = 17
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc    Short   MinCut   Totals
#	M1            5       12        1       18
#	M2            9        8        0       17
#	Totals       14       20        1       35
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1335.32 (MB), peak = 1567.44 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 160
#Total wire length = 483417 um.
#Total half perimeter of net bounding box = 459870 um.
#Total wire length on LAYER M1 = 3707 um.
#Total wire length on LAYER M2 = 113604 um.
#Total wire length on LAYER M3 = 159733 um.
#Total wire length on LAYER M4 = 99493 um.
#Total wire length on LAYER M5 = 61512 um.
#Total wire length on LAYER M6 = 27886 um.
#Total wire length on LAYER M7 = 8000 um.
#Total wire length on LAYER M8 = 9482 um.
#Total number of vias = 146641
#Total number of multi-cut vias = 1486 (  1.0%)
#Total number of single cut vias = 145155 ( 99.0%)
#Up-Via Summary (total 146641):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68897 ( 98.6%)       951 (  1.4%)      69848
#  Metal 2       57206 (100.0%)         0 (  0.0%)      57206
#  Metal 3       13483 (100.0%)         0 (  0.0%)      13483
#  Metal 4        3546 (100.0%)         0 (  0.0%)       3546
#  Metal 5         910 ( 63.0%)       535 ( 37.0%)       1445
#  Metal 6         616 (100.0%)         0 (  0.0%)        616
#  Metal 7         497 (100.0%)         0 (  0.0%)        497
#-----------------------------------------------------------
#               145155 ( 99.0%)      1486 (  1.0%)     146641 
#
#Total number of DRC violations = 35
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 18
#Total number of violations on LAYER M2 = 17
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Mar 14 16:01:13 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1335.32 (MB), peak = 1567.44 (MB)
#
#Start Post Route Wire Spread.
#Done with 5081 horizontal wires in 4 hboxes and 4219 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 160
#Total wire length = 487207 um.
#Total half perimeter of net bounding box = 459870 um.
#Total wire length on LAYER M1 = 3733 um.
#Total wire length on LAYER M2 = 114210 um.
#Total wire length on LAYER M3 = 161404 um.
#Total wire length on LAYER M4 = 100552 um.
#Total wire length on LAYER M5 = 61785 um.
#Total wire length on LAYER M6 = 27951 um.
#Total wire length on LAYER M7 = 8025 um.
#Total wire length on LAYER M8 = 9547 um.
#Total number of vias = 146641
#Total number of multi-cut vias = 1486 (  1.0%)
#Total number of single cut vias = 145155 ( 99.0%)
#Up-Via Summary (total 146641):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68897 ( 98.6%)       951 (  1.4%)      69848
#  Metal 2       57206 (100.0%)         0 (  0.0%)      57206
#  Metal 3       13483 (100.0%)         0 (  0.0%)      13483
#  Metal 4        3546 (100.0%)         0 (  0.0%)       3546
#  Metal 5         910 ( 63.0%)       535 ( 37.0%)       1445
#  Metal 6         616 (100.0%)         0 (  0.0%)        616
#  Metal 7         497 (100.0%)         0 (  0.0%)        497
#-----------------------------------------------------------
#               145155 ( 99.0%)      1486 (  1.0%)     146641 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1374.53 (MB), peak = 1567.44 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 160
#Total wire length = 487207 um.
#Total half perimeter of net bounding box = 459870 um.
#Total wire length on LAYER M1 = 3733 um.
#Total wire length on LAYER M2 = 114210 um.
#Total wire length on LAYER M3 = 161404 um.
#Total wire length on LAYER M4 = 100552 um.
#Total wire length on LAYER M5 = 61785 um.
#Total wire length on LAYER M6 = 27951 um.
#Total wire length on LAYER M7 = 8025 um.
#Total wire length on LAYER M8 = 9547 um.
#Total number of vias = 146641
#Total number of multi-cut vias = 1486 (  1.0%)
#Total number of single cut vias = 145155 ( 99.0%)
#Up-Via Summary (total 146641):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       68897 ( 98.6%)       951 (  1.4%)      69848
#  Metal 2       57206 (100.0%)         0 (  0.0%)      57206
#  Metal 3       13483 (100.0%)         0 (  0.0%)      13483
#  Metal 4        3546 (100.0%)         0 (  0.0%)       3546
#  Metal 5         910 ( 63.0%)       535 ( 37.0%)       1445
#  Metal 6         616 (100.0%)         0 (  0.0%)        616
#  Metal 7         497 (100.0%)         0 (  0.0%)        497
#-----------------------------------------------------------
#               145155 ( 99.0%)      1486 (  1.0%)     146641 
#
#
#Start DRC checking..
#    number of violations = 35
#
#    By Layer and Type :
#	         MetSpc    Short   MinCut   Totals
#	M1            5       12        1       18
#	M2            9        8        0       17
#	Totals       14       20        1       35
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1381.30 (MB), peak = 1567.44 (MB)
#CELL_VIEW core,init has 35 DRC violations
#Total number of DRC violations = 35
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 18
#Total number of violations on LAYER M2 = 17
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#Start Post Route via swapping..
#    number of violations = 35
#
#    By Layer and Type :
#	         MetSpc    Short   MinCut   Totals
#	M1            5       12        1       18
#	M2            9        8        0       17
#	Totals       14       20        1       35
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1341.19 (MB), peak = 1567.44 (MB)
#    number of violations = 35
#
#    By Layer and Type :
#	         MetSpc    Short   MinCut   Totals
#	M1            5       12        1       18
#	M2            9        8        0       17
#	Totals       14       20        1       35
#cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1342.53 (MB), peak = 1567.44 (MB)
#CELL_VIEW core,init has 35 DRC violations
#Total number of DRC violations = 35
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 18
#Total number of violations on LAYER M2 = 17
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 160
#Total wire length = 487207 um.
#Total half perimeter of net bounding box = 459870 um.
#Total wire length on LAYER M1 = 3733 um.
#Total wire length on LAYER M2 = 114210 um.
#Total wire length on LAYER M3 = 161404 um.
#Total wire length on LAYER M4 = 100552 um.
#Total wire length on LAYER M5 = 61785 um.
#Total wire length on LAYER M6 = 27951 um.
#Total wire length on LAYER M7 = 8025 um.
#Total wire length on LAYER M8 = 9547 um.
#Total number of vias = 146641
#Total number of multi-cut vias = 102384 ( 69.8%)
#Total number of single cut vias = 44257 ( 30.2%)
#Up-Via Summary (total 146641):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43442 ( 62.2%)     26406 ( 37.8%)      69848
#  Metal 2         759 (  1.3%)     56447 ( 98.7%)      57206
#  Metal 3          43 (  0.3%)     13440 ( 99.7%)      13483
#  Metal 4           3 (  0.1%)      3543 ( 99.9%)       3546
#  Metal 5           0 (  0.0%)      1445 (100.0%)       1445
#  Metal 6           6 (  1.0%)       610 ( 99.0%)        616
#  Metal 7           4 (  0.8%)       493 ( 99.2%)        497
#-----------------------------------------------------------
#                44257 ( 30.2%)    102384 ( 69.8%)     146641 
#
#detailRoute Statistics:
#Cpu time = 00:12:47
#Elapsed time = 00:12:46
#Increased memory = -15.87 (MB)
#Total memory = 1340.79 (MB)
#Peak memory = 1567.44 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:13:24
#Elapsed time = 00:13:24
#Increased memory = -63.60 (MB)
#Total memory = 1289.21 (MB)
#Peak memory = 1567.44 (MB)
#Number of warnings = 0
#Total number of warnings = 108
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 14 16:01:55 2025
#
#routeDesign: cpu time = 00:14:06, elapsed time = 00:14:06, memory = 1289.21 (MB), peak = 1567.44 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=151026 and nets=26041 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_22263_ieng6-ece-04.ucsd.edu_ttalapaneni_llpqWX/core_22263_ynu4dy.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1653.9M)
Extracted 10.0009% (CPU Time= 0:00:00.6  MEM= 1722.8M)
Extracted 20.0008% (CPU Time= 0:00:00.7  MEM= 1722.8M)
Extracted 30.0007% (CPU Time= 0:00:00.8  MEM= 1722.8M)
Extracted 40.0006% (CPU Time= 0:00:01.0  MEM= 1722.8M)
Extracted 50.001% (CPU Time= 0:00:01.2  MEM= 1722.8M)
Extracted 60.0009% (CPU Time= 0:00:01.5  MEM= 1726.8M)
Extracted 70.0008% (CPU Time= 0:00:02.1  MEM= 1726.8M)
Extracted 80.0007% (CPU Time= 0:00:02.3  MEM= 1726.8M)
Extracted 90.0006% (CPU Time= 0:00:02.5  MEM= 1726.8M)
Extracted 100% (CPU Time= 0:00:03.0  MEM= 1726.8M)
Number of Extracted Resistors     : 374185
Number of Extracted Ground Cap.   : 370985
Number of Extracted Coupling Cap. : 609000
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1690.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.8  Real Time: 0:00:03.0  MEM: 1690.738M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1685.1M, totSessionCpu=1:09:38 **
#Created 848 library cell signatures
#Created 26041 NETS and 0 SPECIALNETS signatures
#Created 151027 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1301.95 (MB), peak = 1567.44 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1301.95 (MB), peak = 1567.44 (MB)
Begin checking placement ... (start mem=1685.1M, init mem=1685.1M)
*info: Placed = 151026         (Fixed = 44)
*info: Unplaced = 0           
Placement Density:97.26%(227258/233671)
Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.3; mem=1685.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 20480

Instance distribution across the VT partitions:

 LVT : inst = 10123 (49.4%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 10123 (49.4%)

 HVT : inst = 10354 (50.6%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 10354 (50.6%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=151026 and nets=26041 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_22263_ieng6-ece-04.ucsd.edu_ttalapaneni_llpqWX/core_22263_ynu4dy.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1677.1M)
Extracted 10.0009% (CPU Time= 0:00:00.6  MEM= 1730.0M)
Extracted 20.0008% (CPU Time= 0:00:00.8  MEM= 1730.0M)
Extracted 30.0007% (CPU Time= 0:00:00.9  MEM= 1730.0M)
Extracted 40.0006% (CPU Time= 0:00:01.0  MEM= 1730.0M)
Extracted 50.001% (CPU Time= 0:00:01.3  MEM= 1730.0M)
Extracted 60.0009% (CPU Time= 0:00:01.6  MEM= 1734.0M)
Extracted 70.0008% (CPU Time= 0:00:02.2  MEM= 1734.0M)
Extracted 80.0007% (CPU Time= 0:00:02.4  MEM= 1734.0M)
Extracted 90.0006% (CPU Time= 0:00:02.5  MEM= 1734.0M)
Extracted 100% (CPU Time= 0:00:03.0  MEM= 1734.0M)
Number of Extracted Resistors     : 374185
Number of Extracted Ground Cap.   : 370985
Number of Extracted Coupling Cap. : 609000
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1714.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.8  Real Time: 0:00:04.0  MEM: 1713.957M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:02.8 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:04.0 totSessionCpu=0:00:17.7 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:04.7 real=0:00:05.0 totSessionCpu=0:00:17.7 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 26041,  87.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1804.75 CPU=0:00:05.4 REAL=0:00:05.0)
Save waveform /tmp/innovus_temp_22263_ieng6-ece-04.ucsd.edu_ttalapaneni_llpqWX/.AAE_OCI4C9/.AAE_22263/waveform.data...
*** CDM Built up (cpu=0:00:06.1  real=0:00:06.0  mem= 1804.7M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 26041,  10.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1780.79 CPU=0:00:02.3 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.4  real=0:00:02.0  mem= 1780.8M) ***
*** Done Building Timing Graph (cpu=0:00:10.5 real=0:00:10.0 totSessionCpu=1:10:00 mem=1780.8M)
** Profile ** Start :  cpu=0:00:00.0, mem=1780.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=1780.8M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1780.8M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1780.8M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.061  | -1.061  | -0.029  |
|           TNS (ns):|-691.808 |-691.706 | -0.101  |
|    Violating Paths:|  1352   |  1343   |    9    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.919%
       (97.255% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:23, real = 0:00:24, mem = 1695.2M, totSessionCpu=1:10:01 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
**INFO: Start fixing DRV (Mem = 1762.01M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 160 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1   |     5   |     1   |      1  |     0   |     0   |     0   |     0   |     0   |     0   | -1.06 |          0|          0|          0|  97.26  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -1.06 |          1|          0|          0|  97.26  |   0:00:01.0|    2014.7M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -1.06 |          0|          0|          0|  97.26  |   0:00:00.0|    2014.7M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 160 constrained nets 
Layer 7 has 187 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=2014.7M) ***

*** Starting refinePlace (1:10:07 mem=2068.8M) ***
Density distribution unevenness ratio = 1.256%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2068.8MB
Summary Report:
Instances move: 0 (out of 20437 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2068.8MB
*** Finished refinePlace (1:10:09 mem=2068.8M) ***
Density distribution unevenness ratio = 1.159%
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:32, real = 0:00:32, mem = 1871.0M, totSessionCpu=1:10:09 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 1871.01M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1871.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=1871.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1881.0M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1881.0M

------------------------------------------------------------
     SI Timing Summary (cpu=0.12min real=0.12min mem=1871.0M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.061  | -1.061  | -0.029  |
|           TNS (ns):|-691.784 |-691.683 | -0.101  |
|    Violating Paths:|  1352   |  1343   |    9    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.919%
       (97.256% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1881.0M
**optDesign ... cpu = 0:00:32, real = 0:00:33, mem = 1871.0M, totSessionCpu=1:10:10 **
*** Timing NOT met, worst failing slack is -1.061
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt Optimization in WNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 160 clock nets excluded from IPO operation.
*info: 160 clock nets excluded
*info: 2 special nets excluded.
*info: 3516 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.061 TNS Slack -691.784 Density 97.26
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.061|   -1.061|-691.683| -691.784|    97.26%|   0:00:00.0| 1937.8M|   WC_VIEW|  reg2reg| psum_mem_instance/D[83]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 1 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.047|   -1.047|-694.432| -694.533|    97.26%|   0:00:03.0| 1953.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[91]                            |
|  -1.047|   -1.047|-694.432| -694.533|    97.26%|   0:00:00.0| 1953.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[91]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.3 real=0:00:03.0 mem=1953.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.029|   -1.047|  -0.101| -694.533|    97.26%|   0:00:00.0| 1953.0M|   WC_VIEW|  default| out[112]                                           |
|   0.000|   -1.047|   0.000| -694.429|    97.27%|   0:00:01.0| 1955.7M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=1955.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.7 real=0:00:04.0 mem=1955.7M) ***
** GigaOpt Optimizer WNS Slack -1.047 TNS Slack -694.429 Density 97.27
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 9 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 161 constrained nets 
Layer 7 has 188 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:04.2 real=0:00:04.0 mem=1955.7M) ***
*** Starting refinePlace (1:10:20 mem=1936.6M) ***
Density distribution unevenness ratio = 1.252%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1936.6MB
Summary Report:
Instances move: 0 (out of 20448 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1936.6MB
*** Finished refinePlace (1:10:21 mem=1936.6M) ***
Density distribution unevenness ratio = 1.154%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 161 clock nets excluded from IPO operation.
*info: 161 clock nets excluded
*info: 2 special nets excluded.
*info: 3516 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.047 TNS Slack -694.459 Density 97.27
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.047|   -1.047|-694.429| -694.459|    97.27%|   0:00:00.0| 1953.3M|   WC_VIEW|  reg2reg| psum_mem_instance/D[91]                            |
|  -1.047|   -1.047|-693.949| -693.979|    97.27%|   0:00:02.0| 1953.3M|   WC_VIEW|  reg2reg| psum_mem_instance/D[98]                            |
|  -1.047|   -1.047|-693.859| -693.889|    97.27%|   0:00:00.0| 1953.3M|   WC_VIEW|  reg2reg| psum_mem_instance/D[98]                            |
|  -1.047|   -1.047|-693.825| -693.855|    97.27%|   0:00:00.0| 1953.3M|   WC_VIEW|  reg2reg| psum_mem_instance/D[98]                            |
|  -1.047|   -1.047|-693.723| -693.753|    97.27%|   0:00:01.0| 1953.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
|  -1.047|   -1.047|-693.697| -693.726|    97.27%|   0:00:00.0| 1953.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
|  -1.047|   -1.047|-693.645| -693.674|    97.28%|   0:00:01.0| 1953.3M|   WC_VIEW|  reg2reg| psum_mem_instance/D[125]                           |
|  -1.047|   -1.047|-693.622| -693.651|    97.28%|   0:00:00.0| 1953.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_16_/D               |
|  -1.047|   -1.047|-693.622| -693.651|    97.28%|   0:00:01.0| 1953.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_8_/D                |
|  -1.047|   -1.047|-693.469| -693.499|    97.28%|   0:00:01.0| 1953.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_1_/D                |
|  -1.047|   -1.047|-693.431| -693.461|    97.28%|   0:00:00.0| 1953.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_1_/D                |
|  -1.047|   -1.047|-693.401| -693.430|    97.28%|   0:00:00.0| 1953.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_1_/D                |
|  -1.047|   -1.047|-693.397| -693.427|    97.28%|   0:00:00.0| 1953.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_1_/D                |
|  -1.047|   -1.047|-693.244| -693.274|    97.28%|   0:00:00.0| 1953.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_1_/D                |
|  -1.047|   -1.047|-693.226| -693.256|    97.28%|   0:00:01.0| 1953.3M|   WC_VIEW|  reg2reg| psum_mem_instance/D[68]                            |
|  -1.047|   -1.047|-693.195| -693.225|    97.28%|   0:00:00.0| 1953.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_10_/D               |
|  -1.047|   -1.047|-693.195| -693.225|    97.28%|   0:00:01.0| 1953.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_4_/D                |
|  -1.047|   -1.047|-693.151| -693.180|    97.28%|   0:00:00.0| 1953.3M|   WC_VIEW|  reg2reg| psum_mem_instance/D[34]                            |
|  -1.047|   -1.047|-693.451| -693.480|    97.29%|   0:00:01.0| 1953.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_17_/D   |
|  -1.047|   -1.047|-693.335| -693.364|    97.29%|   0:00:01.0| 1953.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_18_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 4 and inserted 5 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.047|   -1.047|-689.674| -689.704|    97.29%|   0:00:04.0| 1972.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -1.047|   -1.047|-689.674| -689.704|    97.29%|   0:00:00.0| 1972.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[14]                            |
|  -1.047|   -1.047|-689.567| -689.597|    97.29%|   0:00:00.0| 1972.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_8_/D    |
|  -1.047|   -1.047|-689.567| -689.597|    97.29%|   0:00:00.0| 1972.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_7_/D    |
|  -1.047|   -1.047|-689.567| -689.597|    97.29%|   0:00:01.0| 1972.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
|  -1.047|   -1.047|-687.911| -687.941|    97.29%|   0:00:00.0| 1972.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_4_/D    |
|  -1.047|   -1.047|-687.911| -687.941|    97.29%|   0:00:00.0| 1972.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 0 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.047|   -1.047|-687.186| -687.215|    97.29%|   0:00:03.0| 1985.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_10_/D   |
|  -1.047|   -1.047|-686.595| -686.624|    97.29%|   0:00:00.0| 1985.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
|  -1.047|   -1.047|-686.591| -686.621|    97.29%|   0:00:00.0| 1985.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_3_/D    |
|  -1.047|   -1.047|-686.401| -686.430|    97.29%|   0:00:00.0| 1983.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_14_/D   |
|  -1.047|   -1.047|-686.258| -686.288|    97.29%|   0:00:01.0| 1983.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_14_/D   |
|  -1.047|   -1.047|-686.258| -686.288|    97.29%|   0:00:00.0| 1976.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_9_/D    |
|  -1.047|   -1.047|-685.058| -685.088|    97.29%|   0:00:00.0| 1976.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_6_/D    |
|  -1.047|   -1.047|-685.058| -685.088|    97.29%|   0:00:00.0| 1976.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_55_/D                                           |
|  -1.047|   -1.047|-685.058| -685.088|    97.29%|   0:00:01.0| 1977.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_39_/D                                         |
|  -1.047|   -1.047|-683.048| -683.078|    97.29%|   0:00:00.0| 1977.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_28_/D                                           |
|  -1.047|   -1.047|-683.048| -683.078|    97.29%|   0:00:00.0| 1977.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_7_/E    |
|  -1.047|   -1.047|-683.031| -683.060|    97.29%|   0:00:01.0| 1976.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_30_/D                                         |
|  -1.047|   -1.047|-683.012| -683.042|    97.29%|   0:00:00.0| 1976.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_30_/D                                         |
|  -1.047|   -1.047|-683.012| -683.042|    97.29%|   0:00:00.0| 1976.8M|   WC_VIEW|  reg2reg| psum_mem_instance/D[91]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:20.5 real=0:00:21.0 mem=1976.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.021|   -1.047|  -0.029| -683.042|    97.29%|   0:00:00.0| 1976.8M|   WC_VIEW|  default| out[97]                                            |
|  -0.021|   -1.047|  -0.029| -683.042|    97.29%|   0:00:00.0| 1976.8M|   WC_VIEW|  default| out[97]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1976.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:20.7 real=0:00:21.0 mem=1976.8M) ***
** GigaOpt Optimizer WNS Slack -1.047 TNS Slack -683.042 Density 97.29
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 29 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 166 constrained nets 
Layer 7 has 188 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:21.3 real=0:00:21.0 mem=1976.8M) ***
*** Starting refinePlace (1:10:48 mem=1957.7M) ***
Density distribution unevenness ratio = 1.232%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 1957.7MB
Summary Report:
Instances move: 0 (out of 20482 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 1957.7MB
*** Finished refinePlace (1:10:49 mem=1957.7M) ***
Density distribution unevenness ratio = 1.138%
End: GigaOpt Optimization in TNS mode
** Profile ** Start :  cpu=0:00:00.0, mem=1839.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=1839.2M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1847.2M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1847.2M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.047  | -1.047  | -0.021  |
|           TNS (ns):|-683.119 |-683.089 | -0.030  |
|    Violating Paths:|  1322   |  1320   |    2    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.959%
       (97.296% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1847.2M
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 166 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1532.72MB/1532.72MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1532.72MB/1532.72MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1532.72MB/1532.72MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-14 16:03:15 (2025-Mar-14 23:03:15 GMT)
2025-Mar-14 16:03:15 (2025-Mar-14 23:03:15 GMT): 10%
2025-Mar-14 16:03:15 (2025-Mar-14 23:03:15 GMT): 20%
2025-Mar-14 16:03:15 (2025-Mar-14 23:03:15 GMT): 30%
2025-Mar-14 16:03:15 (2025-Mar-14 23:03:15 GMT): 40%
2025-Mar-14 16:03:15 (2025-Mar-14 23:03:15 GMT): 50%
2025-Mar-14 16:03:15 (2025-Mar-14 23:03:15 GMT): 60%
2025-Mar-14 16:03:15 (2025-Mar-14 23:03:15 GMT): 70%
2025-Mar-14 16:03:15 (2025-Mar-14 23:03:15 GMT): 80%
2025-Mar-14 16:03:15 (2025-Mar-14 23:03:15 GMT): 90%

Finished Levelizing
2025-Mar-14 16:03:16 (2025-Mar-14 23:03:16 GMT)

Starting Activity Propagation
2025-Mar-14 16:03:16 (2025-Mar-14 23:03:16 GMT)
2025-Mar-14 16:03:16 (2025-Mar-14 23:03:16 GMT): 10%
2025-Mar-14 16:03:16 (2025-Mar-14 23:03:16 GMT): 20%
2025-Mar-14 16:03:16 (2025-Mar-14 23:03:16 GMT): 30%

Finished Activity Propagation
2025-Mar-14 16:03:16 (2025-Mar-14 23:03:16 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1533.14MB/1533.14MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-14 16:03:16 (2025-Mar-14 23:03:16 GMT)
 ... Calculating switching power
2025-Mar-14 16:03:16 (2025-Mar-14 23:03:16 GMT): 10%
2025-Mar-14 16:03:16 (2025-Mar-14 23:03:16 GMT): 20%
2025-Mar-14 16:03:16 (2025-Mar-14 23:03:16 GMT): 30%
2025-Mar-14 16:03:16 (2025-Mar-14 23:03:16 GMT): 40%
2025-Mar-14 16:03:17 (2025-Mar-14 23:03:17 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-14 16:03:17 (2025-Mar-14 23:03:17 GMT): 60%
2025-Mar-14 16:03:17 (2025-Mar-14 23:03:17 GMT): 70%
2025-Mar-14 16:03:18 (2025-Mar-14 23:03:18 GMT): 80%
2025-Mar-14 16:03:18 (2025-Mar-14 23:03:18 GMT): 90%

Finished Calculating power
2025-Mar-14 16:03:18 (2025-Mar-14 23:03:18 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1533.30MB/1533.30MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1533.30MB/1533.30MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1533.30MB/1533.30MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-14 16:03:18 (2025-Mar-14 23:03:18 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       55.55183407 	   60.4229%
Total Switching Power:      35.27238714 	   38.3652%
Total Leakage Power:         1.11422110 	    1.2119%
Total Power:                91.93844261
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         19.99       1.609      0.1482       21.75       23.66
Macro                                  0      0.5607      0.1743      0.7349      0.7994
IO                                     0           0           0           0           0
Combinational                      32.22       28.88      0.7684       61.87       67.29
Clock (Combinational)              3.343       4.221     0.02336       7.587       8.252
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              55.55       35.27       1.114       91.94         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      55.55       35.27       1.114       91.94         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.343       4.221     0.02336       7.587       8.252
-----------------------------------------------------------------------------------------
Total                              3.343       4.221     0.02336       7.587       8.252
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16): 	     0.311
* 		Highest Leakage Power: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U830 (FA1D4): 	 0.0002641
* 		Total Cap: 	1.53866e-10 F
* 		Total instances in design: 151069
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 130546
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1535.59MB/1535.59MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -1.047  TNS Slack -683.120 Density 97.30
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    97.30%|        -|  -1.047|-683.120|   0:00:00.0| 2114.3M|
|    97.27%|      276|  -1.047|-682.236|   0:00:10.0| 2114.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.047  TNS Slack -682.236 Density 97.27
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 166 constrained nets 
Layer 7 has 188 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:11.4) (real = 0:00:11.0) **
*** Starting refinePlace (1:11:07 mem=2070.4M) ***
Density distribution unevenness ratio = 1.239%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 2070.4MB
Summary Report:
Instances move: 0 (out of 20482 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 2070.4MB
*** Finished refinePlace (1:11:08 mem=2070.4M) ***
Density distribution unevenness ratio = 1.145%
Running setup recovery post routing.
**optDesign ... cpu = 0:01:31, real = 0:01:31, mem = 1841.5M, totSessionCpu=1:11:09 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:01, mem=1841.48M, totSessionCpu=1:11:09 .
**optDesign ... cpu = 0:01:32, real = 0:01:32, mem = 1841.5M, totSessionCpu=1:11:09 **

Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 166 clock nets excluded from IPO operation.
Info: 166 clock nets excluded from IPO operation.
Info: total 34 nets with RC integrity issues will be excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.047|   -1.047|-682.236| -682.236|    97.27%|   0:00:00.0| 1992.3M|   WC_VIEW|  reg2reg| psum_mem_instance/D[91]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1992.3M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1992.3M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 166 constrained nets 
Layer 7 has 188 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1580.85MB/1580.85MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1580.85MB/1580.85MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1580.85MB/1580.85MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-14 16:03:38 (2025-Mar-14 23:03:38 GMT)
2025-Mar-14 16:03:38 (2025-Mar-14 23:03:38 GMT): 10%
2025-Mar-14 16:03:38 (2025-Mar-14 23:03:38 GMT): 20%
2025-Mar-14 16:03:38 (2025-Mar-14 23:03:38 GMT): 30%
2025-Mar-14 16:03:38 (2025-Mar-14 23:03:38 GMT): 40%
2025-Mar-14 16:03:38 (2025-Mar-14 23:03:38 GMT): 50%
2025-Mar-14 16:03:38 (2025-Mar-14 23:03:38 GMT): 60%
2025-Mar-14 16:03:38 (2025-Mar-14 23:03:38 GMT): 70%
2025-Mar-14 16:03:38 (2025-Mar-14 23:03:38 GMT): 80%
2025-Mar-14 16:03:38 (2025-Mar-14 23:03:38 GMT): 90%

Finished Levelizing
2025-Mar-14 16:03:38 (2025-Mar-14 23:03:38 GMT)

Starting Activity Propagation
2025-Mar-14 16:03:38 (2025-Mar-14 23:03:38 GMT)
2025-Mar-14 16:03:38 (2025-Mar-14 23:03:38 GMT): 10%
2025-Mar-14 16:03:38 (2025-Mar-14 23:03:38 GMT): 20%
2025-Mar-14 16:03:38 (2025-Mar-14 23:03:38 GMT): 30%

Finished Activity Propagation
2025-Mar-14 16:03:39 (2025-Mar-14 23:03:39 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1581.35MB/1581.35MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-14 16:03:39 (2025-Mar-14 23:03:39 GMT)
 ... Calculating switching power
2025-Mar-14 16:03:39 (2025-Mar-14 23:03:39 GMT): 10%
2025-Mar-14 16:03:39 (2025-Mar-14 23:03:39 GMT): 20%
2025-Mar-14 16:03:39 (2025-Mar-14 23:03:39 GMT): 30%
2025-Mar-14 16:03:39 (2025-Mar-14 23:03:39 GMT): 40%
2025-Mar-14 16:03:39 (2025-Mar-14 23:03:39 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-14 16:03:39 (2025-Mar-14 23:03:39 GMT): 60%
2025-Mar-14 16:03:40 (2025-Mar-14 23:03:40 GMT): 70%
2025-Mar-14 16:03:40 (2025-Mar-14 23:03:40 GMT): 80%
2025-Mar-14 16:03:40 (2025-Mar-14 23:03:40 GMT): 90%

Finished Calculating power
2025-Mar-14 16:03:41 (2025-Mar-14 23:03:41 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1581.35MB/1581.35MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1581.35MB/1581.35MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total)=1581.35MB/1581.35MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-14 16:03:41 (2025-Mar-14 23:03:41 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       55.48749295 	   60.4321%
Total Switching Power:      35.21805440 	   38.3564%
Total Leakage Power:         1.11242972 	    1.2116%
Total Power:                91.81797737
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                            20       1.608      0.1482       21.75       23.69
Macro                                  0      0.5607      0.1743      0.7349      0.8004
IO                                     0           0           0           0           0
Combinational                      32.15       28.83      0.7666       61.74       67.25
Clock (Combinational)              3.343       4.221     0.02336       7.587       8.263
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              55.49       35.22       1.112       91.82         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      55.49       35.22       1.112       91.82         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.343       4.221     0.02336       7.587       8.263
-----------------------------------------------------------------------------------------
Total                              3.343       4.221     0.02336       7.587       8.263
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16): 	     0.311
* 		Highest Leakage Power: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U830 (FA1D4): 	 0.0002641
* 		Total Cap: 	1.53707e-10 F
* 		Total instances in design: 151069
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 130546
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1582.35MB/1582.35MB)

*** Finished Leakage Power Optimization (cpu=0:00:23, real=0:00:22, mem=1841.48M, totSessionCpu=1:11:18).
**ERROR: (IMPOPT-310):	Design density (97.27%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 397, Num usable cells 542
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 397, Num usable cells 542
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:11:18 mem=1841.5M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 26084,  87.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:05.1 REAL=0:00:05.0)
Save waveform /tmp/innovus_temp_22263_ieng6-ece-04.ucsd.edu_ttalapaneni_llpqWX/.AAE_OCI4C9/.AAE_22263/waveform.data...
*** CDM Built up (cpu=0:00:05.8  real=0:00:05.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 26084,  1.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:07.9 real=0:00:08.0 totSessionCpu=0:00:26.8 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:08.8 real=0:00:08.0 totSessionCpu=0:00:26.8 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=0.0M
Done building hold timer [22820 node(s), 28738 edge(s), 1 view(s)] (fixHold) cpu=0:00:09.8 real=0:00:09.0 totSessionCpu=0:00:27.8 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_22263_ieng6-ece-04.ucsd.edu_ttalapaneni_llpqWX/coe_eosdata_XUx8ac/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:09.1 real=0:00:10.0 totSessionCpu=1:11:28 mem=1841.5M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1841.5M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1849.5M
Loading timing data from /tmp/innovus_temp_22263_ieng6-ece-04.ucsd.edu_ttalapaneni_llpqWX/coe_eosdata_XUx8ac/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=1849.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=1849.5M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1849.5M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.047  | -1.047  | -0.021  |
|           TNS (ns):|-682.236 |-682.207 | -0.030  |
|    Violating Paths:|  1324   |  1322   |    2    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.484  | -0.484  |  0.000  |
|           TNS (ns):| -40.040 | -40.040 |  0.000  |
|    Violating Paths:|   236   |   236   |    0    |
|          All Paths:|  2670   |  2670   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.931%
       (97.268% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:01:52, real = 0:01:53, mem = 1843.5M, totSessionCpu=1:11:30 **
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 166 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:11.8 real=0:00:13.0 totSessionCpu=1:11:30 mem=1977.0M density=97.268% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.4844
      TNS :     -40.0399
      #VP :          235
  Density :      97.268%
------------------------------------------------------------------------------------------
 cpu=0:00:12.2 real=0:00:14.0 totSessionCpu=1:11:31 mem=1977.0M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.4844
      TNS :     -40.0399
      #VP :          235
  Density :      97.268%
------------------------------------------------------------------------------------------
 cpu=0:00:12.3 real=0:00:14.0 totSessionCpu=1:11:31 mem=1977.0M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:12.4 real=0:00:14.0 totSessionCpu=1:11:31 mem=1977.0M density=97.268% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 3714 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post Route Hold Fixing (cpu=0:00:12.5 real=0:00:14.0 totSessionCpu=1:11:31 mem=1977.0M density=97.268%) ***
Default Rule : ""
Non Default Rules :
Worst Slack : -1.047 ns
Total 5 nets layer assigned (1.4).
GigaOpt: setting up router preferences
        design wns: -1.0471
        slack threshold: 0.3729
GigaOpt: 9 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 777 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -1.047 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
        design wns: -1.0471
        slack threshold: 0.3729
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 777 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1957.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=1957.0M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1957.0M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1957.0M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.047  | -1.047  | -0.021  |
|           TNS (ns):|-682.236 |-682.207 | -0.030  |
|    Violating Paths:|  1324   |  1322   |    2    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.931%
       (97.268% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1957.0M
**optDesign ... cpu = 0:01:57, real = 0:01:58, mem = 1776.2M, totSessionCpu=1:11:35 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 14 16:03:59 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST CTS_ccl_BUF_clk_G0_L3_26 connects to NET FE_USKN2966_CTS_91 at location ( 277.700 218.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN2966_CTS_91 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L3_26 connects to NET CTS_99 at location ( 275.100 217.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_99 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_USKC2917_CTS_83 connects to NET CTS_83 at location ( 409.500 225.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_83 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L3_4 connects to NET CTS_79 at location ( 57.700 192.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_clk_G0_L3_3 connects to NET CTS_79 at location ( 41.500 293.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_79 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST CTS_ccl_BUF_clk_G0_L3_4 connects to NET CTS_78 at location ( 60.900 192.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_78 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_clk_G0_L3_3 connects to NET mac_array_instance/col_idx_1__mac_col_inst/CTS_14 at location ( 44.700 293.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/CTS_14 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST ofifo_inst/col_idx_2__fifo_instance/U75 connects to NET FE_OCPN2858_array_out_44_ at location ( 304.300 185.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN2858_array_out_44_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST ofifo_inst/col_idx_0__fifo_instance/U54 connects to NET FE_OCPN2854_array_out_3_ at location ( 173.900 188.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN2854_array_out_3_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST ofifo_inst/col_idx_5__fifo_instance/U66 connects to NET FE_OCPN2853_array_out_103_ at location ( 469.900 208.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST ofifo_inst/col_idx_5__fifo_instance/U80 connects to NET FE_OCPN2853_array_out_103_ at location ( 468.900 207.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST ofifo_inst/col_idx_5__fifo_instance/U67 connects to NET FE_OCPN2853_array_out_103_ at location ( 481.700 207.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN2853_array_out_103_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U580 connects to NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2828_n1120 at location ( 77.300 145.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2828_n1120 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST ofifo_inst/col_idx_4__fifo_instance/U77 connects to NET FE_OCPN2768_array_out_83_ at location ( 453.300 255.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN2768_array_out_83_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_5858_0 connects to NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3323_0 at location ( 53.500 195.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3323_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_5816_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3302_0 at location ( 498.900 358.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3302_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_5611_0 connects to NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3183_0 at location ( 260.500 246.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3183_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_5334_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3000_0 at location ( 301.700 381.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3000_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_5315_0 connects to NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2981_0 at location ( 19.700 209.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2981_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_5302_0 connects to NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2976_0 at location ( 239.700 229.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2976_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2867_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2866_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2714_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 46 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 53
#  Number of instances deleted (including moved) = 10
#  Number of instances resized = 255
#  Number of instances with same cell size swap = 7
#  Number of instances with pin swaps = 9
#  Total number of placement changes (moved instances are counted twice) = 318
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 26082 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#777/22557 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1450.71 (MB), peak = 1632.62 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 59.600 192.700 ) on M1 for NET CTS_78. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 41.650 293.195 ) on M1 for NET CTS_79. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 57.850 192.395 ) on M1 for NET CTS_79. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 409.105 225.100 ) on M1 for NET CTS_83. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 461.600 297.085 ) on M1 for NET CTS_86. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 275.200 217.595 ) on M1 for NET CTS_99. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 434.515 16.120 ) on M1 for NET FE_OCPN1517_out_81_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 383.400 14.600 ) on M1 for NET FE_OCPN1619_out_43_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 268.720 10.900 ) on M1 for NET FE_OCPN1728_FE_OFN660_out_1_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 316.515 12.520 ) on M1 for NET FE_OCPN2071_FE_OFN491_out_66_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 397.495 10.900 ) on M1 for NET FE_OCPN2245_out_36_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 434.845 16.280 ) on M1 for NET FE_OCPN2610_out_81_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 453.105 255.700 ) on M1 for NET FE_OCPN2768_array_out_83_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 468.705 207.100 ) on M1 for NET FE_OCPN2853_array_out_103_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 481.505 207.100 ) on M1 for NET FE_OCPN2853_array_out_103_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 469.705 208.900 ) on M1 for NET FE_OCPN2853_array_out_103_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 173.855 189.100 ) on M1 for NET FE_OCPN2854_array_out_3_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 304.255 185.500 ) on M1 for NET FE_OCPN2858_array_out_44_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 465.300 196.290 ) on M1 for NET FE_OFN338_inst_19_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 314.800 22.015 ) on M1 for NET FE_OFN474_out_26_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#890 routed nets are extracted.
#    374 (1.43%) extracted nets are partially routed.
#21661 routed nets are imported.
#6 (0.02%) nets are without wires.
#3527 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 26084.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 374
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 14 16:04:04 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 14 16:04:05 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2149         767       37830    92.91%
#  Metal 2        V        2118         802       37830    24.54%
#  Metal 3        H        2255         661       37830    22.70%
#  Metal 4        V        2275         645       37830    22.73%
#  Metal 5        H        2718         198       37830     0.01%
#  Metal 6        V        2919           1       37830     0.00%
#  Metal 7        H         727           0       37830     0.00%
#  Metal 8        V         729           0       37830     0.00%
#  --------------------------------------------------------------
#  Total                  15891      13.16%  302640    20.36%
#
#  180 nets (0.69%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1453.51 (MB), peak = 1632.62 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1491.52 (MB), peak = 1632.62 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1491.70 (MB), peak = 1632.62 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 3527 (skipped).
#Total number of routable nets = 22557.
#Total number of nets in the design = 26084.
#
#380 routable nets have only global wires.
#22177 routable nets have only detail routed wires.
#30 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#349 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 22                  8             350  
#-------------------------------------------------------------------
#        Total                 22                  8             350  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                180                199           22178  
#-------------------------------------------------------------------
#        Total                180                199           22178  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      9(0.03%)   (0.03%)
#   Metal 3      1(0.00%)   (0.00%)
#   Metal 4      1(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total     11(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 180
#Total wire length = 487758 um.
#Total half perimeter of net bounding box = 460423 um.
#Total wire length on LAYER M1 = 3735 um.
#Total wire length on LAYER M2 = 114310 um.
#Total wire length on LAYER M3 = 161679 um.
#Total wire length on LAYER M4 = 100540 um.
#Total wire length on LAYER M5 = 61751 um.
#Total wire length on LAYER M6 = 27068 um.
#Total wire length on LAYER M7 = 8085 um.
#Total wire length on LAYER M8 = 10592 um.
#Total number of vias = 146819
#Total number of multi-cut vias = 102264 ( 69.7%)
#Total number of single cut vias = 44555 ( 30.3%)
#Up-Via Summary (total 146819):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43521 ( 62.3%)     26360 ( 37.7%)      69881
#  Metal 2         858 (  1.5%)     56409 ( 98.5%)      57267
#  Metal 3         103 (  0.8%)     13426 ( 99.2%)      13529
#  Metal 4          19 (  0.5%)      3533 ( 99.5%)       3552
#  Metal 5          14 (  1.0%)      1435 ( 99.0%)       1449
#  Metal 6          19 (  3.0%)       609 ( 97.0%)        628
#  Metal 7          21 (  4.1%)       492 ( 95.9%)        513
#-----------------------------------------------------------
#                44555 ( 30.3%)    102264 ( 69.7%)     146819 
#
#Total number of involved priority nets 16
#Maximum src to sink distance for priority net 167.9
#Average of max src_to_sink distance for priority net 67.0
#Average of ave src_to_sink distance for priority net 43.4
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1491.79 (MB), peak = 1632.62 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1451.56 (MB), peak = 1632.62 (MB)
#Start Track Assignment.
#Done with 76 horizontal wires in 2 hboxes and 83 vertical wires in 2 hboxes.
#Done with 6 horizontal wires in 2 hboxes and 4 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 180
#Total wire length = 487826 um.
#Total half perimeter of net bounding box = 460423 um.
#Total wire length on LAYER M1 = 3754 um.
#Total wire length on LAYER M2 = 114317 um.
#Total wire length on LAYER M3 = 161708 um.
#Total wire length on LAYER M4 = 100543 um.
#Total wire length on LAYER M5 = 61756 um.
#Total wire length on LAYER M6 = 27066 um.
#Total wire length on LAYER M7 = 8090 um.
#Total wire length on LAYER M8 = 10591 um.
#Total number of vias = 146811
#Total number of multi-cut vias = 102264 ( 69.7%)
#Total number of single cut vias = 44547 ( 30.3%)
#Up-Via Summary (total 146811):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43520 ( 62.3%)     26360 ( 37.7%)      69880
#  Metal 2         856 (  1.5%)     56409 ( 98.5%)      57265
#  Metal 3         102 (  0.8%)     13426 ( 99.2%)      13528
#  Metal 4          18 (  0.5%)      3533 ( 99.5%)       3551
#  Metal 5          13 (  0.9%)      1435 ( 99.1%)       1448
#  Metal 6          18 (  2.9%)       609 ( 97.1%)        627
#  Metal 7          20 (  3.9%)       492 ( 96.1%)        512
#-----------------------------------------------------------
#                44547 ( 30.3%)    102264 ( 69.7%)     146811 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1498.80 (MB), peak = 1632.62 (MB)
#
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 47.40 (MB)
#Total memory = 1498.80 (MB)
#Peak memory = 1632.62 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 5.6% of the total area was rechecked for DRC, and 16.5% required routing.
#    number of violations = 86
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   MinCut      Mar   Totals
#	M1           12        1       21        2        3        1        0       40
#	M2           24       12        8        0        0        0        1       45
#	M3            0        0        0        0        0        0        0        0
#	M4            0        0        0        0        0        0        0        0
#	M5            0        0        1        0        0        0        0        1
#	Totals       36       13       30        2        3        1        1       86
#308 out of 151069 instances need to be verified(marked ipoed).
#10.2% of the total area is being checked for drcs
#10.2% of the total area was checked
#    number of violations = 235
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   MinCut      Mar   Totals
#	M1           77       14       57       30        3        2        0      183
#	M2           26       16        8        0        0        0        1       51
#	M3            0        0        0        0        0        0        0        0
#	M4            0        0        0        0        0        0        0        0
#	M5            0        0        1        0        0        0        0        1
#	Totals      103       30       66       30        3        2        1      235
#cpu time = 00:00:26, elapsed time = 00:00:26, memory = 1505.89 (MB), peak = 1632.62 (MB)
#start 1st optimization iteration ...
#    number of violations = 64
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   MinCut      Mar   Totals
#	M1            8        3       18        1        1        1        0       32
#	M2            8        0       20        0        2        0        1       31
#	M3            1        0        0        0        0        0        0        1
#	Totals       17        3       38        1        3        1        1       64
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1493.00 (MB), peak = 1632.62 (MB)
#start 2nd optimization iteration ...
#    number of violations = 45
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp   MinCut   Totals
#	M1            7       19        1        2       29
#	M2           10        6        0        0       16
#	Totals       17       25        1        2       45
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1493.52 (MB), peak = 1632.62 (MB)
#start 3rd optimization iteration ...
#    number of violations = 46
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   MinCut   Totals
#	M1            8        1       19        1        1        1       31
#	M2           10        0        5        0        0        0       15
#	Totals       18        1       24        1        1        1       46
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1498.62 (MB), peak = 1632.62 (MB)
#start 4th optimization iteration ...
#    number of violations = 43
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinCut   Totals
#	M1            6        1       19        1       27
#	M2           10        0        6        0       16
#	Totals       16        1       25        1       43
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1498.34 (MB), peak = 1632.62 (MB)
#start 5th optimization iteration ...
#    number of violations = 48
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp   CutSpc   MinCut      Mar   Totals
#	M1            7       22        1        1        1        0       32
#	M2           10        5        0        0        0        1       16
#	Totals       17       27        1        1        1        1       48
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1499.79 (MB), peak = 1632.62 (MB)
#start 6th optimization iteration ...
#    number of violations = 59
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   MinCut   Totals
#	M1           12        3       20        3        1       39
#	M2           11        4        5        0        0       20
#	Totals       23        7       25        3        1       59
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1522.64 (MB), peak = 1632.62 (MB)
#start 7th optimization iteration ...
#    number of violations = 39
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            6       16       22
#	M2           11        6       17
#	Totals       17       22       39
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1519.21 (MB), peak = 1632.62 (MB)
#start 8th optimization iteration ...
#    number of violations = 49
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   MinCut      Mar   Totals
#	M1           12        3       13        2        1        1        0       32
#	M2            8        1        6        0        1        0        1       17
#	Totals       20        4       19        2        2        1        1       49
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1518.31 (MB), peak = 1632.62 (MB)
#start 9th optimization iteration ...
#    number of violations = 44
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   MinCut   Totals
#	M1           11        2       12        3        1       29
#	M2            9        0        6        0        0       15
#	Totals       20        2       18        3        1       44
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1520.13 (MB), peak = 1632.62 (MB)
#start 10th optimization iteration ...
#    number of violations = 48
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   MinCut   Totals
#	M1            8        1       14        0        1        1       25
#	M2           11        0        9        2        0        0       22
#	M3            0        0        1        0        0        0        1
#	Totals       19        1       24        2        1        1       48
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1520.25 (MB), peak = 1632.62 (MB)
#start 11th optimization iteration ...
#    number of violations = 50
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   Totals
#	M1            9        3       13        0       25
#	M2           10        1       10        2       23
#	M3            1        1        0        0        2
#	Totals       20        5       23        2       50
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1554.91 (MB), peak = 1632.62 (MB)
#start 12th optimization iteration ...
#    number of violations = 48
#
#    By Layer and Type :
#	         MetSpc    NSMet   EOLSpc    Short     Loop   CutSpc   Totals
#	M1           11        0        2       13        0        1       27
#	M2           11        0        0        7        0        0       18
#	M3            0        1        0        1        1        0        3
#	Totals       22        1        2       21        1        1       48
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1554.21 (MB), peak = 1632.62 (MB)
#start 13th optimization iteration ...
#    number of violations = 44
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   Totals
#	M1           10        1       15        1       27
#	M2           12        0        5        0       17
#	Totals       22        1       20        1       44
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1551.69 (MB), peak = 1632.62 (MB)
#start 14th optimization iteration ...
#    number of violations = 48
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1           10        1       16        3        1       31
#	M2           10        0        7        0        0       17
#	Totals       20        1       23        3        1       48
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1552.46 (MB), peak = 1632.62 (MB)
#start 15th optimization iteration ...
#    number of violations = 42
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	M1            6       16        0       22
#	M2            6       13        1       20
#	Totals       12       29        1       42
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1558.79 (MB), peak = 1632.62 (MB)
#start 16th optimization iteration ...
#    number of violations = 45
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	M1            7       16        0       23
#	M2            7       14        0       21
#	M3            0        0        1        1
#	Totals       14       30        1       45
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1610.14 (MB), peak = 1632.62 (MB)
#start 17th optimization iteration ...
#    number of violations = 43
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            7        0       17       24
#	M2            6        1       12       19
#	Totals       13        1       29       43
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1628.95 (MB), peak = 1632.62 (MB)
#start 18th optimization iteration ...
#    number of violations = 40
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            6       15       21
#	M2            6       13       19
#	Totals       12       28       40
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1623.95 (MB), peak = 1632.62 (MB)
#start 19th optimization iteration ...
#    number of violations = 41
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            6        0       15       21
#	M2            6        1       13       20
#	Totals       12        1       28       41
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1635.58 (MB), peak = 1635.75 (MB)
#start 20th optimization iteration ...
#    number of violations = 35
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            5       13       18
#	M2            8        9       17
#	Totals       13       22       35
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1635.75 (MB), peak = 1635.86 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 180
#Total wire length = 487520 um.
#Total half perimeter of net bounding box = 460423 um.
#Total wire length on LAYER M1 = 3707 um.
#Total wire length on LAYER M2 = 114003 um.
#Total wire length on LAYER M3 = 161679 um.
#Total wire length on LAYER M4 = 100606 um.
#Total wire length on LAYER M5 = 61767 um.
#Total wire length on LAYER M6 = 27079 um.
#Total wire length on LAYER M7 = 8090 um.
#Total wire length on LAYER M8 = 10590 um.
#Total number of vias = 147369
#Total number of multi-cut vias = 101121 ( 68.6%)
#Total number of single cut vias = 46248 ( 31.4%)
#Up-Via Summary (total 147369):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43964 ( 62.9%)     25973 ( 37.1%)      69937
#  Metal 2        1764 (  3.1%)     55822 ( 96.9%)      57586
#  Metal 3         400 (  2.9%)     13273 ( 97.1%)      13673
#  Metal 4          70 (  2.0%)      3506 ( 98.0%)       3576
#  Metal 5           8 (  0.6%)      1446 ( 99.4%)       1454
#  Metal 6          23 (  3.6%)       608 ( 96.4%)        631
#  Metal 7          19 (  3.7%)       493 ( 96.3%)        512
#-----------------------------------------------------------
#                46248 ( 31.4%)    101121 ( 68.6%)     147369 
#
#Total number of DRC violations = 35
#Total number of violations on LAYER M1 = 18
#Total number of violations on LAYER M2 = 17
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:02:15
#Elapsed time = 00:02:15
#Increased memory = -22.11 (MB)
#Total memory = 1476.69 (MB)
#Peak memory = 1635.86 (MB)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 35
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            5       13       18
#	M2            8        9       17
#	Totals       13       22       35
#cpu time = 00:00:58, elapsed time = 00:00:58, memory = 1475.25 (MB), peak = 1641.93 (MB)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 35
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            5       13       18
#	M2            8        9       17
#	Totals       13       22       35
#cpu time = 00:00:57, elapsed time = 00:00:57, memory = 1471.07 (MB), peak = 1641.93 (MB)
#Complete Post Routing Optimization.
#Cpu time = 00:01:56
#Elapsed time = 00:01:56
#Increased memory = -5.62 (MB)
#Total memory = 1471.07 (MB)
#Peak memory = 1641.93 (MB)
#Total number of nets with non-default rule or having extra spacing = 180
#Total wire length = 487520 um.
#Total half perimeter of net bounding box = 460423 um.
#Total wire length on LAYER M1 = 3707 um.
#Total wire length on LAYER M2 = 114003 um.
#Total wire length on LAYER M3 = 161679 um.
#Total wire length on LAYER M4 = 100606 um.
#Total wire length on LAYER M5 = 61767 um.
#Total wire length on LAYER M6 = 27079 um.
#Total wire length on LAYER M7 = 8090 um.
#Total wire length on LAYER M8 = 10590 um.
#Total number of vias = 147369
#Total number of multi-cut vias = 101121 ( 68.6%)
#Total number of single cut vias = 46248 ( 31.4%)
#Up-Via Summary (total 147369):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43964 ( 62.9%)     25973 ( 37.1%)      69937
#  Metal 2        1764 (  3.1%)     55822 ( 96.9%)      57586
#  Metal 3         400 (  2.9%)     13273 ( 97.1%)      13673
#  Metal 4          70 (  2.0%)      3506 ( 98.0%)       3576
#  Metal 5           8 (  0.6%)      1446 ( 99.4%)       1454
#  Metal 6          23 (  3.6%)       608 ( 96.4%)        631
#  Metal 7          19 (  3.7%)       493 ( 96.3%)        512
#-----------------------------------------------------------
#                46248 ( 31.4%)    101121 ( 68.6%)     147369 
#
#Total number of DRC violations = 35
#Total number of violations on LAYER M1 = 18
#Total number of violations on LAYER M2 = 17
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            5       13       18
#	M2            8        9       17
#	Totals       13       22       35
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1461.65 (MB), peak = 1641.93 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 180
#Total wire length = 487520 um.
#Total half perimeter of net bounding box = 460423 um.
#Total wire length on LAYER M1 = 3707 um.
#Total wire length on LAYER M2 = 114003 um.
#Total wire length on LAYER M3 = 161679 um.
#Total wire length on LAYER M4 = 100606 um.
#Total wire length on LAYER M5 = 61767 um.
#Total wire length on LAYER M6 = 27079 um.
#Total wire length on LAYER M7 = 8090 um.
#Total wire length on LAYER M8 = 10590 um.
#Total number of vias = 147369
#Total number of multi-cut vias = 101121 ( 68.6%)
#Total number of single cut vias = 46248 ( 31.4%)
#Up-Via Summary (total 147369):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43964 ( 62.9%)     25973 ( 37.1%)      69937
#  Metal 2        1764 (  3.1%)     55822 ( 96.9%)      57586
#  Metal 3         400 (  2.9%)     13273 ( 97.1%)      13673
#  Metal 4          70 (  2.0%)      3506 ( 98.0%)       3576
#  Metal 5           8 (  0.6%)      1446 ( 99.4%)       1454
#  Metal 6          23 (  3.6%)       608 ( 96.4%)        631
#  Metal 7          19 (  3.7%)       493 ( 96.3%)        512
#-----------------------------------------------------------
#                46248 ( 31.4%)    101121 ( 68.6%)     147369 
#
#Total number of DRC violations = 35
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 18
#Total number of violations on LAYER M2 = 17
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Mar 14 16:08:21 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1461.65 (MB), peak = 1641.93 (MB)
#
#Start Post Route Wire Spread.
#Done with 584 horizontal wires in 4 hboxes and 976 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 180
#Total wire length = 488001 um.
#Total half perimeter of net bounding box = 460423 um.
#Total wire length on LAYER M1 = 3709 um.
#Total wire length on LAYER M2 = 114122 um.
#Total wire length on LAYER M3 = 161841 um.
#Total wire length on LAYER M4 = 100755 um.
#Total wire length on LAYER M5 = 61782 um.
#Total wire length on LAYER M6 = 27099 um.
#Total wire length on LAYER M7 = 8091 um.
#Total wire length on LAYER M8 = 10602 um.
#Total number of vias = 147369
#Total number of multi-cut vias = 101121 ( 68.6%)
#Total number of single cut vias = 46248 ( 31.4%)
#Up-Via Summary (total 147369):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43964 ( 62.9%)     25973 ( 37.1%)      69937
#  Metal 2        1764 (  3.1%)     55822 ( 96.9%)      57586
#  Metal 3         400 (  2.9%)     13273 ( 97.1%)      13673
#  Metal 4          70 (  2.0%)      3506 ( 98.0%)       3576
#  Metal 5           8 (  0.6%)      1446 ( 99.4%)       1454
#  Metal 6          23 (  3.6%)       608 ( 96.4%)        631
#  Metal 7          19 (  3.7%)       493 ( 96.3%)        512
#-----------------------------------------------------------
#                46248 ( 31.4%)    101121 ( 68.6%)     147369 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1490.22 (MB), peak = 1641.93 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 180
#Total wire length = 488001 um.
#Total half perimeter of net bounding box = 460423 um.
#Total wire length on LAYER M1 = 3709 um.
#Total wire length on LAYER M2 = 114122 um.
#Total wire length on LAYER M3 = 161841 um.
#Total wire length on LAYER M4 = 100755 um.
#Total wire length on LAYER M5 = 61782 um.
#Total wire length on LAYER M6 = 27099 um.
#Total wire length on LAYER M7 = 8091 um.
#Total wire length on LAYER M8 = 10602 um.
#Total number of vias = 147369
#Total number of multi-cut vias = 101121 ( 68.6%)
#Total number of single cut vias = 46248 ( 31.4%)
#Up-Via Summary (total 147369):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43964 ( 62.9%)     25973 ( 37.1%)      69937
#  Metal 2        1764 (  3.1%)     55822 ( 96.9%)      57586
#  Metal 3         400 (  2.9%)     13273 ( 97.1%)      13673
#  Metal 4          70 (  2.0%)      3506 ( 98.0%)       3576
#  Metal 5           8 (  0.6%)      1446 ( 99.4%)       1454
#  Metal 6          23 (  3.6%)       608 ( 96.4%)        631
#  Metal 7          19 (  3.7%)       493 ( 96.3%)        512
#-----------------------------------------------------------
#                46248 ( 31.4%)    101121 ( 68.6%)     147369 
#
#
#Start Post Route via swapping..
#21.21% of area are rerouted by ECO routing.
#    number of violations = 35
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            5       13       18
#	M2            8        9       17
#	Totals       13       22       35
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1463.08 (MB), peak = 1641.93 (MB)
#    number of violations = 35
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            5       13       18
#	M2            8        9       17
#	Totals       13       22       35
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1466.32 (MB), peak = 1641.93 (MB)
#CELL_VIEW core,init has 35 DRC violations
#Total number of DRC violations = 35
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 18
#Total number of violations on LAYER M2 = 17
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 180
#Total wire length = 488001 um.
#Total half perimeter of net bounding box = 460423 um.
#Total wire length on LAYER M1 = 3709 um.
#Total wire length on LAYER M2 = 114122 um.
#Total wire length on LAYER M3 = 161841 um.
#Total wire length on LAYER M4 = 100755 um.
#Total wire length on LAYER M5 = 61782 um.
#Total wire length on LAYER M6 = 27099 um.
#Total wire length on LAYER M7 = 8091 um.
#Total wire length on LAYER M8 = 10602 um.
#Total number of vias = 147369
#Total number of multi-cut vias = 103108 ( 70.0%)
#Total number of single cut vias = 44261 ( 30.0%)
#Up-Via Summary (total 147369):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43419 ( 62.1%)     26518 ( 37.9%)      69937
#  Metal 2         770 (  1.3%)     56816 ( 98.7%)      57586
#  Metal 3          49 (  0.4%)     13624 ( 99.6%)      13673
#  Metal 4           7 (  0.2%)      3569 ( 99.8%)       3576
#  Metal 5           0 (  0.0%)      1454 (100.0%)       1454
#  Metal 6          12 (  1.9%)       619 ( 98.1%)        631
#  Metal 7           4 (  0.8%)       508 ( 99.2%)        512
#-----------------------------------------------------------
#                44261 ( 30.0%)    103108 ( 70.0%)     147369 
#
#detailRoute Statistics:
#Cpu time = 00:04:27
#Elapsed time = 00:04:27
#Increased memory = -34.21 (MB)
#Total memory = 1464.59 (MB)
#Peak memory = 1641.93 (MB)
#Updating routing design signature
#Created 848 library cell signatures
#Created 26084 NETS and 0 SPECIALNETS signatures
#Created 151070 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1470.26 (MB), peak = 1641.93 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1470.49 (MB), peak = 1641.93 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:04:37
#Elapsed time = 00:04:37
#Increased memory = -50.92 (MB)
#Total memory = 1416.62 (MB)
#Peak memory = 1641.93 (MB)
#Number of warnings = 63
#Total number of warnings = 172
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 14 16:08:36 2025
#
**optDesign ... cpu = 0:06:35, real = 0:06:35, mem = 1733.5M, totSessionCpu=1:16:12 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=151069 and nets=26084 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_22263_ieng6-ece-04.ucsd.edu_ttalapaneni_llpqWX/core_22263_ynu4dy.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1733.5M)
Extracted 10.0007% (CPU Time= 0:00:00.6  MEM= 1786.4M)
Extracted 20.0009% (CPU Time= 0:00:00.7  MEM= 1786.4M)
Extracted 30.0006% (CPU Time= 0:00:00.9  MEM= 1786.4M)
Extracted 40.0008% (CPU Time= 0:00:01.0  MEM= 1786.4M)
Extracted 50.001% (CPU Time= 0:00:01.2  MEM= 1786.4M)
Extracted 60.0007% (CPU Time= 0:00:01.5  MEM= 1790.4M)
Extracted 70.0009% (CPU Time= 0:00:02.1  MEM= 1790.4M)
Extracted 80.0006% (CPU Time= 0:00:02.3  MEM= 1790.4M)
Extracted 90.0008% (CPU Time= 0:00:02.5  MEM= 1790.4M)
Extracted 100% (CPU Time= 0:00:02.9  MEM= 1790.4M)
Number of Extracted Resistors     : 380093
Number of Extracted Ground Cap.   : 376647
Number of Extracted Coupling Cap. : 615528
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1770.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.7  Real Time: 0:00:03.0  MEM: 1770.387M)
**optDesign ... cpu = 0:06:38, real = 0:06:38, mem = 1730.5M, totSessionCpu=1:16:16 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 26084,  87.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1830.83 CPU=0:00:05.3 REAL=0:00:06.0)
Save waveform /tmp/innovus_temp_22263_ieng6-ece-04.ucsd.edu_ttalapaneni_llpqWX/.AAE_OCI4C9/.AAE_22263/waveform.data...
*** CDM Built up (cpu=0:00:06.9  real=0:00:07.0  mem= 1830.8M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 26084,  10.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1806.88 CPU=0:00:02.3 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:02.4  real=0:00:03.0  mem= 1806.9M) ***
*** Done Building Timing Graph (cpu=0:00:11.4 real=0:00:12.0 totSessionCpu=1:16:27 mem=1806.9M)
**optDesign ... cpu = 0:06:50, real = 0:06:50, mem = 1740.1M, totSessionCpu=1:16:27 **
*** Timing NOT met, worst failing slack is -1.047
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 166 clock nets excluded from IPO operation.
*info: 166 clock nets excluded
*info: 2 special nets excluded.
*info: 3516 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.047 TNS Slack -681.032 Density 97.27
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.047|   -1.047|-681.025| -681.032|    97.27%|   0:00:00.0| 1989.8M|   WC_VIEW|  reg2reg| psum_mem_instance/D[91]                            |
|  -1.047|   -1.047|-681.025| -681.032|    97.27%|   0:00:00.0| 1989.8M|   WC_VIEW|  reg2reg| psum_mem_instance/D[120]                           |
|  -1.047|   -1.047|-681.025| -681.032|    97.27%|   0:00:01.0| 1989.8M|   WC_VIEW|  reg2reg| psum_mem_instance/D[28]                            |
|  -1.047|   -1.047|-681.025| -681.032|    97.27%|   0:00:00.0| 1989.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_17_/D   |
|  -1.047|   -1.047|-681.025| -681.032|    97.27%|   0:00:00.0| 1989.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_5_/D    |
|  -1.047|   -1.047|-681.025| -681.032|    97.27%|   0:00:01.0| 1989.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_9_/D    |
|  -1.047|   -1.047|-681.025| -681.032|    97.27%|   0:00:00.0| 1989.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_11_/D   |
|  -1.047|   -1.047|-681.025| -681.032|    97.27%|   0:00:00.0| 1989.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_56_/D                                           |
|  -1.047|   -1.047|-681.025| -681.032|    97.27%|   0:00:00.0| 1989.8M|   WC_VIEW|  reg2reg| psum_mem_instance/D[91]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=1989.8M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:02.0 real=0:00:02.0 mem=1989.8M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 166 constrained nets 
Layer 7 has 193 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.5 real=0:00:02.0 mem=1989.8M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:06:56, real = 0:06:56, mem = 1838.9M, totSessionCpu=1:16:34 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:01, mem=1838.86M, totSessionCpu=1:16:34 .
**optDesign ... cpu = 0:06:57, real = 0:06:57, mem = 1838.9M, totSessionCpu=1:16:34 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:06:58, real = 0:06:58, mem = 1838.9M, totSessionCpu=1:16:35 **
** Profile ** Start :  cpu=0:00:00.0, mem=1896.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=1896.1M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 26084,  87.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:05.1 REAL=0:00:05.0)
Save waveform /tmp/innovus_temp_22263_ieng6-ece-04.ucsd.edu_ttalapaneni_llpqWX/.AAE_OCI4C9/.AAE_22263/waveform.data...
*** CDM Built up (cpu=0:00:05.9  real=0:00:06.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 26084,  1.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:08.1 real=0:00:08.0 totSessionCpu=0:00:36.0 mem=0.0M)
** Profile ** Overall slacks :  cpu=-1:0-5:0-9.-3, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:09.2, mem=1896.1M
** Profile ** Total reports :  cpu=0:00:00.8, mem=1840.9M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1840.9M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.047  | -1.047  | -0.005  |
|           TNS (ns):|-681.033 |-681.026 | -0.006  |
|    Violating Paths:|  1327   |  1325   |    2    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.484  | -0.484  |  0.000  |
|           TNS (ns):| -40.027 | -40.027 |  0.000  |
|    Violating Paths:|   235   |   235   |    0    |
|          All Paths:|  2670   |  2670   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.931%
       (97.268% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1840.9M
**optDesign ... cpu = 0:07:08, real = 0:07:09, mem = 1838.9M, totSessionCpu=1:16:46 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1777.8M, totSessionCpu=1:16:49 **
#Created 848 library cell signatures
#Created 26084 NETS and 0 SPECIALNETS signatures
#Created 151070 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1466.63 (MB), peak = 1641.93 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1466.63 (MB), peak = 1641.93 (MB)
Begin checking placement ... (start mem=1777.8M, init mem=1777.8M)
*info: Placed = 151069         (Fixed = 41)
*info: Unplaced = 0           
Placement Density:97.27%(227286/233671)
Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.3; mem=1777.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 20523

Instance distribution across the VT partitions:

 LVT : inst = 10154 (49.5%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 10154 (49.5%)

 HVT : inst = 10366 (50.5%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 10366 (50.5%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=151069 and nets=26084 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_22263_ieng6-ece-04.ucsd.edu_ttalapaneni_llpqWX/core_22263_ynu4dy.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1765.7M)
Extracted 10.0007% (CPU Time= 0:00:00.6  MEM= 1818.6M)
Extracted 20.0009% (CPU Time= 0:00:00.8  MEM= 1818.6M)
Extracted 30.0006% (CPU Time= 0:00:00.9  MEM= 1818.6M)
Extracted 40.0008% (CPU Time= 0:00:01.0  MEM= 1818.6M)
Extracted 50.001% (CPU Time= 0:00:01.3  MEM= 1818.6M)
Extracted 60.0007% (CPU Time= 0:00:01.6  MEM= 1822.6M)
Extracted 70.0009% (CPU Time= 0:00:02.2  MEM= 1822.6M)
Extracted 80.0006% (CPU Time= 0:00:02.3  MEM= 1822.6M)
Extracted 90.0008% (CPU Time= 0:00:02.5  MEM= 1822.6M)
Extracted 100% (CPU Time= 0:00:03.0  MEM= 1822.6M)
Number of Extracted Resistors     : 380093
Number of Extracted Ground Cap.   : 376647
Number of Extracted Coupling Cap. : 615528
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1803.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.8  Real Time: 0:00:04.0  MEM: 1803.594M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 26084,  87.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1852.77 CPU=0:00:05.4 REAL=0:00:06.0)
Save waveform /tmp/innovus_temp_22263_ieng6-ece-04.ucsd.edu_ttalapaneni_llpqWX/.AAE_OCI4C9/.AAE_22263/waveform.data...
*** CDM Built up (cpu=0:00:06.1  real=0:00:06.0  mem= 1852.8M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 26084,  10.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1828.81 CPU=0:00:02.3 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:02.4  real=0:00:03.0  mem= 1828.8M) ***
*** Done Building Timing Graph (cpu=0:00:10.4 real=0:00:11.0 totSessionCpu=1:17:06 mem=1828.8M)
** Profile ** Start :  cpu=0:00:00.0, mem=1828.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=1828.8M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1828.8M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1828.8M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.047  | -1.047  | -0.005  |
|           TNS (ns):|-681.033 |-681.026 | -0.006  |
|    Violating Paths:|  1327   |  1325   |    2    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.931%
       (97.268% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1828.8M
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1739.0M, totSessionCpu=1:17:07 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
**INFO: Start fixing DRV (Mem = 1803.73M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 166 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -1.05 |          0|          0|          0|  97.27  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -1.05 |          0|          0|          0|  97.27  |   0:00:00.0|    2038.9M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 166 constrained nets 
Layer 7 has 193 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2038.9M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:24, real = 0:00:24, mem = 1914.3M, totSessionCpu=1:17:13 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1914.29M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1914.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=1914.3M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1924.3M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1924.3M

------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.08min mem=1914.3M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.047  | -1.047  | -0.005  |
|           TNS (ns):|-681.033 |-681.026 | -0.006  |
|    Violating Paths:|  1327   |  1325   |    2    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.931%
       (97.268% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1924.3M
**optDesign ... cpu = 0:00:25, real = 0:00:25, mem = 1914.3M, totSessionCpu=1:17:14 **
** Profile ** Start :  cpu=0:00:00.0, mem=1904.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=1904.8M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1904.8M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1904.8M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.047  | -1.047  | -0.005  |
|           TNS (ns):|-681.033 |-681.026 | -0.006  |
|    Violating Paths:|  1327   |  1325   |    2    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.931%
       (97.268% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1904.8M
**optDesign ... cpu = 0:00:27, real = 0:00:26, mem = 1847.5M, totSessionCpu=1:17:16 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 14 16:09:39 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 26082 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#777/22557 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1536.96 (MB), peak = 1641.93 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -0.70 (MB)
#Total memory = 1536.97 (MB)
#Peak memory = 1641.93 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 31
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            5       13       18
#	M2            8        5       13
#	Totals       13       18       31
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1538.86 (MB), peak = 1641.93 (MB)
#start 1st optimization iteration ...
#    number of violations = 37
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            6        2       14       22
#	M2            8        0        7       15
#	Totals       14        2       21       37
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1570.09 (MB), peak = 1641.93 (MB)
#start 2nd optimization iteration ...
#    number of violations = 38
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   Totals
#	M1            7        1       14        0       22
#	M2            9        0        6        1       16
#	Totals       16        1       20        1       38
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1580.76 (MB), peak = 1641.93 (MB)
#start 3rd optimization iteration ...
#    number of violations = 42
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   Totals
#	M1            8        2       11        1        0       22
#	M2           11        1        7        0        1       20
#	Totals       19        3       18        1        1       42
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1583.89 (MB), peak = 1641.93 (MB)
#start 4th optimization iteration ...
#    number of violations = 39
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1            9        2       10        2        1       24
#	M2            9        0        6        0        0       15
#	Totals       18        2       16        2        1       39
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1584.50 (MB), peak = 1641.93 (MB)
#start 5th optimization iteration ...
#    number of violations = 37
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1            8        1       10        1        1       21
#	M2            9        0        6        0        0       15
#	M3            0        0        1        0        0        1
#	Totals       17        1       17        1        1       37
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1583.92 (MB), peak = 1641.93 (MB)
#start 6th optimization iteration ...
#    number of violations = 40
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   Totals
#	M1           10        3       10        1       24
#	M2            9        0        7        0       16
#	Totals       19        3       17        1       40
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1601.10 (MB), peak = 1641.93 (MB)
#start 7th optimization iteration ...
#    number of violations = 38
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            8        1       11       20
#	M2           10        1        7       18
#	Totals       18        2       18       38
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1602.22 (MB), peak = 1641.93 (MB)
#start 8th optimization iteration ...
#    number of violations = 43
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1            9        1       12        1        1       24
#	M2            8        0       11        0        0       19
#	Totals       17        1       23        1        1       43
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1599.26 (MB), peak = 1641.93 (MB)
#start 9th optimization iteration ...
#    number of violations = 44
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1           10        2       12        2        1        0       27
#	M2            9        0        7        0        0        1       17
#	Totals       19        2       19        2        1        1       44
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1600.46 (MB), peak = 1641.93 (MB)
#start 10th optimization iteration ...
#    number of violations = 43
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            9        1       11        1        2        0       24
#	M2            9        0        7        2        0        1       19
#	Totals       18        1       18        3        2        1       43
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1599.30 (MB), peak = 1641.93 (MB)
#start 11th optimization iteration ...
#    number of violations = 36
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            9        1        9       19
#	M2           10        0        7       17
#	Totals       19        1       16       36
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1640.84 (MB), peak = 1642.35 (MB)
#start 12th optimization iteration ...
#    number of violations = 43
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1            8        1       11        0        1       21
#	M2            9        0       11        2        0       22
#	Totals       17        1       22        2        1       43
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1640.25 (MB), peak = 1643.55 (MB)
#start 13th optimization iteration ...
#    number of violations = 46
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   Totals
#	M1            9        1       13        1       24
#	M2           10        0       10        2       22
#	Totals       19        1       23        3       46
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1643.06 (MB), peak = 1643.55 (MB)
#start 14th optimization iteration ...
#    number of violations = 47
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1            9        1       14        1        1       26
#	M2            8        0       11        2        0       21
#	Totals       17        1       25        3        1       47
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1641.31 (MB), peak = 1644.19 (MB)
#start 15th optimization iteration ...
#    number of violations = 36
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            5       11       16
#	M2            8       12       20
#	Totals       13       23       36
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1648.99 (MB), peak = 1649.82 (MB)
#start 16th optimization iteration ...
#    number of violations = 40
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            5        0       11       16
#	M2            4        1       19       24
#	Totals        9        1       30       40
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1694.76 (MB), peak = 1701.86 (MB)
#start 17th optimization iteration ...
#    number of violations = 34
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            5       11       16
#	M2            9        9       18
#	Totals       14       20       34
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1700.45 (MB), peak = 1702.77 (MB)
#start 18th optimization iteration ...
#    number of violations = 40
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            5        0       11       16
#	M2            5        1       18       24
#	Totals       10        1       29       40
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1696.90 (MB), peak = 1702.77 (MB)
#start 19th optimization iteration ...
#    number of violations = 33
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            5       11       16
#	M2            8        9       17
#	Totals       13       20       33
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1698.96 (MB), peak = 1702.77 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 180
#Total wire length = 487983 um.
#Total half perimeter of net bounding box = 460423 um.
#Total wire length on LAYER M1 = 3708 um.
#Total wire length on LAYER M2 = 114123 um.
#Total wire length on LAYER M3 = 161819 um.
#Total wire length on LAYER M4 = 100735 um.
#Total wire length on LAYER M5 = 61786 um.
#Total wire length on LAYER M6 = 27117 um.
#Total wire length on LAYER M7 = 8091 um.
#Total wire length on LAYER M8 = 10604 um.
#Total number of vias = 147375
#Total number of multi-cut vias = 103009 ( 69.9%)
#Total number of single cut vias = 44366 ( 30.1%)
#Up-Via Summary (total 147375):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43456 ( 62.1%)     26482 ( 37.9%)      69938
#  Metal 2         807 (  1.4%)     56775 ( 98.6%)      57582
#  Metal 3          67 (  0.5%)     13607 ( 99.5%)      13674
#  Metal 4          16 (  0.4%)      3564 ( 99.6%)       3580
#  Metal 5           4 (  0.3%)      1454 ( 99.7%)       1458
#  Metal 6          12 (  1.9%)       619 ( 98.1%)        631
#  Metal 7           4 (  0.8%)       508 ( 99.2%)        512
#-----------------------------------------------------------
#                44366 ( 30.1%)    103009 ( 69.9%)     147375 
#
#Total number of DRC violations = 33
#Total number of violations on LAYER M1 = 16
#Total number of violations on LAYER M2 = 17
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:01:23
#Elapsed time = 00:01:23
#Increased memory = 17.51 (MB)
#Total memory = 1554.48 (MB)
#Peak memory = 1702.77 (MB)
#
#Start Post Routing Optimization.
#Complete Post Routing Optimization.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1554.48 (MB)
#Peak memory = 1702.77 (MB)
#Total number of nets with non-default rule or having extra spacing = 180
#Total wire length = 487983 um.
#Total half perimeter of net bounding box = 460423 um.
#Total wire length on LAYER M1 = 3708 um.
#Total wire length on LAYER M2 = 114123 um.
#Total wire length on LAYER M3 = 161819 um.
#Total wire length on LAYER M4 = 100735 um.
#Total wire length on LAYER M5 = 61786 um.
#Total wire length on LAYER M6 = 27117 um.
#Total wire length on LAYER M7 = 8091 um.
#Total wire length on LAYER M8 = 10604 um.
#Total number of vias = 147375
#Total number of multi-cut vias = 103009 ( 69.9%)
#Total number of single cut vias = 44366 ( 30.1%)
#Up-Via Summary (total 147375):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43456 ( 62.1%)     26482 ( 37.9%)      69938
#  Metal 2         807 (  1.4%)     56775 ( 98.6%)      57582
#  Metal 3          67 (  0.5%)     13607 ( 99.5%)      13674
#  Metal 4          16 (  0.4%)      3564 ( 99.6%)       3580
#  Metal 5           4 (  0.3%)      1454 ( 99.7%)       1458
#  Metal 6          12 (  1.9%)       619 ( 98.1%)        631
#  Metal 7           4 (  0.8%)       508 ( 99.2%)        512
#-----------------------------------------------------------
#                44366 ( 30.1%)    103009 ( 69.9%)     147375 
#
#Total number of DRC violations = 33
#Total number of violations on LAYER M1 = 16
#Total number of violations on LAYER M2 = 17
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            5       11       16
#	M2            8        9       17
#	Totals       13       20       33
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1556.21 (MB), peak = 1702.77 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 180
#Total wire length = 487983 um.
#Total half perimeter of net bounding box = 460423 um.
#Total wire length on LAYER M1 = 3708 um.
#Total wire length on LAYER M2 = 114123 um.
#Total wire length on LAYER M3 = 161819 um.
#Total wire length on LAYER M4 = 100735 um.
#Total wire length on LAYER M5 = 61786 um.
#Total wire length on LAYER M6 = 27117 um.
#Total wire length on LAYER M7 = 8091 um.
#Total wire length on LAYER M8 = 10604 um.
#Total number of vias = 147375
#Total number of multi-cut vias = 103009 ( 69.9%)
#Total number of single cut vias = 44366 ( 30.1%)
#Up-Via Summary (total 147375):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43456 ( 62.1%)     26482 ( 37.9%)      69938
#  Metal 2         807 (  1.4%)     56775 ( 98.6%)      57582
#  Metal 3          67 (  0.5%)     13607 ( 99.5%)      13674
#  Metal 4          16 (  0.4%)      3564 ( 99.6%)       3580
#  Metal 5           4 (  0.3%)      1454 ( 99.7%)       1458
#  Metal 6          12 (  1.9%)       619 ( 98.1%)        631
#  Metal 7           4 (  0.8%)       508 ( 99.2%)        512
#-----------------------------------------------------------
#                44366 ( 30.1%)    103009 ( 69.9%)     147375 
#
#Total number of DRC violations = 33
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 16
#Total number of violations on LAYER M2 = 17
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#
#Start Post Route via swapping..
#2.88% of area are rerouted by ECO routing.
#    number of violations = 33
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            5       11       16
#	M2            8        9       17
#	Totals       13       20       33
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1556.23 (MB), peak = 1702.77 (MB)
#    number of violations = 33
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            5       11       16
#	M2            8        9       17
#	Totals       13       20       33
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1557.06 (MB), peak = 1702.77 (MB)
#CELL_VIEW core,init has 33 DRC violations
#Total number of DRC violations = 33
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 16
#Total number of violations on LAYER M2 = 17
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 180
#Total wire length = 487983 um.
#Total half perimeter of net bounding box = 460423 um.
#Total wire length on LAYER M1 = 3708 um.
#Total wire length on LAYER M2 = 114123 um.
#Total wire length on LAYER M3 = 161819 um.
#Total wire length on LAYER M4 = 100735 um.
#Total wire length on LAYER M5 = 61786 um.
#Total wire length on LAYER M6 = 27117 um.
#Total wire length on LAYER M7 = 8091 um.
#Total wire length on LAYER M8 = 10604 um.
#Total number of vias = 147375
#Total number of multi-cut vias = 103110 ( 70.0%)
#Total number of single cut vias = 44265 ( 30.0%)
#Up-Via Summary (total 147375):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43420 ( 62.1%)     26518 ( 37.9%)      69938
#  Metal 2         772 (  1.3%)     56810 ( 98.7%)      57582
#  Metal 3          49 (  0.4%)     13625 ( 99.6%)      13674
#  Metal 4           7 (  0.2%)      3573 ( 99.8%)       3580
#  Metal 5           1 (  0.1%)      1457 ( 99.9%)       1458
#  Metal 6          12 (  1.9%)       619 ( 98.1%)        631
#  Metal 7           4 (  0.8%)       508 ( 99.2%)        512
#-----------------------------------------------------------
#                44265 ( 30.0%)    103110 ( 70.0%)     147375 
#
#detailRoute Statistics:
#Cpu time = 00:01:28
#Elapsed time = 00:01:28
#Increased memory = 18.36 (MB)
#Total memory = 1555.33 (MB)
#Peak memory = 1702.77 (MB)
#Updating routing design signature
#Created 848 library cell signatures
#Created 26084 NETS and 0 SPECIALNETS signatures
#Created 151070 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1559.71 (MB), peak = 1702.77 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1559.95 (MB), peak = 1702.77 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:34
#Elapsed time = 00:01:33
#Increased memory = -26.52 (MB)
#Total memory = 1510.17 (MB)
#Peak memory = 1702.77 (MB)
#Number of warnings = 1
#Total number of warnings = 173
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 14 16:11:12 2025
#
**optDesign ... cpu = 0:02:00, real = 0:01:59, mem = 1822.0M, totSessionCpu=1:18:49 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=151069 and nets=26084 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_22263_ieng6-ece-04.ucsd.edu_ttalapaneni_llpqWX/core_22263_ynu4dy.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1822.0M)
Extracted 10.0006% (CPU Time= 0:00:00.7  MEM= 1866.9M)
Extracted 20.0008% (CPU Time= 0:00:00.8  MEM= 1866.9M)
Extracted 30.0009% (CPU Time= 0:00:00.9  MEM= 1866.9M)
Extracted 40.0006% (CPU Time= 0:00:01.1  MEM= 1866.9M)
Extracted 50.0007% (CPU Time= 0:00:01.3  MEM= 1866.9M)
Extracted 60.0009% (CPU Time= 0:00:01.6  MEM= 1870.9M)
Extracted 70.0005% (CPU Time= 0:00:02.2  MEM= 1870.9M)
Extracted 80.0007% (CPU Time= 0:00:02.4  MEM= 1870.9M)
Extracted 90.0008% (CPU Time= 0:00:02.6  MEM= 1870.9M)
Extracted 100% (CPU Time= 0:00:03.0  MEM= 1870.9M)
Number of Extracted Resistors     : 380003
Number of Extracted Ground Cap.   : 376554
Number of Extracted Coupling Cap. : 615368
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1858.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.9  Real Time: 0:00:04.0  MEM: 1858.879M)
**optDesign ... cpu = 0:02:04, real = 0:02:03, mem = 1820.0M, totSessionCpu=1:18:53 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 26084,  87.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1914.25 CPU=0:00:05.4 REAL=0:00:05.0)
Save waveform /tmp/innovus_temp_22263_ieng6-ece-04.ucsd.edu_ttalapaneni_llpqWX/.AAE_OCI4C9/.AAE_22263/waveform.data...
*** CDM Built up (cpu=0:00:06.9  real=0:00:07.0  mem= 1914.3M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 26084,  10.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1890.3 CPU=0:00:02.4 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:02.5  real=0:00:03.0  mem= 1890.3M) ***
*** Done Building Timing Graph (cpu=0:00:11.6 real=0:00:12.0 totSessionCpu=1:19:05 mem=1890.3M)
**optDesign ... cpu = 0:02:16, real = 0:02:15, mem = 1819.8M, totSessionCpu=1:19:05 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:16, real = 0:02:15, mem = 1819.8M, totSessionCpu=1:19:05 **
** Profile ** Start :  cpu=0:00:00.0, mem=1877.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=1877.1M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1877.1M
** Profile ** Total reports :  cpu=0:00:01.0, mem=1821.8M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1821.8M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.047  | -1.047  | -0.005  |
|           TNS (ns):|-681.094 |-681.088 | -0.006  |
|    Violating Paths:|  1327   |  1325   |    2    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.931%
       (97.268% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1821.8M
**optDesign ... cpu = 0:02:18, real = 0:02:17, mem = 1819.8M, totSessionCpu=1:19:07 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1775.6M, totSessionCpu=1:19:10 **
**INFO: DRVs not fixed with -incr option
#Created 848 library cell signatures
#Created 26084 NETS and 0 SPECIALNETS signatures
#Created 151070 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1482.14 (MB), peak = 1702.77 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1482.14 (MB), peak = 1702.77 (MB)
Begin checking placement ... (start mem=1775.6M, init mem=1775.6M)
*info: Placed = 151069         (Fixed = 41)
*info: Unplaced = 0           
Placement Density:97.27%(227286/233671)
Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.3; mem=1775.6M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 20523

Instance distribution across the VT partitions:

 LVT : inst = 10154 (49.5%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 10154 (49.5%)

 HVT : inst = 10366 (50.5%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 10366 (50.5%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=151069 and nets=26084 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_22263_ieng6-ece-04.ucsd.edu_ttalapaneni_llpqWX/core_22263_ynu4dy.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1765.5M)
Extracted 10.0006% (CPU Time= 0:00:00.7  MEM= 1834.4M)
Extracted 20.0008% (CPU Time= 0:00:00.8  MEM= 1834.4M)
Extracted 30.0009% (CPU Time= 0:00:00.9  MEM= 1834.4M)
Extracted 40.0006% (CPU Time= 0:00:01.1  MEM= 1834.4M)
Extracted 50.0007% (CPU Time= 0:00:01.3  MEM= 1834.4M)
Extracted 60.0009% (CPU Time= 0:00:01.6  MEM= 1838.4M)
Extracted 70.0005% (CPU Time= 0:00:02.2  MEM= 1838.4M)
Extracted 80.0007% (CPU Time= 0:00:02.4  MEM= 1838.4M)
Extracted 90.0008% (CPU Time= 0:00:02.6  MEM= 1838.4M)
Extracted 100% (CPU Time= 0:00:03.1  MEM= 1838.4M)
Number of Extracted Resistors     : 380003
Number of Extracted Ground Cap.   : 376554
Number of Extracted Coupling Cap. : 615368
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1818.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.0  Real Time: 0:00:04.0  MEM: 1818.398M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 26084,  87.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1867.57 CPU=0:00:05.4 REAL=0:00:06.0)
Save waveform /tmp/innovus_temp_22263_ieng6-ece-04.ucsd.edu_ttalapaneni_llpqWX/.AAE_OCI4C9/.AAE_22263/waveform.data...
*** CDM Built up (cpu=0:00:06.1  real=0:00:07.0  mem= 1867.6M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 26084,  10.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1843.62 CPU=0:00:02.3 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:02.4  real=0:00:03.0  mem= 1843.6M) ***
*** Done Building Timing Graph (cpu=0:00:10.4 real=0:00:11.0 totSessionCpu=1:19:28 mem=1843.6M)
** Profile ** Start :  cpu=0:00:00.0, mem=1843.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=1843.6M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1843.6M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1843.6M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.047  | -1.047  | -0.005  |
|           TNS (ns):|-681.094 |-681.088 | -0.006  |
|    Violating Paths:|  1327   |  1325   |    2    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.931%
       (97.268% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1843.6M
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1753.5M, totSessionCpu=1:19:29 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -1.047
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt Optimization in WNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 166 clock nets excluded from IPO operation.
*info: 166 clock nets excluded
*info: 2 special nets excluded.
*info: 3516 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.047 TNS Slack -681.094 Density 97.27
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.047|   -1.047|-681.087| -681.094|    97.27%|   0:00:00.0| 1997.6M|   WC_VIEW|  reg2reg| psum_mem_instance/D[91]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.038|   -1.038|-681.015| -681.022|    97.27%|   0:00:03.0| 2024.7M|   WC_VIEW|  reg2reg| psum_mem_instance/D[91]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.4 real=0:00:03.0 mem=2024.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.4 real=0:00:03.0 mem=2024.7M) ***
** GigaOpt Optimizer WNS Slack -1.038 TNS Slack -681.022 Density 97.27
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 0 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 166 constrained nets 
Layer 7 has 194 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:03.0 real=0:00:03.0 mem=2024.7M) ***
*** Starting refinePlace (1:19:39 mem=2013.6M) ***
Density distribution unevenness ratio = 1.238%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2013.6MB
Summary Report:
Instances move: 0 (out of 20483 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2013.6MB
*** Finished refinePlace (1:19:41 mem=2013.6M) ***
Density distribution unevenness ratio = 1.144%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 98, Num usable cells 841
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 841
Begin: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 166 clock nets excluded from IPO operation.
*info: 166 clock nets excluded
*info: 2 special nets excluded.
*info: 3516 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.038 TNS Slack -681.022 Density 97.27
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.038|   -1.038|-681.015| -681.022|    97.27%|   0:00:00.0| 2002.8M|   WC_VIEW|  reg2reg| psum_mem_instance/D[91]                            |
|  -1.038|   -1.038|-681.016| -681.022|    97.27%|   0:00:01.0| 2005.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_15_/D               |
|  -1.038|   -1.038|-680.694| -680.701|    97.27%|   0:00:01.0| 2005.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
|  -1.038|   -1.038|-680.694| -680.701|    97.27%|   0:00:01.0| 2005.5M|   WC_VIEW|  reg2reg| psum_mem_instance/D[122]                           |
|  -1.038|   -1.038|-680.633| -680.640|    97.27%|   0:00:01.0| 2005.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_8_/D                |
|  -1.038|   -1.038|-680.604| -680.610|    97.27%|   0:00:00.0| 2005.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_8_/D                |
|  -1.038|   -1.038|-680.582| -680.589|    97.27%|   0:00:00.0| 2005.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_4_/D                |
|  -1.038|   -1.038|-680.562| -680.568|    97.28%|   0:00:00.0| 2005.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_4_/D                |
|  -1.038|   -1.038|-680.516| -680.523|    97.28%|   0:00:01.0| 2005.5M|   WC_VIEW|  reg2reg| psum_mem_instance/D[101]                           |
|  -1.038|   -1.038|-680.513| -680.520|    97.28%|   0:00:00.0| 2005.5M|   WC_VIEW|  reg2reg| psum_mem_instance/D[74]                            |
|  -1.038|   -1.038|-680.514| -680.520|    97.28%|   0:00:01.0| 2005.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_16_/D   |
|  -1.038|   -1.038|-680.514| -680.520|    97.28%|   0:00:00.0| 2005.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_/D   |
|  -1.038|   -1.038|-680.514| -680.520|    97.28%|   0:00:01.0| 2005.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_14_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 4 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.038|   -1.038|-677.251| -677.258|    97.28%|   0:00:06.0| 2029.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
|  -1.038|   -1.038|-677.251| -677.258|    97.28%|   0:00:00.0| 2029.2M|   WC_VIEW|  reg2reg| psum_mem_instance/D[16]                            |
|  -1.038|   -1.038|-677.240| -677.247|    97.28%|   0:00:00.0| 2029.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
|  -1.038|   -1.038|-677.240| -677.247|    97.28%|   0:00:01.0| 2029.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -1.038|   -1.038|-677.240| -677.247|    97.28%|   0:00:00.0| 2029.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_5_/D    |
|  -1.038|   -1.038|-677.190| -677.197|    97.28%|   0:00:00.0| 2029.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_19_/D   |
|  -1.038|   -1.038|-677.185| -677.192|    97.28%|   0:00:00.0| 2029.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_19_/D   |
|  -1.038|   -1.038|-677.185| -677.192|    97.28%|   0:00:01.0| 2029.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_4_/D    |
|  -1.038|   -1.038|-677.185| -677.192|    97.28%|   0:00:00.0| 2029.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.038|   -1.038|-677.005| -677.011|    97.28%|   0:00:04.0| 2051.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_13_/D   |
|  -1.038|   -1.038|-676.828| -676.834|    97.28%|   0:00:00.0| 2051.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_8_/D                                          |
|  -1.038|   -1.038|-676.828| -676.834|    97.28%|   0:00:00.0| 2051.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_48_/D                                           |
|  -1.038|   -1.038|-676.580| -676.587|    97.28%|   0:00:01.0| 2051.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_5_/D    |
|  -1.038|   -1.038|-676.434| -676.441|    97.28%|   0:00:00.0| 2051.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_5_/D    |
|  -1.038|   -1.038|-676.305| -676.311|    97.28%|   0:00:00.0| 2051.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_14_/D                                           |
|  -1.038|   -1.038|-676.283| -676.290|    97.28%|   0:00:00.0| 2051.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_16_/D                                           |
|  -1.038|   -1.038|-676.284| -676.290|    97.28%|   0:00:01.0| 2049.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_9_/D    |
|  -1.038|   -1.038|-676.198| -676.204|    97.28%|   0:00:00.0| 2049.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
|  -1.038|   -1.038|-676.198| -676.204|    97.28%|   0:00:01.0| 2049.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_2_/D    |
|  -1.038|   -1.038|-676.198| -676.204|    97.28%|   0:00:00.0| 2049.2M|   WC_VIEW|  reg2reg| psum_mem_instance/D[91]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:22.0 real=0:00:22.0 mem=2049.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:22.0 real=0:00:22.0 mem=2049.2M) ***
** GigaOpt Optimizer WNS Slack -1.038 TNS Slack -676.204 Density 97.28
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 25 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 170 constrained nets 
Layer 7 has 194 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:22.6 real=0:00:22.0 mem=2049.2M) ***
*** Starting refinePlace (1:20:09 mem=2030.1M) ***
Density distribution unevenness ratio = 1.232%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 2030.1MB
Summary Report:
Instances move: 0 (out of 20493 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 2030.1MB
*** Finished refinePlace (1:20:10 mem=2030.1M) ***
Density distribution unevenness ratio = 1.138%
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -1.038 ns
Total 0 nets layer assigned (0.4).
GigaOpt: setting up router preferences
        design wns: -1.0380
        slack threshold: 0.3820
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 777 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -1.038 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
        design wns: -1.0380
        slack threshold: 0.3820
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 777 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1972.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=1972.8M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1972.8M
** Profile ** DRVs :  cpu=0:00:00.7, mem=1972.8M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.038  | -1.038  | -0.005  |
|           TNS (ns):|-676.268 |-676.261 | -0.006  |
|    Violating Paths:|  1362   |  1360   |    2    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.946%
       (97.283% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1972.8M
**optDesign ... cpu = 0:01:03, real = 0:01:02, mem = 1843.2M, totSessionCpu=1:20:13 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 14 16:12:36 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_PSC3016_pmem_in_47_ connects to NET FE_PSN3016_pmem_in_47_ at location ( 334.100 172.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_PSN3016_pmem_in_47_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_clk_G0_L3_3 connects to NET mac_array_instance/col_idx_1__mac_col_inst/CTS_14 at location ( 43.300 293.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/CTS_14 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST sfp_instance/U878_dup connects to NET sfp_instance/FE_RN_132 at location ( 335.100 90.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/FE_RN_132 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST ofifo_inst/col_idx_5__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U3 connects to NET ofifo_inst/col_idx_5__fifo_instance/fifo_mux_8_1a/FE_OFN1408_rd_ptr_0_ at location ( 476.700 236.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST ofifo_inst/col_idx_5__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U3 connects to NET ofifo_inst/col_idx_5__fifo_instance/fifo_mux_8_1a/FE_OFN1408_rd_ptr_0_ at location ( 473.700 223.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_5__fifo_instance/fifo_mux_8_1a/FE_OFN1408_rd_ptr_0_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST ofifo_inst/col_idx_5__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U15 connects to NET ofifo_inst/col_idx_5__fifo_instance/FE_OFN341_rd_ptr_2_ at location ( 487.700 225.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_5__fifo_instance/FE_OFN341_rd_ptr_2_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST mac_array_instance/col_idx_4__mac_col_inst/U140 connects to NET mac_array_instance/col_idx_4__mac_col_inst/FE_OFN80_n17 at location ( 347.900 298.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/FE_OFN80_n17 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST U66 connects to NET mac_in[1] at location ( 45.100 214.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_in[1] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST U66 connects to NET kmem_out[1] at location ( 44.700 214.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET kmem_out[1] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST mac_array_instance/col_idx_4__mac_col_inst/U140 connects to NET mac_array_instance/q_temp[235] at location ( 348.100 299.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/q_temp[235] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U591 connects to NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n142 at location ( 62.900 194.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n142 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U591 connects to NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1059 at location ( 62.300 194.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1059 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U591 connects to NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1060 at location ( 61.900 194.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1060 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST mac_array_instance/col_idx_4__mac_col_inst/U140 connects to NET mac_array_instance/col_idx_4__mac_col_inst/key_q[43] at location ( 348.900 298.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/key_q[43] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST ofifo_inst/col_idx_5__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U3 connects to NET ofifo_inst/col_idx_5__fifo_instance/q1[2] at location ( 472.500 234.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_5__fifo_instance/q1[2] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST ofifo_inst/col_idx_5__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U3 connects to NET ofifo_inst/col_idx_5__fifo_instance/q2[2] at location ( 476.900 235.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_5__fifo_instance/q2[2] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST ofifo_inst/col_idx_5__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U5 connects to NET ofifo_inst/col_idx_5__fifo_instance/q3[4] at location ( 475.700 216.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_5__fifo_instance/q3[4] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST ofifo_inst/col_idx_5__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U3 connects to NET ofifo_inst/col_idx_5__fifo_instance/q3[2] at location ( 477.700 236.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_5__fifo_instance/q3[2] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST ofifo_inst/col_idx_5__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U8 connects to NET ofifo_inst/col_idx_5__fifo_instance/q5[7] at location ( 494.500 198.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_5__fifo_instance/q5[7] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST ofifo_inst/col_idx_5__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1d/U3 connects to NET ofifo_inst/col_idx_5__fifo_instance/q6[2] at location ( 473.900 223.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_5__fifo_instance/q6[2] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_5__fifo_instance/fifo_mux_8_1a/out_sub0_0[2] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 12 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 17
#  Number of instances deleted (including moved) = 6
#  Number of instances resized = 14
#  Number of instances with pin swaps = 2
#  Total number of placement changes (moved instances are counted twice) = 37
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 26093 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#777/22568 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1497.76 (MB), peak = 1702.77 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 333.700 172.915 ) on M1 for NET FE_PSN3016_pmem_in_47_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 468.300 259.315 ) on M1 for NET FE_PSN3040_fifo_out_91_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 290.220 135.080 ) on M1 for NET FE_PSN3042_pmem_in_39_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 470.700 196.280 ) on M1 for NET FE_PSN3043_pmem_in_104_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 335.460 127.900 ) on M1 for NET FE_PSN3044_pmem_in_55_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 156.755 142.300 ) on M1 for NET FE_PSN3049_fifo_out_15_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 45.620 293.480 ) on M1 for NET FE_PSN3050_mac_in_51_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 40.020 374.515 ) on M1 for NET FE_PSN3051_qmem_out_10_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 259.530 151.315 ) on M1 for NET FE_USKN2890_CTS_98. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 429.330 255.715 ) on M1 for NET FE_USKN2977_CTS_81. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 155.800 142.215 ) on M1 for NET fifo_out[15]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 467.720 259.300 ) on M1 for NET fifo_out[91]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 44.850 214.095 ) on M1 for NET kmem_out[1]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 42.960 293.500 ) on M1 for NET mac_array_instance/col_idx_1__mac_col_inst/CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 61.500 192.900 ) on M1 for NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1059. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 61.490 192.700 ) on M1 for NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1060. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 62.545 192.680 ) on M1 for NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n142. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 347.700 298.880 ) on M1 for NET mac_array_instance/col_idx_4__mac_col_inst/FE_OFN80_n17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 348.850 299.105 ) on M1 for NET mac_array_instance/col_idx_4__mac_col_inst/key_q[43]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 347.925 298.885 ) on M1 for NET mac_array_instance/q_temp[235]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#79 routed nets are extracted.
#    45 (0.17%) extracted nets are partially routed.
#22485 routed nets are imported.
#4 (0.02%) nets are without wires.
#3527 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 26095.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 45
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 14 16:12:40 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 14 16:12:41 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2149         767       37830    92.91%
#  Metal 2        V        2118         802       37830    24.54%
#  Metal 3        H        2255         661       37830    22.70%
#  Metal 4        V        2275         645       37830    22.73%
#  Metal 5        H        2718         198       37830     0.01%
#  Metal 6        V        2919           1       37830     0.00%
#  Metal 7        H         727           0       37830     0.00%
#  Metal 8        V         729           0       37830     0.00%
#  --------------------------------------------------------------
#  Total                  15891      13.16%  302640    20.36%
#
#  184 nets (0.71%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1500.70 (MB), peak = 1702.77 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1538.20 (MB), peak = 1702.77 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1538.34 (MB), peak = 1702.77 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 3527 (skipped).
#Total number of routable nets = 22568.
#Total number of nets in the design = 26095.
#
#49 routable nets have only global wires.
#22519 routable nets have only detail routed wires.
#9 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#375 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                  7                  2              40  
#-------------------------------------------------------------------
#        Total                  7                  2              40  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                184                200           22184  
#-------------------------------------------------------------------
#        Total                184                200           22184  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      1(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 184
#Total wire length = 488155 um.
#Total half perimeter of net bounding box = 460604 um.
#Total wire length on LAYER M1 = 3708 um.
#Total wire length on LAYER M2 = 114129 um.
#Total wire length on LAYER M3 = 161867 um.
#Total wire length on LAYER M4 = 100837 um.
#Total wire length on LAYER M5 = 61786 um.
#Total wire length on LAYER M6 = 27117 um.
#Total wire length on LAYER M7 = 8106 um.
#Total wire length on LAYER M8 = 10605 um.
#Total number of vias = 147450
#Total number of multi-cut vias = 103095 ( 69.9%)
#Total number of single cut vias = 44355 ( 30.1%)
#Up-Via Summary (total 147450):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43444 ( 62.1%)     26514 ( 37.9%)      69958
#  Metal 2         797 (  1.4%)     56804 ( 98.6%)      57601
#  Metal 3          74 (  0.5%)     13624 ( 99.5%)      13698
#  Metal 4          12 (  0.3%)      3572 ( 99.7%)       3584
#  Metal 5           6 (  0.4%)      1456 ( 99.6%)       1462
#  Metal 6          15 (  2.4%)       618 ( 97.6%)        633
#  Metal 7           7 (  1.4%)       507 ( 98.6%)        514
#-----------------------------------------------------------
#                44355 ( 30.1%)    103095 ( 69.9%)     147450 
#
#Total number of involved priority nets 7
#Maximum src to sink distance for priority net 63.6
#Average of max src_to_sink distance for priority net 27.1
#Average of ave src_to_sink distance for priority net 23.6
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1538.44 (MB), peak = 1702.77 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1498.19 (MB), peak = 1702.77 (MB)
#Start Track Assignment.
#Done with 14 horizontal wires in 2 hboxes and 17 vertical wires in 2 hboxes.
#Done with 0 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 184
#Total wire length = 488171 um.
#Total half perimeter of net bounding box = 460604 um.
#Total wire length on LAYER M1 = 3713 um.
#Total wire length on LAYER M2 = 114129 um.
#Total wire length on LAYER M3 = 161872 um.
#Total wire length on LAYER M4 = 100840 um.
#Total wire length on LAYER M5 = 61786 um.
#Total wire length on LAYER M6 = 27117 um.
#Total wire length on LAYER M7 = 8107 um.
#Total wire length on LAYER M8 = 10607 um.
#Total number of vias = 147439
#Total number of multi-cut vias = 103095 ( 69.9%)
#Total number of single cut vias = 44344 ( 30.1%)
#Up-Via Summary (total 147439):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43443 ( 62.1%)     26514 ( 37.9%)      69957
#  Metal 2         795 (  1.4%)     56804 ( 98.6%)      57599
#  Metal 3          72 (  0.5%)     13624 ( 99.5%)      13696
#  Metal 4          10 (  0.3%)      3572 ( 99.7%)       3582
#  Metal 5           4 (  0.3%)      1456 ( 99.7%)       1460
#  Metal 6          14 (  2.2%)       618 ( 97.8%)        632
#  Metal 7           6 (  1.2%)       507 ( 98.8%)        513
#-----------------------------------------------------------
#                44344 ( 30.1%)    103095 ( 69.9%)     147439 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1545.43 (MB), peak = 1702.77 (MB)
#
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 47.00 (MB)
#Total memory = 1545.43 (MB)
#Peak memory = 1702.77 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 2.0% of the total area was rechecked for DRC, and 2.6% required routing.
#    number of violations = 41
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   Totals
#	M1           10        0       15        2       27
#	M2            9        1        4        0       14
#	Totals       19        1       19        2       41
#31 out of 151080 instances need to be verified(marked ipoed).
#1.3% of the total area is being checked for drcs
#1.3% of the total area was checked
#    number of violations = 58
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   Totals
#	M1           17        3       16        7       43
#	M2            9        1        5        0       15
#	Totals       26        4       21        7       58
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1556.39 (MB), peak = 1702.77 (MB)
#start 1st optimization iteration ...
#    number of violations = 45
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1           12        3       11        3        0       29
#	M2            8        0        7        0        1       16
#	Totals       20        3       18        3        1       45
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1530.40 (MB), peak = 1702.77 (MB)
#start 2nd optimization iteration ...
#    number of violations = 44
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   Totals
#	M1           11        1       13        3       28
#	M2            9        1        6        0       16
#	Totals       20        2       19        3       44
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1544.15 (MB), peak = 1702.77 (MB)
#start 3rd optimization iteration ...
#    number of violations = 38
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            6        1       12       19
#	M2           10        1        8       19
#	Totals       16        2       20       38
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1544.53 (MB), peak = 1702.77 (MB)
#start 4th optimization iteration ...
#    number of violations = 37
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1            7        1       12        1        1       22
#	M2            9        0        6        0        0       15
#	Totals       16        1       18        1        1       37
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1544.59 (MB), peak = 1702.77 (MB)
#start 5th optimization iteration ...
#    number of violations = 35
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1            6       11        1       18
#	M2           10        6        0       16
#	M3            0        1        0        1
#	Totals       16       18        1       35
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1542.92 (MB), peak = 1702.77 (MB)
#start 6th optimization iteration ...
#    number of violations = 38
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            9        3       11       23
#	M2            9        0        6       15
#	Totals       18        3       17       38
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1572.11 (MB), peak = 1702.77 (MB)
#start 7th optimization iteration ...
#    number of violations = 36
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            8        1       11       20
#	M2           10        0        6       16
#	Totals       18        1       17       36
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1574.91 (MB), peak = 1702.77 (MB)
#start 8th optimization iteration ...
#    number of violations = 38
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1            9        1       12        1        1       24
#	M2            8        0        6        0        0       14
#	Totals       17        1       18        1        1       38
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1574.19 (MB), peak = 1702.77 (MB)
#start 9th optimization iteration ...
#    number of violations = 41
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   Totals
#	M1           10        2       11        2       25
#	M2            9        0        7        0       16
#	Totals       19        2       18        2       41
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1574.37 (MB), peak = 1702.77 (MB)
#start 10th optimization iteration ...
#    number of violations = 38
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1            9        1       11        1        1       23
#	M2            9        0        6        0        0       15
#	Totals       18        1       17        1        1       38
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1573.51 (MB), peak = 1702.77 (MB)
#start 11th optimization iteration ...
#    number of violations = 35
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            8        1       10       19
#	M2           10        0        6       16
#	Totals       18        1       16       35
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1610.04 (MB), peak = 1702.77 (MB)
#start 12th optimization iteration ...
#    number of violations = 37
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   Totals
#	M1            8        1       12        1       22
#	M2            8        0        7        0       15
#	Totals       16        1       19        1       37
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1608.70 (MB), peak = 1702.77 (MB)
#start 13th optimization iteration ...
#    number of violations = 39
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   Totals
#	M1            9        1       10        1       21
#	M2           10        0        6        0       16
#	M3            1        1        0        0        2
#	Totals       20        2       16        1       39
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1609.14 (MB), peak = 1702.77 (MB)
#start 14th optimization iteration ...
#    number of violations = 37
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1            9        1       10        1        1       22
#	M2            8        0        7        0        0       15
#	Totals       17        1       17        1        1       37
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1608.53 (MB), peak = 1702.77 (MB)
#start 15th optimization iteration ...
#    number of violations = 36
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            5        0       10       15
#	M2           10        1       10       21
#	Totals       15        1       20       36
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1614.46 (MB), peak = 1702.77 (MB)
#start 16th optimization iteration ...
#    number of violations = 41
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            5        0       10       15
#	M2            4        1       21       26
#	Totals        9        1       31       41
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1672.68 (MB), peak = 1702.77 (MB)
#start 17th optimization iteration ...
#    number of violations = 33
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            5       10       15
#	M2            9        9       18
#	Totals       14       19       33
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1670.66 (MB), peak = 1702.77 (MB)
#start 18th optimization iteration ...
#    number of violations = 39
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            5        0       10       15
#	M2            5        1       18       24
#	Totals       10        1       28       39
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1666.88 (MB), peak = 1702.77 (MB)
#start 19th optimization iteration ...
#    number of violations = 30
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            5       10       15
#	M2            9        6       15
#	Totals       14       16       30
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1667.30 (MB), peak = 1702.77 (MB)
#start 20th optimization iteration ...
#    number of violations = 36
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            5       10       15
#	M2            6       15       21
#	Totals       11       25       36
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1665.95 (MB), peak = 1702.77 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 184
#Total wire length = 488149 um.
#Total half perimeter of net bounding box = 460604 um.
#Total wire length on LAYER M1 = 3708 um.
#Total wire length on LAYER M2 = 114100 um.
#Total wire length on LAYER M3 = 161901 um.
#Total wire length on LAYER M4 = 100839 um.
#Total wire length on LAYER M5 = 61786 um.
#Total wire length on LAYER M6 = 27119 um.
#Total wire length on LAYER M7 = 8098 um.
#Total wire length on LAYER M8 = 10598 um.
#Total number of vias = 147500
#Total number of multi-cut vias = 102895 ( 69.8%)
#Total number of single cut vias = 44605 ( 30.2%)
#Up-Via Summary (total 147500):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43508 ( 62.2%)     26454 ( 37.8%)      69962
#  Metal 2         936 (  1.6%)     56701 ( 98.4%)      57637
#  Metal 3         117 (  0.9%)     13595 ( 99.1%)      13712
#  Metal 4          18 (  0.5%)      3566 ( 99.5%)       3584
#  Metal 5           8 (  0.5%)      1454 ( 99.5%)       1462
#  Metal 6          13 (  2.1%)       618 ( 97.9%)        631
#  Metal 7           5 (  1.0%)       507 ( 99.0%)        512
#-----------------------------------------------------------
#                44605 ( 30.2%)    102895 ( 69.8%)     147500 
#
#Total number of DRC violations = 36
#Total number of violations on LAYER M1 = 15
#Total number of violations on LAYER M2 = 21
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:01:38
#Elapsed time = 00:01:38
#Increased memory = -27.77 (MB)
#Total memory = 1517.66 (MB)
#Peak memory = 1702.77 (MB)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 30
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            5       10       15
#	M2            9        6       15
#	Totals       14       16       30
#cpu time = 00:00:54, elapsed time = 00:00:54, memory = 1517.73 (MB), peak = 1702.77 (MB)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 31
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1            5       10        1       16
#	M2            9        6        0       15
#	Totals       14       16        1       31
#cpu time = 00:00:53, elapsed time = 00:00:53, memory = 1516.92 (MB), peak = 1702.77 (MB)
#Complete Post Routing Optimization.
#Cpu time = 00:01:47
#Elapsed time = 00:01:47
#Increased memory = -0.74 (MB)
#Total memory = 1516.92 (MB)
#Peak memory = 1702.77 (MB)
#Total number of nets with non-default rule or having extra spacing = 184
#Total wire length = 488155 um.
#Total half perimeter of net bounding box = 460604 um.
#Total wire length on LAYER M1 = 3708 um.
#Total wire length on LAYER M2 = 114105 um.
#Total wire length on LAYER M3 = 161907 um.
#Total wire length on LAYER M4 = 100840 um.
#Total wire length on LAYER M5 = 61781 um.
#Total wire length on LAYER M6 = 27119 um.
#Total wire length on LAYER M7 = 8098 um.
#Total wire length on LAYER M8 = 10598 um.
#Total number of vias = 147491
#Total number of multi-cut vias = 102894 ( 69.8%)
#Total number of single cut vias = 44597 ( 30.2%)
#Up-Via Summary (total 147491):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43508 ( 62.2%)     26454 ( 37.8%)      69962
#  Metal 2         935 (  1.6%)     56703 ( 98.4%)      57638
#  Metal 3         112 (  0.8%)     13592 ( 99.2%)      13704
#  Metal 4          16 (  0.4%)      3566 ( 99.6%)       3582
#  Metal 5           8 (  0.5%)      1454 ( 99.5%)       1462
#  Metal 6          13 (  2.1%)       618 ( 97.9%)        631
#  Metal 7           5 (  1.0%)       507 ( 99.0%)        512
#-----------------------------------------------------------
#                44597 ( 30.2%)    102894 ( 69.8%)     147491 
#
#Total number of DRC violations = 31
#Total number of violations on LAYER M1 = 16
#Total number of violations on LAYER M2 = 15
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1            5       10        1       16
#	M2            9        6        0       15
#	Totals       14       16        1       31
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1518.66 (MB), peak = 1702.77 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 184
#Total wire length = 488155 um.
#Total half perimeter of net bounding box = 460604 um.
#Total wire length on LAYER M1 = 3708 um.
#Total wire length on LAYER M2 = 114105 um.
#Total wire length on LAYER M3 = 161907 um.
#Total wire length on LAYER M4 = 100840 um.
#Total wire length on LAYER M5 = 61781 um.
#Total wire length on LAYER M6 = 27119 um.
#Total wire length on LAYER M7 = 8098 um.
#Total wire length on LAYER M8 = 10598 um.
#Total number of vias = 147491
#Total number of multi-cut vias = 102894 ( 69.8%)
#Total number of single cut vias = 44597 ( 30.2%)
#Up-Via Summary (total 147491):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43508 ( 62.2%)     26454 ( 37.8%)      69962
#  Metal 2         935 (  1.6%)     56703 ( 98.4%)      57638
#  Metal 3         112 (  0.8%)     13592 ( 99.2%)      13704
#  Metal 4          16 (  0.4%)      3566 ( 99.6%)       3582
#  Metal 5           8 (  0.5%)      1454 ( 99.5%)       1462
#  Metal 6          13 (  2.1%)       618 ( 97.9%)        631
#  Metal 7           5 (  1.0%)       507 ( 99.0%)        512
#-----------------------------------------------------------
#                44597 ( 30.2%)    102894 ( 69.8%)     147491 
#
#Total number of DRC violations = 31
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 16
#Total number of violations on LAYER M2 = 15
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#
#Start Post Route via swapping..
#6.03% of area are rerouted by ECO routing.
#    number of violations = 31
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1            5       10        1       16
#	M2            9        6        0       15
#	Totals       14       16        1       31
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1518.66 (MB), peak = 1702.77 (MB)
#    number of violations = 31
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1            5       10        1       16
#	M2            9        6        0       15
#	Totals       14       16        1       31
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1520.18 (MB), peak = 1702.77 (MB)
#CELL_VIEW core,init has 31 DRC violations
#Total number of DRC violations = 31
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 16
#Total number of violations on LAYER M2 = 15
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 184
#Total wire length = 488155 um.
#Total half perimeter of net bounding box = 460604 um.
#Total wire length on LAYER M1 = 3708 um.
#Total wire length on LAYER M2 = 114105 um.
#Total wire length on LAYER M3 = 161907 um.
#Total wire length on LAYER M4 = 100840 um.
#Total wire length on LAYER M5 = 61781 um.
#Total wire length on LAYER M6 = 27119 um.
#Total wire length on LAYER M7 = 8098 um.
#Total wire length on LAYER M8 = 10598 um.
#Total number of vias = 147491
#Total number of multi-cut vias = 103215 ( 70.0%)
#Total number of single cut vias = 44276 ( 30.0%)
#Up-Via Summary (total 147491):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       43426 ( 62.1%)     26536 ( 37.9%)      69962
#  Metal 2         774 (  1.3%)     56864 ( 98.7%)      57638
#  Metal 3          50 (  0.4%)     13654 ( 99.6%)      13704
#  Metal 4           8 (  0.2%)      3574 ( 99.8%)       3582
#  Metal 5           3 (  0.2%)      1459 ( 99.8%)       1462
#  Metal 6          11 (  1.7%)       620 ( 98.3%)        631
#  Metal 7           4 (  0.8%)       508 ( 99.2%)        512
#-----------------------------------------------------------
#                44276 ( 30.0%)    103215 ( 70.0%)     147491 
#
#detailRoute Statistics:
#Cpu time = 00:03:31
#Elapsed time = 00:03:31
#Increased memory = -26.98 (MB)
#Total memory = 1518.45 (MB)
#Peak memory = 1702.77 (MB)
#Updating routing design signature
#Created 848 library cell signatures
#Created 26095 NETS and 0 SPECIALNETS signatures
#Created 151081 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1520.25 (MB), peak = 1702.77 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1520.31 (MB), peak = 1702.77 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:03:41
#Elapsed time = 00:03:41
#Increased memory = -38.57 (MB)
#Total memory = 1473.59 (MB)
#Peak memory = 1702.77 (MB)
#Number of warnings = 63
#Total number of warnings = 236
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 14 16:16:16 2025
#
**optDesign ... cpu = 0:04:44, real = 0:04:42, mem = 1812.3M, totSessionCpu=1:23:54 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=151080 and nets=26095 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_22263_ieng6-ece-04.ucsd.edu_ttalapaneni_llpqWX/core_22263_ynu4dy.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1812.3M)
Extracted 10.0007% (CPU Time= 0:00:00.6  MEM= 1857.1M)
Extracted 20.0009% (CPU Time= 0:00:00.7  MEM= 1857.1M)
Extracted 30.0006% (CPU Time= 0:00:00.8  MEM= 1857.1M)
Extracted 40.0008% (CPU Time= 0:00:01.0  MEM= 1857.1M)
Extracted 50.001% (CPU Time= 0:00:01.2  MEM= 1857.1M)
Extracted 60.0007% (CPU Time= 0:00:01.5  MEM= 1861.1M)
Extracted 70.0009% (CPU Time= 0:00:02.1  MEM= 1861.1M)
Extracted 80.0006% (CPU Time= 0:00:02.2  MEM= 1861.1M)
Extracted 90.0008% (CPU Time= 0:00:02.4  MEM= 1861.1M)
Extracted 100% (CPU Time= 0:00:02.9  MEM= 1861.1M)
Number of Extracted Resistors     : 380104
Number of Extracted Ground Cap.   : 376650
Number of Extracted Coupling Cap. : 615732
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1849.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.6  Real Time: 0:00:04.0  MEM: 1849.121M)
**optDesign ... cpu = 0:04:48, real = 0:04:46, mem = 1810.3M, totSessionCpu=1:23:58 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 26095,  87.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1899.99 CPU=0:00:05.4 REAL=0:00:05.0)
Save waveform /tmp/innovus_temp_22263_ieng6-ece-04.ucsd.edu_ttalapaneni_llpqWX/.AAE_OCI4C9/.AAE_22263/waveform.data...
*** CDM Built up (cpu=0:00:07.1  real=0:00:07.0  mem= 1900.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 26095,  10.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1876.03 CPU=0:00:02.3 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:02.4  real=0:00:03.0  mem= 1876.0M) ***
*** Done Building Timing Graph (cpu=0:00:11.8 real=0:00:12.0 totSessionCpu=1:24:10 mem=1876.0M)
**optDesign ... cpu = 0:04:59, real = 0:04:58, mem = 1806.1M, totSessionCpu=1:24:10 **
*** Timing NOT met, worst failing slack is -1.032
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 170 clock nets excluded from IPO operation.
*info: 170 clock nets excluded
*info: 2 special nets excluded.
*info: 3516 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.032 TNS Slack -676.048 Density 97.28
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.032|   -1.032|-676.041| -676.048|    97.28%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[91]                            |
|  -1.032|   -1.032|-676.041| -676.048|    97.28%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
|  -1.032|   -1.032|-676.041| -676.048|    97.28%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_13_/D   |
|  -1.032|   -1.032|-676.041| -676.048|    97.28%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[13]                            |
|  -1.032|   -1.032|-676.041| -676.048|    97.28%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_5_/D    |
|  -1.032|   -1.032|-676.041| -676.048|    97.28%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
|  -1.032|   -1.032|-676.041| -676.048|    97.28%|   0:00:01.0| 2048.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_60_/D                                         |
|  -1.032|   -1.032|-676.041| -676.048|    97.28%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_32_/D                                           |
|  -1.032|   -1.032|-676.041| -676.048|    97.28%|   0:00:00.0| 2048.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[91]                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=2048.0M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:02.0 real=0:00:02.0 mem=2048.0M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 170 constrained nets 
Layer 7 has 194 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.5 real=0:00:03.0 mem=2048.0M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:05:06, real = 0:05:04, mem = 1899.1M, totSessionCpu=1:24:16 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:01, mem=1899.06M, totSessionCpu=1:24:17 .
**optDesign ... cpu = 0:05:06, real = 0:05:05, mem = 1899.1M, totSessionCpu=1:24:17 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1413.52MB/1413.52MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1413.86MB/1413.86MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1413.90MB/1413.90MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-14 16:16:40 (2025-Mar-14 23:16:40 GMT)
2025-Mar-14 16:16:40 (2025-Mar-14 23:16:40 GMT): 10%
2025-Mar-14 16:16:40 (2025-Mar-14 23:16:40 GMT): 20%
2025-Mar-14 16:16:40 (2025-Mar-14 23:16:40 GMT): 30%
2025-Mar-14 16:16:40 (2025-Mar-14 23:16:40 GMT): 40%
2025-Mar-14 16:16:40 (2025-Mar-14 23:16:40 GMT): 50%
2025-Mar-14 16:16:40 (2025-Mar-14 23:16:40 GMT): 60%
2025-Mar-14 16:16:40 (2025-Mar-14 23:16:40 GMT): 70%
2025-Mar-14 16:16:40 (2025-Mar-14 23:16:40 GMT): 80%
2025-Mar-14 16:16:40 (2025-Mar-14 23:16:40 GMT): 90%

Finished Levelizing
2025-Mar-14 16:16:40 (2025-Mar-14 23:16:40 GMT)

Starting Activity Propagation
2025-Mar-14 16:16:40 (2025-Mar-14 23:16:40 GMT)
2025-Mar-14 16:16:40 (2025-Mar-14 23:16:40 GMT): 10%
2025-Mar-14 16:16:40 (2025-Mar-14 23:16:40 GMT): 20%
2025-Mar-14 16:16:40 (2025-Mar-14 23:16:40 GMT): 30%

Finished Activity Propagation
2025-Mar-14 16:16:41 (2025-Mar-14 23:16:41 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1414.71MB/1414.71MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-14 16:16:41 (2025-Mar-14 23:16:41 GMT)
 ... Calculating switching power
2025-Mar-14 16:16:41 (2025-Mar-14 23:16:41 GMT): 10%
2025-Mar-14 16:16:41 (2025-Mar-14 23:16:41 GMT): 20%
2025-Mar-14 16:16:41 (2025-Mar-14 23:16:41 GMT): 30%
2025-Mar-14 16:16:41 (2025-Mar-14 23:16:41 GMT): 40%
2025-Mar-14 16:16:41 (2025-Mar-14 23:16:41 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-14 16:16:41 (2025-Mar-14 23:16:41 GMT): 60%
2025-Mar-14 16:16:42 (2025-Mar-14 23:16:42 GMT): 70%
2025-Mar-14 16:16:42 (2025-Mar-14 23:16:42 GMT): 80%
2025-Mar-14 16:16:43 (2025-Mar-14 23:16:43 GMT): 90%

Finished Calculating power
2025-Mar-14 16:16:43 (2025-Mar-14 23:16:43 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:02, mem(process/total)=1415.81MB/1415.81MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1415.81MB/1415.81MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1415.84MB/1415.84MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-14 16:16:43 (2025-Mar-14 23:16:43 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*	        WC_VIEW: ./subckt/sram_w16_WC.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       55.50774285 	   60.4248%
Total Switching Power:      35.24146920 	   38.3633%
Total Leakage Power:         1.11328330 	    1.2119%
Total Power:                91.86249563
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         19.99        1.61      0.1482       21.75       23.68
Macro                                  0      0.5549      0.1743      0.7292      0.7938
IO                                     0           0           0           0           0
Combinational                      32.17       28.84      0.7674       61.78       67.25
Clock (Combinational)              3.346       4.234     0.02345       7.604       8.278
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              55.51       35.24       1.113       91.86         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      55.51       35.24       1.113       91.86         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.346       4.234     0.02345       7.604       8.278
-----------------------------------------------------------------------------------------
Total                              3.346       4.234     0.02345       7.604       8.278
-----------------------------------------------------------------------------------------
Total leakage power = 1.11328 mW
Cell usage statistics:  
Library tcbn65gpluswc , 151077 cells ( 100.000000%) , 1.11328 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1418.66MB/1418.66MB)


Output file is ./timingReports/core_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:05:10, real = 0:05:10, mem = 1899.1M, totSessionCpu=1:24:21 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:11, real = 0:05:10, mem = 1899.1M, totSessionCpu=1:24:21 **
** Profile ** Start :  cpu=0:00:00.0, mem=1956.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=1956.3M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1956.3M
** Profile ** Total reports :  cpu=0:00:00.9, mem=1901.1M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1901.1M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.032  | -1.032  | -0.005  |
|           TNS (ns):|-676.049 |-676.042 | -0.006  |
|    Violating Paths:|  1338   |  1336   |    2    |
|          All Paths:|  3220   |  2798   |  2561   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.946%
       (97.283% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1901.1M
**optDesign ... cpu = 0:05:13, real = 0:05:12, mem = 1899.1M, totSessionCpu=1:24:23 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.22263 in route.enc.dat/scheduling_file.cts
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 72 markers are saved ...
... 29 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1899.1M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design route.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> fit
<CMD> fit
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1838.8) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
**WARN: (IMPVFG-103):	VERIFY GEOMETRY issue this message when number of violations exceeds the Error Limit or with insufficient memory and disk space. Change the limit to higher number or make sure the disk space before running VERIFY GEOMETRY.Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 4.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 1000
  Overlap     : 0
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:04.0  MEM: 161.3M)

<CMD> zoomBox 27.282 201.102 232.072 170.902
<CMD> zoomBox 34.449 198.405 229.316 178.560
<CMD> zoomBox 209.121 203.694 226.169 177.730
<CMD> zoomBox 212.127 199.761 210.180 199.876
<CMD> fit
<CMD> zoomBox 189.605 209.595 235.847 177.508
<CMD> zoomBox 208.525 191.186 218.608 186.830
<CMD> zoomBox 210.737 189.605 216.030 187.977
<CMD> selectMarker 210.9650 188.5350 211.0750 189.2200 1 1 6
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomBox 26.136 205.525 88.456 175.519
<CMD> zoomBox 32.511 200.000 45.008 186.161
<CMD> zoomBox 37.121 192.368 46.584 187.850
<CMD> zoomBox 41.477 190.758 43.871 187.689

*** Memory Usage v#1 (Current mem = 2000.125M, initial mem = 152.258M) ***
*** Message Summary: 2060 warning(s), 18 error(s)

--- Ending "Innovus" (totcpu=1:25:22, real=2:53:07, mem=2000.1M) ---
