Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr  4 11:06:56 2019
| Host         : RaghavDesktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 90 register/latch pins with no clock driven by root clock pin: gbc/button_clock_reg/Q (HIGH)

 There are 658 register/latch pins with no clock driven by root clock pin: my_20khz/clk_20k_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc1/sclk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vi/counter_reg[24]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi/ssd/highfreq_reg[16]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4815 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.920     -142.750                    148                 2989        0.075        0.000                      0                 2989        3.000        0.000                       0                   727  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 4.547        0.000                      0                  164        0.244        0.000                      0                  164        3.000        0.000                       0                   105  
  clk_out1_clk_wiz_0       -1.920     -142.750                    148                 2825        0.075        0.000                      0                 2825        3.380        0.000                       0                   619  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 vc1/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.422ns  (logic 1.200ns (22.133%)  route 4.222ns (77.867%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.555     5.076    vc1/CLK_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  vc1/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  vc1/count2_reg[5]/Q
                         net (fo=10, routed)          0.855     6.387    vc1/count2_reg[5]
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.511 r  vc1/sclk_i_24/O
                         net (fo=1, routed)           0.796     7.307    vc1/sclk_i_24_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.431 r  vc1/sclk_i_23/O
                         net (fo=1, routed)           0.494     7.925    vc1/sclk_i_23_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.049 r  vc1/sclk_i_17/O
                         net (fo=1, routed)           0.573     8.623    vc1/sclk_i_17_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.747 r  vc1/sclk_i_13/O
                         net (fo=1, routed)           0.649     9.396    vc1/sclk_i_13_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.520 r  vc1/sclk_i_5/O
                         net (fo=1, routed)           0.854    10.374    vc1/sclk_i_5_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I4_O)        0.124    10.498 r  vc1/sclk_i_1/O
                         net (fo=1, routed)           0.000    10.498    vc1/sclk_i_1_n_0
    SLICE_X43Y52         FDRE                                         r  vc1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.438    14.779    vc1/CLK_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  vc1/sclk_reg/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X43Y52         FDRE (Setup_fdre_C_D)        0.029    15.045    vc1/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -10.498    
  -------------------------------------------------------------------
                         slack                                  4.547    

Slack (MET) :             5.399ns  (required time - arrival time)
  Source:                 vi/max_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 1.467ns (35.679%)  route 2.645ns (64.321%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.565     5.086    vi/CLK_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  vi/max_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  vi/max_value_reg[7]/Q
                         net (fo=14, routed)          1.010     6.553    vc1/max_value[5]
    SLICE_X31Y3          LUT4 (Prop_lut4_I3_O)        0.124     6.677 r  vc1/max_value[11]_i_13/O
                         net (fo=1, routed)           0.000     6.677    vc1/max_value[11]_i_13_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.078 r  vc1/max_value_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.078    vc1/max_value_reg[11]_i_4_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.235 f  vc1/max_value_reg[11]_i_3/CO[1]
                         net (fo=2, routed)           0.803     8.038    vi/CO[0]
    SLICE_X31Y5          LUT2 (Prop_lut2_I1_O)        0.329     8.367 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.831     9.198    vi/max_value[11]_i_1_n_0
    SLICE_X31Y3          FDRE                                         r  vi/max_value_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.445    14.786    vi/CLK_IBUF_BUFG
    SLICE_X31Y3          FDRE                                         r  vi/max_value_reg[0]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X31Y3          FDRE (Setup_fdre_C_R)       -0.429    14.597    vi/max_value_reg[0]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.198    
  -------------------------------------------------------------------
                         slack                                  5.399    

Slack (MET) :             5.399ns  (required time - arrival time)
  Source:                 vi/max_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 1.467ns (35.679%)  route 2.645ns (64.321%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.565     5.086    vi/CLK_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  vi/max_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  vi/max_value_reg[7]/Q
                         net (fo=14, routed)          1.010     6.553    vc1/max_value[5]
    SLICE_X31Y3          LUT4 (Prop_lut4_I3_O)        0.124     6.677 r  vc1/max_value[11]_i_13/O
                         net (fo=1, routed)           0.000     6.677    vc1/max_value[11]_i_13_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.078 r  vc1/max_value_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.078    vc1/max_value_reg[11]_i_4_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.235 f  vc1/max_value_reg[11]_i_3/CO[1]
                         net (fo=2, routed)           0.803     8.038    vi/CO[0]
    SLICE_X31Y5          LUT2 (Prop_lut2_I1_O)        0.329     8.367 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.831     9.198    vi/max_value[11]_i_1_n_0
    SLICE_X31Y3          FDRE                                         r  vi/max_value_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.445    14.786    vi/CLK_IBUF_BUFG
    SLICE_X31Y3          FDRE                                         r  vi/max_value_reg[1]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X31Y3          FDRE (Setup_fdre_C_R)       -0.429    14.597    vi/max_value_reg[1]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.198    
  -------------------------------------------------------------------
                         slack                                  5.399    

Slack (MET) :             5.399ns  (required time - arrival time)
  Source:                 vi/max_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 1.467ns (35.679%)  route 2.645ns (64.321%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.565     5.086    vi/CLK_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  vi/max_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  vi/max_value_reg[7]/Q
                         net (fo=14, routed)          1.010     6.553    vc1/max_value[5]
    SLICE_X31Y3          LUT4 (Prop_lut4_I3_O)        0.124     6.677 r  vc1/max_value[11]_i_13/O
                         net (fo=1, routed)           0.000     6.677    vc1/max_value[11]_i_13_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.078 r  vc1/max_value_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.078    vc1/max_value_reg[11]_i_4_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.235 f  vc1/max_value_reg[11]_i_3/CO[1]
                         net (fo=2, routed)           0.803     8.038    vi/CO[0]
    SLICE_X31Y5          LUT2 (Prop_lut2_I1_O)        0.329     8.367 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.831     9.198    vi/max_value[11]_i_1_n_0
    SLICE_X31Y3          FDRE                                         r  vi/max_value_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.445    14.786    vi/CLK_IBUF_BUFG
    SLICE_X31Y3          FDRE                                         r  vi/max_value_reg[2]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X31Y3          FDRE (Setup_fdre_C_R)       -0.429    14.597    vi/max_value_reg[2]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.198    
  -------------------------------------------------------------------
                         slack                                  5.399    

Slack (MET) :             5.399ns  (required time - arrival time)
  Source:                 vi/max_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 1.467ns (35.679%)  route 2.645ns (64.321%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.565     5.086    vi/CLK_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  vi/max_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  vi/max_value_reg[7]/Q
                         net (fo=14, routed)          1.010     6.553    vc1/max_value[5]
    SLICE_X31Y3          LUT4 (Prop_lut4_I3_O)        0.124     6.677 r  vc1/max_value[11]_i_13/O
                         net (fo=1, routed)           0.000     6.677    vc1/max_value[11]_i_13_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.078 r  vc1/max_value_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.078    vc1/max_value_reg[11]_i_4_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.235 f  vc1/max_value_reg[11]_i_3/CO[1]
                         net (fo=2, routed)           0.803     8.038    vi/CO[0]
    SLICE_X31Y5          LUT2 (Prop_lut2_I1_O)        0.329     8.367 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.831     9.198    vi/max_value[11]_i_1_n_0
    SLICE_X31Y3          FDRE                                         r  vi/max_value_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.445    14.786    vi/CLK_IBUF_BUFG
    SLICE_X31Y3          FDRE                                         r  vi/max_value_reg[3]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X31Y3          FDRE (Setup_fdre_C_R)       -0.429    14.597    vi/max_value_reg[3]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.198    
  -------------------------------------------------------------------
                         slack                                  5.399    

Slack (MET) :             5.454ns  (required time - arrival time)
  Source:                 vi/max_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 1.493ns (36.663%)  route 2.579ns (63.337%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.565     5.086    vi/CLK_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  vi/max_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  vi/max_value_reg[7]/Q
                         net (fo=14, routed)          1.010     6.553    vc1/max_value[5]
    SLICE_X31Y3          LUT4 (Prop_lut4_I3_O)        0.124     6.677 r  vc1/max_value[11]_i_13/O
                         net (fo=1, routed)           0.000     6.677    vc1/max_value[11]_i_13_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.078 r  vc1/max_value_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.078    vc1/max_value_reg[11]_i_4_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.235 r  vc1/max_value_reg[11]_i_3/CO[1]
                         net (fo=2, routed)           0.803     8.038    vi/CO[0]
    SLICE_X31Y5          LUT2 (Prop_lut2_I0_O)        0.355     8.393 r  vi/max_value[11]_i_2/O
                         net (fo=12, routed)          0.766     9.158    vi/p_2_out[8]
    SLICE_X32Y4          FDRE                                         r  vi/max_value_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.445    14.786    vi/CLK_IBUF_BUFG
    SLICE_X32Y4          FDRE                                         r  vi/max_value_reg[10]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y4          FDRE (Setup_fdre_C_CE)      -0.413    14.613    vi/max_value_reg[10]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                  5.454    

Slack (MET) :             5.454ns  (required time - arrival time)
  Source:                 vi/max_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 1.493ns (36.663%)  route 2.579ns (63.337%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.565     5.086    vi/CLK_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  vi/max_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  vi/max_value_reg[7]/Q
                         net (fo=14, routed)          1.010     6.553    vc1/max_value[5]
    SLICE_X31Y3          LUT4 (Prop_lut4_I3_O)        0.124     6.677 r  vc1/max_value[11]_i_13/O
                         net (fo=1, routed)           0.000     6.677    vc1/max_value[11]_i_13_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.078 r  vc1/max_value_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.078    vc1/max_value_reg[11]_i_4_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.235 r  vc1/max_value_reg[11]_i_3/CO[1]
                         net (fo=2, routed)           0.803     8.038    vi/CO[0]
    SLICE_X31Y5          LUT2 (Prop_lut2_I0_O)        0.355     8.393 r  vi/max_value[11]_i_2/O
                         net (fo=12, routed)          0.766     9.158    vi/p_2_out[8]
    SLICE_X32Y4          FDRE                                         r  vi/max_value_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.445    14.786    vi/CLK_IBUF_BUFG
    SLICE_X32Y4          FDRE                                         r  vi/max_value_reg[11]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y4          FDRE (Setup_fdre_C_CE)      -0.413    14.613    vi/max_value_reg[11]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                  5.454    

Slack (MET) :             5.454ns  (required time - arrival time)
  Source:                 vi/max_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 1.493ns (36.663%)  route 2.579ns (63.337%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.565     5.086    vi/CLK_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  vi/max_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  vi/max_value_reg[7]/Q
                         net (fo=14, routed)          1.010     6.553    vc1/max_value[5]
    SLICE_X31Y3          LUT4 (Prop_lut4_I3_O)        0.124     6.677 r  vc1/max_value[11]_i_13/O
                         net (fo=1, routed)           0.000     6.677    vc1/max_value[11]_i_13_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.078 r  vc1/max_value_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.078    vc1/max_value_reg[11]_i_4_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.235 r  vc1/max_value_reg[11]_i_3/CO[1]
                         net (fo=2, routed)           0.803     8.038    vi/CO[0]
    SLICE_X31Y5          LUT2 (Prop_lut2_I0_O)        0.355     8.393 r  vi/max_value[11]_i_2/O
                         net (fo=12, routed)          0.766     9.158    vi/p_2_out[8]
    SLICE_X32Y4          FDRE                                         r  vi/max_value_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.445    14.786    vi/CLK_IBUF_BUFG
    SLICE_X32Y4          FDRE                                         r  vi/max_value_reg[8]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y4          FDRE (Setup_fdre_C_CE)      -0.413    14.613    vi/max_value_reg[8]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                  5.454    

Slack (MET) :             5.454ns  (required time - arrival time)
  Source:                 vi/max_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 1.493ns (36.663%)  route 2.579ns (63.337%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.565     5.086    vi/CLK_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  vi/max_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  vi/max_value_reg[7]/Q
                         net (fo=14, routed)          1.010     6.553    vc1/max_value[5]
    SLICE_X31Y3          LUT4 (Prop_lut4_I3_O)        0.124     6.677 r  vc1/max_value[11]_i_13/O
                         net (fo=1, routed)           0.000     6.677    vc1/max_value[11]_i_13_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.078 r  vc1/max_value_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.078    vc1/max_value_reg[11]_i_4_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.235 r  vc1/max_value_reg[11]_i_3/CO[1]
                         net (fo=2, routed)           0.803     8.038    vi/CO[0]
    SLICE_X31Y5          LUT2 (Prop_lut2_I0_O)        0.355     8.393 r  vi/max_value[11]_i_2/O
                         net (fo=12, routed)          0.766     9.158    vi/p_2_out[8]
    SLICE_X32Y4          FDRE                                         r  vi/max_value_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.445    14.786    vi/CLK_IBUF_BUFG
    SLICE_X32Y4          FDRE                                         r  vi/max_value_reg[9]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y4          FDRE (Setup_fdre_C_CE)      -0.413    14.613    vi/max_value_reg[9]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                  5.454    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 vi/max_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 1.467ns (38.180%)  route 2.375ns (61.820%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.565     5.086    vi/CLK_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  vi/max_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  vi/max_value_reg[7]/Q
                         net (fo=14, routed)          1.010     6.553    vc1/max_value[5]
    SLICE_X31Y3          LUT4 (Prop_lut4_I3_O)        0.124     6.677 r  vc1/max_value[11]_i_13/O
                         net (fo=1, routed)           0.000     6.677    vc1/max_value[11]_i_13_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.078 r  vc1/max_value_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.078    vc1/max_value_reg[11]_i_4_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.235 f  vc1/max_value_reg[11]_i_3/CO[1]
                         net (fo=2, routed)           0.803     8.038    vi/CO[0]
    SLICE_X31Y5          LUT2 (Prop_lut2_I1_O)        0.329     8.367 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.562     8.929    vi/max_value[11]_i_1_n_0
    SLICE_X32Y4          FDRE                                         r  vi/max_value_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.445    14.786    vi/CLK_IBUF_BUFG
    SLICE_X32Y4          FDRE                                         r  vi/max_value_reg[10]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y4          FDRE (Setup_fdre_C_R)       -0.429    14.597    vi/max_value_reg[10]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                  5.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 my_20khz/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_20khz/clk_20k_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.422%)  route 0.162ns (46.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.563     1.446    my_20khz/CLK_IBUF_BUFG
    SLICE_X32Y46         FDRE                                         r  my_20khz/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  my_20khz/counter_reg[12]/Q
                         net (fo=3, routed)           0.162     1.749    my_20khz/counter_reg_n_0_[12]
    SLICE_X33Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.794 r  my_20khz/clk_20k_i_1/O
                         net (fo=1, routed)           0.000     1.794    my_20khz/clk_20k_i_1_n_0
    SLICE_X33Y46         FDRE                                         r  my_20khz/clk_20k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.832     1.959    my_20khz/CLK_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  my_20khz/clk_20k_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.091     1.550    my_20khz/clk_20k_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 gbc/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gbc/button_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.562     1.445    gbc/CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  gbc/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  gbc/counter_reg[20]/Q
                         net (fo=2, routed)           0.179     1.765    gbc/p_0_in
    SLICE_X34Y46         FDRE                                         r  gbc/button_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.831     1.958    gbc/CLK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  gbc/button_clock_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.059     1.517    gbc/button_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vi/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.559     1.442    vi/CLK_IBUF_BUFG
    SLICE_X31Y35         FDRE                                         r  vi/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  vi/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.691    vi/counter_reg_n_0_[3]
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  vi/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    vi/counter_reg[0]_i_1_n_4
    SLICE_X31Y35         FDRE                                         r  vi/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.827     1.954    vi/CLK_IBUF_BUFG
    SLICE_X31Y35         FDRE                                         r  vi/counter_reg[3]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X31Y35         FDRE (Hold_fdre_C_D)         0.105     1.547    vi/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vi/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.559     1.442    vi/CLK_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  vi/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  vi/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.691    vi/counter_reg_n_0_[7]
    SLICE_X31Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  vi/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    vi/counter_reg[4]_i_1_n_4
    SLICE_X31Y36         FDRE                                         r  vi/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.827     1.954    vi/CLK_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  vi/counter_reg[7]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X31Y36         FDRE (Hold_fdre_C_D)         0.105     1.547    vi/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 gbc/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gbc/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.562     1.445    gbc/CLK_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  gbc/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  gbc/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.694    gbc/counter_reg_n_0_[11]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  gbc/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.802    gbc/counter_reg[8]_i_1__0_n_4
    SLICE_X35Y43         FDRE                                         r  gbc/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.831     1.958    gbc/CLK_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  gbc/counter_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.105     1.550    gbc/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 gbc/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gbc/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.562     1.445    gbc/CLK_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  gbc/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  gbc/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.694    gbc/counter_reg_n_0_[15]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  gbc/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.802    gbc/counter_reg[12]_i_1__0_n_4
    SLICE_X35Y44         FDRE                                         r  gbc/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.831     1.958    gbc/CLK_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  gbc/counter_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.550    gbc/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 gbc/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gbc/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.562     1.445    gbc/CLK_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  gbc/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  gbc/counter_reg[19]/Q
                         net (fo=1, routed)           0.108     1.694    gbc/counter_reg_n_0_[19]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  gbc/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.802    gbc/counter_reg[16]_i_1__0_n_4
    SLICE_X35Y45         FDRE                                         r  gbc/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.831     1.958    gbc/CLK_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  gbc/counter_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.550    gbc/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 gbc/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gbc/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.561     1.444    gbc/CLK_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  gbc/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  gbc/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.693    gbc/counter_reg_n_0_[3]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  gbc/counter_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.801    gbc/counter_reg[0]_i_1__0_n_4
    SLICE_X35Y41         FDRE                                         r  gbc/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.830     1.957    gbc/CLK_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  gbc/counter_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.105     1.549    gbc/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 gbc/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gbc/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.561     1.444    gbc/CLK_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  gbc/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  gbc/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.693    gbc/counter_reg_n_0_[7]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  gbc/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.801    gbc/counter_reg[4]_i_1__0_n_4
    SLICE_X35Y42         FDRE                                         r  gbc/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.830     1.957    gbc/CLK_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  gbc/counter_reg[7]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.105     1.549    gbc/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vi/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.560     1.443    vi/CLK_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  vi/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  vi/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.692    vi/counter_reg_n_0_[11]
    SLICE_X31Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  vi/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.800    vi/counter_reg[8]_i_1_n_4
    SLICE_X31Y37         FDRE                                         r  vi/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.828     1.955    vi/CLK_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  vi/counter_reg[11]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.105     1.548    vi/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y51     vc1/count2_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y53     vc1/count2_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y53     vc1/count2_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y51     vc1/count2_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y51     vc1/count2_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y51     vc1/count2_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y52     vc1/count2_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y52     vc1/count2_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y46     my_20khz/clk_20k_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y45     my_20khz/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y46     my_20khz/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y46     my_20khz/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y46     my_20khz/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y44     my_20khz/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y44     my_20khz/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y44     my_20khz/counter_reg[3]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y51     vc1/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y53     vc1/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y53     vc1/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y51     vc1/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y51     vc1/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y51     vc1/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y52     vc1/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y52     vc1/count2_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          148  Failing Endpoints,  Worst Slack       -1.920ns,  Total Violation     -142.750ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.920ns  (required time - arrival time)
  Source:                 nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/player_vert_lower_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.613ns  (logic 2.778ns (26.176%)  route 7.835ns (73.824%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.103 - 9.259 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         1.552     5.073    nolabel_line158/VGA_CONTROL/CLK
    SLICE_X9Y27          FDRE                                         r  nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456     5.529 r  nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=701, routed)         1.262     6.791    dgb/recorded_wave_reg_192_255_0_2/ADDRB2
    SLICE_X8Y27          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     6.915 f  dgb/recorded_wave_reg_192_255_0_2/RAMB/O
                         net (fo=1, routed)           1.190     8.105    dgb/recorded_wave_reg_192_255_0_2_n_1
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.124     8.229 f  dgb/HP[1]_i_154/O
                         net (fo=1, routed)           0.000     8.229    dgb/HP[1]_i_154_n_0
    SLICE_X7Y29          MUXF7 (Prop_muxf7_I0_O)      0.238     8.467 f  dgb/HP_reg[1]_i_117/O
                         net (fo=1, routed)           0.917     9.384    nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[8]_rep_6
    SLICE_X5Y25          LUT6 (Prop_lut6_I5_O)        0.298     9.682 f  nolabel_line158/VGA_CONTROL/HP[1]_i_91/O
                         net (fo=4, routed)           0.470    10.152    nolabel_line158/VGA_CONTROL/dgb/obstacle_condition2[1]
    SLICE_X4Y23          LUT3 (Prop_lut3_I1_O)        0.124    10.276 r  nolabel_line158/VGA_CONTROL/HP[1]_i_85/O
                         net (fo=6, routed)           0.520    10.796    nolabel_line158/VGA_CONTROL/HP[1]_i_85_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I0_O)        0.124    10.920 r  nolabel_line158/VGA_CONTROL/HP[1]_i_81/O
                         net (fo=6, routed)           0.618    11.537    nolabel_line158/VGA_CONTROL/HP[1]_i_81_n_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I1_O)        0.124    11.661 r  nolabel_line158/VGA_CONTROL/HP[1]_i_36/O
                         net (fo=1, routed)           0.543    12.205    nolabel_line158/VGA_CONTROL/HP[1]_i_36_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    12.670 r  nolabel_line158/VGA_CONTROL/HP_reg[1]_i_11/CO[1]
                         net (fo=1, routed)           0.439    13.109    nolabel_line158/VGA_CONTROL/dgb/obstacle_condition0
    SLICE_X3Y31          LUT6 (Prop_lut6_I4_O)        0.329    13.438 r  nolabel_line158/VGA_CONTROL/HP[1]_i_5/O
                         net (fo=2, routed)           0.316    13.753    nolabel_line158/VGA_CONTROL/VGA_game_red_waveform[3]
    SLICE_X0Y30          LUT5 (Prop_lut5_I0_O)        0.124    13.877 r  nolabel_line158/VGA_CONTROL/HP[1]_i_3/O
                         net (fo=2, routed)           0.292    14.169    dgb/h_cntr_reg_reg[11]_7
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124    14.293 r  dgb/HP[1]_i_1/O
                         net (fo=13, routed)          0.466    14.758    grt/sel
    SLICE_X0Y30          LUT2 (Prop_lut2_I1_O)        0.124    14.882 r  grt/player_vert_upper[1]_i_1/O
                         net (fo=46, routed)          0.804    15.686    dgb/restart_reg
    SLICE_X2Y25          FDRE                                         r  dgb/player_vert_lower_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         1.502    14.103    dgb/clk_out1
    SLICE_X2Y25          FDRE                                         r  dgb/player_vert_lower_reg[1]/C
                         clock pessimism              0.260    14.363    
                         clock uncertainty           -0.072    14.290    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    13.766    dgb/player_vert_lower_reg[1]
  -------------------------------------------------------------------
                         required time                         13.766    
                         arrival time                         -15.686    
  -------------------------------------------------------------------
                         slack                                 -1.920    

Slack (VIOLATED) :        -1.920ns  (required time - arrival time)
  Source:                 nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/player_vert_lower_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.613ns  (logic 2.778ns (26.176%)  route 7.835ns (73.824%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.103 - 9.259 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         1.552     5.073    nolabel_line158/VGA_CONTROL/CLK
    SLICE_X9Y27          FDRE                                         r  nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456     5.529 r  nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=701, routed)         1.262     6.791    dgb/recorded_wave_reg_192_255_0_2/ADDRB2
    SLICE_X8Y27          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     6.915 f  dgb/recorded_wave_reg_192_255_0_2/RAMB/O
                         net (fo=1, routed)           1.190     8.105    dgb/recorded_wave_reg_192_255_0_2_n_1
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.124     8.229 f  dgb/HP[1]_i_154/O
                         net (fo=1, routed)           0.000     8.229    dgb/HP[1]_i_154_n_0
    SLICE_X7Y29          MUXF7 (Prop_muxf7_I0_O)      0.238     8.467 f  dgb/HP_reg[1]_i_117/O
                         net (fo=1, routed)           0.917     9.384    nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[8]_rep_6
    SLICE_X5Y25          LUT6 (Prop_lut6_I5_O)        0.298     9.682 f  nolabel_line158/VGA_CONTROL/HP[1]_i_91/O
                         net (fo=4, routed)           0.470    10.152    nolabel_line158/VGA_CONTROL/dgb/obstacle_condition2[1]
    SLICE_X4Y23          LUT3 (Prop_lut3_I1_O)        0.124    10.276 r  nolabel_line158/VGA_CONTROL/HP[1]_i_85/O
                         net (fo=6, routed)           0.520    10.796    nolabel_line158/VGA_CONTROL/HP[1]_i_85_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I0_O)        0.124    10.920 r  nolabel_line158/VGA_CONTROL/HP[1]_i_81/O
                         net (fo=6, routed)           0.618    11.537    nolabel_line158/VGA_CONTROL/HP[1]_i_81_n_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I1_O)        0.124    11.661 r  nolabel_line158/VGA_CONTROL/HP[1]_i_36/O
                         net (fo=1, routed)           0.543    12.205    nolabel_line158/VGA_CONTROL/HP[1]_i_36_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    12.670 r  nolabel_line158/VGA_CONTROL/HP_reg[1]_i_11/CO[1]
                         net (fo=1, routed)           0.439    13.109    nolabel_line158/VGA_CONTROL/dgb/obstacle_condition0
    SLICE_X3Y31          LUT6 (Prop_lut6_I4_O)        0.329    13.438 r  nolabel_line158/VGA_CONTROL/HP[1]_i_5/O
                         net (fo=2, routed)           0.316    13.753    nolabel_line158/VGA_CONTROL/VGA_game_red_waveform[3]
    SLICE_X0Y30          LUT5 (Prop_lut5_I0_O)        0.124    13.877 r  nolabel_line158/VGA_CONTROL/HP[1]_i_3/O
                         net (fo=2, routed)           0.292    14.169    dgb/h_cntr_reg_reg[11]_7
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124    14.293 r  dgb/HP[1]_i_1/O
                         net (fo=13, routed)          0.466    14.758    grt/sel
    SLICE_X0Y30          LUT2 (Prop_lut2_I1_O)        0.124    14.882 r  grt/player_vert_upper[1]_i_1/O
                         net (fo=46, routed)          0.804    15.686    dgb/restart_reg
    SLICE_X2Y25          FDSE                                         r  dgb/player_vert_lower_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         1.502    14.103    dgb/clk_out1
    SLICE_X2Y25          FDSE                                         r  dgb/player_vert_lower_reg[2]/C
                         clock pessimism              0.260    14.363    
                         clock uncertainty           -0.072    14.290    
    SLICE_X2Y25          FDSE (Setup_fdse_C_S)       -0.524    13.766    dgb/player_vert_lower_reg[2]
  -------------------------------------------------------------------
                         required time                         13.766    
                         arrival time                         -15.686    
  -------------------------------------------------------------------
                         slack                                 -1.920    

Slack (VIOLATED) :        -1.920ns  (required time - arrival time)
  Source:                 nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/player_vert_lower_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.613ns  (logic 2.778ns (26.176%)  route 7.835ns (73.824%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.103 - 9.259 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         1.552     5.073    nolabel_line158/VGA_CONTROL/CLK
    SLICE_X9Y27          FDRE                                         r  nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456     5.529 r  nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=701, routed)         1.262     6.791    dgb/recorded_wave_reg_192_255_0_2/ADDRB2
    SLICE_X8Y27          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     6.915 f  dgb/recorded_wave_reg_192_255_0_2/RAMB/O
                         net (fo=1, routed)           1.190     8.105    dgb/recorded_wave_reg_192_255_0_2_n_1
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.124     8.229 f  dgb/HP[1]_i_154/O
                         net (fo=1, routed)           0.000     8.229    dgb/HP[1]_i_154_n_0
    SLICE_X7Y29          MUXF7 (Prop_muxf7_I0_O)      0.238     8.467 f  dgb/HP_reg[1]_i_117/O
                         net (fo=1, routed)           0.917     9.384    nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[8]_rep_6
    SLICE_X5Y25          LUT6 (Prop_lut6_I5_O)        0.298     9.682 f  nolabel_line158/VGA_CONTROL/HP[1]_i_91/O
                         net (fo=4, routed)           0.470    10.152    nolabel_line158/VGA_CONTROL/dgb/obstacle_condition2[1]
    SLICE_X4Y23          LUT3 (Prop_lut3_I1_O)        0.124    10.276 r  nolabel_line158/VGA_CONTROL/HP[1]_i_85/O
                         net (fo=6, routed)           0.520    10.796    nolabel_line158/VGA_CONTROL/HP[1]_i_85_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I0_O)        0.124    10.920 r  nolabel_line158/VGA_CONTROL/HP[1]_i_81/O
                         net (fo=6, routed)           0.618    11.537    nolabel_line158/VGA_CONTROL/HP[1]_i_81_n_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I1_O)        0.124    11.661 r  nolabel_line158/VGA_CONTROL/HP[1]_i_36/O
                         net (fo=1, routed)           0.543    12.205    nolabel_line158/VGA_CONTROL/HP[1]_i_36_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    12.670 r  nolabel_line158/VGA_CONTROL/HP_reg[1]_i_11/CO[1]
                         net (fo=1, routed)           0.439    13.109    nolabel_line158/VGA_CONTROL/dgb/obstacle_condition0
    SLICE_X3Y31          LUT6 (Prop_lut6_I4_O)        0.329    13.438 r  nolabel_line158/VGA_CONTROL/HP[1]_i_5/O
                         net (fo=2, routed)           0.316    13.753    nolabel_line158/VGA_CONTROL/VGA_game_red_waveform[3]
    SLICE_X0Y30          LUT5 (Prop_lut5_I0_O)        0.124    13.877 r  nolabel_line158/VGA_CONTROL/HP[1]_i_3/O
                         net (fo=2, routed)           0.292    14.169    dgb/h_cntr_reg_reg[11]_7
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124    14.293 r  dgb/HP[1]_i_1/O
                         net (fo=13, routed)          0.466    14.758    grt/sel
    SLICE_X0Y30          LUT2 (Prop_lut2_I1_O)        0.124    14.882 r  grt/player_vert_upper[1]_i_1/O
                         net (fo=46, routed)          0.804    15.686    dgb/restart_reg
    SLICE_X2Y25          FDRE                                         r  dgb/player_vert_lower_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         1.502    14.103    dgb/clk_out1
    SLICE_X2Y25          FDRE                                         r  dgb/player_vert_lower_reg[3]/C
                         clock pessimism              0.260    14.363    
                         clock uncertainty           -0.072    14.290    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    13.766    dgb/player_vert_lower_reg[3]
  -------------------------------------------------------------------
                         required time                         13.766    
                         arrival time                         -15.686    
  -------------------------------------------------------------------
                         slack                                 -1.920    

Slack (VIOLATED) :        -1.920ns  (required time - arrival time)
  Source:                 nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/player_vert_lower_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.613ns  (logic 2.778ns (26.176%)  route 7.835ns (73.824%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.103 - 9.259 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         1.552     5.073    nolabel_line158/VGA_CONTROL/CLK
    SLICE_X9Y27          FDRE                                         r  nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456     5.529 r  nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=701, routed)         1.262     6.791    dgb/recorded_wave_reg_192_255_0_2/ADDRB2
    SLICE_X8Y27          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     6.915 f  dgb/recorded_wave_reg_192_255_0_2/RAMB/O
                         net (fo=1, routed)           1.190     8.105    dgb/recorded_wave_reg_192_255_0_2_n_1
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.124     8.229 f  dgb/HP[1]_i_154/O
                         net (fo=1, routed)           0.000     8.229    dgb/HP[1]_i_154_n_0
    SLICE_X7Y29          MUXF7 (Prop_muxf7_I0_O)      0.238     8.467 f  dgb/HP_reg[1]_i_117/O
                         net (fo=1, routed)           0.917     9.384    nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[8]_rep_6
    SLICE_X5Y25          LUT6 (Prop_lut6_I5_O)        0.298     9.682 f  nolabel_line158/VGA_CONTROL/HP[1]_i_91/O
                         net (fo=4, routed)           0.470    10.152    nolabel_line158/VGA_CONTROL/dgb/obstacle_condition2[1]
    SLICE_X4Y23          LUT3 (Prop_lut3_I1_O)        0.124    10.276 r  nolabel_line158/VGA_CONTROL/HP[1]_i_85/O
                         net (fo=6, routed)           0.520    10.796    nolabel_line158/VGA_CONTROL/HP[1]_i_85_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I0_O)        0.124    10.920 r  nolabel_line158/VGA_CONTROL/HP[1]_i_81/O
                         net (fo=6, routed)           0.618    11.537    nolabel_line158/VGA_CONTROL/HP[1]_i_81_n_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I1_O)        0.124    11.661 r  nolabel_line158/VGA_CONTROL/HP[1]_i_36/O
                         net (fo=1, routed)           0.543    12.205    nolabel_line158/VGA_CONTROL/HP[1]_i_36_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    12.670 r  nolabel_line158/VGA_CONTROL/HP_reg[1]_i_11/CO[1]
                         net (fo=1, routed)           0.439    13.109    nolabel_line158/VGA_CONTROL/dgb/obstacle_condition0
    SLICE_X3Y31          LUT6 (Prop_lut6_I4_O)        0.329    13.438 r  nolabel_line158/VGA_CONTROL/HP[1]_i_5/O
                         net (fo=2, routed)           0.316    13.753    nolabel_line158/VGA_CONTROL/VGA_game_red_waveform[3]
    SLICE_X0Y30          LUT5 (Prop_lut5_I0_O)        0.124    13.877 r  nolabel_line158/VGA_CONTROL/HP[1]_i_3/O
                         net (fo=2, routed)           0.292    14.169    dgb/h_cntr_reg_reg[11]_7
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124    14.293 r  dgb/HP[1]_i_1/O
                         net (fo=13, routed)          0.466    14.758    grt/sel
    SLICE_X0Y30          LUT2 (Prop_lut2_I1_O)        0.124    14.882 r  grt/player_vert_upper[1]_i_1/O
                         net (fo=46, routed)          0.804    15.686    dgb/restart_reg
    SLICE_X2Y25          FDRE                                         r  dgb/player_vert_lower_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         1.502    14.103    dgb/clk_out1
    SLICE_X2Y25          FDRE                                         r  dgb/player_vert_lower_reg[4]/C
                         clock pessimism              0.260    14.363    
                         clock uncertainty           -0.072    14.290    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    13.766    dgb/player_vert_lower_reg[4]
  -------------------------------------------------------------------
                         required time                         13.766    
                         arrival time                         -15.686    
  -------------------------------------------------------------------
                         slack                                 -1.920    

Slack (VIOLATED) :        -1.915ns  (required time - arrival time)
  Source:                 nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/player_vert_lower_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.610ns  (logic 2.778ns (26.184%)  route 7.832ns (73.816%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.105 - 9.259 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         1.552     5.073    nolabel_line158/VGA_CONTROL/CLK
    SLICE_X9Y27          FDRE                                         r  nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456     5.529 r  nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=701, routed)         1.262     6.791    dgb/recorded_wave_reg_192_255_0_2/ADDRB2
    SLICE_X8Y27          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     6.915 f  dgb/recorded_wave_reg_192_255_0_2/RAMB/O
                         net (fo=1, routed)           1.190     8.105    dgb/recorded_wave_reg_192_255_0_2_n_1
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.124     8.229 f  dgb/HP[1]_i_154/O
                         net (fo=1, routed)           0.000     8.229    dgb/HP[1]_i_154_n_0
    SLICE_X7Y29          MUXF7 (Prop_muxf7_I0_O)      0.238     8.467 f  dgb/HP_reg[1]_i_117/O
                         net (fo=1, routed)           0.917     9.384    nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[8]_rep_6
    SLICE_X5Y25          LUT6 (Prop_lut6_I5_O)        0.298     9.682 f  nolabel_line158/VGA_CONTROL/HP[1]_i_91/O
                         net (fo=4, routed)           0.470    10.152    nolabel_line158/VGA_CONTROL/dgb/obstacle_condition2[1]
    SLICE_X4Y23          LUT3 (Prop_lut3_I1_O)        0.124    10.276 r  nolabel_line158/VGA_CONTROL/HP[1]_i_85/O
                         net (fo=6, routed)           0.520    10.796    nolabel_line158/VGA_CONTROL/HP[1]_i_85_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I0_O)        0.124    10.920 r  nolabel_line158/VGA_CONTROL/HP[1]_i_81/O
                         net (fo=6, routed)           0.618    11.537    nolabel_line158/VGA_CONTROL/HP[1]_i_81_n_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I1_O)        0.124    11.661 r  nolabel_line158/VGA_CONTROL/HP[1]_i_36/O
                         net (fo=1, routed)           0.543    12.205    nolabel_line158/VGA_CONTROL/HP[1]_i_36_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    12.670 r  nolabel_line158/VGA_CONTROL/HP_reg[1]_i_11/CO[1]
                         net (fo=1, routed)           0.439    13.109    nolabel_line158/VGA_CONTROL/dgb/obstacle_condition0
    SLICE_X3Y31          LUT6 (Prop_lut6_I4_O)        0.329    13.438 r  nolabel_line158/VGA_CONTROL/HP[1]_i_5/O
                         net (fo=2, routed)           0.316    13.753    nolabel_line158/VGA_CONTROL/VGA_game_red_waveform[3]
    SLICE_X0Y30          LUT5 (Prop_lut5_I0_O)        0.124    13.877 r  nolabel_line158/VGA_CONTROL/HP[1]_i_3/O
                         net (fo=2, routed)           0.292    14.169    dgb/h_cntr_reg_reg[11]_7
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124    14.293 r  dgb/HP[1]_i_1/O
                         net (fo=13, routed)          0.466    14.758    grt/sel
    SLICE_X0Y30          LUT2 (Prop_lut2_I1_O)        0.124    14.882 r  grt/player_vert_upper[1]_i_1/O
                         net (fo=46, routed)          0.800    15.683    dgb/restart_reg
    SLICE_X2Y26          FDSE                                         r  dgb/player_vert_lower_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         1.504    14.105    dgb/clk_out1
    SLICE_X2Y26          FDSE                                         r  dgb/player_vert_lower_reg[5]/C
                         clock pessimism              0.260    14.365    
                         clock uncertainty           -0.072    14.292    
    SLICE_X2Y26          FDSE (Setup_fdse_C_S)       -0.524    13.768    dgb/player_vert_lower_reg[5]
  -------------------------------------------------------------------
                         required time                         13.768    
                         arrival time                         -15.683    
  -------------------------------------------------------------------
                         slack                                 -1.915    

Slack (VIOLATED) :        -1.915ns  (required time - arrival time)
  Source:                 nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/player_vert_lower_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.610ns  (logic 2.778ns (26.184%)  route 7.832ns (73.816%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.105 - 9.259 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         1.552     5.073    nolabel_line158/VGA_CONTROL/CLK
    SLICE_X9Y27          FDRE                                         r  nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456     5.529 r  nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=701, routed)         1.262     6.791    dgb/recorded_wave_reg_192_255_0_2/ADDRB2
    SLICE_X8Y27          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     6.915 f  dgb/recorded_wave_reg_192_255_0_2/RAMB/O
                         net (fo=1, routed)           1.190     8.105    dgb/recorded_wave_reg_192_255_0_2_n_1
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.124     8.229 f  dgb/HP[1]_i_154/O
                         net (fo=1, routed)           0.000     8.229    dgb/HP[1]_i_154_n_0
    SLICE_X7Y29          MUXF7 (Prop_muxf7_I0_O)      0.238     8.467 f  dgb/HP_reg[1]_i_117/O
                         net (fo=1, routed)           0.917     9.384    nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[8]_rep_6
    SLICE_X5Y25          LUT6 (Prop_lut6_I5_O)        0.298     9.682 f  nolabel_line158/VGA_CONTROL/HP[1]_i_91/O
                         net (fo=4, routed)           0.470    10.152    nolabel_line158/VGA_CONTROL/dgb/obstacle_condition2[1]
    SLICE_X4Y23          LUT3 (Prop_lut3_I1_O)        0.124    10.276 r  nolabel_line158/VGA_CONTROL/HP[1]_i_85/O
                         net (fo=6, routed)           0.520    10.796    nolabel_line158/VGA_CONTROL/HP[1]_i_85_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I0_O)        0.124    10.920 r  nolabel_line158/VGA_CONTROL/HP[1]_i_81/O
                         net (fo=6, routed)           0.618    11.537    nolabel_line158/VGA_CONTROL/HP[1]_i_81_n_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I1_O)        0.124    11.661 r  nolabel_line158/VGA_CONTROL/HP[1]_i_36/O
                         net (fo=1, routed)           0.543    12.205    nolabel_line158/VGA_CONTROL/HP[1]_i_36_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    12.670 r  nolabel_line158/VGA_CONTROL/HP_reg[1]_i_11/CO[1]
                         net (fo=1, routed)           0.439    13.109    nolabel_line158/VGA_CONTROL/dgb/obstacle_condition0
    SLICE_X3Y31          LUT6 (Prop_lut6_I4_O)        0.329    13.438 r  nolabel_line158/VGA_CONTROL/HP[1]_i_5/O
                         net (fo=2, routed)           0.316    13.753    nolabel_line158/VGA_CONTROL/VGA_game_red_waveform[3]
    SLICE_X0Y30          LUT5 (Prop_lut5_I0_O)        0.124    13.877 r  nolabel_line158/VGA_CONTROL/HP[1]_i_3/O
                         net (fo=2, routed)           0.292    14.169    dgb/h_cntr_reg_reg[11]_7
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124    14.293 r  dgb/HP[1]_i_1/O
                         net (fo=13, routed)          0.466    14.758    grt/sel
    SLICE_X0Y30          LUT2 (Prop_lut2_I1_O)        0.124    14.882 r  grt/player_vert_upper[1]_i_1/O
                         net (fo=46, routed)          0.800    15.683    dgb/restart_reg
    SLICE_X2Y26          FDSE                                         r  dgb/player_vert_lower_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         1.504    14.105    dgb/clk_out1
    SLICE_X2Y26          FDSE                                         r  dgb/player_vert_lower_reg[6]/C
                         clock pessimism              0.260    14.365    
                         clock uncertainty           -0.072    14.292    
    SLICE_X2Y26          FDSE (Setup_fdse_C_S)       -0.524    13.768    dgb/player_vert_lower_reg[6]
  -------------------------------------------------------------------
                         required time                         13.768    
                         arrival time                         -15.683    
  -------------------------------------------------------------------
                         slack                                 -1.915    

Slack (VIOLATED) :        -1.915ns  (required time - arrival time)
  Source:                 nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/player_vert_lower_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.610ns  (logic 2.778ns (26.184%)  route 7.832ns (73.816%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.105 - 9.259 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         1.552     5.073    nolabel_line158/VGA_CONTROL/CLK
    SLICE_X9Y27          FDRE                                         r  nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456     5.529 r  nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=701, routed)         1.262     6.791    dgb/recorded_wave_reg_192_255_0_2/ADDRB2
    SLICE_X8Y27          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     6.915 f  dgb/recorded_wave_reg_192_255_0_2/RAMB/O
                         net (fo=1, routed)           1.190     8.105    dgb/recorded_wave_reg_192_255_0_2_n_1
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.124     8.229 f  dgb/HP[1]_i_154/O
                         net (fo=1, routed)           0.000     8.229    dgb/HP[1]_i_154_n_0
    SLICE_X7Y29          MUXF7 (Prop_muxf7_I0_O)      0.238     8.467 f  dgb/HP_reg[1]_i_117/O
                         net (fo=1, routed)           0.917     9.384    nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[8]_rep_6
    SLICE_X5Y25          LUT6 (Prop_lut6_I5_O)        0.298     9.682 f  nolabel_line158/VGA_CONTROL/HP[1]_i_91/O
                         net (fo=4, routed)           0.470    10.152    nolabel_line158/VGA_CONTROL/dgb/obstacle_condition2[1]
    SLICE_X4Y23          LUT3 (Prop_lut3_I1_O)        0.124    10.276 r  nolabel_line158/VGA_CONTROL/HP[1]_i_85/O
                         net (fo=6, routed)           0.520    10.796    nolabel_line158/VGA_CONTROL/HP[1]_i_85_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I0_O)        0.124    10.920 r  nolabel_line158/VGA_CONTROL/HP[1]_i_81/O
                         net (fo=6, routed)           0.618    11.537    nolabel_line158/VGA_CONTROL/HP[1]_i_81_n_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I1_O)        0.124    11.661 r  nolabel_line158/VGA_CONTROL/HP[1]_i_36/O
                         net (fo=1, routed)           0.543    12.205    nolabel_line158/VGA_CONTROL/HP[1]_i_36_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    12.670 r  nolabel_line158/VGA_CONTROL/HP_reg[1]_i_11/CO[1]
                         net (fo=1, routed)           0.439    13.109    nolabel_line158/VGA_CONTROL/dgb/obstacle_condition0
    SLICE_X3Y31          LUT6 (Prop_lut6_I4_O)        0.329    13.438 r  nolabel_line158/VGA_CONTROL/HP[1]_i_5/O
                         net (fo=2, routed)           0.316    13.753    nolabel_line158/VGA_CONTROL/VGA_game_red_waveform[3]
    SLICE_X0Y30          LUT5 (Prop_lut5_I0_O)        0.124    13.877 r  nolabel_line158/VGA_CONTROL/HP[1]_i_3/O
                         net (fo=2, routed)           0.292    14.169    dgb/h_cntr_reg_reg[11]_7
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124    14.293 r  dgb/HP[1]_i_1/O
                         net (fo=13, routed)          0.466    14.758    grt/sel
    SLICE_X0Y30          LUT2 (Prop_lut2_I1_O)        0.124    14.882 r  grt/player_vert_upper[1]_i_1/O
                         net (fo=46, routed)          0.800    15.683    dgb/restart_reg
    SLICE_X2Y26          FDRE                                         r  dgb/player_vert_lower_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         1.504    14.105    dgb/clk_out1
    SLICE_X2Y26          FDRE                                         r  dgb/player_vert_lower_reg[7]/C
                         clock pessimism              0.260    14.365    
                         clock uncertainty           -0.072    14.292    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524    13.768    dgb/player_vert_lower_reg[7]
  -------------------------------------------------------------------
                         required time                         13.768    
                         arrival time                         -15.683    
  -------------------------------------------------------------------
                         slack                                 -1.915    

Slack (VIOLATED) :        -1.915ns  (required time - arrival time)
  Source:                 nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/player_vert_lower_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.610ns  (logic 2.778ns (26.184%)  route 7.832ns (73.816%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.105 - 9.259 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         1.552     5.073    nolabel_line158/VGA_CONTROL/CLK
    SLICE_X9Y27          FDRE                                         r  nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456     5.529 r  nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=701, routed)         1.262     6.791    dgb/recorded_wave_reg_192_255_0_2/ADDRB2
    SLICE_X8Y27          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     6.915 f  dgb/recorded_wave_reg_192_255_0_2/RAMB/O
                         net (fo=1, routed)           1.190     8.105    dgb/recorded_wave_reg_192_255_0_2_n_1
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.124     8.229 f  dgb/HP[1]_i_154/O
                         net (fo=1, routed)           0.000     8.229    dgb/HP[1]_i_154_n_0
    SLICE_X7Y29          MUXF7 (Prop_muxf7_I0_O)      0.238     8.467 f  dgb/HP_reg[1]_i_117/O
                         net (fo=1, routed)           0.917     9.384    nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[8]_rep_6
    SLICE_X5Y25          LUT6 (Prop_lut6_I5_O)        0.298     9.682 f  nolabel_line158/VGA_CONTROL/HP[1]_i_91/O
                         net (fo=4, routed)           0.470    10.152    nolabel_line158/VGA_CONTROL/dgb/obstacle_condition2[1]
    SLICE_X4Y23          LUT3 (Prop_lut3_I1_O)        0.124    10.276 r  nolabel_line158/VGA_CONTROL/HP[1]_i_85/O
                         net (fo=6, routed)           0.520    10.796    nolabel_line158/VGA_CONTROL/HP[1]_i_85_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I0_O)        0.124    10.920 r  nolabel_line158/VGA_CONTROL/HP[1]_i_81/O
                         net (fo=6, routed)           0.618    11.537    nolabel_line158/VGA_CONTROL/HP[1]_i_81_n_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I1_O)        0.124    11.661 r  nolabel_line158/VGA_CONTROL/HP[1]_i_36/O
                         net (fo=1, routed)           0.543    12.205    nolabel_line158/VGA_CONTROL/HP[1]_i_36_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    12.670 r  nolabel_line158/VGA_CONTROL/HP_reg[1]_i_11/CO[1]
                         net (fo=1, routed)           0.439    13.109    nolabel_line158/VGA_CONTROL/dgb/obstacle_condition0
    SLICE_X3Y31          LUT6 (Prop_lut6_I4_O)        0.329    13.438 r  nolabel_line158/VGA_CONTROL/HP[1]_i_5/O
                         net (fo=2, routed)           0.316    13.753    nolabel_line158/VGA_CONTROL/VGA_game_red_waveform[3]
    SLICE_X0Y30          LUT5 (Prop_lut5_I0_O)        0.124    13.877 r  nolabel_line158/VGA_CONTROL/HP[1]_i_3/O
                         net (fo=2, routed)           0.292    14.169    dgb/h_cntr_reg_reg[11]_7
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124    14.293 r  dgb/HP[1]_i_1/O
                         net (fo=13, routed)          0.466    14.758    grt/sel
    SLICE_X0Y30          LUT2 (Prop_lut2_I1_O)        0.124    14.882 r  grt/player_vert_upper[1]_i_1/O
                         net (fo=46, routed)          0.800    15.683    dgb/restart_reg
    SLICE_X2Y26          FDRE                                         r  dgb/player_vert_lower_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         1.504    14.105    dgb/clk_out1
    SLICE_X2Y26          FDRE                                         r  dgb/player_vert_lower_reg[8]/C
                         clock pessimism              0.260    14.365    
                         clock uncertainty           -0.072    14.292    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524    13.768    dgb/player_vert_lower_reg[8]
  -------------------------------------------------------------------
                         required time                         13.768    
                         arrival time                         -15.683    
  -------------------------------------------------------------------
                         slack                                 -1.915    

Slack (VIOLATED) :        -1.821ns  (required time - arrival time)
  Source:                 nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/player_horz_upper_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.615ns  (logic 2.778ns (26.170%)  route 7.837ns (73.830%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.109 - 9.259 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         1.552     5.073    nolabel_line158/VGA_CONTROL/CLK
    SLICE_X9Y27          FDRE                                         r  nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456     5.529 r  nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=701, routed)         1.262     6.791    dgb/recorded_wave_reg_192_255_0_2/ADDRB2
    SLICE_X8Y27          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     6.915 f  dgb/recorded_wave_reg_192_255_0_2/RAMB/O
                         net (fo=1, routed)           1.190     8.105    dgb/recorded_wave_reg_192_255_0_2_n_1
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.124     8.229 f  dgb/HP[1]_i_154/O
                         net (fo=1, routed)           0.000     8.229    dgb/HP[1]_i_154_n_0
    SLICE_X7Y29          MUXF7 (Prop_muxf7_I0_O)      0.238     8.467 f  dgb/HP_reg[1]_i_117/O
                         net (fo=1, routed)           0.917     9.384    nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[8]_rep_6
    SLICE_X5Y25          LUT6 (Prop_lut6_I5_O)        0.298     9.682 f  nolabel_line158/VGA_CONTROL/HP[1]_i_91/O
                         net (fo=4, routed)           0.470    10.152    nolabel_line158/VGA_CONTROL/dgb/obstacle_condition2[1]
    SLICE_X4Y23          LUT3 (Prop_lut3_I1_O)        0.124    10.276 r  nolabel_line158/VGA_CONTROL/HP[1]_i_85/O
                         net (fo=6, routed)           0.520    10.796    nolabel_line158/VGA_CONTROL/HP[1]_i_85_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I0_O)        0.124    10.920 r  nolabel_line158/VGA_CONTROL/HP[1]_i_81/O
                         net (fo=6, routed)           0.618    11.537    nolabel_line158/VGA_CONTROL/HP[1]_i_81_n_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I1_O)        0.124    11.661 r  nolabel_line158/VGA_CONTROL/HP[1]_i_36/O
                         net (fo=1, routed)           0.543    12.205    nolabel_line158/VGA_CONTROL/HP[1]_i_36_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    12.670 r  nolabel_line158/VGA_CONTROL/HP_reg[1]_i_11/CO[1]
                         net (fo=1, routed)           0.439    13.109    nolabel_line158/VGA_CONTROL/dgb/obstacle_condition0
    SLICE_X3Y31          LUT6 (Prop_lut6_I4_O)        0.329    13.438 r  nolabel_line158/VGA_CONTROL/HP[1]_i_5/O
                         net (fo=2, routed)           0.316    13.753    nolabel_line158/VGA_CONTROL/VGA_game_red_waveform[3]
    SLICE_X0Y30          LUT5 (Prop_lut5_I0_O)        0.124    13.877 r  nolabel_line158/VGA_CONTROL/HP[1]_i_3/O
                         net (fo=2, routed)           0.292    14.169    dgb/h_cntr_reg_reg[11]_7
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124    14.293 r  dgb/HP[1]_i_1/O
                         net (fo=13, routed)          0.466    14.758    grt/sel
    SLICE_X0Y30          LUT2 (Prop_lut2_I1_O)        0.124    14.882 r  grt/player_vert_upper[1]_i_1/O
                         net (fo=46, routed)          0.806    15.688    dgb/restart_reg
    SLICE_X0Y29          FDRE                                         r  dgb/player_horz_upper_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         1.508    14.109    dgb/clk_out1
    SLICE_X0Y29          FDRE                                         r  dgb/player_horz_upper_reg[10]/C
                         clock pessimism              0.260    14.369    
                         clock uncertainty           -0.072    14.296    
    SLICE_X0Y29          FDRE (Setup_fdre_C_R)       -0.429    13.867    dgb/player_horz_upper_reg[10]
  -------------------------------------------------------------------
                         required time                         13.867    
                         arrival time                         -15.688    
  -------------------------------------------------------------------
                         slack                                 -1.821    

Slack (VIOLATED) :        -1.821ns  (required time - arrival time)
  Source:                 nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/player_horz_upper_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.615ns  (logic 2.778ns (26.170%)  route 7.837ns (73.830%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.109 - 9.259 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         1.552     5.073    nolabel_line158/VGA_CONTROL/CLK
    SLICE_X9Y27          FDRE                                         r  nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456     5.529 r  nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=701, routed)         1.262     6.791    dgb/recorded_wave_reg_192_255_0_2/ADDRB2
    SLICE_X8Y27          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     6.915 f  dgb/recorded_wave_reg_192_255_0_2/RAMB/O
                         net (fo=1, routed)           1.190     8.105    dgb/recorded_wave_reg_192_255_0_2_n_1
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.124     8.229 f  dgb/HP[1]_i_154/O
                         net (fo=1, routed)           0.000     8.229    dgb/HP[1]_i_154_n_0
    SLICE_X7Y29          MUXF7 (Prop_muxf7_I0_O)      0.238     8.467 f  dgb/HP_reg[1]_i_117/O
                         net (fo=1, routed)           0.917     9.384    nolabel_line158/VGA_CONTROL/h_cntr_reg_reg[8]_rep_6
    SLICE_X5Y25          LUT6 (Prop_lut6_I5_O)        0.298     9.682 f  nolabel_line158/VGA_CONTROL/HP[1]_i_91/O
                         net (fo=4, routed)           0.470    10.152    nolabel_line158/VGA_CONTROL/dgb/obstacle_condition2[1]
    SLICE_X4Y23          LUT3 (Prop_lut3_I1_O)        0.124    10.276 r  nolabel_line158/VGA_CONTROL/HP[1]_i_85/O
                         net (fo=6, routed)           0.520    10.796    nolabel_line158/VGA_CONTROL/HP[1]_i_85_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I0_O)        0.124    10.920 r  nolabel_line158/VGA_CONTROL/HP[1]_i_81/O
                         net (fo=6, routed)           0.618    11.537    nolabel_line158/VGA_CONTROL/HP[1]_i_81_n_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I1_O)        0.124    11.661 r  nolabel_line158/VGA_CONTROL/HP[1]_i_36/O
                         net (fo=1, routed)           0.543    12.205    nolabel_line158/VGA_CONTROL/HP[1]_i_36_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    12.670 r  nolabel_line158/VGA_CONTROL/HP_reg[1]_i_11/CO[1]
                         net (fo=1, routed)           0.439    13.109    nolabel_line158/VGA_CONTROL/dgb/obstacle_condition0
    SLICE_X3Y31          LUT6 (Prop_lut6_I4_O)        0.329    13.438 r  nolabel_line158/VGA_CONTROL/HP[1]_i_5/O
                         net (fo=2, routed)           0.316    13.753    nolabel_line158/VGA_CONTROL/VGA_game_red_waveform[3]
    SLICE_X0Y30          LUT5 (Prop_lut5_I0_O)        0.124    13.877 r  nolabel_line158/VGA_CONTROL/HP[1]_i_3/O
                         net (fo=2, routed)           0.292    14.169    dgb/h_cntr_reg_reg[11]_7
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124    14.293 r  dgb/HP[1]_i_1/O
                         net (fo=13, routed)          0.466    14.758    grt/sel
    SLICE_X0Y30          LUT2 (Prop_lut2_I1_O)        0.124    14.882 r  grt/player_vert_upper[1]_i_1/O
                         net (fo=46, routed)          0.806    15.688    dgb/restart_reg
    SLICE_X0Y29          FDRE                                         r  dgb/player_horz_upper_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         1.508    14.109    dgb/clk_out1
    SLICE_X0Y29          FDRE                                         r  dgb/player_horz_upper_reg[11]/C
                         clock pessimism              0.260    14.369    
                         clock uncertainty           -0.072    14.296    
    SLICE_X0Y29          FDRE (Setup_fdre_C_R)       -0.429    13.867    dgb/player_horz_upper_reg[11]
  -------------------------------------------------------------------
                         required time                         13.867    
                         arrival time                         -15.688    
  -------------------------------------------------------------------
                         slack                                 -1.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dgb/i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/recorded_wave_reg_832_895_3_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.842%)  route 0.148ns (51.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         0.590     1.473    dgb/clk_out1
    SLICE_X1Y33          FDRE                                         r  dgb/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  dgb/i_reg[4]/Q
                         net (fo=362, routed)         0.148     1.762    dgb/recorded_wave_reg_832_895_3_5/ADDRD4
    SLICE_X2Y33          RAMD64E                                      r  dgb/recorded_wave_reg_832_895_3_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         0.859     1.986    dgb/recorded_wave_reg_832_895_3_5/WCLK
    SLICE_X2Y33          RAMD64E                                      r  dgb/recorded_wave_reg_832_895_3_5/RAMA/CLK
                         clock pessimism             -0.499     1.487    
    SLICE_X2Y33          RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.687    dgb/recorded_wave_reg_832_895_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dgb/i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/recorded_wave_reg_832_895_3_5/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.842%)  route 0.148ns (51.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         0.590     1.473    dgb/clk_out1
    SLICE_X1Y33          FDRE                                         r  dgb/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  dgb/i_reg[4]/Q
                         net (fo=362, routed)         0.148     1.762    dgb/recorded_wave_reg_832_895_3_5/ADDRD4
    SLICE_X2Y33          RAMD64E                                      r  dgb/recorded_wave_reg_832_895_3_5/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         0.859     1.986    dgb/recorded_wave_reg_832_895_3_5/WCLK
    SLICE_X2Y33          RAMD64E                                      r  dgb/recorded_wave_reg_832_895_3_5/RAMB/CLK
                         clock pessimism             -0.499     1.487    
    SLICE_X2Y33          RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.687    dgb/recorded_wave_reg_832_895_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dgb/i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/recorded_wave_reg_832_895_3_5/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.842%)  route 0.148ns (51.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         0.590     1.473    dgb/clk_out1
    SLICE_X1Y33          FDRE                                         r  dgb/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  dgb/i_reg[4]/Q
                         net (fo=362, routed)         0.148     1.762    dgb/recorded_wave_reg_832_895_3_5/ADDRD4
    SLICE_X2Y33          RAMD64E                                      r  dgb/recorded_wave_reg_832_895_3_5/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         0.859     1.986    dgb/recorded_wave_reg_832_895_3_5/WCLK
    SLICE_X2Y33          RAMD64E                                      r  dgb/recorded_wave_reg_832_895_3_5/RAMC/CLK
                         clock pessimism             -0.499     1.487    
    SLICE_X2Y33          RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.687    dgb/recorded_wave_reg_832_895_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dgb/i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/recorded_wave_reg_832_895_3_5/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.842%)  route 0.148ns (51.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         0.590     1.473    dgb/clk_out1
    SLICE_X1Y33          FDRE                                         r  dgb/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  dgb/i_reg[4]/Q
                         net (fo=362, routed)         0.148     1.762    dgb/recorded_wave_reg_832_895_3_5/ADDRD4
    SLICE_X2Y33          RAMD64E                                      r  dgb/recorded_wave_reg_832_895_3_5/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         0.859     1.986    dgb/recorded_wave_reg_832_895_3_5/WCLK
    SLICE_X2Y33          RAMD64E                                      r  dgb/recorded_wave_reg_832_895_3_5/RAMD/CLK
                         clock pessimism             -0.499     1.487    
    SLICE_X2Y33          RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.687    dgb/recorded_wave_reg_832_895_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dgb/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/recorded_wave_reg_768_831_9_9/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.149%)  route 0.260ns (64.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         0.591     1.474    dgb/clk_out1
    SLICE_X1Y13          FDRE                                         r  dgb/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  dgb/i_reg[0]/Q
                         net (fo=363, routed)         0.260     1.875    dgb/recorded_wave_reg_768_831_9_9/A0
    SLICE_X2Y13          RAMD64E                                      r  dgb/recorded_wave_reg_768_831_9_9/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         0.861     1.988    dgb/recorded_wave_reg_768_831_9_9/WCLK
    SLICE_X2Y13          RAMD64E                                      r  dgb/recorded_wave_reg_768_831_9_9/DP/CLK
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y13          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.799    dgb/recorded_wave_reg_768_831_9_9/DP
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dgb/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/recorded_wave_reg_768_831_9_9/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.149%)  route 0.260ns (64.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         0.591     1.474    dgb/clk_out1
    SLICE_X1Y13          FDRE                                         r  dgb/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  dgb/i_reg[0]/Q
                         net (fo=363, routed)         0.260     1.875    dgb/recorded_wave_reg_768_831_9_9/A0
    SLICE_X2Y13          RAMD64E                                      r  dgb/recorded_wave_reg_768_831_9_9/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         0.861     1.988    dgb/recorded_wave_reg_768_831_9_9/WCLK
    SLICE_X2Y13          RAMD64E                                      r  dgb/recorded_wave_reg_768_831_9_9/SP/CLK
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y13          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.799    dgb/recorded_wave_reg_768_831_9_9/SP
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dgb/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/recorded_wave_reg_896_959_9_9/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.519%)  route 0.225ns (61.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         0.591     1.474    dgb/clk_out1
    SLICE_X1Y35          FDRE                                         r  dgb/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  dgb/i_reg[2]/Q
                         net (fo=362, routed)         0.225     1.840    dgb/recorded_wave_reg_896_959_9_9/A2
    SLICE_X2Y35          RAMD64E                                      r  dgb/recorded_wave_reg_896_959_9_9/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         0.861     1.988    dgb/recorded_wave_reg_896_959_9_9/WCLK
    SLICE_X2Y35          RAMD64E                                      r  dgb/recorded_wave_reg_896_959_9_9/DP/CLK
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y35          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.743    dgb/recorded_wave_reg_896_959_9_9/DP
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dgb/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/recorded_wave_reg_896_959_9_9/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.519%)  route 0.225ns (61.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         0.591     1.474    dgb/clk_out1
    SLICE_X1Y35          FDRE                                         r  dgb/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  dgb/i_reg[2]/Q
                         net (fo=362, routed)         0.225     1.840    dgb/recorded_wave_reg_896_959_9_9/A2
    SLICE_X2Y35          RAMD64E                                      r  dgb/recorded_wave_reg_896_959_9_9/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         0.861     1.988    dgb/recorded_wave_reg_896_959_9_9/WCLK
    SLICE_X2Y35          RAMD64E                                      r  dgb/recorded_wave_reg_896_959_9_9/SP/CLK
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y35          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.743    dgb/recorded_wave_reg_896_959_9_9/SP
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dgb/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/recorded_wave_reg_896_959_9_9/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.404%)  route 0.308ns (68.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         0.589     1.472    dgb/clk_out1
    SLICE_X5Y35          FDRE                                         r  dgb/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  dgb/i_reg[1]/Q
                         net (fo=362, routed)         0.308     1.921    dgb/recorded_wave_reg_896_959_9_9/A1
    SLICE_X2Y35          RAMD64E                                      r  dgb/recorded_wave_reg_896_959_9_9/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         0.861     1.988    dgb/recorded_wave_reg_896_959_9_9/WCLK
    SLICE_X2Y35          RAMD64E                                      r  dgb/recorded_wave_reg_896_959_9_9/DP/CLK
                         clock pessimism             -0.478     1.510    
    SLICE_X2Y35          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.819    dgb/recorded_wave_reg_896_959_9_9/DP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dgb/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/recorded_wave_reg_896_959_9_9/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.404%)  route 0.308ns (68.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         0.589     1.472    dgb/clk_out1
    SLICE_X5Y35          FDRE                                         r  dgb/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  dgb/i_reg[1]/Q
                         net (fo=362, routed)         0.308     1.921    dgb/recorded_wave_reg_896_959_9_9/A1
    SLICE_X2Y35          RAMD64E                                      r  dgb/recorded_wave_reg_896_959_9_9/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line158/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line158/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line158/VGA_CLK_108M/clkout1_buf/O
                         net (fo=617, routed)         0.861     1.988    dgb/recorded_wave_reg_896_959_9_9/WCLK
    SLICE_X2Y35          RAMD64E                                      r  dgb/recorded_wave_reg_896_959_9_9/SP/CLK
                         clock pessimism             -0.478     1.510    
    SLICE_X2Y35          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.819    dgb/recorded_wave_reg_896_959_9_9/SP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y18     dgb/got/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y18     dgb/got/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y2      dt1/sw2/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y2      dt1/sw2/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y4      grt/proceed/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y4      grt/proceed/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y3      dt1/sw0/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y3      dt1/sw0/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y14     dgb/hp_bar_text/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y14     dgb/hp_bar_text/FontRom/fontRow_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X6Y33      dgb/recorded_wave_reg_384_447_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X6Y33      dgb/recorded_wave_reg_384_447_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X6Y33      dgb/recorded_wave_reg_384_447_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X6Y33      dgb/recorded_wave_reg_384_447_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y30      dgb/recorded_wave_reg_960_1023_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y30      dgb/recorded_wave_reg_960_1023_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y30      dgb/recorded_wave_reg_960_1023_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y30      dgb/recorded_wave_reg_960_1023_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y20      dgb/recorded_wave_reg_448_511_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y20      dgb/recorded_wave_reg_448_511_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y34      dgb/recorded_wave_reg_768_831_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y34      dgb/recorded_wave_reg_768_831_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y34      dgb/recorded_wave_reg_768_831_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y34      dgb/recorded_wave_reg_768_831_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y33      dgb/recorded_wave_reg_832_895_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y33      dgb/recorded_wave_reg_832_895_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y33      dgb/recorded_wave_reg_832_895_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y33      dgb/recorded_wave_reg_832_895_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y33      dgb/recorded_wave_reg_832_895_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y33      dgb/recorded_wave_reg_832_895_3_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    nolabel_line158/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  nolabel_line158/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



