{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761832361149 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761832361149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 30 10:52:41 2025 " "Processing started: Thu Oct 30 10:52:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761832361149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761832361149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Alg_RCA_radix -c Alg_RCA_radix " "Command: quartus_map --read_settings_files=on --write_settings_files=off Alg_RCA_radix -c Alg_RCA_radix" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761832361149 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761832361326 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761832361326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-rtl " "Found design unit 1: top_level-rtl" {  } { { "top_level.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/top_level.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761832367127 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/top_level.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761832367127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761832367127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_radix4_8b.vhd 31 14 " "Found 31 design units, including 14 entities, in source file rca_radix4_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RCAmulttipo1xm28b-RCAcomportamento1m28b " "Found design unit 1: RCAmulttipo1xm28b-RCAcomportamento1m28b" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761832367136 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 RCAmulttipo2xam28b-RCAcomportamento2m28b " "Found design unit 2: RCAmulttipo2xam28b-RCAcomportamento2m28b" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761832367136 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 RCAhalfadderm28b-RCAcomportamento3m28b " "Found design unit 3: RCAhalfadderm28b-RCAcomportamento3m28b" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761832367136 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 RCAfulladderm28b-RCAcomportamento4m28b " "Found design unit 4: RCAfulladderm28b-RCAcomportamento4m28b" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761832367136 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 RCAmulttipo2xm28b-RCAcomportamento5m28b " "Found design unit 5: RCAmulttipo2xm28b-RCAcomportamento5m28b" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761832367136 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 RCAmulttipo3xm28b-RCAcomportamento6m28b " "Found design unit 6: RCAmulttipo3xm28b-RCAcomportamento6m28b" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 123 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761832367136 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 RCAfulladder_nppm28b-RCAcomportamento7m28b " "Found design unit 7: RCAfulladder_nppm28b-RCAcomportamento7m28b" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761832367136 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 my_componentsm28bRCA " "Found design unit 8: my_componentsm28bRCA" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 167 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761832367136 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 RCAhalfadder_2Bitsm28b-RCAcomportamento8m28b " "Found design unit 9: RCAhalfadder_2Bitsm28b-RCAcomportamento8m28b" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 224 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761832367136 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 RCAfulladder_2Bitsm28b-RCAcomportamento9m28b " "Found design unit 10: RCAfulladder_2Bitsm28b-RCAcomportamento9m28b" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 242 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761832367136 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 RCAbitsadder_2Bitsm28b-RCAcomportamento10m28b " "Found design unit 11: RCAbitsadder_2Bitsm28b-RCAcomportamento10m28b" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 260 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761832367136 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 RCAfulladder_npp_2Bitsm28b-RCAcomportamento11m28b " "Found design unit 12: RCAfulladder_npp_2Bitsm28b-RCAcomportamento11m28b" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 279 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761832367136 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 my_components1m28bRCA " "Found design unit 13: my_components1m28bRCA" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 291 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761832367136 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 RCAoperando1m28b-RCAcomportamento22m28b " "Found design unit 14: RCAoperando1m28b-RCAcomportamento22m28b" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 332 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761832367136 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 RCAoperando2m28b-RCAcomportamento23m28b " "Found design unit 15: RCAoperando2m28b-RCAcomportamento23m28b" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 364 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761832367136 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 my_components2m28bRCA " "Found design unit 16: my_components2m28bRCA" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 390 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761832367136 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 RCA_radix4_8b-RCAcomportamento25m28b " "Found design unit 17: RCA_radix4_8b-RCAcomportamento25m28b" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 419 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761832367136 ""} { "Info" "ISGN_ENTITY_NAME" "1 RCAmulttipo1xm28b " "Found entity 1: RCAmulttipo1xm28b" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761832367136 ""} { "Info" "ISGN_ENTITY_NAME" "2 RCAmulttipo2xam28b " "Found entity 2: RCAmulttipo2xam28b" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761832367136 ""} { "Info" "ISGN_ENTITY_NAME" "3 RCAhalfadderm28b " "Found entity 3: RCAhalfadderm28b" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761832367136 ""} { "Info" "ISGN_ENTITY_NAME" "4 RCAfulladderm28b " "Found entity 4: RCAfulladderm28b" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761832367136 ""} { "Info" "ISGN_ENTITY_NAME" "5 RCAmulttipo2xm28b " "Found entity 5: RCAmulttipo2xm28b" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761832367136 ""} { "Info" "ISGN_ENTITY_NAME" "6 RCAmulttipo3xm28b " "Found entity 6: RCAmulttipo3xm28b" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761832367136 ""} { "Info" "ISGN_ENTITY_NAME" "7 RCAfulladder_nppm28b " "Found entity 7: RCAfulladder_nppm28b" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761832367136 ""} { "Info" "ISGN_ENTITY_NAME" "8 RCAhalfadder_2Bitsm28b " "Found entity 8: RCAhalfadder_2Bitsm28b" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761832367136 ""} { "Info" "ISGN_ENTITY_NAME" "9 RCAfulladder_2Bitsm28b " "Found entity 9: RCAfulladder_2Bitsm28b" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761832367136 ""} { "Info" "ISGN_ENTITY_NAME" "10 RCAbitsadder_2Bitsm28b " "Found entity 10: RCAbitsadder_2Bitsm28b" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761832367136 ""} { "Info" "ISGN_ENTITY_NAME" "11 RCAfulladder_npp_2Bitsm28b " "Found entity 11: RCAfulladder_npp_2Bitsm28b" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761832367136 ""} { "Info" "ISGN_ENTITY_NAME" "12 RCAoperando1m28b " "Found entity 12: RCAoperando1m28b" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 326 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761832367136 ""} { "Info" "ISGN_ENTITY_NAME" "13 RCAoperando2m28b " "Found entity 13: RCAoperando2m28b" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761832367136 ""} { "Info" "ISGN_ENTITY_NAME" "14 RCA_radix4_8b " "Found entity 14: RCA_radix4_8b" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 413 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761832367136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761832367136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_D-rtl " "Found design unit 1: FF_D-rtl" {  } { { "FF_D.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/FF_D.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761832367138 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_D " "Found entity 1: FF_D" {  } { { "FF_D.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/FF_D.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761832367138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761832367138 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761832367156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D FF_D:\\gen_a:0:ff_a " "Elaborating entity \"FF_D\" for hierarchy \"FF_D:\\gen_a:0:ff_a\"" {  } { { "top_level.vhd" "\\gen_a:0:ff_a" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/top_level.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761832367157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA_radix4_8b RCA_radix4_8b:multiplier_inst " "Elaborating entity \"RCA_radix4_8b\" for hierarchy \"RCA_radix4_8b:multiplier_inst\"" {  } { { "top_level.vhd" "multiplier_inst" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/top_level.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761832367159 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "F2 RCA_radix4_8b.vhd(421) " "Verilog HDL or VHDL warning at RCA_radix4_8b.vhd(421): object \"F2\" assigned a value but never read" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 421 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761832367160 "|top_level|RCA_radix4_8b:multiplier_inst"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "S\[13..8\] RCA_radix4_8b.vhd(415) " "Using initial value X (don't care) for net \"S\[13..8\]\" at RCA_radix4_8b.vhd(415)" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 415 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761832367164 "|top_level|RCA_radix4_8b:multiplier_inst"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "W0\[15..8\] RCA_radix4_8b.vhd(420) " "Using initial value X (don't care) for net \"W0\[15..8\]\" at RCA_radix4_8b.vhd(420)" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 420 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761832367164 "|top_level|RCA_radix4_8b:multiplier_inst"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "W1\[17..10\] RCA_radix4_8b.vhd(420) " "Using initial value X (don't care) for net \"W1\[17..10\]\" at RCA_radix4_8b.vhd(420)" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 420 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761832367164 "|top_level|RCA_radix4_8b:multiplier_inst"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "W2\[17..10\] RCA_radix4_8b.vhd(420) " "Using initial value X (don't care) for net \"W2\[17..10\]\" at RCA_radix4_8b.vhd(420)" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 420 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761832367164 "|top_level|RCA_radix4_8b:multiplier_inst"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "W3\[17..10\] RCA_radix4_8b.vhd(420) " "Using initial value X (don't care) for net \"W3\[17..10\]\" at RCA_radix4_8b.vhd(420)" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 420 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761832367164 "|top_level|RCA_radix4_8b:multiplier_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCAoperando1m28b RCA_radix4_8b:multiplier_inst\|RCAoperando1m28b:estagio0m28bRCA " "Elaborating entity \"RCAoperando1m28b\" for hierarchy \"RCA_radix4_8b:multiplier_inst\|RCAoperando1m28b:estagio0m28bRCA\"" {  } { { "RCA_radix4_8b.vhd" "estagio0m28bRCA" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761832367172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCAmulttipo1xm28b RCA_radix4_8b:multiplier_inst\|RCAoperando1m28b:estagio0m28bRCA\|RCAmulttipo1xm28b:stage_0m28bRCA " "Elaborating entity \"RCAmulttipo1xm28b\" for hierarchy \"RCA_radix4_8b:multiplier_inst\|RCAoperando1m28b:estagio0m28bRCA\|RCAmulttipo1xm28b:stage_0m28bRCA\"" {  } { { "RCA_radix4_8b.vhd" "stage_0m28bRCA" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761832367176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCAmulttipo2xam28b RCA_radix4_8b:multiplier_inst\|RCAoperando1m28b:estagio0m28bRCA\|RCAmulttipo2xam28b:stage_3m28bRCA " "Elaborating entity \"RCAmulttipo2xam28b\" for hierarchy \"RCA_radix4_8b:multiplier_inst\|RCAoperando1m28b:estagio0m28bRCA\|RCAmulttipo2xam28b:stage_3m28bRCA\"" {  } { { "RCA_radix4_8b.vhd" "stage_3m28bRCA" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761832367180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCAhalfadder_2Bitsm28b RCA_radix4_8b:multiplier_inst\|RCAoperando1m28b:estagio0m28bRCA\|RCAhalfadder_2Bitsm28b:stage_4m28bRCA " "Elaborating entity \"RCAhalfadder_2Bitsm28b\" for hierarchy \"RCA_radix4_8b:multiplier_inst\|RCAoperando1m28b:estagio0m28bRCA\|RCAhalfadder_2Bitsm28b:stage_4m28bRCA\"" {  } { { "RCA_radix4_8b.vhd" "stage_4m28bRCA" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761832367183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCAhalfadderm28b RCA_radix4_8b:multiplier_inst\|RCAoperando1m28b:estagio0m28bRCA\|RCAhalfadder_2Bitsm28b:stage_4m28bRCA\|RCAhalfadderm28b:stage_0m28bRCA " "Elaborating entity \"RCAhalfadderm28b\" for hierarchy \"RCA_radix4_8b:multiplier_inst\|RCAoperando1m28b:estagio0m28bRCA\|RCAhalfadder_2Bitsm28b:stage_4m28bRCA\|RCAhalfadderm28b:stage_0m28bRCA\"" {  } { { "RCA_radix4_8b.vhd" "stage_0m28bRCA" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761832367187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCAfulladderm28b RCA_radix4_8b:multiplier_inst\|RCAoperando1m28b:estagio0m28bRCA\|RCAhalfadder_2Bitsm28b:stage_4m28bRCA\|RCAfulladderm28b:stage_1m28bRCA " "Elaborating entity \"RCAfulladderm28b\" for hierarchy \"RCA_radix4_8b:multiplier_inst\|RCAoperando1m28b:estagio0m28bRCA\|RCAhalfadder_2Bitsm28b:stage_4m28bRCA\|RCAfulladderm28b:stage_1m28bRCA\"" {  } { { "RCA_radix4_8b.vhd" "stage_1m28bRCA" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761832367190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCAfulladder_2Bitsm28b RCA_radix4_8b:multiplier_inst\|RCAoperando1m28b:estagio0m28bRCA\|RCAfulladder_2Bitsm28b:stage_5m28bRCA " "Elaborating entity \"RCAfulladder_2Bitsm28b\" for hierarchy \"RCA_radix4_8b:multiplier_inst\|RCAoperando1m28b:estagio0m28bRCA\|RCAfulladder_2Bitsm28b:stage_5m28bRCA\"" {  } { { "RCA_radix4_8b.vhd" "stage_5m28bRCA" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761832367193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCAbitsadder_2Bitsm28b RCA_radix4_8b:multiplier_inst\|RCAoperando1m28b:estagio0m28bRCA\|RCAbitsadder_2Bitsm28b:stage_7m28bRCA " "Elaborating entity \"RCAbitsadder_2Bitsm28b\" for hierarchy \"RCA_radix4_8b:multiplier_inst\|RCAoperando1m28b:estagio0m28bRCA\|RCAbitsadder_2Bitsm28b:stage_7m28bRCA\"" {  } { { "RCA_radix4_8b.vhd" "stage_7m28bRCA" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761832367198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCAoperando2m28b RCA_radix4_8b:multiplier_inst\|RCAoperando2m28b:estagio3m28bRCA " "Elaborating entity \"RCAoperando2m28b\" for hierarchy \"RCA_radix4_8b:multiplier_inst\|RCAoperando2m28b:estagio3m28bRCA\"" {  } { { "RCA_radix4_8b.vhd" "estagio3m28bRCA" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761832367208 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RP32 RCA_radix4_8b.vhd(370) " "Verilog HDL or VHDL warning at RCA_radix4_8b.vhd(370): object \"RP32\" assigned a value but never read" {  } { { "RCA_radix4_8b.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 370 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761832367209 "|top_level|RCA_radix4_8b:multiplier_inst|RCAoperando2m28b:estagio3m28bRCA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCAmulttipo2xm28b RCA_radix4_8b:multiplier_inst\|RCAoperando2m28b:estagio3m28bRCA\|RCAmulttipo2xm28b:stage_0am28bRCA " "Elaborating entity \"RCAmulttipo2xm28b\" for hierarchy \"RCA_radix4_8b:multiplier_inst\|RCAoperando2m28b:estagio3m28bRCA\|RCAmulttipo2xm28b:stage_0am28bRCA\"" {  } { { "RCA_radix4_8b.vhd" "stage_0am28bRCA" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761832367212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCAmulttipo3xm28b RCA_radix4_8b:multiplier_inst\|RCAoperando2m28b:estagio3m28bRCA\|RCAmulttipo3xm28b:stage_3am28bRCA " "Elaborating entity \"RCAmulttipo3xm28b\" for hierarchy \"RCA_radix4_8b:multiplier_inst\|RCAoperando2m28b:estagio3m28bRCA\|RCAmulttipo3xm28b:stage_3am28bRCA\"" {  } { { "RCA_radix4_8b.vhd" "stage_3am28bRCA" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761832367216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCAfulladder_npp_2Bitsm28b RCA_radix4_8b:multiplier_inst\|RCAoperando2m28b:estagio3m28bRCA\|RCAfulladder_npp_2Bitsm28b:stage_5am28bRCA " "Elaborating entity \"RCAfulladder_npp_2Bitsm28b\" for hierarchy \"RCA_radix4_8b:multiplier_inst\|RCAoperando2m28b:estagio3m28bRCA\|RCAfulladder_npp_2Bitsm28b:stage_5am28bRCA\"" {  } { { "RCA_radix4_8b.vhd" "stage_5am28bRCA" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761832367220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCAfulladder_nppm28b RCA_radix4_8b:multiplier_inst\|RCAoperando2m28b:estagio3m28bRCA\|RCAfulladder_npp_2Bitsm28b:stage_5am28bRCA\|RCAfulladder_nppm28b:stage_1m28bRCA " "Elaborating entity \"RCAfulladder_nppm28b\" for hierarchy \"RCA_radix4_8b:multiplier_inst\|RCAoperando2m28b:estagio3m28bRCA\|RCAfulladder_npp_2Bitsm28b:stage_5am28bRCA\|RCAfulladder_nppm28b:stage_1m28bRCA\"" {  } { { "RCA_radix4_8b.vhd" "stage_1m28bRCA" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/RCA_radix4_8b.vhd" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761832367224 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S\[8\] GND " "Pin \"S\[8\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/top_level.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761832367595 "|top_level|S[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[9\] GND " "Pin \"S\[9\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/top_level.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761832367595 "|top_level|S[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[10\] GND " "Pin \"S\[10\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/top_level.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761832367595 "|top_level|S[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[11\] GND " "Pin \"S\[11\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/top_level.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761832367595 "|top_level|S[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[12\] GND " "Pin \"S\[12\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/top_level.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761832367595 "|top_level|S[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[13\] GND " "Pin \"S\[13\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/top_level.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761832367595 "|top_level|S[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[14\] GND " "Pin \"S\[14\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/top_level.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761832367595 "|top_level|S[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[15\] GND " "Pin \"S\[15\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "F:/github_projects/Circuito Timing Multiplicadores/Alg_RCA_radix/top_level.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761832367595 "|top_level|S[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1761832367595 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1761832367640 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761832367981 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761832367981 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "116 " "Implemented 116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761832368006 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761832368006 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761832368006 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761832368006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761832368017 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 30 10:52:48 2025 " "Processing ended: Thu Oct 30 10:52:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761832368017 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761832368017 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761832368017 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761832368017 ""}
