#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Sat Dec  9 14:40:17 2023
# Process ID: 2268
# Current directory: C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32532 C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.xpr
# Log file: C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/vivado.log
# Journal file: C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.xpr
update_compile_order -fileset sources_1
launch_sdk -workspace C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf
open_bd_design {C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.srcs/sources_1/bd/uart_test1/uart_test1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.GPIO_BOARD_INTERFACE {leds_8bits}] [get_bd_cells axi_gpio_1]
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_nets axi_gpio_0_ip2intc_irpt] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_cells axi_gpio_1]
delete_bd_objs [get_bd_intf_ports btns_5bits]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.GPIO_BOARD_INTERFACE {leds_8bits}] [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {5} CONFIG.C_ALL_INPUTS {1} CONFIG.C_INTERRUPT_PRESENT {1} CONFIG.GPIO_BOARD_INTERFACE {btns_5bits}] [get_bd_cells axi_gpio_0]
set_property -dict [list CONFIG.C_INTERRUPT_PRESENT {0}] [get_bd_cells axi_gpio_1]
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_5bits ( Push buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_1/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_5bits ( Push buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_1/GPIO]
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.C_ALL_INPUTS {0} CONFIG.C_INTERRUPT_PRESENT {0} CONFIG.GPIO_BOARD_INTERFACE {leds_8bits}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
endgroup
regenerate_bd_layout
save_bd_design
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports btns_5bits]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {leds_8bits ( LED ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
startgroup
set_property -dict [list CONFIG.C_INTERRUPT_PRESENT {1}] [get_bd_cells axi_gpio_1]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/IRQ_F2P] [get_bd_pins axi_gpio_1/ip2intc_irpt]
save_bd_design
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
set_property location {3 924 -328} [get_bd_cells axi_gpio_0]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
regenerate_bd_layout
save_bd_design
file copy -force C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.runs/impl_1/uart_test1_wrapper.sysdef C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf

launch_sdk -workspace C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf
launch_sdk -workspace C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf
regenerate_bd_layout
save_bd_design
file copy -force C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.runs/impl_1/uart_test1_wrapper.sysdef C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf

launch_sdk -workspace C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf
