# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Project.srcs/sources_1/new/Inst_filter_brightness.vhd" \
"../../../../Project.srcs/sources_1/new/Inst_video_compression.vhd" \
"../../../../Project.srcs/sources_1/imports/ov7670_fr/RGB.vhd" \
"../../../../Project.srcs/sources_1/imports/ov7670_fr/address_Generator.vhd" \
"../../../../Project.srcs/sources_1/imports/ov7670_fr/debounce.vhd" \
"../../../../Project.srcs/sources_1/new/filter_b_and_w.vhd" \
"../../../../Project.srcs/sources_1/new/filter_colourless.vhd" \
"../../../../Project.srcs/sources_1/new/filter_inverted.vhd" \
"../../../../Project.srcs/sources_1/imports/basys3_ov7670/i2c_sender.vhd" \
"../../../../Project.srcs/sources_1/imports/ov7670_fr/ov7670_capture.vhd" \
"../../../../Project.srcs/sources_1/imports/ov7670_fr/ov7670_controller.vhd" \
"../../../../Project.srcs/sources_1/imports/basys3_ov7670/ov7670_registers.vhd" \
"../../../../Project.srcs/sources_1/imports/ov7670_fr/vga.vhd" \
"../../../../Project.srcs/sources_1/imports/ov7670_fr/top_level.vhd" \

# Do not sort compile order
nosort
