v 20201216 2
C 1000 7900 1 0 0 in-1.sym
{
T 1000 8400 5 10 0 0 0 0 1
footprint=anchor
T 1000 8200 5 10 0 0 0 0 1
device=INPUT
T 1000 8000 5 10 1 1 0 7 1
refdes=O5
}
C 1000 8500 1 0 0 in-1.sym
{
T 1000 9000 5 10 0 0 0 0 1
footprint=anchor
T 1000 8800 5 10 0 0 0 0 1
device=INPUT
T 1000 8600 5 10 1 1 0 7 1
refdes=O2
}
C 1000 8300 1 0 0 in-1.sym
{
T 1000 8800 5 10 0 0 0 0 1
footprint=anchor
T 1000 8600 5 10 0 0 0 0 1
device=INPUT
T 1000 8400 5 10 1 1 0 7 1
refdes=O3
}
C 1000 8100 1 0 0 in-1.sym
{
T 1000 8600 5 10 0 0 0 0 1
footprint=anchor
T 1000 8400 5 10 0 0 0 0 1
device=INPUT
T 1000 8200 5 10 1 1 0 7 1
refdes=O4
}
C 1000 7700 1 0 0 in-1.sym
{
T 1000 8200 5 10 0 0 0 0 1
footprint=anchor
T 1000 8000 5 10 0 0 0 0 1
device=INPUT
T 1000 7800 5 10 1 1 0 7 1
refdes=O6
}
C 1000 7500 1 0 0 in-1.sym
{
T 1000 8000 5 10 0 0 0 0 1
footprint=anchor
T 1000 7800 5 10 0 0 0 0 1
device=INPUT
T 1000 7600 5 10 1 1 0 7 1
refdes=O7
}
N 1600 8400 1800 8400 4
{
T 1700 8400 5 10 1 1 0 3 1
netname=O3
}
N 1800 8200 1600 8200 4
{
T 1700 8200 5 10 1 1 0 3 1
netname=O4
}
N 1600 8600 1800 8600 4
{
T 1700 8600 5 10 1 1 0 3 1
netname=O2
}
N 1600 8000 1800 8000 4
{
T 1700 8000 5 10 1 1 0 3 1
netname=O5
}
N 1600 7800 1800 7800 4
{
T 1700 7800 5 10 1 1 0 3 1
netname=O6
}
N 1600 7600 1800 7600 4
{
T 1700 7600 5 10 1 1 0 3 1
netname=O7
}
C 1000 5100 1 0 0 in-1.sym
{
T 1000 5400 5 10 0 0 0 0 1
device=INPUT
T 1000 5600 5 10 0 0 0 0 1
footprint=anchor
T 1000 5200 5 10 1 1 0 7 1
refdes=I3#
}
C 1000 5300 1 0 0 in-1.sym
{
T 1000 5600 5 10 0 0 0 0 1
device=INPUT
T 1000 5800 5 10 0 0 0 0 1
footprint=anchor
T 1000 5400 5 10 1 1 0 7 1
refdes=I3
}
C 1000 4700 1 0 0 in-1.sym
{
T 1000 5000 5 10 0 0 0 0 1
device=INPUT
T 1000 4800 5 10 1 1 0 7 1
refdes=I4#
T 1000 5200 5 10 0 0 0 0 1
footprint=anchor
}
C 1000 4900 1 0 0 in-1.sym
{
T 1000 5200 5 10 0 0 0 0 1
device=INPUT
T 1000 5000 5 10 1 1 0 7 1
refdes=I4
T 1000 5400 5 10 0 0 0 0 1
footprint=anchor
}
C 1000 4500 1 0 0 in-1.sym
{
T 1000 4800 5 10 0 0 0 0 1
device=INPUT
T 1000 5000 5 10 0 0 0 0 1
footprint=anchor
T 1000 4600 5 10 1 1 0 7 1
refdes=I5
}
C 1000 4300 1 0 0 in-1.sym
{
T 1000 4600 5 10 0 0 0 0 1
device=INPUT
T 1000 4800 5 10 0 0 0 0 1
footprint=anchor
T 1000 4400 5 10 1 1 0 7 1
refdes=I5#
}
C 1000 4100 1 0 0 in-1.sym
{
T 1000 4400 5 10 0 0 0 0 1
device=INPUT
T 1000 4200 5 10 1 1 0 7 1
refdes=I6
T 1000 4600 5 10 0 0 0 0 1
footprint=anchor
}
C 1000 3900 1 0 0 in-1.sym
{
T 1000 4200 5 10 0 0 0 0 1
device=INPUT
T 1000 4000 5 10 1 1 0 7 1
refdes=I6#
T 1000 4400 5 10 0 0 0 0 1
footprint=anchor
}
C 1000 3700 1 0 0 in-1.sym
{
T 1000 4000 5 10 0 0 0 0 1
device=INPUT
T 1000 4200 5 10 0 0 0 0 1
footprint=anchor
T 1000 3800 5 10 1 1 0 7 1
refdes=I7
}
C 1000 3500 1 0 0 in-1.sym
{
T 1000 3800 5 10 0 0 0 0 1
device=INPUT
T 1000 4000 5 10 0 0 0 0 1
footprint=anchor
T 1000 3600 5 10 1 1 0 7 1
refdes=I7#
}
N 1600 5200 1800 5200 4
{
T 1850 5200 5 10 1 1 0 1 1
netname=I3#
}
N 1600 5400 1800 5400 4
{
T 1850 5400 5 10 1 1 0 1 1
netname=I3
}
N 1600 4800 1800 4800 4
{
T 1850 4800 5 10 1 1 0 1 1
netname=I4#
}
N 1600 5000 1800 5000 4
{
T 1850 5000 5 10 1 1 0 1 1
netname=I4
}
N 1600 4600 1800 4600 4
{
T 1850 4600 5 10 1 1 0 1 1
netname=I5
}
N 1600 4400 1800 4400 4
{
T 1850 4400 5 10 1 1 0 1 1
netname=I5#
}
N 1600 4200 1800 4200 4
{
T 1850 4200 5 10 1 1 0 1 1
netname=I6
}
N 1600 4000 1800 4000 4
{
T 1850 4000 5 10 1 1 0 1 1
netname=I6#
}
N 1600 3800 1800 3800 4
{
T 1850 3800 5 10 1 1 0 1 1
netname=I7
}
N 1600 3600 1800 3600 4
{
T 1850 3600 5 10 1 1 0 1 1
netname=I7#
}
N 13000 7200 12800 7200 4
{
T 12750 7200 5 10 1 1 0 7 1
netname=I7
}
N 13000 7400 12800 7400 4
{
T 12750 7400 5 10 1 1 0 7 1
netname=I6
}
N 8800 7100 9000 7100 4
{
T 8750 7100 5 10 1 1 0 7 1
netname=I7
}
C 13500 6200 1 0 0 gnd-1.sym
C 9200 7400 1 0 0 vdd-1.sym
C 1000 5500 1 0 0 in-1.sym
{
T 1000 5800 5 10 0 0 0 0 1
device=INPUT
T 1000 6000 5 10 0 0 0 0 1
footprint=anchor
T 1000 5600 5 10 1 1 0 7 1
refdes=I2#
}
C 1000 5700 1 0 0 in-1.sym
{
T 1000 6000 5 10 0 0 0 0 1
device=INPUT
T 1000 6200 5 10 0 0 0 0 1
footprint=anchor
T 1000 5800 5 10 1 1 0 7 1
refdes=I2
}
N 1600 5600 1800 5600 4
{
T 1850 5600 5 10 1 1 0 1 1
netname=I2#
}
N 1600 5800 1800 5800 4
{
T 1850 5800 5 10 1 1 0 1 1
netname=I2
}
C 5500 7800 1 0 0 dflipflop.sym
{
T 6850 8200 5 10 1 1 0 7 1
refdes=C
T 6300 8450 5 10 1 1 0 4 1
source=dflipflop.sch
}
C 6100 9300 1 0 0 vdd-1.sym
C 6200 7500 1 0 0 gnd-1.sym
C 5100 8200 1 0 0 gnd-1.sym
C 5600 8000 1 90 0 phi0.sym
C 4200 8700 1 0 0 in-1.sym
{
T 4200 8800 5 10 1 1 0 7 1
refdes=Ci#
T 4200 9200 5 10 0 0 0 0 1
footprint=anchor
T 4200 9000 5 10 0 0 0 0 1
device=INPUT
}
N 7100 8900 7300 8900 4
{
T 7350 8900 5 10 1 1 0 1 1
netname=Co
}
N 7200 8700 7200 9600 4
N 4800 9600 7200 9600 4
N 4800 9600 4800 9000 4
N 7100 8700 7300 8700 4
{
T 7350 8700 5 10 1 1 0 1 1
netname=Co#
}
C 6100 7000 1 0 0 vdd-1.sym
C 6200 5200 1 0 0 gnd-1.sym
C 5100 5900 1 0 0 gnd-1.sym
C 5600 5700 1 90 0 phi0.sym
C 4200 6400 1 0 0 in-1.sym
{
T 4200 6500 5 10 1 1 0 7 1
refdes=Zi
T 4200 6900 5 10 0 0 0 0 1
footprint=anchor
T 4200 6700 5 10 0 0 0 0 1
device=INPUT
}
N 4800 6200 5000 6200 4
{
T 4750 6200 5 10 1 1 0 7 1
netname=ZW
}
N 7100 6600 7300 6600 4
{
T 7350 6600 5 10 1 1 0 1 1
netname=Zo#
}
C 5000 7000 1 0 0 vdd-1.sym
C 5000 9300 1 0 0 vdd-1.sym
C 1000 2700 1 0 0 in-1.sym
{
T 1000 2800 5 10 1 1 0 7 1
refdes=ϕ0
T 1000 3200 5 10 0 0 0 0 1
footprint=anchor
T 1000 3000 5 10 0 0 0 0 1
device=INPUT
}
C 1900 2700 1 0 1 phi0.sym
C 5500 5500 1 0 0 dflipflop.sym
{
T 6850 5900 5 10 1 1 0 7 1
refdes=Z
T 6300 6150 5 10 1 1 0 4 1
source=dflipflop.sch
}
C 9800 2400 1 0 0 dilatch.sym
{
T 11150 2850 5 10 1 1 0 7 1
refdes=W0
T 10600 3125 5 10 1 1 0 4 1
source=dilatch.sch
}
C 9800 4200 1 0 0 dilatch.sym
{
T 11150 4650 5 10 1 1 0 7 1
refdes=W1
T 10600 4925 5 10 1 1 0 4 1
source=dilatch.sch
}
C 9800 6000 1 0 0 dilatch.sym
{
T 11150 6450 5 10 1 1 0 7 1
refdes=W2
T 10600 6725 5 10 1 1 0 4 1
source=dilatch.sch
}
C 10400 3900 1 0 0 vdd-1.sym
C 10400 5700 1 0 0 vdd-1.sym
C 10400 7500 1 0 0 vdd-1.sym
C 10700 2100 1 0 1 gnd-1.sym
C 10700 3900 1 0 1 gnd-1.sym
C 10700 5700 1 0 1 gnd-1.sym
N 11400 3500 11500 3500 4
{
T 11550 3500 5 10 1 1 0 1 1
netname=W0#
}
N 11400 3300 11500 3300 4
{
T 11550 3300 5 10 1 1 0 1 1
netname=W0
}
N 11400 5300 11500 5300 4
{
T 11550 5300 5 10 1 1 0 1 1
netname=W1
}
N 11400 5100 11500 5100 4
{
T 11550 5100 5 10 1 1 0 1 1
netname=W1#
}
N 11400 7100 11500 7100 4
{
T 11550 7100 5 10 1 1 0 1 1
netname=W2
}
N 11400 6900 11500 6900 4
{
T 11550 6900 5 10 1 1 0 1 1
netname=W2#
}
C 13700 5500 1 270 0 phi0.sym
N 13100 4800 12900 4800 4
{
T 12850 4800 5 10 1 1 0 7 1
netname=W0
}
N 13100 4200 12900 4200 4
{
T 12850 4200 5 10 1 1 0 7 1
netname=W1#
}
N 13100 4600 12900 4600 4
{
T 12850 4600 5 10 1 1 0 7 1
netname=W0#
}
N 13100 4400 12900 4400 4
{
T 12850 4400 5 10 1 1 0 7 1
netname=W1
}
C 9800 600 1 0 0 dlatch.sym
{
T 10950 1050 5 10 1 1 0 0 1
refdes=K
T 10600 1325 5 10 1 1 0 4 1
source=dlatch.sch
}
N 9000 1700 8800 1700 4
{
T 8750 1700 5 10 1 1 0 7 1
netname=W2
}
N 9400 1400 8800 1400 4
{
T 8750 1400 5 10 1 1 0 7 1
netname=W1
}
N 11400 1700 11600 1700 4
{
T 11650 1700 5 10 1 1 0 1 1
netname=BK#
}
C 10400 2100 1 0 0 vdd-1.sym
C 9200 2000 1 0 0 vdd-1.sym
C 10700 300 1 0 1 gnd-1.sym
C 9500 1000 1 0 0 phi0.sym
C 9500 6400 1 0 0 phi0.sym
C 9500 4600 1 0 0 phi0.sym
C 9500 2800 1 0 0 phi0.sym
N 11400 1500 11600 1500 4
{
T 11650 1500 5 10 1 1 0 1 1
netname=BK
}
C 14500 4600 1 0 0 out-1.sym
{
T 14500 4900 5 10 0 0 0 0 1
device=OUTPUT
T 14500 5100 5 10 0 0 0 0 1
footprint=anchor
T 15100 4700 5 10 1 1 0 1 1
refdes=WA
}
C 14500 4400 1 0 0 out-1.sym
{
T 14500 4700 5 10 0 0 0 0 1
device=OUTPUT
T 14500 4900 5 10 0 0 0 0 1
footprint=anchor
T 15100 4500 5 10 1 1 0 1 1
refdes=WX
}
C 14500 4200 1 0 0 out-1.sym
{
T 14500 4500 5 10 0 0 0 0 1
device=OUTPUT
T 14500 4700 5 10 0 0 0 0 1
footprint=anchor
T 15100 4300 5 10 1 1 0 1 1
refdes=WY
}
C 14500 4000 1 0 0 out-1.sym
{
T 14500 4300 5 10 0 0 0 0 1
device=OUTPUT
T 14500 4500 5 10 0 0 0 0 1
footprint=anchor
T 15100 4100 5 10 1 1 0 1 1
refdes=WU
}
C 14500 3800 1 0 0 out-1.sym
{
T 14500 4100 5 10 0 0 0 0 1
device=OUTPUT
T 14500 4300 5 10 0 0 0 0 1
footprint=anchor
T 15100 3900 5 10 1 1 0 1 1
refdes=WK
}
C 5500 3100 1 0 0 dflipflop.sym
{
T 6850 3500 5 10 1 1 0 7 1
refdes=J
T 6300 3750 5 10 1 1 0 4 1
source=dflipflop.sch
}
N 7100 4200 7300 4200 4
{
T 7350 4200 5 10 1 1 0 1 1
netname=IJ#
}
N 5500 4200 5500 4600 4
{
T 6100 4700 5 10 1 1 0 6 1
netname=OJump#
}
C 5600 3300 1 90 0 phi0.sym
C 6100 4600 1 0 0 vdd-1.sym
C 6200 2800 1 0 0 gnd-1.sym
C 4900 4700 1 0 0 vdd-1.sym
C 1000 8900 1 0 0 in-1.sym
{
T 1000 9400 5 10 0 0 0 0 1
footprint=anchor
T 1000 9200 5 10 0 0 0 0 1
device=INPUT
T 1000 9000 5 10 1 1 0 7 1
refdes=O0
}
C 1000 8700 1 0 0 in-1.sym
{
T 1000 9200 5 10 0 0 0 0 1
footprint=anchor
T 1000 9000 5 10 0 0 0 0 1
device=INPUT
T 1000 8800 5 10 1 1 0 7 1
refdes=O1
}
N 1600 8800 1800 8800 4
{
T 1700 8800 5 10 1 1 0 3 1
netname=O1
}
N 1600 9000 1800 9000 4
{
T 1700 9000 5 10 1 1 0 3 1
netname=O0
}
C 1800 8900 1 0 0 resistor-load.sym
{
T 2100 9300 5 10 0 0 0 0 1
device=RESISTOR
T 2450 9050 5 10 1 1 0 0 1
refdes=R0
T 2200 9000 5 10 0 1 0 0 1
footprint=0603-boxed
T 2200 9000 5 10 0 1 0 0 1
value=3.3k
}
C 1800 8700 1 0 0 resistor-load.sym
{
T 2100 9100 5 10 0 0 0 0 1
device=RESISTOR
T 2450 8850 5 10 1 1 0 0 1
refdes=R1
T 2200 8800 5 10 0 1 0 0 1
footprint=0603-boxed
T 2200 8800 5 10 0 1 0 0 1
value=3.3k
}
C 1800 8500 1 0 0 resistor-load.sym
{
T 2100 8900 5 10 0 0 0 0 1
device=RESISTOR
T 2450 8650 5 10 1 1 0 0 1
refdes=R2
T 2200 8600 5 10 0 1 0 0 1
footprint=0603-boxed
T 2200 8600 5 10 0 1 0 0 1
value=3.3k
}
C 1800 8300 1 0 0 resistor-load.sym
{
T 2100 8700 5 10 0 0 0 0 1
device=RESISTOR
T 2450 8450 5 10 1 1 0 0 1
refdes=R3
T 2200 8400 5 10 0 1 0 0 1
footprint=0603-boxed
T 2200 8400 5 10 0 1 0 0 1
value=3.3k
}
C 1800 8100 1 0 0 resistor-load.sym
{
T 2100 8500 5 10 0 0 0 0 1
device=RESISTOR
T 2450 8250 5 10 1 1 0 0 1
refdes=R4
T 2200 8200 5 10 0 1 0 0 1
footprint=0603-boxed
T 2200 8200 5 10 0 1 0 0 1
value=3.3k
}
C 1800 7900 1 0 0 resistor-load.sym
{
T 2100 8300 5 10 0 0 0 0 1
device=RESISTOR
T 2450 8050 5 10 1 1 0 0 1
refdes=R5
T 2200 8000 5 10 0 1 0 0 1
footprint=0603-boxed
T 2200 8000 5 10 0 1 0 0 1
value=3.3k
}
C 1800 7700 1 0 0 resistor-load.sym
{
T 2100 8100 5 10 0 0 0 0 1
device=RESISTOR
T 2450 7850 5 10 1 1 0 0 1
refdes=R6
T 2200 7800 5 10 0 1 0 0 1
footprint=0603-boxed
T 2200 7800 5 10 0 1 0 0 1
value=3.3k
}
C 1800 7500 1 0 0 resistor-load.sym
{
T 2100 7900 5 10 0 0 0 0 1
device=RESISTOR
T 2450 7650 5 10 1 1 0 0 1
refdes=R7
T 2200 7600 5 10 0 1 0 0 1
footprint=0603-boxed
T 2200 7600 5 10 0 1 0 0 1
value=3.3k
}
N 2700 9000 2700 7400 4
{
T 2600 7350 5 10 1 1 180 0 1
netname=PE
}
C 4100 2000 1 0 0 in-1.sym
{
T 4100 2100 5 10 1 1 0 7 1
refdes=RST#
T 4100 2500 5 10 0 0 0 0 1
footprint=anchor
T 4100 2300 5 10 0 0 0 0 1
device=INPUT
}
N 6300 2100 6300 2500 4
{
T 6300 2550 5 10 1 1 0 3 1
netname=iRST#
}
C 5300 2500 1 0 0 vdd-1.sym
C 5400 700 1 0 0 gnd-1.sym
C 4400 1400 1 0 0 phi0.sym
C 6700 2200 1 0 0 vdd-1.sym
C 6800 1300 1 0 0 gnd-1.sym
N 7300 1900 7500 1900 4
{
T 7300 1950 5 10 1 1 0 0 1
netname=PE
}
C 1000 5900 1 0 0 in-1.sym
{
T 1000 6200 5 10 0 0 0 0 1
device=INPUT
T 1000 6400 5 10 0 0 0 0 1
footprint=anchor
T 1000 6000 5 10 1 1 0 7 1
refdes=I1#
}
C 1000 6100 1 0 0 in-1.sym
{
T 1000 6400 5 10 0 0 0 0 1
device=INPUT
T 1000 6600 5 10 0 0 0 0 1
footprint=anchor
T 1000 6200 5 10 1 1 0 7 1
refdes=I1
}
N 1600 6000 1800 6000 4
{
T 1850 6000 5 10 1 1 0 1 1
netname=I1#
}
N 1600 6200 1800 6200 4
{
T 1850 6200 5 10 1 1 0 1 1
netname=I1
}
C 1000 6300 1 0 0 in-1.sym
{
T 1000 6600 5 10 0 0 0 0 1
device=INPUT
T 1000 6800 5 10 0 0 0 0 1
footprint=anchor
T 1000 6400 5 10 1 1 0 7 1
refdes=I0#
}
C 1000 6500 1 0 0 in-1.sym
{
T 1000 6800 5 10 0 0 0 0 1
device=INPUT
T 1000 7000 5 10 0 0 0 0 1
footprint=anchor
T 1000 6600 5 10 1 1 0 7 1
refdes=I0
}
N 1600 6400 1800 6400 4
{
T 1850 6400 5 10 1 1 0 1 1
netname=I0#
}
N 1600 6600 1800 6600 4
{
T 1850 6600 5 10 1 1 0 1 1
netname=I0
}
N 9400 3200 8800 3200 4
{
T 8750 3200 5 10 1 1 0 7 1
netname=I6#
}
N 8800 3500 9000 3500 4
{
T 8750 3500 5 10 1 1 0 7 1
netname=I4
}
N 7100 4000 7300 4000 4
{
T 7350 4000 5 10 1 1 0 1 1
netname=IJ
}
C 14500 6900 1 0 0 out-1.sym
{
T 14500 7200 5 10 0 0 0 0 1
device=OUTPUT
T 14500 7400 5 10 0 0 0 0 1
footprint=anchor
T 15100 7000 5 10 1 1 0 1 1
refdes=QK
}
N 13000 7000 12800 7000 4
{
T 12750 7000 5 10 1 1 0 7 1
netname=IJ
}
N 14500 7000 14100 7000 4
{
T 14600 7100 5 10 1 1 0 6 1
netname=QK
}
N 8800 6800 9400 6800 4
{
T 8750 6800 5 10 1 1 0 7 1
netname=IWK
}
C 14000 7600 1 0 0 nor3.sym
{
T 14400 8100 5 10 1 1 0 4 1
refdes=U3
}
N 13800 8300 14000 8300 4
{
T 13750 8300 5 10 1 1 0 7 1
netname=I7#
}
N 13800 8100 14000 8100 4
{
T 13750 8100 5 10 1 1 0 7 1
netname=I6
}
N 13800 7900 14000 7900 4
{
T 13750 7900 5 10 1 1 0 7 1
netname=I5#
}
N 14800 8100 15000 8100 4
{
T 15050 8100 5 10 1 1 0 1 1
netname=IWK
}
C 13400 7500 1 0 0 vdd-1.sym
C 14100 8600 1 0 0 vdd-1.sym
N 14300 7000 14300 7600 4
C 9300 4500 1 0 0 gnd-1.sym
N 8600 5600 8800 5600 4
{
T 8550 5600 5 10 1 1 0 7 1
netname=I5#
}
N 8600 5400 8800 5400 4
{
T 8550 5400 5 10 1 1 0 7 1
netname=I6#
}
C 9200 5800 1 0 0 vdd-1.sym
N 4500 4300 4500 4100 4
{
T 4500 4050 5 10 1 1 0 5 1
netname=QK
}
N 3500 4600 3700 4600 4
{
T 3450 4600 5 10 1 1 0 7 1
netname=O6
}
N 3500 4400 3700 4400 4
{
T 3450 4400 5 10 1 1 0 7 1
netname=O7
}
C 5200 3400 1 0 1 gnd-1.sym
N 8600 5200 8800 5200 4
{
T 8550 5200 5 10 1 1 0 7 1
netname=I7
}
C 10200 9000 1 0 0 not.sym
{
T 10550 9300 5 10 1 1 0 4 1
refdes=N0
}
C 10400 9600 1 0 0 vdd-1.sym
C 10700 8700 1 0 1 gnd-1.sym
C 10200 8100 1 0 0 not.sym
{
T 10550 8400 5 10 1 1 0 4 1
refdes=N1
}
C 10400 8700 1 0 0 vdd-1.sym
C 10700 7800 1 0 1 gnd-1.sym
C 11000 9200 1 0 0 out-1.sym
{
T 11000 9500 5 10 0 0 0 0 1
device=OUTPUT
T 11000 9700 5 10 0 0 0 0 1
footprint=anchor
T 11600 9300 5 10 1 1 0 1 1
refdes=K6#
}
C 11000 8300 1 0 0 out-1.sym
{
T 11000 8600 5 10 0 0 0 0 1
device=OUTPUT
T 11000 8800 5 10 0 0 0 0 1
footprint=anchor
T 11600 8400 5 10 1 1 0 1 1
refdes=K7#
}
C 9200 3800 1 0 0 vdd-1.sym
N 10200 9300 10000 9300 4
{
T 9950 9300 5 10 1 1 0 7 1
netname=O0
}
N 10200 8400 10000 8400 4
{
T 9950 8400 5 10 1 1 0 7 1
netname=O1
}
N 4800 8500 5000 8500 4
{
T 4750 8500 5 10 1 1 0 7 1
netname=CW
}
C 14500 1100 1 0 0 out-1.sym
{
T 14500 1400 5 10 0 0 0 0 1
device=OUTPUT
T 14500 1600 5 10 0 0 0 0 1
footprint=anchor
T 15100 1200 5 10 1 1 0 1 1
refdes=RK
}
N 13100 1100 12900 1100 4
{
T 12850 1100 5 10 1 1 0 7 1
netname=BK#
}
C 13600 2500 1 0 0 vdd-1.sym
N 13100 2100 12900 2100 4
{
T 12850 2100 5 10 1 1 0 7 1
netname=I0
}
N 13100 1500 12900 1500 4
{
T 12850 1500 5 10 1 1 0 7 1
netname=I1#
}
N 13100 1900 12900 1900 4
{
T 12850 1900 5 10 1 1 0 7 1
netname=I0#
}
N 13100 1700 12900 1700 4
{
T 12850 1700 5 10 1 1 0 7 1
netname=I1
}
C 14500 1900 1 0 0 out-1.sym
{
T 14500 2200 5 10 0 0 0 0 1
device=OUTPUT
T 14500 2400 5 10 0 0 0 0 1
footprint=anchor
T 15100 2000 5 10 1 1 0 1 1
refdes=RA
}
C 14500 1700 1 0 0 out-1.sym
{
T 14500 2000 5 10 0 0 0 0 1
device=OUTPUT
T 14500 2200 5 10 0 0 0 0 1
footprint=anchor
T 15100 1800 5 10 1 1 0 1 1
refdes=RX
}
C 14500 1500 1 0 0 out-1.sym
{
T 14500 1800 5 10 0 0 0 0 1
device=OUTPUT
T 14500 2000 5 10 0 0 0 0 1
footprint=anchor
T 15100 1600 5 10 1 1 0 1 1
refdes=RY
}
C 14500 1300 1 0 0 out-1.sym
{
T 14500 1600 5 10 0 0 0 0 1
device=OUTPUT
T 14500 1800 5 10 0 0 0 0 1
footprint=anchor
T 15100 1400 5 10 1 1 0 1 1
refdes=RU
}
N 13100 1300 12900 1300 4
{
T 12850 1300 5 10 1 1 0 7 1
netname=BK
}
C 13900 3000 1 0 1 gnd-1.sym
C 13900 300 1 0 1 gnd-1.sym
B 3100 7500 4800 2300 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 3100 5200 4800 2300 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 3100 2900 4800 2300 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 3100 600 4800 2300 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
N 7100 6400 7300 6400 4
{
T 7350 6400 5 10 1 1 0 1 1
netname=Zo
}
C 1000 2500 1 0 0 in-1.sym
{
T 1000 2600 5 10 1 1 0 7 1
refdes=ϕ1
T 1000 3000 5 10 0 0 0 0 1
footprint=anchor
T 1000 2800 5 10 0 0 0 0 1
device=INPUT
}
C 1900 2500 1 0 1 phi1.sym
C 16500 8000 1 0 0 sp.sym
{
T 17200 8350 5 8 1 1 0 4 1
source=sp.sch
T 17200 8700 5 10 1 1 0 4 1
refdes=S
}
C 17000 9600 1 0 0 vdd-1.sym
C 17300 7700 1 0 1 gnd-1.sym
C 6500 1600 1 0 0 notp.sym
{
T 6850 1900 5 10 1 1 0 4 1
refdes=N3
}
C 17900 9000 1 0 0 out-1.sym
{
T 17900 9300 5 10 0 0 0 0 1
device=OUTPUT
T 17900 9500 5 10 0 0 0 0 1
footprint=anchor
T 18500 9100 5 10 1 1 0 1 1
refdes=S0
}
C 17900 8800 1 0 0 out-1.sym
{
T 17900 9100 5 10 0 0 0 0 1
device=OUTPUT
T 17900 9300 5 10 0 0 0 0 1
footprint=anchor
T 18500 8900 5 10 1 1 0 1 1
refdes=S1
}
C 17900 8600 1 0 0 out-1.sym
{
T 17900 8900 5 10 0 0 0 0 1
device=OUTPUT
T 17900 9100 5 10 0 0 0 0 1
footprint=anchor
T 18500 8700 5 10 1 1 0 1 1
refdes=S2
}
C 17900 8400 1 0 0 out-1.sym
{
T 17900 8700 5 10 0 0 0 0 1
device=OUTPUT
T 17900 8900 5 10 0 0 0 0 1
footprint=anchor
T 18500 8500 5 10 1 1 0 1 1
refdes=S3
}
C 16400 600 1 0 0 decode.sym
{
T 17200 1000 5 10 1 1 0 4 1
source=decode.sch
T 17200 2300 5 10 1 1 0 4 1
refdes=D
}
N 16200 5000 16400 5000 4
{
T 16150 5000 5 10 1 1 0 7 1
netname=O3
}
N 16400 4800 16200 4800 4
{
T 16150 4800 5 10 1 1 0 7 1
netname=O4
}
N 16200 5200 16400 5200 4
{
T 16150 5200 5 10 1 1 0 7 1
netname=O2
}
N 16200 4600 16400 4600 4
{
T 16150 4600 5 10 1 1 0 7 1
netname=O5
}
N 16200 4400 16400 4400 4
{
T 16150 4400 5 10 1 1 0 7 1
netname=O6
}
N 16200 4200 16400 4200 4
{
T 16150 4200 5 10 1 1 0 7 1
netname=O7
}
N 16400 2800 16200 2800 4
{
T 16150 2800 5 10 1 1 0 7 1
netname=I3#
}
N 16400 3000 16200 3000 4
{
T 16150 3000 5 10 1 1 0 7 1
netname=I3
}
N 16400 2400 16200 2400 4
{
T 16150 2400 5 10 1 1 0 7 1
netname=I4#
}
N 16400 2600 16200 2600 4
{
T 16150 2600 5 10 1 1 0 7 1
netname=I4
}
N 16400 2200 16200 2200 4
{
T 16150 2200 5 10 1 1 0 7 1
netname=I5
}
N 16400 2000 16200 2000 4
{
T 16150 2000 5 10 1 1 0 7 1
netname=I5#
}
N 16400 1800 16200 1800 4
{
T 16150 1800 5 10 1 1 0 7 1
netname=I6
}
N 16400 1600 16200 1600 4
{
T 16150 1600 5 10 1 1 0 7 1
netname=I6#
}
N 16400 1400 16200 1400 4
{
T 16150 1400 5 10 1 1 0 7 1
netname=I7
}
N 16400 1200 16200 1200 4
{
T 16150 1200 5 10 1 1 0 7 1
netname=I7#
}
N 16400 3200 16200 3200 4
{
T 16150 3200 5 10 1 1 0 7 1
netname=I2#
}
N 16400 3400 16200 3400 4
{
T 16150 3400 5 10 1 1 0 7 1
netname=I2
}
N 16400 6000 16200 6000 4
{
T 16150 6000 5 10 1 1 0 7 1
netname=Co
}
N 16400 5800 16200 5800 4
{
T 16150 5800 5 10 1 1 0 7 1
netname=Co#
}
N 16400 5600 16200 5600 4
{
T 16150 5600 5 10 1 1 0 7 1
netname=Zo#
}
N 18000 4400 18200 4400 4
{
T 18250 4400 5 10 1 1 0 1 1
netname=CW
}
N 18000 4600 18200 4600 4
{
T 18250 4600 5 10 1 1 0 1 1
netname=ZW
}
C 17000 6400 1 0 0 vdd-1.sym
C 17100 300 1 0 0 gnd-1.sym
C 18000 5900 1 0 0 out-1.sym
{
T 18000 6200 5 10 0 0 0 0 1
device=OUTPUT
T 18000 6400 5 10 0 0 0 0 1
footprint=anchor
T 18600 6000 5 10 1 1 0 1 1
refdes=Inc
}
C 18000 5700 1 0 0 out-1.sym
{
T 18000 6000 5 10 0 0 0 0 1
device=OUTPUT
T 18000 6200 5 10 0 0 0 0 1
footprint=anchor
T 18600 5800 5 10 1 1 0 1 1
refdes=Jump
}
C 18200 5300 1 0 0 out-1.sym
{
T 18200 5600 5 10 0 0 0 0 1
device=OUTPUT
T 18200 5800 5 10 0 0 0 0 1
footprint=anchor
T 18800 5400 5 10 1 1 0 1 1
refdes=Ret
}
C 18000 3900 1 0 0 out-1.sym
{
T 18000 4200 5 10 0 0 0 0 1
device=OUTPUT
T 18000 4400 5 10 0 0 0 0 1
footprint=anchor
T 18600 4000 5 10 1 1 0 1 1
refdes=CR
}
C 18000 3700 1 0 0 out-1.sym
{
T 18000 4000 5 10 0 0 0 0 1
device=OUTPUT
T 18000 4200 5 10 0 0 0 0 1
footprint=anchor
T 18600 3800 5 10 1 1 0 1 1
refdes=CS#
}
C 18000 3500 1 0 0 out-1.sym
{
T 18000 3800 5 10 0 0 0 0 1
device=OUTPUT
T 18000 4000 5 10 0 0 0 0 1
footprint=anchor
T 18600 3600 5 10 1 1 0 1 1
refdes=CoE#
}
C 18000 3300 1 0 0 out-1.sym
{
T 18000 3600 5 10 0 0 0 0 1
device=OUTPUT
T 18000 3800 5 10 0 0 0 0 1
footprint=anchor
T 18600 3400 5 10 1 1 0 1 1
refdes=AR#
}
C 18000 3100 1 0 0 out-1.sym
{
T 18000 3400 5 10 0 0 0 0 1
device=OUTPUT
T 18000 3600 5 10 0 0 0 0 1
footprint=anchor
T 18600 3200 5 10 1 1 0 1 1
refdes=AS
}
C 18000 2900 1 0 0 out-1.sym
{
T 18000 3200 5 10 0 0 0 0 1
device=OUTPUT
T 18000 3400 5 10 0 0 0 0 1
footprint=anchor
T 18600 3000 5 10 1 1 0 1 1
refdes=AND
}
C 18000 2700 1 0 0 out-1.sym
{
T 18000 3000 5 10 0 0 0 0 1
device=OUTPUT
T 18000 3200 5 10 0 0 0 0 1
footprint=anchor
T 18600 2800 5 10 1 1 0 1 1
refdes=OR
}
C 18000 2500 1 0 0 out-1.sym
{
T 18000 2800 5 10 0 0 0 0 1
device=OUTPUT
T 18000 3000 5 10 0 0 0 0 1
footprint=anchor
T 18600 2600 5 10 1 1 0 1 1
refdes=N#
}
C 18000 1700 1 0 0 out-1.sym
{
T 18000 2000 5 10 0 0 0 0 1
device=OUTPUT
T 18000 2200 5 10 0 0 0 0 1
footprint=anchor
T 18600 1800 5 10 1 1 0 1 1
refdes=IN
}
C 18000 1500 1 0 0 out-1.sym
{
T 18000 1800 5 10 0 0 0 0 1
device=OUTPUT
T 18000 2000 5 10 0 0 0 0 1
footprint=anchor
T 18600 1600 5 10 1 1 0 1 1
refdes=OUT#
}
C 18000 1300 1 0 0 out-1.sym
{
T 18000 1600 5 10 0 0 0 0 1
device=OUTPUT
T 18000 1800 5 10 0 0 0 0 1
footprint=anchor
T 18600 1400 5 10 1 1 0 1 1
refdes=MW
}
C 18000 1100 1 0 0 out-1.sym
{
T 18000 1400 5 10 0 0 0 0 1
device=OUTPUT
T 18000 1600 5 10 0 0 0 0 1
footprint=anchor
T 18600 1200 5 10 1 1 0 1 1
refdes=MR#
}
N 18000 5200 18200 5200 4
{
T 18250 5200 5 10 1 1 0 1 1
netname=OJump#
}
N 16500 9100 16300 9100 4
{
T 16250 9100 5 10 1 1 0 7 1
netname=Ret
}
N 16500 8900 16300 8900 4
{
T 16250 8900 5 10 1 1 0 7 1
netname=Push#
}
C 16200 8400 1 0 0 phi0.sym
C 16100 3600 1 0 0 phi1.sym
C 18000 1900 1 0 0 out-1.sym
{
T 18000 2200 5 10 0 0 0 0 1
device=OUTPUT
T 18000 2400 5 10 0 0 0 0 1
footprint=anchor
T 18600 2000 5 10 1 1 0 1 1
refdes=QE
}
C 18000 4900 1 0 0 out-1.sym
{
T 18000 5200 5 10 0 0 0 0 1
device=OUTPUT
T 18000 5400 5 10 0 0 0 0 1
footprint=anchor
T 18600 5000 5 10 1 1 0 1 1
refdes=VPush
}
N 18000 5600 18550 5600 4
{
T 18600 5600 5 10 1 1 0 1 1
netname=Push#
}
C 1000 1600 1 0 0 in-1.sym
{
T 1000 2100 5 10 0 0 0 0 1
footprint=anchor
T 1000 1900 5 10 0 0 0 0 1
device=INPUT
T 1400 1800 5 10 1 1 0 7 1
refdes=Vdd
}
C 1000 1400 1 0 0 in-1.sym
{
T 1000 1900 5 10 0 0 0 0 1
footprint=anchor
T 1000 1700 5 10 0 0 0 0 1
device=INPUT
T 1500 1400 5 10 1 1 0 7 1
refdes=GND
}
C 1400 1700 1 0 0 vdd-1.sym
C 1500 1200 1 0 0 gnd-1.sym
C 1000 2900 1 0 0 in-1.sym
{
T 1000 3000 5 10 1 1 0 7 1
refdes=ϕin
T 1000 3400 5 10 0 0 0 0 1
footprint=anchor
T 1000 3200 5 10 0 0 0 0 1
device=INPUT
}
N 18200 5400 18000 5400 4
{
T 18000 5400 5 10 1 1 0 0 1
netname=Ret
}
N 6300 1900 6500 1900 4
{
T 6200 1750 5 10 1 1 0 0 1
netname=iRST
}
C 4100 3700 1 0 1 gnd-1.sym
C 3800 5000 1 0 0 vdd-1.sym
C 8800 4800 1 0 0 nandor.sym
{
T 9450 5300 5 10 1 1 0 4 1
refdes=G1
}
N 8600 5000 8800 5000 4
{
T 8500 5000 5 10 1 1 0 7 1
netname=IWK
}
C 13100 600 1 0 0 safe1of5.sym
{
T 13800 900 5 8 1 1 0 4 1
source=safe1of5.sch
T 13800 1600 5 10 1 1 0 4 1
refdes=D1
}
C 16100 3800 1 0 0 phi0.sym
C 3700 4000 1 0 0 nor.sym
{
T 4100 4500 5 10 1 1 0 4 1
refdes=U6
}
C 13000 6500 1 0 0 nand1or3.sym
{
T 13750 7000 5 10 1 1 0 4 1
refdes=U2
}
N 13500 6800 13300 6800 4
{
T 13250 6800 5 10 1 1 0 7 1
netname=iRST#
}
C 4500 3700 1 0 0 nor1and.sym
{
T 5150 4200 5 10 1 1 0 4 1
refdes=U7
}
N 4700 4000 4700 3800 4
{
T 4700 3750 5 10 1 1 0 5 1
netname=iRST
}
C 4700 1000 1 0 0 dlatch.sym
{
T 5850 1450 5 10 1 1 0 0 1
refdes=R
T 5500 1725 5 10 1 1 0 4 1
source=dlatch.sch
}
C 13100 3300 1 0 0 safe1of5.sym
{
T 13800 3600 5 8 1 1 0 4 1
source=glitch1of5.sch
T 13800 4300 5 10 1 1 0 4 1
refdes=D1
}
N 13100 3800 12900 3800 4
{
T 12850 3800 5 10 1 1 0 7 1
netname=W2#
}
N 13100 4000 12900 4000 4
{
T 12850 4000 5 10 1 1 0 7 1
netname=W2
}
C 4800 6200 1 0 0 seli.sym
{
T 5025 6600 5 10 1 1 0 1 1
refdes=U5
}
N 4800 6700 4800 7300 4
N 4800 7300 7200 7300 4
N 7200 7300 7200 6400 4
C 4800 8500 1 0 0 seli.sym
{
T 5025 8900 5 10 1 1 0 1 1
refdes=U4
}
C 9000 6800 1 0 0 not.sym
{
T 9350 7100 5 10 1 1 0 4 1
refdes=G2
}
C 9000 3200 1 0 0 not.sym
{
T 9350 3500 5 10 1 1 0 4 1
refdes=G0
}
C 9000 1400 1 0 0 not.sym
{
T 9350 1700 5 10 1 1 0 4 1
refdes=U1
}
