

================================================================
== Vitis HLS Report for 'prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5'
================================================================
* Date:           Fri Jul 18 13:03:36 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.686 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      265|      265|  2.650 us|  2.650 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_59_4_VITIS_LOOP_61_5  |      263|      263|         9|          1|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.68>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [cnn_layer.cpp:61]   --->   Operation 12 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [cnn_layer.cpp:59]   --->   Operation 13 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_s, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.29ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten6"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 17 [1/1] (1.29ns)   --->   "%store_ln59 = store i5 0, i5 %i_1" [cnn_layer.cpp:59]   --->   Operation 17 'store' 'store_ln59' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 18 [1/1] (1.29ns)   --->   "%store_ln61 = store i5 0, i5 %j" [cnn_layer.cpp:61]   --->   Operation 18 'store' 'store_ln61' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln59 = br void %VITIS_LOOP_62_6" [cnn_layer.cpp:59]   --->   Operation 19 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i9 %indvar_flatten6" [cnn_layer.cpp:59]   --->   Operation 20 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.36ns)   --->   "%icmp_ln59 = icmp_eq  i9 %indvar_flatten6_load, i9 256" [cnn_layer.cpp:59]   --->   Operation 21 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.36ns)   --->   "%add_ln59 = add i9 %indvar_flatten6_load, i9 1" [cnn_layer.cpp:59]   --->   Operation 22 'add' 'add_ln59' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %for.inc50, void %for.end52.exitStub" [cnn_layer.cpp:59]   --->   Operation 23 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [cnn_layer.cpp:61]   --->   Operation 24 'load' 'j_load' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_1_load = load i5 %i_1"   --->   Operation 25 'load' 'i_1_load' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.02ns)   --->   "%icmp_ln61 = icmp_eq  i5 %j_load, i5 16" [cnn_layer.cpp:61]   --->   Operation 26 'icmp' 'icmp_ln61' <Predicate = (!icmp_ln59)> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.97ns)   --->   "%select_ln59 = select i1 %icmp_ln61, i5 0, i5 %j_load" [cnn_layer.cpp:59]   --->   Operation 27 'select' 'select_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.02ns)   --->   "%p_mid1 = add i5 %i_1_load, i5 2"   --->   Operation 28 'add' 'p_mid1' <Predicate = (!icmp_ln59)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.02ns)   --->   "%empty = add i5 %i_1_load, i5 1"   --->   Operation 29 'add' 'empty' <Predicate = (!icmp_ln59)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.97ns)   --->   "%select_ln59_1 = select i1 %icmp_ln61, i5 %p_mid1, i5 %empty" [cnn_layer.cpp:59]   --->   Operation 30 'select' 'select_ln59_1' <Predicate = (!icmp_ln59)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.97ns)   --->   "%select_ln59_2 = select i1 %icmp_ln61, i5 %empty, i5 %i_1_load" [cnn_layer.cpp:59]   --->   Operation 31 'select' 'select_ln59_2' <Predicate = (!icmp_ln59)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i5 %select_ln59_1" [cnn_layer.cpp:61]   --->   Operation 32 'zext' 'zext_ln61' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (3.39ns)   --->   "%mul_ln61 = mul i11 %zext_ln61, i11 43" [cnn_layer.cpp:61]   --->   Operation 33 'mul' 'mul_ln61' <Predicate = (!icmp_ln59)> <Delay = 3.39> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln61, i32 7, i32 10" [cnn_layer.cpp:61]   --->   Operation 34 'partselect' 'tmp' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 35 [9/9] (2.60ns)   --->   "%urem_ln61 = urem i5 %select_ln59_2, i5 3" [cnn_layer.cpp:61]   --->   Operation 35 'urem' 'urem_ln61' <Predicate = (!icmp_ln59)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %mul_ln61, i32 7, i32 9" [cnn_layer.cpp:64]   --->   Operation 36 'partselect' 'tmp_5' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.02ns)   --->   "%indvars_iv_next = add i5 %select_ln59, i5 1" [cnn_layer.cpp:59]   --->   Operation 37 'add' 'indvars_iv_next' <Predicate = (!icmp_ln59)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [9/9] (2.60ns)   --->   "%urem_ln64 = urem i5 %select_ln59, i5 3" [cnn_layer.cpp:64]   --->   Operation 38 'urem' 'urem_ln64' <Predicate = (!icmp_ln59)> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.29ns)   --->   "%store_ln59 = store i9 %add_ln59, i9 %indvar_flatten6" [cnn_layer.cpp:59]   --->   Operation 39 'store' 'store_ln59' <Predicate = (!icmp_ln59)> <Delay = 1.29>
ST_1 : Operation 40 [1/1] (1.29ns)   --->   "%store_ln59 = store i5 %select_ln59_2, i5 %i_1" [cnn_layer.cpp:59]   --->   Operation 40 'store' 'store_ln59' <Predicate = (!icmp_ln59)> <Delay = 1.29>
ST_1 : Operation 41 [1/1] (1.29ns)   --->   "%store_ln61 = store i5 %indvars_iv_next, i5 %j" [cnn_layer.cpp:61]   --->   Operation 41 'store' 'store_ln61' <Predicate = (!icmp_ln59)> <Delay = 1.29>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln61 = br void %VITIS_LOOP_62_6" [cnn_layer.cpp:61]   --->   Operation 42 'br' 'br_ln61' <Predicate = (!icmp_ln59)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.23>
ST_2 : Operation 43 [8/9] (2.60ns)   --->   "%urem_ln61 = urem i5 %select_ln59_2, i5 3" [cnn_layer.cpp:61]   --->   Operation 43 'urem' 'urem_ln61' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp, i1 0" [cnn_layer.cpp:64]   --->   Operation 44 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp_5, i3 0" [cnn_layer.cpp:64]   --->   Operation 45 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i5 %tmp_6" [cnn_layer.cpp:64]   --->   Operation 46 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln61 = sub i6 %tmp_7, i6 %zext_ln64" [cnn_layer.cpp:61]   --->   Operation 47 'sub' 'sub_ln61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln64_5 = zext i5 %indvars_iv_next" [cnn_layer.cpp:64]   --->   Operation 48 'zext' 'zext_ln64_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (3.39ns)   --->   "%mul_ln64 = mul i11 %zext_ln64_5, i11 43" [cnn_layer.cpp:64]   --->   Operation 49 'mul' 'mul_ln64' <Predicate = true> <Delay = 3.39> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln64, i32 7, i32 10" [cnn_layer.cpp:64]   --->   Operation 50 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [8/9] (2.60ns)   --->   "%urem_ln64 = urem i5 %select_ln59, i5 3" [cnn_layer.cpp:64]   --->   Operation 51 'urem' 'urem_ln64' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln64_6 = zext i4 %tmp_8" [cnn_layer.cpp:64]   --->   Operation 52 'zext' 'zext_ln64_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (2.84ns) (root node of TernaryAdder)   --->   "%add_ln64 = add i6 %sub_ln61, i6 %zext_ln64_6" [cnn_layer.cpp:64]   --->   Operation 53 'add' 'add_ln64' <Predicate = true> <Delay = 2.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.60>
ST_3 : Operation 54 [7/9] (2.60ns)   --->   "%urem_ln61 = urem i5 %select_ln59_2, i5 3" [cnn_layer.cpp:61]   --->   Operation 54 'urem' 'urem_ln61' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [7/9] (2.60ns)   --->   "%urem_ln64 = urem i5 %select_ln59, i5 3" [cnn_layer.cpp:64]   --->   Operation 55 'urem' 'urem_ln64' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.60>
ST_4 : Operation 56 [6/9] (2.60ns)   --->   "%urem_ln61 = urem i5 %select_ln59_2, i5 3" [cnn_layer.cpp:61]   --->   Operation 56 'urem' 'urem_ln61' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [6/9] (2.60ns)   --->   "%urem_ln64 = urem i5 %select_ln59, i5 3" [cnn_layer.cpp:64]   --->   Operation 57 'urem' 'urem_ln64' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.60>
ST_5 : Operation 58 [5/9] (2.60ns)   --->   "%urem_ln61 = urem i5 %select_ln59_2, i5 3" [cnn_layer.cpp:61]   --->   Operation 58 'urem' 'urem_ln61' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [5/9] (2.60ns)   --->   "%urem_ln64 = urem i5 %select_ln59, i5 3" [cnn_layer.cpp:64]   --->   Operation 59 'urem' 'urem_ln64' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.60>
ST_6 : Operation 60 [4/9] (2.60ns)   --->   "%urem_ln61 = urem i5 %select_ln59_2, i5 3" [cnn_layer.cpp:61]   --->   Operation 60 'urem' 'urem_ln61' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [4/9] (2.60ns)   --->   "%urem_ln64 = urem i5 %select_ln59, i5 3" [cnn_layer.cpp:64]   --->   Operation 61 'urem' 'urem_ln64' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.60>
ST_7 : Operation 62 [3/9] (2.60ns)   --->   "%urem_ln61 = urem i5 %select_ln59_2, i5 3" [cnn_layer.cpp:61]   --->   Operation 62 'urem' 'urem_ln61' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [3/9] (2.60ns)   --->   "%urem_ln64 = urem i5 %select_ln59, i5 3" [cnn_layer.cpp:64]   --->   Operation 63 'urem' 'urem_ln64' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.60>
ST_8 : Operation 64 [2/9] (2.60ns)   --->   "%urem_ln61 = urem i5 %select_ln59_2, i5 3" [cnn_layer.cpp:61]   --->   Operation 64 'urem' 'urem_ln61' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [2/9] (2.60ns)   --->   "%urem_ln64 = urem i5 %select_ln59, i5 3" [cnn_layer.cpp:64]   --->   Operation 65 'urem' 'urem_ln64' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 109 'ret' 'ret_ln0' <Predicate = (icmp_ln59)> <Delay = 1.29>

State 9 <SV = 8> <Delay = 5.06>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_59_4_VITIS_LOOP_61_5_str"   --->   Operation 66 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 67 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/9] (2.60ns)   --->   "%urem_ln61 = urem i5 %select_ln59_2, i5 3" [cnn_layer.cpp:61]   --->   Operation 68 'urem' 'urem_ln61' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%empty_45 = trunc i2 %urem_ln61" [cnn_layer.cpp:61]   --->   Operation 69 'trunc' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln61 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [cnn_layer.cpp:61]   --->   Operation 70 'specpipeline' 'specpipeline_ln61' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/9] (2.60ns)   --->   "%urem_ln64 = urem i5 %select_ln59, i5 3" [cnn_layer.cpp:64]   --->   Operation 71 'urem' 'urem_ln64' <Predicate = true> <Delay = 2.60> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i2 %urem_ln64" [cnn_layer.cpp:64]   --->   Operation 72 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] ( I:3.31ns O:3.31ns )   --->   "%input_s_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %input_s" [cnn_layer.cpp:64]   --->   Operation 73 'read' 'input_s_read' <Predicate = true> <Delay = 3.31> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln64_7 = zext i6 %add_ln64" [cnn_layer.cpp:64]   --->   Operation 74 'zext' 'zext_ln64_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%input_buf_0_0_addr = getelementptr i16 %input_buf_0_0, i32 0, i32 %zext_ln64_7" [cnn_layer.cpp:64]   --->   Operation 75 'getelementptr' 'input_buf_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%input_buf_0_1_addr = getelementptr i16 %input_buf_0_1, i32 0, i32 %zext_ln64_7" [cnn_layer.cpp:64]   --->   Operation 76 'getelementptr' 'input_buf_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%input_buf_0_2_addr = getelementptr i16 %input_buf_0_2, i32 0, i32 %zext_ln64_7" [cnn_layer.cpp:64]   --->   Operation 77 'getelementptr' 'input_buf_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%input_buf_1_0_addr = getelementptr i16 %input_buf_1_0, i32 0, i32 %zext_ln64_7" [cnn_layer.cpp:64]   --->   Operation 78 'getelementptr' 'input_buf_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%input_buf_1_1_addr = getelementptr i16 %input_buf_1_1, i32 0, i32 %zext_ln64_7" [cnn_layer.cpp:64]   --->   Operation 79 'getelementptr' 'input_buf_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%input_buf_1_2_addr = getelementptr i16 %input_buf_1_2, i32 0, i32 %zext_ln64_7" [cnn_layer.cpp:64]   --->   Operation 80 'getelementptr' 'input_buf_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%input_buf_2_0_addr = getelementptr i16 %input_buf_2_0, i32 0, i32 %zext_ln64_7" [cnn_layer.cpp:64]   --->   Operation 81 'getelementptr' 'input_buf_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%input_buf_2_1_addr = getelementptr i16 %input_buf_2_1, i32 0, i32 %zext_ln64_7" [cnn_layer.cpp:64]   --->   Operation 82 'getelementptr' 'input_buf_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%input_buf_2_2_addr = getelementptr i16 %input_buf_2_2, i32 0, i32 %zext_ln64_7" [cnn_layer.cpp:64]   --->   Operation 83 'getelementptr' 'input_buf_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.63ns)   --->   "%switch_ln64 = switch i2 %empty_45, void %arrayidx4321.case.0, i2 1, void %arrayidx4321.case.2, i2 0, void %arrayidx4321.case.1" [cnn_layer.cpp:64]   --->   Operation 84 'switch' 'switch_ln64' <Predicate = true> <Delay = 0.63>
ST_9 : Operation 85 [1/1] (0.63ns)   --->   "%switch_ln64 = switch i2 %trunc_ln64, void %arrayidx4321.case.023, i2 1, void %arrayidx4321.case.225, i2 0, void %arrayidx4321.case.124" [cnn_layer.cpp:64]   --->   Operation 85 'switch' 'switch_ln64' <Predicate = (empty_45 == 0)> <Delay = 0.63>
ST_9 : Operation 86 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln64 = store i16 %input_s_read, i6 %input_buf_1_1_addr" [cnn_layer.cpp:64]   --->   Operation 86 'store' 'store_ln64' <Predicate = (empty_45 == 0 & trunc_ln64 == 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx4321.exit22" [cnn_layer.cpp:64]   --->   Operation 87 'br' 'br_ln64' <Predicate = (empty_45 == 0 & trunc_ln64 == 0)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln64 = store i16 %input_s_read, i6 %input_buf_1_2_addr" [cnn_layer.cpp:64]   --->   Operation 88 'store' 'store_ln64' <Predicate = (empty_45 == 0 & trunc_ln64 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx4321.exit22" [cnn_layer.cpp:64]   --->   Operation 89 'br' 'br_ln64' <Predicate = (empty_45 == 0 & trunc_ln64 == 1)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln64 = store i16 %input_s_read, i6 %input_buf_1_0_addr" [cnn_layer.cpp:64]   --->   Operation 90 'store' 'store_ln64' <Predicate = (empty_45 == 0 & trunc_ln64 != 1 & trunc_ln64 != 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx4321.exit22" [cnn_layer.cpp:64]   --->   Operation 91 'br' 'br_ln64' <Predicate = (empty_45 == 0 & trunc_ln64 != 1 & trunc_ln64 != 0)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx4321.exit" [cnn_layer.cpp:64]   --->   Operation 92 'br' 'br_ln64' <Predicate = (empty_45 == 0)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.63ns)   --->   "%switch_ln64 = switch i2 %trunc_ln64, void %arrayidx4321.case.028, i2 1, void %arrayidx4321.case.230, i2 0, void %arrayidx4321.case.129" [cnn_layer.cpp:64]   --->   Operation 93 'switch' 'switch_ln64' <Predicate = (empty_45 == 1)> <Delay = 0.63>
ST_9 : Operation 94 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln64 = store i16 %input_s_read, i6 %input_buf_2_1_addr" [cnn_layer.cpp:64]   --->   Operation 94 'store' 'store_ln64' <Predicate = (empty_45 == 1 & trunc_ln64 == 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx4321.exit27" [cnn_layer.cpp:64]   --->   Operation 95 'br' 'br_ln64' <Predicate = (empty_45 == 1 & trunc_ln64 == 0)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln64 = store i16 %input_s_read, i6 %input_buf_2_2_addr" [cnn_layer.cpp:64]   --->   Operation 96 'store' 'store_ln64' <Predicate = (empty_45 == 1 & trunc_ln64 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx4321.exit27" [cnn_layer.cpp:64]   --->   Operation 97 'br' 'br_ln64' <Predicate = (empty_45 == 1 & trunc_ln64 == 1)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln64 = store i16 %input_s_read, i6 %input_buf_2_0_addr" [cnn_layer.cpp:64]   --->   Operation 98 'store' 'store_ln64' <Predicate = (empty_45 == 1 & trunc_ln64 != 1 & trunc_ln64 != 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx4321.exit27" [cnn_layer.cpp:64]   --->   Operation 99 'br' 'br_ln64' <Predicate = (empty_45 == 1 & trunc_ln64 != 1 & trunc_ln64 != 0)> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx4321.exit" [cnn_layer.cpp:64]   --->   Operation 100 'br' 'br_ln64' <Predicate = (empty_45 == 1)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.63ns)   --->   "%switch_ln64 = switch i2 %trunc_ln64, void %arrayidx4321.case.018, i2 1, void %arrayidx4321.case.220, i2 0, void %arrayidx4321.case.119" [cnn_layer.cpp:64]   --->   Operation 101 'switch' 'switch_ln64' <Predicate = (empty_45 != 1 & empty_45 != 0)> <Delay = 0.63>
ST_9 : Operation 102 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln64 = store i16 %input_s_read, i6 %input_buf_0_1_addr" [cnn_layer.cpp:64]   --->   Operation 102 'store' 'store_ln64' <Predicate = (empty_45 != 1 & empty_45 != 0 & trunc_ln64 == 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx4321.exit17" [cnn_layer.cpp:64]   --->   Operation 103 'br' 'br_ln64' <Predicate = (empty_45 != 1 & empty_45 != 0 & trunc_ln64 == 0)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln64 = store i16 %input_s_read, i6 %input_buf_0_2_addr" [cnn_layer.cpp:64]   --->   Operation 104 'store' 'store_ln64' <Predicate = (empty_45 != 1 & empty_45 != 0 & trunc_ln64 == 1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx4321.exit17" [cnn_layer.cpp:64]   --->   Operation 105 'br' 'br_ln64' <Predicate = (empty_45 != 1 & empty_45 != 0 & trunc_ln64 == 1)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln64 = store i16 %input_s_read, i6 %input_buf_0_0_addr" [cnn_layer.cpp:64]   --->   Operation 106 'store' 'store_ln64' <Predicate = (empty_45 != 1 & empty_45 != 0 & trunc_ln64 != 1 & trunc_ln64 != 0)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx4321.exit17" [cnn_layer.cpp:64]   --->   Operation 107 'br' 'br_ln64' <Predicate = (empty_45 != 1 & empty_45 != 0 & trunc_ln64 != 1 & trunc_ln64 != 0)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx4321.exit" [cnn_layer.cpp:64]   --->   Operation 108 'br' 'br_ln64' <Predicate = (empty_45 != 1 & empty_45 != 0)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.686ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln59', cnn_layer.cpp:59) of constant 0 on local variable 'i', cnn_layer.cpp:59 [16]  (1.298 ns)
	'load' operation 5 bit ('i_1_load') on local variable 'i', cnn_layer.cpp:59 [26]  (0.000 ns)
	'add' operation 5 bit ('empty') [32]  (1.022 ns)
	'select' operation 5 bit ('select_ln59_1', cnn_layer.cpp:59) [33]  (0.976 ns)
	'mul' operation 11 bit ('mul_ln61', cnn_layer.cpp:61) [36]  (3.390 ns)

 <State 2>: 6.239ns
The critical path consists of the following:
	'mul' operation 11 bit ('mul_ln64', cnn_layer.cpp:64) [48]  (3.390 ns)
	'add' operation 6 bit ('add_ln64', cnn_layer.cpp:64) [54]  (2.849 ns)

 <State 3>: 2.604ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln61', cnn_layer.cpp:61) [38]  (2.604 ns)

 <State 4>: 2.604ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln61', cnn_layer.cpp:61) [38]  (2.604 ns)

 <State 5>: 2.604ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln61', cnn_layer.cpp:61) [38]  (2.604 ns)

 <State 6>: 2.604ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln61', cnn_layer.cpp:61) [38]  (2.604 ns)

 <State 7>: 2.604ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln61', cnn_layer.cpp:61) [38]  (2.604 ns)

 <State 8>: 2.604ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln61', cnn_layer.cpp:61) [38]  (2.604 ns)

 <State 9>: 5.067ns
The critical path consists of the following:
	fifo read operation ('input_s_read', cnn_layer.cpp:64) on port 'input_s' (cnn_layer.cpp:64) [52]  (3.312 ns)
	'store' operation 0 bit ('store_ln64', cnn_layer.cpp:64) of variable 'input_s_read', cnn_layer.cpp:64 on array 'input_buf_1_1' [69]  (1.755 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
