m255
K4
z2
Z0 !s99 nomlopt
R0
!s11f vlog 2021.2_1 2021.05, May 15 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_0
T_opt
!s110 1743140810
V_HiA=UglPn[SS][BL:C8_2
04 4 4 work test fast 0
=1-000ae431a4f1-67e637c9-dd9d0-2a5a
!s124 OEM100
o-quiet -auto_acc_if_foreign -work work
Z1 tCvgOpt 0
n@_opt
OL;O;2021.2_1;73
Xagent_sv_unit
Z2 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z3 DXx6 mtiUvm 7 uvm_pkg 0 22 8V[`8]Q0W57le7Z>zYaAj1
Z4 !s110 1743140724
VfIO_0=5_2AJCYifJ:DRda1
r1
!s85 0
!i10b 1
!s100 oPX<UM`l9=`oU_]`IHz[:2
IfIO_0=5_2AJCYifJ:DRda1
!i103 1
S1
Z5 d/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1
Z6 w1743138541
8/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/agent.sv
F/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/agent.sv
Z7 Ftransaction.sv
Z8 F/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh
Z9 F/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh
Z10 F/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh
Z11 F/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh
Z12 F/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh
Z13 F/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh
Z14 F/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh
Z15 F/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh
Z16 F/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh
Z17 F/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh
Z18 F/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh
Z19 F/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh
Z20 Fdriver.sv
Z21 Fsequencer.sv
Z22 Fmonitor.sv
!i122 13
Z23 L0 5 0
Z24 OL;L;2021.2_1;73
31
Z25 !s108 1743140724.000000
!s107 monitor.sv|sequencer.sv|driver.sv|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|transaction.sv|/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/agent.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/agent.sv|
!i113 0
Z26 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
Xdriver_count_sv_unit
R2
R3
Z27 !s110 1743140729
VGE6f72]g<zV@n[U<]]zPW1
r1
!s85 0
!i10b 1
!s100 RTz?gZ;hMaO<i_VFnf^P93
IGE6f72]g<zV@n[U<]]zPW1
!i103 1
S1
R5
Z28 w1743140720
8/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/driver_count.sv
F/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/driver_count.sv
R20
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
!i122 25
R23
R24
31
Z29 !s108 1743140729.000000
!s107 /usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|transaction.sv|driver.sv|/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/driver_count.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/driver_count.sv|
!i113 0
R26
R1
Xdriver_sv_unit
R2
R3
R4
VJjTCHnAce1O6;iD0AJKQl3
r1
!s85 0
!i10b 1
!s100 Z7z:P9<9IGf_?=h:HPGol2
IJjTCHnAce1O6;iD0AJKQl3
!i103 1
S1
R5
w1743137762
8/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/driver.sv
F/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/driver.sv
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
!i122 14
R23
R24
31
R25
!s107 /usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|transaction.sv|/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/driver.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/driver.sv|
!i113 0
R26
R1
Xenv_sv_unit
R2
R3
Z30 !s110 1743140725
VKUQ62zC[O^9FAF>6M4X[A1
r1
!s85 0
!i10b 1
!s100 4VWn8`DE7C?[;<e_0Y[R21
IKUQ62zC[O^9FAF>6M4X[A1
!i103 1
S1
R5
R6
8/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/env.sv
F/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/env.sv
Z31 Fagent.sv
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
!i122 15
R23
R24
31
Z32 !s108 1743140725.000000
!s107 monitor.sv|sequencer.sv|driver.sv|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|transaction.sv|agent.sv|/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/env.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/env.sv|
!i113 0
R26
R1
Xmonitor_sv_unit
R2
R3
R30
V7SMiaR?bFaQ5?I8_HXFVf3
r1
!s85 0
!i10b 1
!s100 RLR>=ZVO`8^:B9VaXmSBT3
I7SMiaR?bFaQ5?I8_HXFVf3
!i103 1
S1
R5
w1743138535
8/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/monitor.sv
F/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/monitor.sv
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
!i122 16
R23
R24
31
R32
!s107 /usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|transaction.sv|/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/monitor.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/monitor.sv|
!i113 0
R26
R1
Xsequence_sv_unit
R2
R3
Z33 !s110 1743140726
VXRGa_80:Ef@NJ<nja;0RK1
r1
!s85 0
!i10b 1
!s100 _D^QoPU?5M81:R_9__4B_0
IXRGa_80:Ef@NJ<nja;0RK1
!i103 1
S1
R5
w1743138533
8/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/sequence.sv
F/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/sequence.sv
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
!i122 17
R23
R24
31
R32
!s107 /usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|transaction.sv|/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/sequence.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/sequence.sv|
!i113 0
R26
R1
Xsequencer_sv_unit
R2
R3
R33
VX_l9TIeW8Yo_?i_iUY7Lz0
r1
!s85 0
!i10b 1
!s100 9_KRhP_Jfg4za6E12FF_J3
IX_l9TIeW8Yo_?i_iUY7Lz0
!i103 1
S1
R5
R6
8/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/sequencer.sv
F/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/sequencer.sv
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
!i122 18
R23
R24
31
Z34 !s108 1743140726.000000
!s107 /usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|transaction.sv|/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/sequencer.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/sequencer.sv|
!i113 0
R26
R1
4test
R2
R3
!s110 1743140809
!i10b 1
!s100 0a@Z=o]OQZk5ldiV7:k`E1
IzW4j;:3oL_OL^1N[[;M0m1
S1
R5
w1743140804
8top_simulation.sv
Ftop_simulation.sv
Ftestcase_da3.sv
Z35 Fenv.sv
R31
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
Z36 Fsequence.sv
Z37 Ftransaction_da3.sv
Z38 Ftestcase.sv
Ftestcase_inst_da3.sv
Ftestcase_drive_count.sv
Z39 Fdriver_count.sv
!i122 28
L0 1 0
VDg1SIo80bB@j0V0VzS_@n1
R24
r1
!s85 0
31
!s108 1743140809.000000
!s107 driver_count.sv|testcase_drive_count.sv|testcase_inst_da3.sv|testcase.sv|transaction_da3.sv|sequence.sv|monitor.sv|sequencer.sv|driver.sv|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|transaction.sv|agent.sv|env.sv|testcase_da3.sv|top_simulation.sv|
!s90 -reportprogress|300|-sv|top_simulation.sv|
!i113 0
o-sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
Xtestcase_da3_sv_unit
R2
R3
Z40 !s110 1743140727
VAl[a=_5JFY^HU@2AiTjJY3
r1
!s85 0
!i10b 1
!s100 oikIG>dh:]WcL[YYmGV7;1
IAl[a=_5JFY^HU@2AiTjJY3
!i103 1
S1
R5
R6
8/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/testcase_da3.sv
F/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/testcase_da3.sv
R35
R31
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R36
R37
R38
!i122 20
R23
R24
31
Z41 !s108 1743140727.000000
!s107 testcase.sv|transaction_da3.sv|sequence.sv|monitor.sv|sequencer.sv|driver.sv|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|transaction.sv|agent.sv|env.sv|/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/testcase_da3.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/testcase_da3.sv|
!i113 0
R26
R1
Xtestcase_drive_count_sv_unit
R2
R3
R27
V6OSo4X29;R?94``VC:^G?1
r1
!s85 0
!i10b 1
!s100 eNWE5zZ69oGh7KKmQS@EE3
I6OSo4X29;R?94``VC:^G?1
!i103 1
S1
R5
R28
8/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/testcase_drive_count.sv
F/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/testcase_drive_count.sv
R35
R31
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R36
R39
R38
!i122 26
R23
R24
31
R29
!s107 testcase.sv|driver_count.sv|sequence.sv|monitor.sv|sequencer.sv|driver.sv|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|transaction.sv|agent.sv|env.sv|/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/testcase_drive_count.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/testcase_drive_count.sv|
!i113 0
R26
R1
Xtestcase_inst_da3_sv_unit
R2
R3
R40
VFbR0j2@DWVK4fel[19_[N2
r1
!s85 0
!i10b 1
!s100 [Rn7zg>cHPbQgdG70UC5]1
IFbR0j2@DWVK4fel[19_[N2
!i103 1
S1
R5
w1743139678
8/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/testcase_inst_da3.sv
F/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/testcase_inst_da3.sv
R35
R31
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R36
R38
R37
!i122 21
R23
R24
31
R41
!s107 transaction_da3.sv|testcase.sv|sequence.sv|monitor.sv|sequencer.sv|driver.sv|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|transaction.sv|agent.sv|env.sv|/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/testcase_inst_da3.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/testcase_inst_da3.sv|
!i113 0
R26
R1
Xtestcase_sv_unit
R2
R3
R33
V@N4ZU35F1jHm:TPj3zCM=2
r1
!s85 0
!i10b 1
!s100 LL4121EfI?zG]]9j_Qmi31
I@N4ZU35F1jHm:TPj3zCM=2
!i103 1
S1
R5
R6
8/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/testcase.sv
F/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/testcase.sv
R35
R31
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R36
!i122 19
R23
R24
31
R34
!s107 sequence.sv|monitor.sv|sequencer.sv|driver.sv|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|transaction.sv|agent.sv|env.sv|/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/testcase.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/testcase.sv|
!i113 0
R26
R1
Xtransaction_da3_sv_unit
R2
R3
R27
V6TI0LA[XVVjHIFM4]HFHi0
r1
!s85 0
!i10b 1
!s100 JLH:J9TJfcRk>PCjM5l_o1
I6TI0LA[XVVjHIFM4]HFHi0
!i103 1
S1
R5
w1743134456
8/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/transaction_da3.sv
F/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/transaction_da3.sv
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
!i122 24
R23
R24
31
Z42 !s108 1743140728.000000
!s107 /usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|transaction.sv|/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/transaction_da3.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/transaction_da3.sv|
!i113 0
R26
R1
Xtransaction_sv_unit
R2
R3
!s110 1743140728
VGBIBWOk7?VZhM:JeKfO;T1
r1
!s85 0
!i10b 1
!s100 hhl5P2il8cBN]?^FKPK121
IGBIBWOk7?VZhM:JeKfO;T1
!i103 1
S1
R5
w1743133559
8/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/transaction.sv
F/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/transaction.sv
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
!i122 23
R23
R24
31
R42
!s107 /usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|/usr/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/transaction.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/Questa/simple_uvm_factory_1/transaction.sv|
!i113 0
R26
R1
