[Ramulator::Base] [debug] Registering interface MemorySystem...
[Ramulator::Base] [debug] Registering interface Frontend...
[Ramulator::Base] [debug] Registering interface TestIfce...
[Ramulator::Base] [debug] Registering implementation TestImpl2 to interface TestIfce...
[Ramulator::Base] [debug] Registering implementation TestImpl to interface TestIfce...
[Ramulator::Base] [debug] Registering implementation LoadStoreTrace to interface Frontend...
[Ramulator::Base] [debug] Registering implementation ReadWriteTrace to interface Frontend...
[Ramulator::Base] [debug] Registering interface Translation...
[Ramulator::Base] [debug] Registering implementation SimpleO3 to interface Frontend...
[Ramulator::Base] [debug] Registering interface DRAM...
[Ramulator::Base] [debug] Registering interface BHMemorySystem...
[Ramulator::Base] [debug] Registering implementation BHO3 to interface Frontend...
[Ramulator::Base] [debug] Registering implementation GEM5 to interface Frontend...
[Ramulator::Base] [debug] Registering implementation NoTranslation to interface Translation...
[Ramulator::Base] [debug] Registering implementation RandomTranslation to interface Translation...
[Ramulator::Base] [debug] Registering interface BHScheduler...
[Ramulator::Base] [debug] Registering interface Scheduler...
[Ramulator::Base] [debug] Registering interface ControllerPlugin...
[Ramulator::Base] [debug] Registering interface RefreshManager...
[Ramulator::Base] [debug] Registering interface RowPolicy...
[Ramulator::Base] [debug] Registering interface Controller...
[Ramulator::Base] [debug] Registering interface BHDRAMController...
[Ramulator::Base] [debug] Registering interface AddrMapper...
[Ramulator::Base] [debug] Registering implementation BHDRAMSystem to interface MemorySystem...
[Ramulator::Base] [debug] Registering implementation DummyMemorySystem to interface MemorySystem...
[Ramulator::Base] [debug] Registering implementation GenericDRAM to interface MemorySystem...
[Ramulator::Base] [debug] Registering implementation ChRaBaRoCo to interface AddrMapper...
[Ramulator::Base] [debug] Registering implementation RoBaRaCoCh to interface AddrMapper...
[Ramulator::Base] [debug] Registering implementation MOP4CLXOR to interface AddrMapper...
[Ramulator::Base] [debug] Registering implementation ChRaBaRoCo_with_rit to interface AddrMapper...
[Ramulator::Base] [debug] Registering implementation RoBaRaCoCh_with_rit to interface AddrMapper...
[Ramulator::Base] [debug] Registering implementation MOP4CLXOR_with_rit to interface AddrMapper...
[Ramulator::Base] [debug] Registering implementation DDR3 to interface DRAM...
[Ramulator::Base] [debug] Registering implementation DDR4 to interface DRAM...
[Ramulator::Base] [debug] Registering implementation DDR4-VRR to interface DRAM...
[Ramulator::Base] [debug] Registering implementation DDR4-RVRR to interface DRAM...
[Ramulator::Base] [debug] Registering implementation DDR5 to interface DRAM...
[Ramulator::Base] [debug] Registering implementation DDR5-VRR to interface DRAM...
[Ramulator::Base] [debug] Registering implementation DDR5-RVRR to interface DRAM...
[Ramulator::Base] [debug] Registering implementation LPDDR5 to interface DRAM...
[Ramulator::Base] [debug] Registering implementation HBM to interface DRAM...
[Ramulator::Base] [debug] Registering implementation HBM2 to interface DRAM...
[Ramulator::Base] [debug] Registering implementation HBM3 to interface DRAM...
[Ramulator::Base] [debug] Registering implementation BHDRAMController to interface BHDRAMController...
[Ramulator::Base] [debug] Registering implementation DummyController to interface Controller...
[Ramulator::Base] [debug] Registering implementation Generic to interface Controller...
[Ramulator::Base] [debug] Registering implementation PRACDRAMController to interface BHDRAMController...
[Ramulator::Base] [debug] Registering implementation BHScheduler to interface BHScheduler...
[Ramulator::Base] [debug] Registering implementation BlockingScheduler to interface BHScheduler...
[Ramulator::Base] [debug] Registering implementation FRFCFS to interface Scheduler...
[Ramulator::Base] [debug] Registering implementation FCFS to interface Scheduler...
[Ramulator::Base] [debug] Registering implementation BLISS to interface BHScheduler...
[Ramulator::Base] [debug] Registering implementation PRACScheduler to interface BHScheduler...
[Ramulator::Base] [debug] Registering implementation AllBank to interface RefreshManager...
[Ramulator::Base] [debug] Registering implementation OpenRowPolicy to interface RowPolicy...
[Ramulator::Base] [debug] Registering implementation ClosedRowPolicy to interface RowPolicy...
[Ramulator::Base] [debug] Registering implementation TraceRecorder to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation CommandCounter to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation PARA to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation Graphene to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation OracleRH to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation TWiCe-Ideal to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation Hydra to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation RRS to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation AQUA to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation RFMManager to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation BlockHammer to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation BLISS to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation PRAC to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering interface ExampleInterface...
[Ramulator::Base] [debug] Creating an implementation of interface Frontend...
[Ramulator::Base] [debug] Creating implementation RandomTranslation of interface Translation...
[Ramulator::Base] [debug] Creating an implementation of interface MemorySystem...
[Ramulator::Base] [debug] Creating implementation DDR4 of interface DRAM...
[Ramulator::Base] [debug] Creating implementation RoBaRaCoCh of interface AddrMapper...
[Ramulator::Base] [debug] Creating implementation Generic of interface Controller...
[Ramulator::Base] [debug] Creating implementation FCFS of interface Scheduler...
[Ramulator::Base] [debug] Creating implementation AllBank of interface RefreshManager...
[Ramulator::Base] [debug] Creating implementation OpenRowPolicy of interface RowPolicy...
[Ramulator::Base] [debug] Creating implementation Generic of interface Controller...
[Ramulator::Base] [debug] Creating implementation FCFS of interface Scheduler...
[Ramulator::Base] [debug] Creating implementation AllBank of interface RefreshManager...
[Ramulator::Base] [debug] Creating implementation OpenRowPolicy of interface RowPolicy...
[Ramulator::Base] [debug] Creating implementation Generic of interface Controller...
[Ramulator::Base] [debug] Creating implementation FCFS of interface Scheduler...
[Ramulator::Base] [debug] Creating implementation AllBank of interface RefreshManager...
[Ramulator::Base] [debug] Creating implementation OpenRowPolicy of interface RowPolicy...
[Ramulator::Base] [debug] Creating implementation Generic of interface Controller...
[Ramulator::Base] [debug] Creating implementation FCFS of interface Scheduler...
[Ramulator::Base] [debug] Creating implementation AllBank of interface RefreshManager...
[Ramulator::Base] [debug] Creating implementation OpenRowPolicy of interface RowPolicy...
[Ramulator::SimpleO3] [info] Processor Heartbeat 10000000 cycles.
Frontend:
  impl: SimpleO3
  memory_access_cycles_recorded_core_0: 4519004
  cycles_recorded_core_0: 15984414
  llc_mshr_unavailable: 0
  llc_read_misses: 254951
  llc_read_access: 352274
  llc_write_misses: 0
  llc_write_access: 0
  llc_eviction: 254502
  num_expected_insts: 20000000
  Translation:
    impl: RandomTranslation


MemorySystem:
  impl: GenericDRAM
  total_num_other_requests: 0
  total_num_write_requests: 0
  total_num_read_requests: 254516
  memory_system_cycles: 5994155

  DRAM:
    impl: DDR4
    idle_cycles_rank3: 624339
    total_background_energy: 2228629.8918749997
    total_energy_rank1: 557444.61596495507
    idle_cycles_rank0: 721161
    total_energy: 2234298.2474976247
    total_cmd_energy_rank1: 1396.7797149549999
    act_background_energy_rank1: 504028.45500000002
    total_energy_rank2: 562041.25992823998
    active_cycles_rank0: 5383634
    pre_background_energy_rank0: 60847.959374999999
    total_background_energy_rank1: 556047.83625000005
    total_energy_rank0: 557102.59795991995
    total_cmd_energy_rank0: 1633.2648349200001
    act_background_energy_rank3: 503616.763125
    idle_cycles_rank1: 616526
    total_background_energy_rank3: 556295.36624999996
    total_cmd_energy_rank3: 1414.4073945100001
    total_energy_rank3: 557709.77364450996
    total_background_energy_rank0: 555469.333125
    total_cmd_energy: 5668.3556226250003
    pre_background_energy_rank1: 52019.381249999999
    active_cycles_rank1: 5486024
    total_cmd_energy_rank2: 1223.9036782400001
    act_background_energy_rank2: 515223.97499999998
    active_cycles_rank3: 5481543
    pre_background_energy_rank2: 45593.381249999999
    idle_cycles_rank2: 540366
    act_background_energy_rank0: 494621.37375000003
    active_cycles_rank2: 5607880
    total_background_energy_rank2: 560817.35624999995
    pre_background_energy_rank3: 52678.603125000001
  AddrMapper:
    impl: RoBaRaCoCh


  Controller:
    impl: Generic
    id: Channel 0
    avg_read_latency_0: 34.4574776
    read_queue_len_avg_0: 0.361231387
    write_queue_len_0: 0
    queue_len_0: 2174877
    num_other_reqs_0: 0
    num_write_reqs_0: 0
    read_latency_0: 2525802
    priority_queue_len_avg_0: 0.00160156016
    row_hits_0: 1197
    priority_queue_len_0: 9600
    row_misses_0: 840
    row_conflicts_0: 71265
    read_row_misses_0: 840
    queue_len_avg_0: 0.362832963
    read_row_conflicts_core_0: 71265
    read_row_hits_0: 1197
    write_queue_len_avg_0: 0
    read_row_conflicts_0: 71265
    write_row_misses_0: 0
    write_row_conflicts_0: 0
    read_queue_len_0: 2165277
    write_row_hits_0: 0
    read_row_hits_core_0: 1197
    read_row_misses_core_0: 840
    num_read_reqs_0: 73302
    Scheduler:
      impl: FCFS
    RefreshManager:
      impl: AllBank
    RowPolicy:
      impl: OpenRowPolicy



  Controller:
    impl: Generic
    id: Channel 1
    read_queue_len_avg_1: 0.301755965
    priority_queue_len_1: 9579
    write_queue_len_1: 0
    num_write_reqs_1: 0
    row_hits_1: 1078
    row_misses_1: 873
    avg_read_latency_1: 33.7487755
    queue_len_avg_1: 0.303354025
    read_queue_len_1: 1808772
    read_row_misses_1: 873
    priority_queue_len_avg_1: 0.00159805676
    read_row_hits_1: 1078
    queue_len_1: 1818351
    read_row_conflicts_1: 60778
    num_read_reqs_1: 62729
    num_other_reqs_1: 0
    row_conflicts_1: 60778
    write_row_hits_1: 0
    write_queue_len_avg_1: 0
    write_row_misses_1: 0
    write_row_conflicts_1: 0
    read_row_hits_core_0: 1078
    read_row_misses_core_0: 873
    read_latency_1: 2117027
    read_row_conflicts_core_0: 60778
    Scheduler:
      impl: FCFS
    RefreshManager:
      impl: AllBank
    RowPolicy:
      impl: OpenRowPolicy



  Controller:
    impl: Generic
    id: Channel 2
    read_latency_2: 1856871
    queue_len_avg_2: 0.266311944
    priority_queue_len_2: 9529
    read_queue_len_avg_2: 0.264722228
    write_queue_len_2: 0
    queue_len_2: 1596315
    num_write_reqs_2: 0
    row_hits_2: 959
    avg_read_latency_2: 33.7760277
    write_queue_len_avg_2: 0
    num_other_reqs_2: 0
    row_misses_2: 876
    write_row_hits_2: 0
    row_conflicts_2: 53141
    write_row_conflicts_2: 0
    read_row_hits_2: 959
    read_row_misses_2: 876
    read_row_conflicts_2: 53141
    write_row_misses_2: 0
    read_row_conflicts_core_0: 53141
    num_read_reqs_2: 54976
    priority_queue_len_avg_2: 0.00158971536
    read_row_hits_core_0: 959
    read_queue_len_2: 1586786
    read_row_misses_core_0: 876
    Scheduler:
      impl: FCFS
    RefreshManager:
      impl: AllBank
    RowPolicy:
      impl: OpenRowPolicy



  Controller:
    impl: Generic
    id: Channel 3
    priority_queue_len_avg_3: 0.00163192314
    write_queue_len_avg_3: 0
    queue_len_avg_3: 0.307967007
    avg_read_latency_3: 33.8280411
    priority_queue_len_3: 9782
    read_queue_len_3: 1836220
    queue_len_3: 1846002
    num_write_reqs_3: 0
    row_hits_3: 1076
    row_conflicts_3: 61553
    read_row_misses_3: 880
    read_row_hits_3: 1076
    write_row_conflicts_3: 0
    read_row_conflicts_3: 61553
    row_misses_3: 880
    write_row_hits_3: 0
    write_row_misses_3: 0
    read_row_hits_core_0: 1076
    num_other_reqs_3: 0
    read_row_misses_core_0: 880
    read_row_conflicts_core_0: 61553
    read_latency_3: 2148385
    read_queue_len_avg_3: 0.306335092
    write_queue_len_3: 0
    num_read_reqs_3: 63509
    Scheduler:
      impl: FCFS
    RefreshManager:
      impl: AllBank
    RowPolicy:
      impl: OpenRowPolicy



