CS42L42_ADC_OVFL_INT_MASK,VAR_0
CS42L42_ADC_OVFL_MASK,VAR_1
CS42L42_ADC_OVFL_SHIFT,VAR_2
CS42L42_ASPRX_EARLY_MASK,VAR_3
CS42L42_ASPRX_EARLY_SHIFT,VAR_4
CS42L42_ASPRX_ERROR_MASK,VAR_5
CS42L42_ASPRX_ERROR_SHIFT,VAR_6
CS42L42_ASPRX_LATE_MASK,VAR_7
CS42L42_ASPRX_LATE_SHIFT,VAR_8
CS42L42_ASPRX_NOLRCK_MASK,VAR_9
CS42L42_ASPRX_NOLRCK_SHIFT,VAR_10
CS42L42_ASPRX_OVLD_MASK,VAR_11
CS42L42_ASPRX_OVLD_SHIFT,VAR_12
CS42L42_ASPTX_EARLY_MASK,VAR_13
CS42L42_ASPTX_EARLY_SHIFT,VAR_14
CS42L42_ASPTX_LATE_MASK,VAR_15
CS42L42_ASPTX_LATE_SHIFT,VAR_16
CS42L42_ASPTX_NOLRCK_MASK,VAR_17
CS42L42_ASPTX_NOLRCK_SHIFT,VAR_18
CS42L42_ASPTX_SMERROR_MASK,VAR_19
CS42L42_ASPTX_SMERROR_SHIFT,VAR_20
CS42L42_ASP_RX_INT_MASK,VAR_21
CS42L42_ASP_TX_INT_MASK,VAR_22
CS42L42_CODEC_INT_MASK,VAR_23
CS42L42_DET_INT1_MASK,VAR_24
CS42L42_DET_INT2_MASK,VAR_25
CS42L42_EQ_BIQUAD_OVFL_MASK,VAR_26
CS42L42_EQ_BIQUAD_OVFL_SHIFT,VAR_27
CS42L42_EQ_OVFL_MASK,VAR_28
CS42L42_EQ_OVFL_SHIFT,VAR_29
CS42L42_HSBIAS_SENSE_MASK,VAR_30
CS42L42_HSBIAS_SENSE_SHIFT,VAR_31
CS42L42_HSDET_AUTO_DONE_MASK,VAR_32
CS42L42_HSDET_AUTO_DONE_SHIFT,VAR_33
CS42L42_MIXER_INT_MASK,VAR_34
CS42L42_MIX_CHA_OVFL_MASK,VAR_35
CS42L42_MIX_CHA_OVFL_SHIFT,VAR_36
CS42L42_MIX_CHB_OVFL_MASK,VAR_37
CS42L42_MIX_CHB_OVFL_SHIFT,VAR_38
CS42L42_M_DETECT_FT_MASK,VAR_39
CS42L42_M_DETECT_FT_SHIFT,VAR_40
CS42L42_M_DETECT_TF_MASK,VAR_41
CS42L42_M_DETECT_TF_SHIFT,VAR_42
CS42L42_M_HSBIAS_HIZ_MASK,VAR_43
CS42L42_M_HSBIAS_HIZ_SHIFT,VAR_44
CS42L42_M_SHORT_DET_MASK,VAR_45
CS42L42_M_SHORT_DET_SHIFT,VAR_46
CS42L42_M_SHORT_RLS_MASK,VAR_47
CS42L42_M_SHORT_RLS_SHIFT,VAR_48
CS42L42_PDN_DONE_MASK,VAR_49
CS42L42_PDN_DONE_SHIFT,VAR_50
CS42L42_PLL_LOCK_INT_MASK,VAR_51
CS42L42_PLL_LOCK_MASK,VAR_52
CS42L42_PLL_LOCK_SHIFT,VAR_53
CS42L42_RS_PLUG_MASK,VAR_54
CS42L42_RS_PLUG_SHIFT,VAR_55
CS42L42_RS_UNPLUG_MASK,VAR_56
CS42L42_RS_UNPLUG_SHIFT,VAR_57
CS42L42_SRCPL_ADC_LK_MASK,VAR_58
CS42L42_SRCPL_ADC_LK_SHIFT,VAR_59
CS42L42_SRCPL_ADC_UNLK_MASK,VAR_60
CS42L42_SRCPL_ADC_UNLK_SHIFT,VAR_61
CS42L42_SRCPL_DAC_LK_MASK,VAR_62
CS42L42_SRCPL_DAC_LK_SHIFT,VAR_63
CS42L42_SRCPL_DAC_UNLK_MASK,VAR_64
CS42L42_SRCPL_DAC_UNLK_SHIFT,VAR_65
CS42L42_SRCPL_INT_MASK,VAR_66
CS42L42_SRC_ILK_MASK,VAR_67
CS42L42_SRC_ILK_SHIFT,VAR_68
CS42L42_SRC_INT_MASK,VAR_69
CS42L42_SRC_IUNLK_MASK,VAR_70
CS42L42_SRC_IUNLK_SHIFT,VAR_71
CS42L42_SRC_OLK_MASK,VAR_72
CS42L42_SRC_OLK_SHIFT,VAR_73
CS42L42_SRC_OUNLK_MASK,VAR_74
CS42L42_SRC_OUNLK_SHIFT,VAR_75
CS42L42_TIP_SENSE_PLUG_MASK,VAR_76
CS42L42_TIP_SENSE_PLUG_SHIFT,VAR_77
CS42L42_TIP_SENSE_UNPLUG_MASK,VAR_78
CS42L42_TIP_SENSE_UNPLUG_SHIFT,VAR_79
CS42L42_TSRS_PLUG_INT_MASK,VAR_80
CS42L42_TS_PLUG_MASK,VAR_81
CS42L42_TS_PLUG_SHIFT,VAR_82
CS42L42_TS_UNPLUG_MASK,VAR_83
CS42L42_TS_UNPLUG_SHIFT,VAR_84
CS42L42_VPMON_INT_MASK,VAR_85
CS42L42_VPMON_MASK,VAR_86
CS42L42_VPMON_SHIFT,VAR_87
regmap_update_bits,FUNC_0
cs42l42_set_interrupt_masks,FUNC_1
cs42l42,VAR_88
