m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4
valtera_avalon_sc_fifo
Z1 !s110 1712092637
!i10b 1
!s100 o<4[h9[aF_<eG3j;6n1=<2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
ImhSl?oHCkX_U<O:43BM053
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1712087355
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/altera_avalon_sc_fifo.v
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/altera_avalon_sc_fifo.v
!i122 6
L0 21 895
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1712092637.000000
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/altera_avalon_sc_fifo.v|
!i113 1
Z7 o-work work
Z8 tCvgOpt 0
valtera_merlin_arb_adder
Z9 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
R1
!i10b 1
!s100 i`gEcf6CXTclhiOMi9mRD2
R2
IFz;<j>SenSm_?So`;zXbe0
R3
S1
R0
R4
Z10 8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/altera_merlin_arbitrator.sv
Z11 FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/altera_merlin_arbitrator.sv
!i122 7
L0 228 45
R5
r1
!s85 0
31
R6
Z12 !s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/altera_merlin_arbitrator.sv|
Z13 !s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/altera_merlin_arbitrator.sv|
!i113 1
R7
R8
valtera_merlin_arbitrator
R9
R1
!i10b 1
!s100 ]2njmcIAE=WRz[E876GaK3
R2
I[F][`mk@PH`dh?HGUR`nY1
R3
S1
R0
R4
R10
R11
!i122 7
L0 103 121
R5
r1
!s85 0
31
R6
R12
R13
!i113 1
R7
R8
valtera_merlin_burst_uncompressor
R9
R1
!i10b 1
!s100 f5?g@0D[3mRE6h_kkF_Tg3
R2
IhI^]ZF;_IQKEU[Teh02D90
R3
S1
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/altera_merlin_burst_uncompressor.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/altera_merlin_burst_uncompressor.sv
!i122 8
L0 40 256
R5
r1
!s85 0
31
R6
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/altera_merlin_burst_uncompressor.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/altera_merlin_burst_uncompressor.sv|
!i113 1
R7
R8
valtera_merlin_master_agent
R9
R1
!i10b 1
!s100 0Oa@3`81E13?iQ<2;9MB33
R2
Iioz:XPX>L_1VAdg@Q@JQB2
R3
S1
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/altera_merlin_master_agent.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/altera_merlin_master_agent.sv
!i122 9
L0 28 276
R5
r1
!s85 0
31
R6
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/altera_merlin_master_agent.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/altera_merlin_master_agent.sv|
!i113 1
R7
R8
valtera_merlin_master_translator
R9
R1
!i10b 1
!s100 fR3Ff6Pe4h_lQXBchi=m63
R2
I4@MoY21^9X]^oS1IhgFN20
R3
S1
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/altera_merlin_master_translator.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/altera_merlin_master_translator.sv
!i122 10
L0 32 525
R5
r1
!s85 0
31
R6
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/altera_merlin_master_translator.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/altera_merlin_master_translator.sv|
!i113 1
R7
R8
valtera_merlin_slave_agent
R9
Z14 !s110 1712092638
!i10b 1
!s100 ik7ACS8g5]^IS7Xe5iU]P3
R2
ISOX]b]8l;lT0gQH?`nNA13
R3
S1
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/altera_merlin_slave_agent.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/altera_merlin_slave_agent.sv
!i122 11
L0 34 588
R5
r1
!s85 0
31
R6
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/altera_merlin_slave_agent.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/altera_merlin_slave_agent.sv|
!i113 1
R7
R8
valtera_merlin_slave_translator
R9
R14
!i10b 1
!s100 n?8_4jLIz<NL:?<dYjeFI3
R2
I9;E3bbBR<SA:dmdKWC7;_2
R3
S1
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/altera_merlin_slave_translator.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/altera_merlin_slave_translator.sv
!i122 12
L0 35 448
R5
r1
!s85 0
31
Z15 !s108 1712092638.000000
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/altera_merlin_slave_translator.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/altera_merlin_slave_translator.sv|
!i113 1
R7
R8
vlab_PD4
!s110 1712092631
!i10b 1
!s100 AjT3VJ^lQ5g=PQUR8Q]kS1
R2
IB?XE@b;W<E4S;HgRA:g]:1
R3
R0
Z16 w1712087351
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/lab_PD4.v
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/lab_PD4.v
!i122 5
L0 6 79
R5
r1
!s85 0
31
!s108 1712092631.000000
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/lab_PD4.v|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/lab_PD4.v|
!i113 1
R7
R8
nlab_@p@d4
vlab_PD4_mm_interconnect_0
R14
!i10b 1
!s100 LhXTeYA4?2jD;olo__o0A1
R2
I?6]]W>YLcZdm3z4KHWJ?k2
R3
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0.v
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0.v
!i122 13
L0 9 1238
R5
r1
!s85 0
31
R15
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0.v|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0.v|
!i113 1
R7
R8
nlab_@p@d4_mm_interconnect_0
vlab_PD4_mm_interconnect_0_avalon_st_adapter
R14
!i10b 1
!s100 IA3YoE?dabUPPA[LLIjMU0
R2
I<6<[zeFjRFk3BXRZ[eOS]2
R3
R0
Z17 w1712087356
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0_avalon_st_adapter.v
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0_avalon_st_adapter.v
!i122 14
L0 9 194
R5
r1
!s85 0
31
R15
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0_avalon_st_adapter.v|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0_avalon_st_adapter.v|
!i113 1
R7
R8
nlab_@p@d4_mm_interconnect_0_avalon_st_adapter
vlab_PD4_mm_interconnect_0_avalon_st_adapter_error_adapter_0
R9
R14
!i10b 1
!s100 R]Wfz1T:5gPWXSfF<N:N_0
R2
I61;DgRVTR@m6Q>A>Jd]0[1
R3
S1
R0
R17
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
!i122 15
L0 66 41
R5
r1
!s85 0
31
R15
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!i113 1
R7
R8
nlab_@p@d4_mm_interconnect_0_avalon_st_adapter_error_adapter_0
vlab_PD4_mm_interconnect_0_cmd_demux
R9
R14
!i10b 1
!s100 KHzmlLZ>zDHb1NA_<eUdC0
R2
IUz6F^9CUhkUK`KfY3@Qzo3
R3
S1
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0_cmd_demux.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0_cmd_demux.sv
!i122 16
L0 43 87
R5
r1
!s85 0
31
R15
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0_cmd_demux.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0_cmd_demux.sv|
!i113 1
R7
R8
nlab_@p@d4_mm_interconnect_0_cmd_demux
vlab_PD4_mm_interconnect_0_cmd_mux
R9
R14
!i10b 1
!s100 JH82A31Fi5h[dTb<hST[Q1
R2
IUYc]JQMgz`LW3M5^>9N`U2
R3
S1
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0_cmd_mux.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0_cmd_mux.sv
!i122 17
L0 51 44
R5
r1
!s85 0
31
R15
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0_cmd_mux.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0_cmd_mux.sv|
!i113 1
R7
R8
nlab_@p@d4_mm_interconnect_0_cmd_mux
vlab_PD4_mm_interconnect_0_router
R9
R14
!i10b 1
!s100 em]Q9@8iZciO5YMXWWdRT1
R2
I6]Ag:9IVcJMhSF5;BK6:;1
R3
S1
R0
R4
Z18 8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0_router.sv
Z19 FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0_router.sv
!i122 18
L0 84 155
R5
r1
!s85 0
31
R15
Z20 !s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0_router.sv|
Z21 !s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0_router.sv|
!i113 1
R7
R8
nlab_@p@d4_mm_interconnect_0_router
vlab_PD4_mm_interconnect_0_router_001
R9
R14
!i10b 1
!s100 2Z?__n`[C7L2gRND:z1PH2
R2
I7TnYg;k:loEblzQhE8SfS1
R3
S1
R0
R4
Z22 8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0_router_001.sv
Z23 FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0_router_001.sv
!i122 19
L0 84 135
R5
r1
!s85 0
31
R15
Z24 !s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0_router_001.sv|
Z25 !s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0_router_001.sv|
!i113 1
R7
R8
nlab_@p@d4_mm_interconnect_0_router_001
vlab_PD4_mm_interconnect_0_router_001_default_decode
R9
R14
!i10b 1
!s100 6h>_IQ8Fd7]FjEMoEjKJ;1
R2
IMJGOn<L[iLacf5XM6cVHk0
R3
S1
R0
R4
R22
R23
!i122 19
Z26 L0 45 37
R5
r1
!s85 0
31
R15
R24
R25
!i113 1
R7
R8
nlab_@p@d4_mm_interconnect_0_router_001_default_decode
vlab_PD4_mm_interconnect_0_router_default_decode
R9
R14
!i10b 1
!s100 Mj4Gl77A4hF3e<0GXCa551
R2
I?i?AHRZKePd<k]f:TOREk0
R3
S1
R0
R4
R18
R19
!i122 18
R26
R5
r1
!s85 0
31
R15
R20
R21
!i113 1
R7
R8
nlab_@p@d4_mm_interconnect_0_router_default_decode
vlab_PD4_mm_interconnect_0_rsp_demux
R9
R14
!i10b 1
!s100 kY9`D?TROW]DG;koU^MnR3
R2
I@Ja:5e4bXoU6_o`79Cmi70
R3
S1
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0_rsp_demux.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0_rsp_demux.sv
!i122 20
L0 43 57
R5
r1
!s85 0
31
R15
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0_rsp_demux.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0_rsp_demux.sv|
!i113 1
R7
R8
nlab_@p@d4_mm_interconnect_0_rsp_demux
vlab_PD4_mm_interconnect_0_rsp_mux
R9
R14
!i10b 1
!s100 B@0VKBo`D3m9bbY?ZTXMW2
R2
I[mFfeFPY>4eFfdm93j^o83
R3
S1
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0_rsp_mux.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0_rsp_mux.sv
!i122 21
L0 51 313
R5
r1
!s85 0
31
R15
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0_rsp_mux.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/lab_PD4_mm_interconnect_0_rsp_mux.sv|
!i113 1
R7
R8
nlab_@p@d4_mm_interconnect_0_rsp_mux
vlab_PD4_top
R9
!s110 1712092611
!i10b 1
!s100 CTDZ8PPV@R7b3BZ:bSKLl2
R2
IhVIc6=zSom2KN[Mol]N<O2
R3
S1
R0
w1712090417
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4_top.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4_top.sv
!i122 0
Z27 L0 2 17
R5
r1
!s85 0
31
!s108 1712092611.000000
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4_top.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4_top.sv|
!i113 1
R7
R8
nlab_@p@d4_top
vmy_Dslave
R9
R14
!i10b 1
!s100 NHU8bQz8I>UXoGR@7BeN13
R2
I?=@fo>QaU86:TDGGzLfKP2
R3
S1
R0
R16
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/my_Dslave.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/my_Dslave.sv
!i122 22
Z28 L0 2 22
R5
r1
!s85 0
31
R15
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/my_Dslave.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/my_Dslave.sv|
!i113 1
R7
R8
nmy_@dslave
vmy_master
R9
R14
!i10b 1
!s100 XKnGQzRSOWDBoHA7YbWPZ0
R2
I[3@f7cga2Q[O2=7[MO78Y3
R3
S1
R0
R16
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/my_master.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/my_master.sv
!i122 23
L0 3 55
R5
r1
!s85 0
31
R15
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/my_master.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/my_master.sv|
!i113 1
R7
R8
vmy_slave
R9
R14
!i10b 1
!s100 9GQZYSYEenoaaanfD8]A71
R2
IB2Zg5fc3:g[1>:KP[n01A2
R3
S1
R0
R16
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/my_slave.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/my_slave.sv
!i122 24
R28
R5
r1
!s85 0
31
R15
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/my_slave.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/lab_PD4/simulation/submodules/my_slave.sv|
!i113 1
R7
R8
vtb_lab_PD4_top
R9
!s110 1712097638
!i10b 1
!s100 ?5k0S6O^[84Gi`Ei7@Khi2
R2
I0LA1G@Do==ZQoZZz@J_oE2
R3
S1
R0
w1712096955
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/tb_lab_PD4_top.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/tb_lab_PD4_top.sv
!i122 25
R27
R5
r1
!s85 0
31
!s108 1712097637.000000
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/tb_lab_PD4_top.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab11 - lab_PD4/lab_PD4/tb_lab_PD4_top.sv|
!i113 1
R7
R8
ntb_lab_@p@d4_top
