-- VHDL Entity OBC_test.OBC_SPI_TB.interface
--
-- Created:
--          by - student.UNKNOWN (DESKTOP-3I0F3HP)
--          at - 15:13:10 17.07.2020
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;

ENTITY OBC_SPI_TB IS
   GENERIC( 
      dataBitNb : positive := 8
   );
   PORT( 
      SS1_n       : IN     std_ulogic;
      SS2_n       : IN     std_ulogic;
      SS3_n       : IN     std_ulogic;
      endTransfer : IN     std_logic;
      masterFull  : IN     std_ulogic;
      sClk        : IN     std_ulogic;
      slaveData   : IN     std_ulogic_vector (dataBitNb-1 DOWNTO 0);
      slaveEmpty  : IN     std_ulogic;
      SlaveSelect : OUT    unsigned (1 DOWNTO 0);
      clock       : OUT    std_logic;
      masterData  : OUT    std_ulogic_vector (dataBitNb-1 DOWNTO 0);
      masterWr    : OUT    std_ulogic;
      reset       : OUT    std_logic;
      slaveRd     : OUT    std_ulogic
   );

-- Declarations

END OBC_SPI_TB ;

