VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN parameterized_ring_counter ;
UNITS DISTANCE MICRONS 2000 ;
DIEAREA ( 0 0 ) ( 69780 69780 ) ;
ROW ROW_0 FreePDK45_38x28_10R_NP_162NW_34O 2280 2800 N DO 172 BY 1 STEP 380 0 ;
ROW ROW_1 FreePDK45_38x28_10R_NP_162NW_34O 2280 5600 FS DO 172 BY 1 STEP 380 0 ;
ROW ROW_2 FreePDK45_38x28_10R_NP_162NW_34O 2280 8400 N DO 172 BY 1 STEP 380 0 ;
ROW ROW_3 FreePDK45_38x28_10R_NP_162NW_34O 2280 11200 FS DO 172 BY 1 STEP 380 0 ;
ROW ROW_4 FreePDK45_38x28_10R_NP_162NW_34O 2280 14000 N DO 172 BY 1 STEP 380 0 ;
ROW ROW_5 FreePDK45_38x28_10R_NP_162NW_34O 2280 16800 FS DO 172 BY 1 STEP 380 0 ;
ROW ROW_6 FreePDK45_38x28_10R_NP_162NW_34O 2280 19600 N DO 172 BY 1 STEP 380 0 ;
ROW ROW_7 FreePDK45_38x28_10R_NP_162NW_34O 2280 22400 FS DO 172 BY 1 STEP 380 0 ;
ROW ROW_8 FreePDK45_38x28_10R_NP_162NW_34O 2280 25200 N DO 172 BY 1 STEP 380 0 ;
ROW ROW_9 FreePDK45_38x28_10R_NP_162NW_34O 2280 28000 FS DO 172 BY 1 STEP 380 0 ;
ROW ROW_10 FreePDK45_38x28_10R_NP_162NW_34O 2280 30800 N DO 172 BY 1 STEP 380 0 ;
ROW ROW_11 FreePDK45_38x28_10R_NP_162NW_34O 2280 33600 FS DO 172 BY 1 STEP 380 0 ;
ROW ROW_12 FreePDK45_38x28_10R_NP_162NW_34O 2280 36400 N DO 172 BY 1 STEP 380 0 ;
ROW ROW_13 FreePDK45_38x28_10R_NP_162NW_34O 2280 39200 FS DO 172 BY 1 STEP 380 0 ;
ROW ROW_14 FreePDK45_38x28_10R_NP_162NW_34O 2280 42000 N DO 172 BY 1 STEP 380 0 ;
ROW ROW_15 FreePDK45_38x28_10R_NP_162NW_34O 2280 44800 FS DO 172 BY 1 STEP 380 0 ;
ROW ROW_16 FreePDK45_38x28_10R_NP_162NW_34O 2280 47600 N DO 172 BY 1 STEP 380 0 ;
ROW ROW_17 FreePDK45_38x28_10R_NP_162NW_34O 2280 50400 FS DO 172 BY 1 STEP 380 0 ;
ROW ROW_18 FreePDK45_38x28_10R_NP_162NW_34O 2280 53200 N DO 172 BY 1 STEP 380 0 ;
ROW ROW_19 FreePDK45_38x28_10R_NP_162NW_34O 2280 56000 FS DO 172 BY 1 STEP 380 0 ;
ROW ROW_20 FreePDK45_38x28_10R_NP_162NW_34O 2280 58800 N DO 172 BY 1 STEP 380 0 ;
ROW ROW_21 FreePDK45_38x28_10R_NP_162NW_34O 2280 61600 FS DO 172 BY 1 STEP 380 0 ;
ROW ROW_22 FreePDK45_38x28_10R_NP_162NW_34O 2280 64400 N DO 172 BY 1 STEP 380 0 ;
TRACKS X 190 DO 183 STEP 380 LAYER metal1 ;
TRACKS Y 140 DO 249 STEP 280 LAYER metal1 ;
TRACKS X 190 DO 183 STEP 380 LAYER metal2 ;
TRACKS Y 140 DO 249 STEP 280 LAYER metal2 ;
TRACKS X 190 DO 183 STEP 380 LAYER metal3 ;
TRACKS Y 140 DO 249 STEP 280 LAYER metal3 ;
TRACKS X 190 DO 125 STEP 560 LAYER metal4 ;
TRACKS Y 140 DO 125 STEP 560 LAYER metal4 ;
TRACKS X 190 DO 125 STEP 560 LAYER metal5 ;
TRACKS Y 140 DO 125 STEP 560 LAYER metal5 ;
TRACKS X 190 DO 125 STEP 560 LAYER metal6 ;
TRACKS Y 140 DO 125 STEP 560 LAYER metal6 ;
TRACKS X 1790 DO 43 STEP 1600 LAYER metal7 ;
TRACKS Y 1740 DO 43 STEP 1600 LAYER metal7 ;
TRACKS X 1790 DO 43 STEP 1600 LAYER metal8 ;
TRACKS Y 1740 DO 43 STEP 1600 LAYER metal8 ;
TRACKS X 3390 DO 21 STEP 3200 LAYER metal9 ;
TRACKS Y 3340 DO 21 STEP 3200 LAYER metal9 ;
TRACKS X 3390 DO 21 STEP 3200 LAYER metal10 ;
TRACKS Y 3340 DO 21 STEP 3200 LAYER metal10 ;
GCELLGRID X 0 DO 16 STEP 4200 ;
GCELLGRID Y 0 DO 16 STEP 4200 ;
VIAS 3 ;
    - via1_2_960_340_1_3_300_300 + VIARULE Via1Array-0 + CUTSIZE 140 140  + LAYERS metal1 via1 metal2  + CUTSPACING 160 160  + ENCLOSURE 70 100 70 70  + ROWCOL 1 3  ;
    - via2_3_960_340_1_3_320_320 + VIARULE Via2Array-0 + CUTSIZE 140 140  + LAYERS metal2 via2 metal3  + CUTSPACING 180 180  + ENCLOSURE 70 70 70 70  + ROWCOL 1 3  ;
    - via3_4_960_340_1_3_320_320 + VIARULE Via3Array-0 + CUTSIZE 140 140  + LAYERS metal3 via3 metal4  + CUTSPACING 180 180  + ENCLOSURE 70 70 90 70  + ROWCOL 1 3  ;
END VIAS
COMPONENTS 241 ;
    - FILLER_0_1 FILLCELL_X32 + SOURCE DIST + PLACED ( 2660 2800 ) N ;
    - FILLER_0_129 FILLCELL_X32 + SOURCE DIST + PLACED ( 51300 2800 ) N ;
    - FILLER_0_161 FILLCELL_X8 + SOURCE DIST + PLACED ( 63460 2800 ) N ;
    - FILLER_0_169 FILLCELL_X2 + SOURCE DIST + PLACED ( 66500 2800 ) N ;
    - FILLER_0_33 FILLCELL_X32 + SOURCE DIST + PLACED ( 14820 2800 ) N ;
    - FILLER_0_65 FILLCELL_X32 + SOURCE DIST + PLACED ( 26980 2800 ) N ;
    - FILLER_0_97 FILLCELL_X32 + SOURCE DIST + PLACED ( 39140 2800 ) N ;
    - FILLER_10_126 FILLCELL_X32 + SOURCE DIST + PLACED ( 50160 30800 ) N ;
    - FILLER_10_158 FILLCELL_X8 + SOURCE DIST + PLACED ( 62320 30800 ) N ;
    - FILLER_10_166 FILLCELL_X4 + SOURCE DIST + PLACED ( 65360 30800 ) N ;
    - FILLER_10_170 FILLCELL_X1 + SOURCE DIST + PLACED ( 66880 30800 ) N ;
    - FILLER_10_30 FILLCELL_X1 + SOURCE DIST + PLACED ( 13680 30800 ) N ;
    - FILLER_10_38 FILLCELL_X1 + SOURCE DIST + PLACED ( 16720 30800 ) N ;
    - FILLER_10_43 FILLCELL_X2 + SOURCE DIST + PLACED ( 18620 30800 ) N ;
    - FILLER_10_62 FILLCELL_X32 + SOURCE DIST + PLACED ( 25840 30800 ) N ;
    - FILLER_10_94 FILLCELL_X32 + SOURCE DIST + PLACED ( 38000 30800 ) N ;
    - FILLER_11_111 FILLCELL_X32 + SOURCE DIST + PLACED ( 44460 33600 ) FS ;
    - FILLER_11_143 FILLCELL_X4 + SOURCE DIST + PLACED ( 56620 33600 ) FS ;
    - FILLER_11_147 FILLCELL_X1 + SOURCE DIST + PLACED ( 58140 33600 ) FS ;
    - FILLER_11_151 FILLCELL_X2 + SOURCE DIST + PLACED ( 59660 33600 ) FS ;
    - FILLER_11_156 FILLCELL_X8 + SOURCE DIST + PLACED ( 61560 33600 ) FS ;
    - FILLER_11_164 FILLCELL_X4 + SOURCE DIST + PLACED ( 64600 33600 ) FS ;
    - FILLER_11_168 FILLCELL_X2 + SOURCE DIST + PLACED ( 66120 33600 ) FS ;
    - FILLER_11_170 FILLCELL_X1 + SOURCE DIST + PLACED ( 66880 33600 ) FS ;
    - FILLER_11_29 FILLCELL_X1 + SOURCE DIST + PLACED ( 13300 33600 ) FS ;
    - FILLER_11_4 FILLCELL_X1 + SOURCE DIST + PLACED ( 3800 33600 ) FS ;
    - FILLER_11_44 FILLCELL_X1 + SOURCE DIST + PLACED ( 19000 33600 ) FS ;
    - FILLER_11_62 FILLCELL_X8 + SOURCE DIST + PLACED ( 25840 33600 ) FS ;
    - FILLER_11_70 FILLCELL_X4 + SOURCE DIST + PLACED ( 28880 33600 ) FS ;
    - FILLER_11_79 FILLCELL_X32 + SOURCE DIST + PLACED ( 32300 33600 ) FS ;
    - FILLER_12_11 FILLCELL_X8 + SOURCE DIST + PLACED ( 6460 36400 ) N ;
    - FILLER_12_111 FILLCELL_X32 + SOURCE DIST + PLACED ( 44460 36400 ) N ;
    - FILLER_12_143 FILLCELL_X16 + SOURCE DIST + PLACED ( 56620 36400 ) N ;
    - FILLER_12_159 FILLCELL_X8 + SOURCE DIST + PLACED ( 62700 36400 ) N ;
    - FILLER_12_167 FILLCELL_X4 + SOURCE DIST + PLACED ( 65740 36400 ) N ;
    - FILLER_12_19 FILLCELL_X4 + SOURCE DIST + PLACED ( 9500 36400 ) N ;
    - FILLER_12_34 FILLCELL_X8 + SOURCE DIST + PLACED ( 15200 36400 ) N ;
    - FILLER_12_42 FILLCELL_X1 + SOURCE DIST + PLACED ( 18240 36400 ) N ;
    - FILLER_12_47 FILLCELL_X32 + SOURCE DIST + PLACED ( 20140 36400 ) N ;
    - FILLER_12_79 FILLCELL_X32 + SOURCE DIST + PLACED ( 32300 36400 ) N ;
    - FILLER_13_1 FILLCELL_X32 + SOURCE DIST + PLACED ( 2660 39200 ) FS ;
    - FILLER_13_129 FILLCELL_X32 + SOURCE DIST + PLACED ( 51300 39200 ) FS ;
    - FILLER_13_161 FILLCELL_X8 + SOURCE DIST + PLACED ( 63460 39200 ) FS ;
    - FILLER_13_169 FILLCELL_X2 + SOURCE DIST + PLACED ( 66500 39200 ) FS ;
    - FILLER_13_33 FILLCELL_X32 + SOURCE DIST + PLACED ( 14820 39200 ) FS ;
    - FILLER_13_65 FILLCELL_X32 + SOURCE DIST + PLACED ( 26980 39200 ) FS ;
    - FILLER_13_97 FILLCELL_X32 + SOURCE DIST + PLACED ( 39140 39200 ) FS ;
    - FILLER_14_1 FILLCELL_X32 + SOURCE DIST + PLACED ( 2660 42000 ) N ;
    - FILLER_14_129 FILLCELL_X32 + SOURCE DIST + PLACED ( 51300 42000 ) N ;
    - FILLER_14_161 FILLCELL_X8 + SOURCE DIST + PLACED ( 63460 42000 ) N ;
    - FILLER_14_169 FILLCELL_X2 + SOURCE DIST + PLACED ( 66500 42000 ) N ;
    - FILLER_14_33 FILLCELL_X32 + SOURCE DIST + PLACED ( 14820 42000 ) N ;
    - FILLER_14_65 FILLCELL_X32 + SOURCE DIST + PLACED ( 26980 42000 ) N ;
    - FILLER_14_97 FILLCELL_X32 + SOURCE DIST + PLACED ( 39140 42000 ) N ;
    - FILLER_15_1 FILLCELL_X32 + SOURCE DIST + PLACED ( 2660 44800 ) FS ;
    - FILLER_15_129 FILLCELL_X32 + SOURCE DIST + PLACED ( 51300 44800 ) FS ;
    - FILLER_15_161 FILLCELL_X8 + SOURCE DIST + PLACED ( 63460 44800 ) FS ;
    - FILLER_15_169 FILLCELL_X2 + SOURCE DIST + PLACED ( 66500 44800 ) FS ;
    - FILLER_15_33 FILLCELL_X32 + SOURCE DIST + PLACED ( 14820 44800 ) FS ;
    - FILLER_15_65 FILLCELL_X32 + SOURCE DIST + PLACED ( 26980 44800 ) FS ;
    - FILLER_15_97 FILLCELL_X32 + SOURCE DIST + PLACED ( 39140 44800 ) FS ;
    - FILLER_16_1 FILLCELL_X32 + SOURCE DIST + PLACED ( 2660 47600 ) N ;
    - FILLER_16_129 FILLCELL_X32 + SOURCE DIST + PLACED ( 51300 47600 ) N ;
    - FILLER_16_161 FILLCELL_X8 + SOURCE DIST + PLACED ( 63460 47600 ) N ;
    - FILLER_16_169 FILLCELL_X2 + SOURCE DIST + PLACED ( 66500 47600 ) N ;
    - FILLER_16_33 FILLCELL_X32 + SOURCE DIST + PLACED ( 14820 47600 ) N ;
    - FILLER_16_65 FILLCELL_X32 + SOURCE DIST + PLACED ( 26980 47600 ) N ;
    - FILLER_16_97 FILLCELL_X32 + SOURCE DIST + PLACED ( 39140 47600 ) N ;
    - FILLER_17_1 FILLCELL_X32 + SOURCE DIST + PLACED ( 2660 50400 ) FS ;
    - FILLER_17_129 FILLCELL_X32 + SOURCE DIST + PLACED ( 51300 50400 ) FS ;
    - FILLER_17_161 FILLCELL_X8 + SOURCE DIST + PLACED ( 63460 50400 ) FS ;
    - FILLER_17_169 FILLCELL_X2 + SOURCE DIST + PLACED ( 66500 50400 ) FS ;
    - FILLER_17_33 FILLCELL_X32 + SOURCE DIST + PLACED ( 14820 50400 ) FS ;
    - FILLER_17_65 FILLCELL_X32 + SOURCE DIST + PLACED ( 26980 50400 ) FS ;
    - FILLER_17_97 FILLCELL_X32 + SOURCE DIST + PLACED ( 39140 50400 ) FS ;
    - FILLER_18_1 FILLCELL_X32 + SOURCE DIST + PLACED ( 2660 53200 ) N ;
    - FILLER_18_129 FILLCELL_X32 + SOURCE DIST + PLACED ( 51300 53200 ) N ;
    - FILLER_18_161 FILLCELL_X8 + SOURCE DIST + PLACED ( 63460 53200 ) N ;
    - FILLER_18_169 FILLCELL_X2 + SOURCE DIST + PLACED ( 66500 53200 ) N ;
    - FILLER_18_33 FILLCELL_X32 + SOURCE DIST + PLACED ( 14820 53200 ) N ;
    - FILLER_18_65 FILLCELL_X32 + SOURCE DIST + PLACED ( 26980 53200 ) N ;
    - FILLER_18_97 FILLCELL_X32 + SOURCE DIST + PLACED ( 39140 53200 ) N ;
    - FILLER_19_1 FILLCELL_X32 + SOURCE DIST + PLACED ( 2660 56000 ) FS ;
    - FILLER_19_129 FILLCELL_X32 + SOURCE DIST + PLACED ( 51300 56000 ) FS ;
    - FILLER_19_161 FILLCELL_X8 + SOURCE DIST + PLACED ( 63460 56000 ) FS ;
    - FILLER_19_169 FILLCELL_X2 + SOURCE DIST + PLACED ( 66500 56000 ) FS ;
    - FILLER_19_33 FILLCELL_X32 + SOURCE DIST + PLACED ( 14820 56000 ) FS ;
    - FILLER_19_65 FILLCELL_X32 + SOURCE DIST + PLACED ( 26980 56000 ) FS ;
    - FILLER_19_97 FILLCELL_X32 + SOURCE DIST + PLACED ( 39140 56000 ) FS ;
    - FILLER_1_1 FILLCELL_X32 + SOURCE DIST + PLACED ( 2660 5600 ) FS ;
    - FILLER_1_129 FILLCELL_X32 + SOURCE DIST + PLACED ( 51300 5600 ) FS ;
    - FILLER_1_161 FILLCELL_X8 + SOURCE DIST + PLACED ( 63460 5600 ) FS ;
    - FILLER_1_169 FILLCELL_X2 + SOURCE DIST + PLACED ( 66500 5600 ) FS ;
    - FILLER_1_33 FILLCELL_X32 + SOURCE DIST + PLACED ( 14820 5600 ) FS ;
    - FILLER_1_65 FILLCELL_X32 + SOURCE DIST + PLACED ( 26980 5600 ) FS ;
    - FILLER_1_97 FILLCELL_X32 + SOURCE DIST + PLACED ( 39140 5600 ) FS ;
    - FILLER_20_1 FILLCELL_X32 + SOURCE DIST + PLACED ( 2660 58800 ) N ;
    - FILLER_20_129 FILLCELL_X32 + SOURCE DIST + PLACED ( 51300 58800 ) N ;
    - FILLER_20_161 FILLCELL_X8 + SOURCE DIST + PLACED ( 63460 58800 ) N ;
    - FILLER_20_169 FILLCELL_X2 + SOURCE DIST + PLACED ( 66500 58800 ) N ;
    - FILLER_20_33 FILLCELL_X32 + SOURCE DIST + PLACED ( 14820 58800 ) N ;
    - FILLER_20_65 FILLCELL_X32 + SOURCE DIST + PLACED ( 26980 58800 ) N ;
    - FILLER_20_97 FILLCELL_X32 + SOURCE DIST + PLACED ( 39140 58800 ) N ;
    - FILLER_21_1 FILLCELL_X32 + SOURCE DIST + PLACED ( 2660 61600 ) FS ;
    - FILLER_21_129 FILLCELL_X32 + SOURCE DIST + PLACED ( 51300 61600 ) FS ;
    - FILLER_21_161 FILLCELL_X8 + SOURCE DIST + PLACED ( 63460 61600 ) FS ;
    - FILLER_21_169 FILLCELL_X2 + SOURCE DIST + PLACED ( 66500 61600 ) FS ;
    - FILLER_21_33 FILLCELL_X32 + SOURCE DIST + PLACED ( 14820 61600 ) FS ;
    - FILLER_21_65 FILLCELL_X32 + SOURCE DIST + PLACED ( 26980 61600 ) FS ;
    - FILLER_21_97 FILLCELL_X32 + SOURCE DIST + PLACED ( 39140 61600 ) FS ;
    - FILLER_22_1 FILLCELL_X32 + SOURCE DIST + PLACED ( 2660 64400 ) N ;
    - FILLER_22_129 FILLCELL_X32 + SOURCE DIST + PLACED ( 51300 64400 ) N ;
    - FILLER_22_161 FILLCELL_X8 + SOURCE DIST + PLACED ( 63460 64400 ) N ;
    - FILLER_22_169 FILLCELL_X2 + SOURCE DIST + PLACED ( 66500 64400 ) N ;
    - FILLER_22_33 FILLCELL_X32 + SOURCE DIST + PLACED ( 14820 64400 ) N ;
    - FILLER_22_65 FILLCELL_X32 + SOURCE DIST + PLACED ( 26980 64400 ) N ;
    - FILLER_22_97 FILLCELL_X32 + SOURCE DIST + PLACED ( 39140 64400 ) N ;
    - FILLER_2_1 FILLCELL_X32 + SOURCE DIST + PLACED ( 2660 8400 ) N ;
    - FILLER_2_129 FILLCELL_X32 + SOURCE DIST + PLACED ( 51300 8400 ) N ;
    - FILLER_2_161 FILLCELL_X8 + SOURCE DIST + PLACED ( 63460 8400 ) N ;
    - FILLER_2_169 FILLCELL_X2 + SOURCE DIST + PLACED ( 66500 8400 ) N ;
    - FILLER_2_33 FILLCELL_X32 + SOURCE DIST + PLACED ( 14820 8400 ) N ;
    - FILLER_2_65 FILLCELL_X32 + SOURCE DIST + PLACED ( 26980 8400 ) N ;
    - FILLER_2_97 FILLCELL_X32 + SOURCE DIST + PLACED ( 39140 8400 ) N ;
    - FILLER_3_1 FILLCELL_X32 + SOURCE DIST + PLACED ( 2660 11200 ) FS ;
    - FILLER_3_129 FILLCELL_X32 + SOURCE DIST + PLACED ( 51300 11200 ) FS ;
    - FILLER_3_161 FILLCELL_X8 + SOURCE DIST + PLACED ( 63460 11200 ) FS ;
    - FILLER_3_169 FILLCELL_X2 + SOURCE DIST + PLACED ( 66500 11200 ) FS ;
    - FILLER_3_33 FILLCELL_X32 + SOURCE DIST + PLACED ( 14820 11200 ) FS ;
    - FILLER_3_65 FILLCELL_X32 + SOURCE DIST + PLACED ( 26980 11200 ) FS ;
    - FILLER_3_97 FILLCELL_X32 + SOURCE DIST + PLACED ( 39140 11200 ) FS ;
    - FILLER_4_1 FILLCELL_X32 + SOURCE DIST + PLACED ( 2660 14000 ) N ;
    - FILLER_4_129 FILLCELL_X32 + SOURCE DIST + PLACED ( 51300 14000 ) N ;
    - FILLER_4_161 FILLCELL_X8 + SOURCE DIST + PLACED ( 63460 14000 ) N ;
    - FILLER_4_169 FILLCELL_X2 + SOURCE DIST + PLACED ( 66500 14000 ) N ;
    - FILLER_4_33 FILLCELL_X32 + SOURCE DIST + PLACED ( 14820 14000 ) N ;
    - FILLER_4_65 FILLCELL_X32 + SOURCE DIST + PLACED ( 26980 14000 ) N ;
    - FILLER_4_97 FILLCELL_X32 + SOURCE DIST + PLACED ( 39140 14000 ) N ;
    - FILLER_5_1 FILLCELL_X32 + SOURCE DIST + PLACED ( 2660 16800 ) FS ;
    - FILLER_5_129 FILLCELL_X32 + SOURCE DIST + PLACED ( 51300 16800 ) FS ;
    - FILLER_5_161 FILLCELL_X8 + SOURCE DIST + PLACED ( 63460 16800 ) FS ;
    - FILLER_5_169 FILLCELL_X2 + SOURCE DIST + PLACED ( 66500 16800 ) FS ;
    - FILLER_5_33 FILLCELL_X32 + SOURCE DIST + PLACED ( 14820 16800 ) FS ;
    - FILLER_5_65 FILLCELL_X32 + SOURCE DIST + PLACED ( 26980 16800 ) FS ;
    - FILLER_5_97 FILLCELL_X32 + SOURCE DIST + PLACED ( 39140 16800 ) FS ;
    - FILLER_6_1 FILLCELL_X32 + SOURCE DIST + PLACED ( 2660 19600 ) N ;
    - FILLER_6_129 FILLCELL_X32 + SOURCE DIST + PLACED ( 51300 19600 ) N ;
    - FILLER_6_161 FILLCELL_X8 + SOURCE DIST + PLACED ( 63460 19600 ) N ;
    - FILLER_6_169 FILLCELL_X2 + SOURCE DIST + PLACED ( 66500 19600 ) N ;
    - FILLER_6_33 FILLCELL_X32 + SOURCE DIST + PLACED ( 14820 19600 ) N ;
    - FILLER_6_65 FILLCELL_X32 + SOURCE DIST + PLACED ( 26980 19600 ) N ;
    - FILLER_6_97 FILLCELL_X32 + SOURCE DIST + PLACED ( 39140 19600 ) N ;
    - FILLER_7_1 FILLCELL_X32 + SOURCE DIST + PLACED ( 2660 22400 ) FS ;
    - FILLER_7_129 FILLCELL_X32 + SOURCE DIST + PLACED ( 51300 22400 ) FS ;
    - FILLER_7_161 FILLCELL_X8 + SOURCE DIST + PLACED ( 63460 22400 ) FS ;
    - FILLER_7_169 FILLCELL_X2 + SOURCE DIST + PLACED ( 66500 22400 ) FS ;
    - FILLER_7_33 FILLCELL_X32 + SOURCE DIST + PLACED ( 14820 22400 ) FS ;
    - FILLER_7_65 FILLCELL_X32 + SOURCE DIST + PLACED ( 26980 22400 ) FS ;
    - FILLER_7_97 FILLCELL_X32 + SOURCE DIST + PLACED ( 39140 22400 ) FS ;
    - FILLER_8_1 FILLCELL_X32 + SOURCE DIST + PLACED ( 2660 25200 ) N ;
    - FILLER_8_129 FILLCELL_X32 + SOURCE DIST + PLACED ( 51300 25200 ) N ;
    - FILLER_8_161 FILLCELL_X8 + SOURCE DIST + PLACED ( 63460 25200 ) N ;
    - FILLER_8_169 FILLCELL_X2 + SOURCE DIST + PLACED ( 66500 25200 ) N ;
    - FILLER_8_33 FILLCELL_X32 + SOURCE DIST + PLACED ( 14820 25200 ) N ;
    - FILLER_8_65 FILLCELL_X32 + SOURCE DIST + PLACED ( 26980 25200 ) N ;
    - FILLER_8_97 FILLCELL_X32 + SOURCE DIST + PLACED ( 39140 25200 ) N ;
    - FILLER_9_1 FILLCELL_X32 + SOURCE DIST + PLACED ( 2660 28000 ) FS ;
    - FILLER_9_129 FILLCELL_X32 + SOURCE DIST + PLACED ( 51300 28000 ) FS ;
    - FILLER_9_161 FILLCELL_X8 + SOURCE DIST + PLACED ( 63460 28000 ) FS ;
    - FILLER_9_169 FILLCELL_X2 + SOURCE DIST + PLACED ( 66500 28000 ) FS ;
    - FILLER_9_33 FILLCELL_X32 + SOURCE DIST + PLACED ( 14820 28000 ) FS ;
    - FILLER_9_65 FILLCELL_X32 + SOURCE DIST + PLACED ( 26980 28000 ) FS ;
    - FILLER_9_97 FILLCELL_X32 + SOURCE DIST + PLACED ( 39140 28000 ) FS ;
    - PHY_EDGE_ROW_0_Left_23 TAPCELL_X1 + SOURCE DIST + FIXED ( 2280 2800 ) N ;
    - PHY_EDGE_ROW_0_Right_0 TAPCELL_X1 + SOURCE DIST + FIXED ( 67260 2800 ) FN ;
    - PHY_EDGE_ROW_10_Left_33 TAPCELL_X1 + SOURCE DIST + FIXED ( 2280 30800 ) N ;
    - PHY_EDGE_ROW_10_Right_10 TAPCELL_X1 + SOURCE DIST + FIXED ( 67260 30800 ) FN ;
    - PHY_EDGE_ROW_11_Left_34 TAPCELL_X1 + SOURCE DIST + FIXED ( 2280 33600 ) FS ;
    - PHY_EDGE_ROW_11_Right_11 TAPCELL_X1 + SOURCE DIST + FIXED ( 67260 33600 ) S ;
    - PHY_EDGE_ROW_12_Left_35 TAPCELL_X1 + SOURCE DIST + FIXED ( 2280 36400 ) N ;
    - PHY_EDGE_ROW_12_Right_12 TAPCELL_X1 + SOURCE DIST + FIXED ( 67260 36400 ) FN ;
    - PHY_EDGE_ROW_13_Left_36 TAPCELL_X1 + SOURCE DIST + FIXED ( 2280 39200 ) FS ;
    - PHY_EDGE_ROW_13_Right_13 TAPCELL_X1 + SOURCE DIST + FIXED ( 67260 39200 ) S ;
    - PHY_EDGE_ROW_14_Left_37 TAPCELL_X1 + SOURCE DIST + FIXED ( 2280 42000 ) N ;
    - PHY_EDGE_ROW_14_Right_14 TAPCELL_X1 + SOURCE DIST + FIXED ( 67260 42000 ) FN ;
    - PHY_EDGE_ROW_15_Left_38 TAPCELL_X1 + SOURCE DIST + FIXED ( 2280 44800 ) FS ;
    - PHY_EDGE_ROW_15_Right_15 TAPCELL_X1 + SOURCE DIST + FIXED ( 67260 44800 ) S ;
    - PHY_EDGE_ROW_16_Left_39 TAPCELL_X1 + SOURCE DIST + FIXED ( 2280 47600 ) N ;
    - PHY_EDGE_ROW_16_Right_16 TAPCELL_X1 + SOURCE DIST + FIXED ( 67260 47600 ) FN ;
    - PHY_EDGE_ROW_17_Left_40 TAPCELL_X1 + SOURCE DIST + FIXED ( 2280 50400 ) FS ;
    - PHY_EDGE_ROW_17_Right_17 TAPCELL_X1 + SOURCE DIST + FIXED ( 67260 50400 ) S ;
    - PHY_EDGE_ROW_18_Left_41 TAPCELL_X1 + SOURCE DIST + FIXED ( 2280 53200 ) N ;
    - PHY_EDGE_ROW_18_Right_18 TAPCELL_X1 + SOURCE DIST + FIXED ( 67260 53200 ) FN ;
    - PHY_EDGE_ROW_19_Left_42 TAPCELL_X1 + SOURCE DIST + FIXED ( 2280 56000 ) FS ;
    - PHY_EDGE_ROW_19_Right_19 TAPCELL_X1 + SOURCE DIST + FIXED ( 67260 56000 ) S ;
    - PHY_EDGE_ROW_1_Left_24 TAPCELL_X1 + SOURCE DIST + FIXED ( 2280 5600 ) FS ;
    - PHY_EDGE_ROW_1_Right_1 TAPCELL_X1 + SOURCE DIST + FIXED ( 67260 5600 ) S ;
    - PHY_EDGE_ROW_20_Left_43 TAPCELL_X1 + SOURCE DIST + FIXED ( 2280 58800 ) N ;
    - PHY_EDGE_ROW_20_Right_20 TAPCELL_X1 + SOURCE DIST + FIXED ( 67260 58800 ) FN ;
    - PHY_EDGE_ROW_21_Left_44 TAPCELL_X1 + SOURCE DIST + FIXED ( 2280 61600 ) FS ;
    - PHY_EDGE_ROW_21_Right_21 TAPCELL_X1 + SOURCE DIST + FIXED ( 67260 61600 ) S ;
    - PHY_EDGE_ROW_22_Left_45 TAPCELL_X1 + SOURCE DIST + FIXED ( 2280 64400 ) N ;
    - PHY_EDGE_ROW_22_Right_22 TAPCELL_X1 + SOURCE DIST + FIXED ( 67260 64400 ) FN ;
    - PHY_EDGE_ROW_2_Left_25 TAPCELL_X1 + SOURCE DIST + FIXED ( 2280 8400 ) N ;
    - PHY_EDGE_ROW_2_Right_2 TAPCELL_X1 + SOURCE DIST + FIXED ( 67260 8400 ) FN ;
    - PHY_EDGE_ROW_3_Left_26 TAPCELL_X1 + SOURCE DIST + FIXED ( 2280 11200 ) FS ;
    - PHY_EDGE_ROW_3_Right_3 TAPCELL_X1 + SOURCE DIST + FIXED ( 67260 11200 ) S ;
    - PHY_EDGE_ROW_4_Left_27 TAPCELL_X1 + SOURCE DIST + FIXED ( 2280 14000 ) N ;
    - PHY_EDGE_ROW_4_Right_4 TAPCELL_X1 + SOURCE DIST + FIXED ( 67260 14000 ) FN ;
    - PHY_EDGE_ROW_5_Left_28 TAPCELL_X1 + SOURCE DIST + FIXED ( 2280 16800 ) FS ;
    - PHY_EDGE_ROW_5_Right_5 TAPCELL_X1 + SOURCE DIST + FIXED ( 67260 16800 ) S ;
    - PHY_EDGE_ROW_6_Left_29 TAPCELL_X1 + SOURCE DIST + FIXED ( 2280 19600 ) N ;
    - PHY_EDGE_ROW_6_Right_6 TAPCELL_X1 + SOURCE DIST + FIXED ( 67260 19600 ) FN ;
    - PHY_EDGE_ROW_7_Left_30 TAPCELL_X1 + SOURCE DIST + FIXED ( 2280 22400 ) FS ;
    - PHY_EDGE_ROW_7_Right_7 TAPCELL_X1 + SOURCE DIST + FIXED ( 67260 22400 ) S ;
    - PHY_EDGE_ROW_8_Left_31 TAPCELL_X1 + SOURCE DIST + FIXED ( 2280 25200 ) N ;
    - PHY_EDGE_ROW_8_Right_8 TAPCELL_X1 + SOURCE DIST + FIXED ( 67260 25200 ) FN ;
    - PHY_EDGE_ROW_9_Left_32 TAPCELL_X1 + SOURCE DIST + FIXED ( 2280 28000 ) FS ;
    - PHY_EDGE_ROW_9_Right_9 TAPCELL_X1 + SOURCE DIST + FIXED ( 67260 28000 ) S ;
    - _14_ INV_X1 + PLACED ( 18240 33600 ) FS ;
    - _15_ BUF_X4 + PLACED ( 2660 36400 ) N ;
    - _16_ MUX2_X1 + PLACED ( 15580 33600 ) FS ;
    - _17_ OR2_X1 + PLACED ( 18620 36400 ) N ;
    - _18_ MUX2_X1 + PLACED ( 11020 36400 ) N ;
    - _19_ AND2_X1 + PLACED ( 13680 36400 ) N ;
    - _20_ MUX2_X1 + PLACED ( 4180 33600 ) FS ;
    - _21_ AND2_X1 + PLACED ( 5700 30800 ) N ;
    - _22_ MUX2_X1 + PLACED ( 14060 30800 ) N ;
    - _23_ AND2_X1 + PLACED ( 17100 30800 ) N ;
    - clkbuf_0_clk CLKBUF_X3 + SOURCE TIMING + PLACED ( 13680 33600 ) FS ;
    - clkbuf_1_0__f_clk CLKBUF_X3 + SOURCE TIMING + PLACED ( 2660 30800 ) N ;
    - clkbuf_1_1__f_clk CLKBUF_X3 + SOURCE TIMING + PLACED ( 30400 33600 ) FS ;
    - counter_reg\[0\]$_SDFFE_PN1P_ DFF_X1 + PLACED ( 19380 33600 ) FS ;
    - counter_reg\[1\]$_SDFFE_PN0P_ DFF_X1 + PLACED ( 6840 33600 ) FS ;
    - counter_reg\[2\]$_SDFFE_PN0P_ DFF_X1 + PLACED ( 7220 30800 ) N ;
    - counter_reg\[3\]$_SDFFE_PN0P_ DFF_X1 + PLACED ( 19380 30800 ) N ;
    - input1 BUF_X1 + SOURCE TIMING + PLACED ( 4560 30800 ) N ;
    - output2 BUF_X1 + SOURCE TIMING + PLACED ( 58520 33600 ) FS ;
    - output3 BUF_X1 + SOURCE TIMING + PLACED ( 5320 36400 ) N ;
    - output4 BUF_X1 + SOURCE TIMING + PLACED ( 2660 33600 ) FS ;
    - output5 BUF_X1 + SOURCE TIMING + PLACED ( 60420 33600 ) FS ;
END COMPONENTS
PINS 7 ;
    - clk + NET clk + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal5 ( -140 -140 ) ( 140 140 )
        + PLACED ( 69640 33740 ) N ;
    - count[0] + NET count[0] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal5 ( -140 -140 ) ( 140 140 )
        + PLACED ( 69640 35980 ) N ;
    - count[1] + NET count[1] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal5 ( -140 -140 ) ( 140 140 )
        + PLACED ( 140 34860 ) N ;
    - count[2] + NET count[2] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal5 ( -140 -140 ) ( 140 140 )
        + PLACED ( 140 32620 ) N ;
    - count[3] + NET count[3] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal5 ( -140 -140 ) ( 140 140 )
        + PLACED ( 69640 34860 ) N ;
    - enable + NET enable + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal5 ( -140 -140 ) ( 140 140 )
        + PLACED ( 140 35980 ) N ;
    - rst_n + NET rst_n + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal5 ( -140 -140 ) ( 140 140 )
        + PLACED ( 140 33740 ) N ;
END PINS
SPECIALNETS 2 ;
    - VDD ( * VDD ) + USE POWER
      + ROUTED metal4 960 + SHAPE STRIPE ( 62280 5430 ) ( 62280 67370 )
      NEW metal1 340 + SHAPE FOLLOWPIN ( 2280 67200 ) ( 67640 67200 )
      NEW metal1 340 + SHAPE FOLLOWPIN ( 2280 61600 ) ( 67640 61600 )
      NEW metal1 340 + SHAPE FOLLOWPIN ( 2280 56000 ) ( 67640 56000 )
      NEW metal1 340 + SHAPE FOLLOWPIN ( 2280 50400 ) ( 67640 50400 )
      NEW metal1 340 + SHAPE FOLLOWPIN ( 2280 44800 ) ( 67640 44800 )
      NEW metal1 340 + SHAPE FOLLOWPIN ( 2280 39200 ) ( 67640 39200 )
      NEW metal1 340 + SHAPE FOLLOWPIN ( 2280 33600 ) ( 67640 33600 )
      NEW metal1 340 + SHAPE FOLLOWPIN ( 2280 28000 ) ( 67640 28000 )
      NEW metal1 340 + SHAPE FOLLOWPIN ( 2280 22400 ) ( 67640 22400 )
      NEW metal1 340 + SHAPE FOLLOWPIN ( 2280 16800 ) ( 67640 16800 )
      NEW metal1 340 + SHAPE FOLLOWPIN ( 2280 11200 ) ( 67640 11200 )
      NEW metal1 340 + SHAPE FOLLOWPIN ( 2280 5600 ) ( 67640 5600 )
      NEW metal3 0 + SHAPE STRIPE ( 62280 67200 ) via3_4_960_340_1_3_320_320
      NEW metal2 0 + SHAPE STRIPE ( 62280 67200 ) via2_3_960_340_1_3_320_320
      NEW metal1 0 + SHAPE STRIPE ( 62280 67200 ) via1_2_960_340_1_3_300_300
      NEW metal3 0 + SHAPE STRIPE ( 62280 61600 ) via3_4_960_340_1_3_320_320
      NEW metal2 0 + SHAPE STRIPE ( 62280 61600 ) via2_3_960_340_1_3_320_320
      NEW metal1 0 + SHAPE STRIPE ( 62280 61600 ) via1_2_960_340_1_3_300_300
      NEW metal3 0 + SHAPE STRIPE ( 62280 56000 ) via3_4_960_340_1_3_320_320
      NEW metal2 0 + SHAPE STRIPE ( 62280 56000 ) via2_3_960_340_1_3_320_320
      NEW metal1 0 + SHAPE STRIPE ( 62280 56000 ) via1_2_960_340_1_3_300_300
      NEW metal3 0 + SHAPE STRIPE ( 62280 50400 ) via3_4_960_340_1_3_320_320
      NEW metal2 0 + SHAPE STRIPE ( 62280 50400 ) via2_3_960_340_1_3_320_320
      NEW metal1 0 + SHAPE STRIPE ( 62280 50400 ) via1_2_960_340_1_3_300_300
      NEW metal3 0 + SHAPE STRIPE ( 62280 44800 ) via3_4_960_340_1_3_320_320
      NEW metal2 0 + SHAPE STRIPE ( 62280 44800 ) via2_3_960_340_1_3_320_320
      NEW metal1 0 + SHAPE STRIPE ( 62280 44800 ) via1_2_960_340_1_3_300_300
      NEW metal3 0 + SHAPE STRIPE ( 62280 39200 ) via3_4_960_340_1_3_320_320
      NEW metal2 0 + SHAPE STRIPE ( 62280 39200 ) via2_3_960_340_1_3_320_320
      NEW metal1 0 + SHAPE STRIPE ( 62280 39200 ) via1_2_960_340_1_3_300_300
      NEW metal3 0 + SHAPE STRIPE ( 62280 33600 ) via3_4_960_340_1_3_320_320
      NEW metal2 0 + SHAPE STRIPE ( 62280 33600 ) via2_3_960_340_1_3_320_320
      NEW metal1 0 + SHAPE STRIPE ( 62280 33600 ) via1_2_960_340_1_3_300_300
      NEW metal3 0 + SHAPE STRIPE ( 62280 28000 ) via3_4_960_340_1_3_320_320
      NEW metal2 0 + SHAPE STRIPE ( 62280 28000 ) via2_3_960_340_1_3_320_320
      NEW metal1 0 + SHAPE STRIPE ( 62280 28000 ) via1_2_960_340_1_3_300_300
      NEW metal3 0 + SHAPE STRIPE ( 62280 22400 ) via3_4_960_340_1_3_320_320
      NEW metal2 0 + SHAPE STRIPE ( 62280 22400 ) via2_3_960_340_1_3_320_320
      NEW metal1 0 + SHAPE STRIPE ( 62280 22400 ) via1_2_960_340_1_3_300_300
      NEW metal3 0 + SHAPE STRIPE ( 62280 16800 ) via3_4_960_340_1_3_320_320
      NEW metal2 0 + SHAPE STRIPE ( 62280 16800 ) via2_3_960_340_1_3_320_320
      NEW metal1 0 + SHAPE STRIPE ( 62280 16800 ) via1_2_960_340_1_3_300_300
      NEW metal3 0 + SHAPE STRIPE ( 62280 11200 ) via3_4_960_340_1_3_320_320
      NEW metal2 0 + SHAPE STRIPE ( 62280 11200 ) via2_3_960_340_1_3_320_320
      NEW metal1 0 + SHAPE STRIPE ( 62280 11200 ) via1_2_960_340_1_3_300_300
      NEW metal3 0 + SHAPE STRIPE ( 62280 5600 ) via3_4_960_340_1_3_320_320
      NEW metal2 0 + SHAPE STRIPE ( 62280 5600 ) via2_3_960_340_1_3_320_320
      NEW metal1 0 + SHAPE STRIPE ( 62280 5600 ) via1_2_960_340_1_3_300_300 ;
    - VSS ( * VSS ) + USE GROUND
      + ROUTED metal4 960 + SHAPE STRIPE ( 6280 2630 ) ( 6280 68200 )
      NEW metal1 340 + SHAPE FOLLOWPIN ( 2280 64400 ) ( 67640 64400 )
      NEW metal1 340 + SHAPE FOLLOWPIN ( 2280 58800 ) ( 67640 58800 )
      NEW metal1 340 + SHAPE FOLLOWPIN ( 2280 53200 ) ( 67640 53200 )
      NEW metal1 340 + SHAPE FOLLOWPIN ( 2280 47600 ) ( 67640 47600 )
      NEW metal1 340 + SHAPE FOLLOWPIN ( 2280 42000 ) ( 67640 42000 )
      NEW metal1 340 + SHAPE FOLLOWPIN ( 2280 36400 ) ( 67640 36400 )
      NEW metal1 340 + SHAPE FOLLOWPIN ( 2280 30800 ) ( 67640 30800 )
      NEW metal1 340 + SHAPE FOLLOWPIN ( 2280 25200 ) ( 67640 25200 )
      NEW metal1 340 + SHAPE FOLLOWPIN ( 2280 19600 ) ( 67640 19600 )
      NEW metal1 340 + SHAPE FOLLOWPIN ( 2280 14000 ) ( 67640 14000 )
      NEW metal1 340 + SHAPE FOLLOWPIN ( 2280 8400 ) ( 67640 8400 )
      NEW metal1 340 + SHAPE FOLLOWPIN ( 2280 2800 ) ( 67640 2800 )
      NEW metal3 0 + SHAPE STRIPE ( 6280 64400 ) via3_4_960_340_1_3_320_320
      NEW metal2 0 + SHAPE STRIPE ( 6280 64400 ) via2_3_960_340_1_3_320_320
      NEW metal1 0 + SHAPE STRIPE ( 6280 64400 ) via1_2_960_340_1_3_300_300
      NEW metal3 0 + SHAPE STRIPE ( 6280 58800 ) via3_4_960_340_1_3_320_320
      NEW metal2 0 + SHAPE STRIPE ( 6280 58800 ) via2_3_960_340_1_3_320_320
      NEW metal1 0 + SHAPE STRIPE ( 6280 58800 ) via1_2_960_340_1_3_300_300
      NEW metal3 0 + SHAPE STRIPE ( 6280 53200 ) via3_4_960_340_1_3_320_320
      NEW metal2 0 + SHAPE STRIPE ( 6280 53200 ) via2_3_960_340_1_3_320_320
      NEW metal1 0 + SHAPE STRIPE ( 6280 53200 ) via1_2_960_340_1_3_300_300
      NEW metal3 0 + SHAPE STRIPE ( 6280 47600 ) via3_4_960_340_1_3_320_320
      NEW metal2 0 + SHAPE STRIPE ( 6280 47600 ) via2_3_960_340_1_3_320_320
      NEW metal1 0 + SHAPE STRIPE ( 6280 47600 ) via1_2_960_340_1_3_300_300
      NEW metal3 0 + SHAPE STRIPE ( 6280 42000 ) via3_4_960_340_1_3_320_320
      NEW metal2 0 + SHAPE STRIPE ( 6280 42000 ) via2_3_960_340_1_3_320_320
      NEW metal1 0 + SHAPE STRIPE ( 6280 42000 ) via1_2_960_340_1_3_300_300
      NEW metal3 0 + SHAPE STRIPE ( 6280 36400 ) via3_4_960_340_1_3_320_320
      NEW metal2 0 + SHAPE STRIPE ( 6280 36400 ) via2_3_960_340_1_3_320_320
      NEW metal1 0 + SHAPE STRIPE ( 6280 36400 ) via1_2_960_340_1_3_300_300
      NEW metal3 0 + SHAPE STRIPE ( 6280 30800 ) via3_4_960_340_1_3_320_320
      NEW metal2 0 + SHAPE STRIPE ( 6280 30800 ) via2_3_960_340_1_3_320_320
      NEW metal1 0 + SHAPE STRIPE ( 6280 30800 ) via1_2_960_340_1_3_300_300
      NEW metal3 0 + SHAPE STRIPE ( 6280 25200 ) via3_4_960_340_1_3_320_320
      NEW metal2 0 + SHAPE STRIPE ( 6280 25200 ) via2_3_960_340_1_3_320_320
      NEW metal1 0 + SHAPE STRIPE ( 6280 25200 ) via1_2_960_340_1_3_300_300
      NEW metal3 0 + SHAPE STRIPE ( 6280 19600 ) via3_4_960_340_1_3_320_320
      NEW metal2 0 + SHAPE STRIPE ( 6280 19600 ) via2_3_960_340_1_3_320_320
      NEW metal1 0 + SHAPE STRIPE ( 6280 19600 ) via1_2_960_340_1_3_300_300
      NEW metal3 0 + SHAPE STRIPE ( 6280 14000 ) via3_4_960_340_1_3_320_320
      NEW metal2 0 + SHAPE STRIPE ( 6280 14000 ) via2_3_960_340_1_3_320_320
      NEW metal1 0 + SHAPE STRIPE ( 6280 14000 ) via1_2_960_340_1_3_300_300
      NEW metal3 0 + SHAPE STRIPE ( 6280 8400 ) via3_4_960_340_1_3_320_320
      NEW metal2 0 + SHAPE STRIPE ( 6280 8400 ) via2_3_960_340_1_3_320_320
      NEW metal1 0 + SHAPE STRIPE ( 6280 8400 ) via1_2_960_340_1_3_300_300
      NEW metal3 0 + SHAPE STRIPE ( 6280 2800 ) via3_4_960_340_1_3_320_320
      NEW metal2 0 + SHAPE STRIPE ( 6280 2800 ) via2_3_960_340_1_3_320_320
      NEW metal1 0 + SHAPE STRIPE ( 6280 2800 ) via1_2_960_340_1_3_300_300 ;
END SPECIALNETS
NETS 29 ;
    - _00_ ( counter_reg\[0\]$_SDFFE_PN1P_ D ) ( _17_ ZN ) + USE SIGNAL
      + ROUTED metal2 ( 19950 35140 ) ( * 36820 )
      NEW metal3 ( 19950 35140 ) ( 21090 * )
      NEW metal2 ( 19950 35140 ) via2_5
      NEW metal1 ( 19950 36820 ) via1_7
      NEW metal1 ( 21090 35140 ) via1_4
      NEW metal2 ( 21090 35140 ) via2_5 ;
    - _01_ ( counter_reg\[1\]$_SDFFE_PN0P_ D ) ( _19_ ZN ) + USE SIGNAL
      + ROUTED metal2 ( 8550 35140 ) ( * 37940 )
      NEW metal3 ( 8550 37940 ) ( 15010 * )
      NEW metal1 ( 8550 35140 ) via1_4
      NEW metal2 ( 8550 37940 ) via2_5
      NEW metal1 ( 15010 37940 ) via1_4
      NEW metal2 ( 15010 37940 ) via2_5 ;
    - _02_ ( counter_reg\[2\]$_SDFFE_PN0P_ D ) ( _21_ ZN ) + USE SIGNAL
      + ROUTED metal2 ( 8930 31780 ) ( * 32060 )
      NEW metal3 ( 7030 31780 ) ( 8930 * )
      NEW metal1 ( 8930 32060 ) via1_4
      NEW metal2 ( 8930 31780 ) via2_5
      NEW metal1 ( 7030 31780 ) via1_4
      NEW metal2 ( 7030 31780 ) via2_5 ;
    - _03_ ( counter_reg\[3\]$_SDFFE_PN0P_ D ) ( _23_ ZN ) + USE SIGNAL
      + ROUTED metal3 ( 18430 32060 ) ( 21090 * )
      NEW metal1 ( 18430 32060 ) via1_4
      NEW metal2 ( 18430 32060 ) via2_5
      NEW metal1 ( 21090 32060 ) via1_4
      NEW metal2 ( 21090 32060 ) via2_5 ;
    - _04_ ( _17_ A1 ) ( _14_ ZN ) + USE SIGNAL
      + ROUTED metal2 ( 18810 35980 ) ( * 37660 )
      NEW metal1 ( 18810 35980 ) via1_7
      NEW metal1 ( 18810 37660 ) via1_4 ;
    - _05_ ( _22_ S ) ( _20_ S ) ( _18_ S ) ( _16_ S ) ( _15_ Z ) + USE SIGNAL
      + ROUTED metal2 ( 4370 35140 ) ( * 37660 )
      NEW metal2 ( 11210 37380 ) ( * 37660 )
      NEW metal3 ( 4370 37380 ) ( 11210 * )
      NEW metal2 ( 15770 35140 ) ( * 37380 )
      NEW metal3 ( 11210 37380 ) ( 15770 * )
      NEW metal2 ( 14250 32340 ) ( * 35140 )
      NEW metal3 ( 14250 35140 ) ( 15770 * )
      NEW metal1 ( 4370 35140 ) via1_4
      NEW metal1 ( 4370 37660 ) via1_7
      NEW metal1 ( 11210 37660 ) via1_4
      NEW metal2 ( 11210 37380 ) via2_5
      NEW metal2 ( 4370 37380 ) via2_5
      NEW metal1 ( 15770 35140 ) via1_4
      NEW metal2 ( 15770 37380 ) via2_5
      NEW metal1 ( 14250 32340 ) via1_7
      NEW metal2 ( 14250 35140 ) via2_5
      NEW metal2 ( 15770 35140 ) via2_5 ;
    - _06_ ( _17_ A2 ) ( _16_ Z ) + USE SIGNAL
      + ROUTED metal2 ( 18050 34580 ) ( 19190 * )
      NEW metal2 ( 19190 34580 ) ( * 37660 )
      NEW metal1 ( 18050 34580 ) via1_4
      NEW metal1 ( 19190 37660 ) via1_4 ;
    - _07_ ( _19_ A2 ) ( _18_ Z ) + USE SIGNAL
      + ROUTED metal2 ( 14250 37660 ) ( * 38220 )
      NEW metal2 ( 13490 38220 ) ( 14250 * )
      NEW metal1 ( 14250 37660 ) via1_4
      NEW metal1 ( 13490 38220 ) via1_4 ;
    - _08_ ( _21_ A2 ) ( _20_ Z ) + USE SIGNAL
      + ROUTED metal2 ( 6270 32060 ) ( 6650 * )
      NEW metal2 ( 6650 32060 ) ( * 34020 )
      NEW metal1 ( 6270 32060 ) via1_4
      NEW metal1 ( 6650 34020 ) via1_7 ;
    - _09_ ( _23_ A2 ) ( _22_ Z ) + USE SIGNAL
      + ROUTED metal3 ( 16530 32060 ) ( 17670 * )
      NEW metal1 ( 17670 32060 ) via1_4
      NEW metal2 ( 17670 32060 ) via2_5
      NEW metal1 ( 16530 32060 ) via1_4
      NEW metal2 ( 16530 32060 ) via2_5 ;
    - _10_ ( counter_reg\[3\]$_SDFFE_PN0P_ QN ) + USE SIGNAL ;
    - _11_ ( counter_reg\[2\]$_SDFFE_PN0P_ QN ) + USE SIGNAL ;
    - _12_ ( counter_reg\[1\]$_SDFFE_PN0P_ QN ) + USE SIGNAL ;
    - _13_ ( counter_reg\[0\]$_SDFFE_PN1P_ QN ) + USE SIGNAL ;
    - clk ( PIN clk ) ( clkbuf_0_clk A ) + USE CLOCK
      + ROUTED metal2 ( 13870 34860 ) ( * 35140 )
      NEW metal5 ( 63470 33740 ) ( 69630 * 0 )
      NEW metal4 ( 63470 33740 ) ( * 34860 )
      NEW metal3 ( 13870 34860 ) ( 63470 * )
      NEW metal2 ( 13870 34860 ) via2_5
      NEW metal1 ( 13870 35140 ) via1_4
      NEW metal4 ( 63470 33740 ) via4_0
      NEW metal3 ( 63470 34860 ) via3_2 ;
    - clknet_0_clk ( clkbuf_1_1__f_clk A ) ( clkbuf_1_0__f_clk A ) ( clkbuf_0_clk Z ) + USE CLOCK
      + ROUTED metal3 ( 2850 34300 ) ( 14630 * )
      NEW metal2 ( 2850 32060 ) ( * 34300 )
      NEW metal2 ( 30590 35140 ) ( * 35420 )
      NEW metal3 ( 15390 35420 ) ( 30590 * )
      NEW metal1 ( 14630 34300 ) via1_4
      NEW metal2 ( 14630 34300 ) via2_5
      NEW metal2 ( 2850 34300 ) via2_5
      NEW metal1 ( 2850 32060 ) via1_4
      NEW metal1 ( 15390 35420 ) via1_4
      NEW metal2 ( 15390 35420 ) via2_5
      NEW metal2 ( 30590 35420 ) via2_5
      NEW metal1 ( 30590 35140 ) via1_4 ;
    - clknet_1_0__leaf_clk ( counter_reg\[1\]$_SDFFE_PN0P_ CK ) ( counter_reg\[2\]$_SDFFE_PN0P_ CK ) ( clkbuf_1_0__f_clk Z ) + USE CLOCK
      + ROUTED metal3 ( 3990 32060 ) ( 10450 * )
      NEW metal2 ( 3990 31780 ) ( * 32060 )
      NEW metal2 ( 10070 32060 ) ( * 35140 )
      NEW metal1 ( 10450 32060 ) via1_4
      NEW metal2 ( 10450 32060 ) via2_5
      NEW metal2 ( 3990 32060 ) via2_5
      NEW metal1 ( 3990 31780 ) via1_7
      NEW metal1 ( 10070 35140 ) via1_4
      NEW metal2 ( 10070 32060 ) via2_5 ;
    - clknet_1_1__leaf_clk ( counter_reg\[0\]$_SDFFE_PN1P_ CK ) ( counter_reg\[3\]$_SDFFE_PN0P_ CK ) ( clkbuf_1_1__f_clk Z ) + USE CLOCK
      + ROUTED metal3 ( 22610 35140 ) ( 31350 * )
      NEW metal2 ( 22610 32060 ) ( * 35140 )
      NEW metal1 ( 22610 35140 ) via1_4
      NEW metal2 ( 22610 35140 ) via2_5
      NEW metal1 ( 31350 35140 ) via1_4
      NEW metal2 ( 31350 35140 ) via2_5
      NEW metal1 ( 22610 32060 ) via1_4 ;
    - count[0] ( PIN count[0] ) ( output2 Z ) + USE SIGNAL
      + ROUTED metal3 ( 59470 35980 ) ( 59550 * )
      NEW metal5 ( 59550 35980 ) ( 69630 * 0 )
      NEW metal1 ( 59470 35980 ) via1_7
      NEW metal2 ( 59470 35980 ) via2_5
      NEW metal3 ( 59550 35980 ) via3_2
      NEW metal4 ( 59550 35980 ) via4_0 ;
    - count[1] ( PIN count[1] ) ( output3 Z ) + USE SIGNAL
      + ROUTED metal5 ( 190 34860 0 ) ( 2990 * )
      NEW metal4 ( 2990 34860 ) ( * 36820 )
      NEW metal3 ( 2990 36820 ) ( 6270 * )
      NEW metal4 ( 2990 34860 ) via4_0
      NEW metal3 ( 2990 36820 ) via3_2
      NEW metal1 ( 6270 36820 ) via1_7
      NEW metal2 ( 6270 36820 ) via2_5 ;
    - count[2] ( PIN count[2] ) ( output4 Z ) + USE SIGNAL
      + ROUTED metal5 ( 190 32620 0 ) ( 1310 * )
      NEW metal4 ( 1310 32620 ) ( * 34020 )
      NEW metal3 ( 1310 34020 ) ( 3610 * )
      NEW metal4 ( 1310 32620 ) via4_0
      NEW metal3 ( 1310 34020 ) via3_2
      NEW metal1 ( 3610 34020 ) via1_7
      NEW metal2 ( 3610 34020 ) via2_5 ;
    - count[3] ( PIN count[3] ) ( output5 Z ) + USE SIGNAL
      + ROUTED metal5 ( 60670 34860 ) ( 69630 * 0 )
      NEW metal4 ( 60670 34580 ) ( * 34860 )
      NEW metal3 ( 60670 34580 ) ( 61370 * )
      NEW metal4 ( 60670 34860 ) via4_0
      NEW metal3 ( 60670 34580 ) via3_2
      NEW metal1 ( 61370 34580 ) via1_4
      NEW metal2 ( 61370 34580 ) via2_5 ;
    - enable ( PIN enable ) ( _15_ A ) + USE SIGNAL
      + ROUTED metal5 ( 190 35980 0 ) ( 1870 * )
      NEW metal3 ( 1870 35980 ) ( 2850 * )
      NEW metal2 ( 2850 35980 ) ( * 37660 )
      NEW metal3 ( 1870 35980 ) via3_2
      NEW metal4 ( 1870 35980 ) via4_0
      NEW metal2 ( 2850 35980 ) via2_5
      NEW metal1 ( 2850 37660 ) via1_4 ;
    - net1 ( input1 Z ) ( _23_ A1 ) ( _21_ A1 ) ( _19_ A1 ) ( _14_ A ) + USE SIGNAL
      + ROUTED metal2 ( 5510 32060 ) ( 5890 * )
      NEW metal2 ( 17290 32060 ) ( * 34020 )
      NEW metal3 ( 5890 34020 ) ( 17290 * )
      NEW metal2 ( 5890 32060 ) ( * 34020 )
      NEW metal2 ( 17670 35140 ) ( 18430 * )
      NEW metal2 ( 17670 34020 ) ( * 35140 )
      NEW metal2 ( 17290 34020 ) ( 17670 * )
      NEW metal2 ( 13870 37100 ) ( * 37660 )
      NEW metal3 ( 13870 37100 ) ( 15010 * )
      NEW metal2 ( 15010 34020 ) ( * 37100 )
      NEW metal1 ( 5890 32060 ) via1_4
      NEW metal1 ( 5510 32060 ) via1_4
      NEW metal1 ( 17290 32060 ) via1_4
      NEW metal2 ( 17290 34020 ) via2_5
      NEW metal2 ( 5890 34020 ) via2_5
      NEW metal1 ( 18430 35140 ) via1_4
      NEW metal1 ( 13870 37660 ) via1_4
      NEW metal2 ( 13870 37100 ) via2_5
      NEW metal2 ( 15010 37100 ) via2_5
      NEW metal2 ( 15010 34020 ) via2_5 ;
    - net2 ( output2 A ) ( counter_reg\[0\]$_SDFFE_PN1P_ Q ) ( _18_ B ) ( _16_ A ) + USE SIGNAL
      + ROUTED metal2 ( 16150 35140 ) ( * 35700 )
      NEW metal2 ( 12730 35700 ) ( * 37660 )
      NEW metal3 ( 12730 35700 ) ( 16150 * )
      NEW metal2 ( 58710 35140 ) ( * 37660 )
      NEW metal2 ( 25650 35700 ) ( * 37660 )
      NEW metal3 ( 16150 35700 ) ( 25650 * )
      NEW metal3 ( 25650 37660 ) ( 58710 * )
      NEW metal1 ( 16150 35140 ) via1_4
      NEW metal2 ( 16150 35700 ) via2_5
      NEW metal1 ( 12730 37660 ) via1_4
      NEW metal2 ( 12730 35700 ) via2_5
      NEW metal2 ( 58710 37660 ) via2_5
      NEW metal1 ( 58710 35140 ) via1_4
      NEW metal1 ( 25650 35700 ) via1_4
      NEW metal2 ( 25650 37660 ) via2_5
      NEW metal2 ( 25650 35700 ) via2_5 ;
    - net3 ( output3 A ) ( counter_reg\[1\]$_SDFFE_PN0P_ Q ) ( _20_ B ) ( _18_ A ) + USE SIGNAL
      + ROUTED metal3 ( 11590 37660 ) ( 13110 * )
      NEW metal2 ( 13110 35700 ) ( * 37660 )
      NEW metal3 ( 5890 35140 ) ( 13110 * )
      NEW metal2 ( 13110 35140 ) ( * 35700 )
      NEW metal2 ( 5510 35140 ) ( * 37660 )
      NEW metal2 ( 5510 35140 ) ( 5890 * )
      NEW metal1 ( 11590 37660 ) via1_4
      NEW metal2 ( 11590 37660 ) via2_5
      NEW metal2 ( 13110 37660 ) via2_5
      NEW metal1 ( 13110 35700 ) via1_4
      NEW metal1 ( 5890 35140 ) via1_4
      NEW metal2 ( 5890 35140 ) via2_5
      NEW metal2 ( 13110 35140 ) via2_5
      NEW metal1 ( 5510 37660 ) via1_4 ;
    - net4 ( output4 A ) ( counter_reg\[2\]$_SDFFE_PN0P_ Q ) ( _22_ B ) ( _20_ A ) + USE SIGNAL
      + ROUTED metal3 ( 2850 35140 ) ( 4750 * )
      NEW metal2 ( 13490 32900 ) ( * 34580 )
      NEW metal3 ( 5230 34580 ) ( 13490 * )
      NEW metal3 ( 5230 34580 ) ( * 35140 )
      NEW metal3 ( 4750 35140 ) ( 5230 * )
      NEW metal2 ( 15770 32060 ) ( * 33740 )
      NEW metal3 ( 13490 33740 ) ( 15770 * )
      NEW metal1 ( 4750 35140 ) via1_4
      NEW metal2 ( 4750 35140 ) via2_5
      NEW metal1 ( 2850 35140 ) via1_4
      NEW metal2 ( 2850 35140 ) via2_5
      NEW metal1 ( 13490 32900 ) via1_4
      NEW metal2 ( 13490 34580 ) via2_5
      NEW metal1 ( 15770 32060 ) via1_4
      NEW metal2 ( 15770 33740 ) via2_5
      NEW metal2 ( 13490 33740 ) via2_5 ;
    - net5 ( output5 A ) ( counter_reg\[3\]$_SDFFE_PN0P_ Q ) ( _22_ A ) ( _16_ B ) + USE SIGNAL
      + ROUTED metal2 ( 14630 31780 ) ( * 32060 )
      NEW metal2 ( 16910 35140 ) ( 17290 * )
      NEW metal2 ( 16910 31780 ) ( * 35140 )
      NEW metal2 ( 60610 32060 ) ( * 35140 )
      NEW metal3 ( 25390 31780 ) ( * 32060 )
      NEW metal3 ( 25390 32060 ) ( 25650 * )
      NEW metal3 ( 14630 31780 ) ( 25390 * )
      NEW metal3 ( 25650 32060 ) ( 60610 * )
      NEW metal1 ( 14630 32060 ) via1_4
      NEW metal2 ( 14630 31780 ) via2_5
      NEW metal1 ( 17290 35140 ) via1_4
      NEW metal2 ( 16910 31780 ) via2_5
      NEW metal2 ( 60610 32060 ) via2_5
      NEW metal1 ( 60610 35140 ) via1_4
      NEW metal1 ( 25650 32060 ) via1_4
      NEW metal2 ( 25650 32060 ) via2_5 ;
    - rst_n ( PIN rst_n ) ( input1 A ) + USE SIGNAL
      + ROUTED metal5 ( 190 33740 0 ) ( 2430 * )
      NEW metal3 ( 2430 33740 ) ( 4750 * )
      NEW metal2 ( 4750 32060 ) ( * 33740 )
      NEW metal3 ( 2430 33740 ) via3_2
      NEW metal4 ( 2430 33740 ) via4_0
      NEW metal2 ( 4750 33740 ) via2_5
      NEW metal1 ( 4750 32060 ) via1_4 ;
END NETS
END DESIGN
