#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_

/*
 * Base addresses of Flash and SRAM memories
 */
#define FLASH_BASEADDR                             0x08000000U
#define SRAM1_BASEADDR                             0x20000000U         // first 112KB
#define SRAM2_BASEADDR                             0x20001C00U         // 112 * 1024  = 114688 to Hex 1C00, 0x2000000 + 1C00 = 0x20001C00
#define ROM_BASEADDR                               0x1FFF0000U
#define SRAM                                       SRAM1_BASEADDR


/*
 * AHBx and APBx Bus Peripheral base addresses
 */
#define PERIPH_BASEADDR                            0x40000000U
#define APB1PERIPH_BASEADDR                        PERIPH_BASEADDR
#define APB2PERIPH_BASEADDR                        0x40010000U
#define AHB1PERIPH_BASEADDR                        0x40020000U
#define AHB2PERIPH_BASEADDR                        0x50000000U


/*
 * Base addresses of peripherals, hanging on AHB1 bus
 */
#define GPIOA_BASEADDR                             (AHB1PERIPH_BASEADDR + 0x0000)
#define GPIOB_BASEADDR                             (AHB1PERIPH_BASEADDR + 0x0400)
#define GPIOC_BASEADDR                             (AHB1PERIPH_BASEADDR + 0x0800)
#define GPIOD_BASEADDR                             (AHB1PERIPH_BASEADDR + 0x0C00)
#define GPIOE_BASEADDR                             (AHB1PERIPH_BASEADDR + 0x1000)
#define GPIOF_BASEADDR                             (AHB1PERIPH_BASEADDR + 0x1400)
#define GPIOG_BASEADDR                             (AHB1PERIPH_BASEADDR + 0x1800)
#define GPIOH_BASEADDR                             (AHB1PERIPH_BASEADDR + 0x1C00)
#define GPIOI_BASEADDR                             (AHB1PERIPH_BASEADDR + 0x2000)

#endif /* INC_STM32F407XX_H_ */
