	component Qsys_system is
		port (
			clk_clk        : in  std_logic := 'X'; -- clk
			reset_reset_n  : in  std_logic := 'X'; -- reset_n
			pio_led_export : out std_logic;        -- export
			pio_key_export : in  std_logic := 'X'  -- export
		);
	end component Qsys_system;

