#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu May 28 11:56:21 2020
# Process ID: 8648
# Current directory: /home/malak/sites/addproject
# Command line: vivado
# Log file: /home/malak/sites/addproject/vivado.log
# Journal file: /home/malak/sites/addproject/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 6675.883 ; gain = 193.645 ; free physical = 971 ; free virtual = 6012
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/new/mapto7bitacsii_tb.v w ]
add_files -fileset sim_1 /home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/new/mapto7bitacsii_tb.v
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj fsm_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fsm_tb_behav xil_defaultlib.fsm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fsm_tb_behav xil_defaultlib.fsm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fsm_tb_behav -key {Behavioral:sim_1:Functional:fsm_tb} -tclbatch {fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 50 ns : File "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/new/fsm_tb.v" Line 99
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 7066.125 ; gain = 124.816 ; free physical = 711 ; free virtual = 5873
set_property top mapto7bitacsii_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mapto7bitacsii_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mapto7bitacsii_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/new/mapto7bitacsii_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mapto7bitacsii_tb
INFO: [VRFC 10-2458] undeclared symbol ascii7b, assumed default net type wire [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/new/mapto7bitacsii_tb.v:32]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mapto7bitacsii_tb_behav xil_defaultlib.mapto7bitacsii_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mapto7bitacsii_tb_behav xil_defaultlib.mapto7bitacsii_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'ascii' [/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/new/mapto7bitacsii_tb.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mapto7bitacsii
Compiling module xil_defaultlib.mapto7bitacsii_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mapto7bitacsii_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim/xsim.dir/mapto7bitacsii_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 402.605 ; gain = 0.000 ; free physical = 556 ; free virtual = 5776
INFO: [Common 17-206] Exiting Webtalk at Thu May 28 12:06:54 2020...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 7066.125 ; gain = 0.000 ; free physical = 613 ; free virtual = 5833
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mapto7bitacsii_tb_behav -key {Behavioral:sim_1:Functional:mapto7bitacsii_tb} -tclbatch {mapto7bitacsii_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mapto7bitacsii_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 70 ns : File "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/new/mapto7bitacsii_tb.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mapto7bitacsii_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 7145.922 ; gain = 79.797 ; free physical = 561 ; free virtual = 5791
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 7145.922 ; gain = 0.000 ; free physical = 689 ; free virtual = 5905
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mapto7bitacsii_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mapto7bitacsii_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/mapto7bitacsii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mapto7bitacsii
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/new/mapto7bitacsii_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mapto7bitacsii_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mapto7bitacsii_tb_behav xil_defaultlib.mapto7bitacsii_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mapto7bitacsii_tb_behav xil_defaultlib.mapto7bitacsii_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mapto7bitacsii
Compiling module xil_defaultlib.mapto7bitacsii_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mapto7bitacsii_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mapto7bitacsii_tb_behav -key {Behavioral:sim_1:Functional:mapto7bitacsii_tb} -tclbatch {mapto7bitacsii_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mapto7bitacsii_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 70 ns : File "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/new/mapto7bitacsii_tb.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mapto7bitacsii_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7151.629 ; gain = 5.707 ; free physical = 658 ; free virtual = 5885
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mapto7bitacsii_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mapto7bitacsii_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sources_1/imports/sources_1/new/mapto7bitacsii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mapto7bitacsii
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/new/mapto7bitacsii_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mapto7bitacsii_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mapto7bitacsii_tb_behav xil_defaultlib.mapto7bitacsii_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 8198737a550c4b9eb2097cdb45b80fa9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mapto7bitacsii_tb_behav xil_defaultlib.mapto7bitacsii_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mapto7bitacsii
Compiling module xil_defaultlib.mapto7bitacsii_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mapto7bitacsii_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mapto7bitacsii_tb_behav -key {Behavioral:sim_1:Functional:mapto7bitacsii_tb} -tclbatch {mapto7bitacsii_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mapto7bitacsii_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 70 ns : File "/home/malak/sites/addproject/caeser_cipher_with_paths/caeser_cipher_with_paths.srcs/sim_1/new/mapto7bitacsii_tb.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mapto7bitacsii_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7173.637 ; gain = 22.008 ; free physical = 654 ; free virtual = 5875
