Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec  8 15:19:39 2021
| Host         : DESKTOP-N94V8PR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FinalPipelineCPU_timing_summary_routed.rpt -pb FinalPipelineCPU_timing_summary_routed.pb -rpx FinalPipelineCPU_timing_summary_routed.rpx -warn_on_violation
| Design       : FinalPipelineCPU
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: btn_inout/btn_out_reg[0]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 121 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.717        0.000                      0                  231        0.161        0.000                      0                  231        3.020        0.000                       0                   165  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.717        0.000                      0                  231        0.161        0.000                      0                  231        3.020        0.000                       0                   165  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.717ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 1.140ns (23.499%)  route 3.711ns (76.501%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 13.379 - 8.000 ) 
    Source Clock Delay      (SCD):    5.863ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.765     5.863    sysclk_IBUF_BUFG
    SLICE_X98Y74         FDCE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y74         FDCE (Prop_fdce_C_Q)         0.478     6.341 f  counter_reg[9]/Q
                         net (fo=2, routed)           0.858     7.199    counter_reg_n_0_[9]
    SLICE_X98Y74         LUT4 (Prop_lut4_I2_O)        0.295     7.494 f  slow_i_6/O
                         net (fo=1, routed)           0.872     8.366    slow_i_6_n_0
    SLICE_X98Y74         LUT4 (Prop_lut4_I0_O)        0.124     8.490 f  slow_i_2/O
                         net (fo=2, routed)           0.531     9.021    slow_i_2_n_0
    SLICE_X98Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.145 f  counter[31]_i_3/O
                         net (fo=32, routed)          0.790     9.936    counter[31]_i_3_n_0
    SLICE_X96Y74         LUT2 (Prop_lut2_I1_O)        0.119    10.055 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.659    10.714    counter[0]
    SLICE_X97Y74         FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.591    13.379    sysclk_IBUF_BUFG
    SLICE_X97Y74         FDCE                                         r  counter_reg[0]/C
                         clock pessimism              0.424    13.803    
                         clock uncertainty           -0.035    13.767    
    SLICE_X97Y74         FDCE (Setup_fdce_C_D)       -0.336    13.431    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.431    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                  2.717    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 ssd1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd1/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 1.118ns (28.520%)  route 2.802ns (71.480%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.470ns = ( 13.470 - 8.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.854     5.952    ssd1/sysclk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  ssd1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.518     6.470 r  ssd1/counter_reg[4]/Q
                         net (fo=2, routed)           0.809     7.279    ssd1/counter_reg_n_0_[4]
    SLICE_X113Y82        LUT4 (Prop_lut4_I0_O)        0.124     7.403 f  ssd1/counter[31]_i_8__0/O
                         net (fo=1, routed)           0.633     8.036    ssd1/counter[31]_i_8__0_n_0
    SLICE_X113Y81        LUT5 (Prop_lut5_I4_O)        0.150     8.186 f  ssd1/counter[31]_i_4__1/O
                         net (fo=2, routed)           0.455     8.641    ssd1/counter[31]_i_4__1_n_0
    SLICE_X113Y84        LUT4 (Prop_lut4_I1_O)        0.326     8.967 r  ssd1/counter[31]_i_1__1/O
                         net (fo=31, routed)          0.905     9.872    ssd1/sclk
    SLICE_X112Y87        FDRE                                         r  ssd1/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.682    13.470    ssd1/sysclk_IBUF_BUFG
    SLICE_X112Y87        FDRE                                         r  ssd1/counter_reg[25]/C
                         clock pessimism              0.464    13.934    
                         clock uncertainty           -0.035    13.898    
    SLICE_X112Y87        FDRE (Setup_fdre_C_R)       -0.524    13.374    ssd1/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.374    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 ssd1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd1/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 1.118ns (28.520%)  route 2.802ns (71.480%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.470ns = ( 13.470 - 8.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.854     5.952    ssd1/sysclk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  ssd1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.518     6.470 r  ssd1/counter_reg[4]/Q
                         net (fo=2, routed)           0.809     7.279    ssd1/counter_reg_n_0_[4]
    SLICE_X113Y82        LUT4 (Prop_lut4_I0_O)        0.124     7.403 f  ssd1/counter[31]_i_8__0/O
                         net (fo=1, routed)           0.633     8.036    ssd1/counter[31]_i_8__0_n_0
    SLICE_X113Y81        LUT5 (Prop_lut5_I4_O)        0.150     8.186 f  ssd1/counter[31]_i_4__1/O
                         net (fo=2, routed)           0.455     8.641    ssd1/counter[31]_i_4__1_n_0
    SLICE_X113Y84        LUT4 (Prop_lut4_I1_O)        0.326     8.967 r  ssd1/counter[31]_i_1__1/O
                         net (fo=31, routed)          0.905     9.872    ssd1/sclk
    SLICE_X112Y87        FDRE                                         r  ssd1/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.682    13.470    ssd1/sysclk_IBUF_BUFG
    SLICE_X112Y87        FDRE                                         r  ssd1/counter_reg[26]/C
                         clock pessimism              0.464    13.934    
                         clock uncertainty           -0.035    13.898    
    SLICE_X112Y87        FDRE (Setup_fdre_C_R)       -0.524    13.374    ssd1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         13.374    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 ssd1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd1/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 1.118ns (28.520%)  route 2.802ns (71.480%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.470ns = ( 13.470 - 8.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.854     5.952    ssd1/sysclk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  ssd1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.518     6.470 r  ssd1/counter_reg[4]/Q
                         net (fo=2, routed)           0.809     7.279    ssd1/counter_reg_n_0_[4]
    SLICE_X113Y82        LUT4 (Prop_lut4_I0_O)        0.124     7.403 f  ssd1/counter[31]_i_8__0/O
                         net (fo=1, routed)           0.633     8.036    ssd1/counter[31]_i_8__0_n_0
    SLICE_X113Y81        LUT5 (Prop_lut5_I4_O)        0.150     8.186 f  ssd1/counter[31]_i_4__1/O
                         net (fo=2, routed)           0.455     8.641    ssd1/counter[31]_i_4__1_n_0
    SLICE_X113Y84        LUT4 (Prop_lut4_I1_O)        0.326     8.967 r  ssd1/counter[31]_i_1__1/O
                         net (fo=31, routed)          0.905     9.872    ssd1/sclk
    SLICE_X112Y87        FDRE                                         r  ssd1/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.682    13.470    ssd1/sysclk_IBUF_BUFG
    SLICE_X112Y87        FDRE                                         r  ssd1/counter_reg[27]/C
                         clock pessimism              0.464    13.934    
                         clock uncertainty           -0.035    13.898    
    SLICE_X112Y87        FDRE (Setup_fdre_C_R)       -0.524    13.374    ssd1/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         13.374    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 ssd1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd1/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 1.118ns (28.520%)  route 2.802ns (71.480%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.470ns = ( 13.470 - 8.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.854     5.952    ssd1/sysclk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  ssd1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.518     6.470 r  ssd1/counter_reg[4]/Q
                         net (fo=2, routed)           0.809     7.279    ssd1/counter_reg_n_0_[4]
    SLICE_X113Y82        LUT4 (Prop_lut4_I0_O)        0.124     7.403 f  ssd1/counter[31]_i_8__0/O
                         net (fo=1, routed)           0.633     8.036    ssd1/counter[31]_i_8__0_n_0
    SLICE_X113Y81        LUT5 (Prop_lut5_I4_O)        0.150     8.186 f  ssd1/counter[31]_i_4__1/O
                         net (fo=2, routed)           0.455     8.641    ssd1/counter[31]_i_4__1_n_0
    SLICE_X113Y84        LUT4 (Prop_lut4_I1_O)        0.326     8.967 r  ssd1/counter[31]_i_1__1/O
                         net (fo=31, routed)          0.905     9.872    ssd1/sclk
    SLICE_X112Y87        FDRE                                         r  ssd1/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.682    13.470    ssd1/sysclk_IBUF_BUFG
    SLICE_X112Y87        FDRE                                         r  ssd1/counter_reg[28]/C
                         clock pessimism              0.464    13.934    
                         clock uncertainty           -0.035    13.898    
    SLICE_X112Y87        FDRE (Setup_fdre_C_R)       -0.524    13.374    ssd1/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         13.374    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.582ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 2.399ns (54.494%)  route 2.003ns (45.506%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 13.379 - 8.000 ) 
    Source Clock Delay      (SCD):    5.862ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.764     5.862    sysclk_IBUF_BUFG
    SLICE_X96Y74         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y74         FDCE (Prop_fdce_C_Q)         0.518     6.380 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.818     7.197    counter_reg_n_0_[1]
    SLICE_X97Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.853 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.853    counter_reg[4]_i_2_n_0
    SLICE_X97Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.967    counter_reg[8]_i_2_n_0
    SLICE_X97Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.090    counter_reg[12]_i_2_n_0
    SLICE_X97Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.204 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.204    counter_reg[16]_i_2_n_0
    SLICE_X97Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.318 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.318    counter_reg[20]_i_2_n_0
    SLICE_X97Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.432 r  counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.432    counter_reg[24]_i_2_n_0
    SLICE_X97Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.546 r  counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.546    counter_reg[28]_i_2_n_0
    SLICE_X97Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.785 r  counter_reg[31]_i_2/O[2]
                         net (fo=1, routed)           1.177     9.962    counter_reg[31]_i_2_n_5
    SLICE_X96Y75         LUT2 (Prop_lut2_I0_O)        0.302    10.264 r  counter[31]_i_1/O
                         net (fo=1, routed)           0.000    10.264    counter[31]
    SLICE_X96Y75         FDCE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.591    13.379    sysclk_IBUF_BUFG
    SLICE_X96Y75         FDCE                                         r  counter_reg[31]/C
                         clock pessimism              0.424    13.803    
                         clock uncertainty           -0.035    13.767    
    SLICE_X96Y75         FDCE (Setup_fdce_C_D)        0.079    13.846    counter_reg[31]
  -------------------------------------------------------------------
                         required time                         13.846    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                  3.582    

Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 ssd1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd1/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 1.118ns (29.564%)  route 2.664ns (70.436%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 13.469 - 8.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.854     5.952    ssd1/sysclk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  ssd1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.518     6.470 r  ssd1/counter_reg[4]/Q
                         net (fo=2, routed)           0.809     7.279    ssd1/counter_reg_n_0_[4]
    SLICE_X113Y82        LUT4 (Prop_lut4_I0_O)        0.124     7.403 f  ssd1/counter[31]_i_8__0/O
                         net (fo=1, routed)           0.633     8.036    ssd1/counter[31]_i_8__0_n_0
    SLICE_X113Y81        LUT5 (Prop_lut5_I4_O)        0.150     8.186 f  ssd1/counter[31]_i_4__1/O
                         net (fo=2, routed)           0.455     8.641    ssd1/counter[31]_i_4__1_n_0
    SLICE_X113Y84        LUT4 (Prop_lut4_I1_O)        0.326     8.967 r  ssd1/counter[31]_i_1__1/O
                         net (fo=31, routed)          0.766     9.733    ssd1/sclk
    SLICE_X112Y86        FDRE                                         r  ssd1/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.681    13.469    ssd1/sysclk_IBUF_BUFG
    SLICE_X112Y86        FDRE                                         r  ssd1/counter_reg[21]/C
                         clock pessimism              0.464    13.933    
                         clock uncertainty           -0.035    13.897    
    SLICE_X112Y86        FDRE (Setup_fdre_C_R)       -0.524    13.373    ssd1/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  3.640    

Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 ssd1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd1/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 1.118ns (29.564%)  route 2.664ns (70.436%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 13.469 - 8.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.854     5.952    ssd1/sysclk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  ssd1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.518     6.470 r  ssd1/counter_reg[4]/Q
                         net (fo=2, routed)           0.809     7.279    ssd1/counter_reg_n_0_[4]
    SLICE_X113Y82        LUT4 (Prop_lut4_I0_O)        0.124     7.403 f  ssd1/counter[31]_i_8__0/O
                         net (fo=1, routed)           0.633     8.036    ssd1/counter[31]_i_8__0_n_0
    SLICE_X113Y81        LUT5 (Prop_lut5_I4_O)        0.150     8.186 f  ssd1/counter[31]_i_4__1/O
                         net (fo=2, routed)           0.455     8.641    ssd1/counter[31]_i_4__1_n_0
    SLICE_X113Y84        LUT4 (Prop_lut4_I1_O)        0.326     8.967 r  ssd1/counter[31]_i_1__1/O
                         net (fo=31, routed)          0.766     9.733    ssd1/sclk
    SLICE_X112Y86        FDRE                                         r  ssd1/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.681    13.469    ssd1/sysclk_IBUF_BUFG
    SLICE_X112Y86        FDRE                                         r  ssd1/counter_reg[22]/C
                         clock pessimism              0.464    13.933    
                         clock uncertainty           -0.035    13.897    
    SLICE_X112Y86        FDRE (Setup_fdre_C_R)       -0.524    13.373    ssd1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  3.640    

Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 ssd1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd1/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 1.118ns (29.564%)  route 2.664ns (70.436%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 13.469 - 8.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.854     5.952    ssd1/sysclk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  ssd1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.518     6.470 r  ssd1/counter_reg[4]/Q
                         net (fo=2, routed)           0.809     7.279    ssd1/counter_reg_n_0_[4]
    SLICE_X113Y82        LUT4 (Prop_lut4_I0_O)        0.124     7.403 f  ssd1/counter[31]_i_8__0/O
                         net (fo=1, routed)           0.633     8.036    ssd1/counter[31]_i_8__0_n_0
    SLICE_X113Y81        LUT5 (Prop_lut5_I4_O)        0.150     8.186 f  ssd1/counter[31]_i_4__1/O
                         net (fo=2, routed)           0.455     8.641    ssd1/counter[31]_i_4__1_n_0
    SLICE_X113Y84        LUT4 (Prop_lut4_I1_O)        0.326     8.967 r  ssd1/counter[31]_i_1__1/O
                         net (fo=31, routed)          0.766     9.733    ssd1/sclk
    SLICE_X112Y86        FDRE                                         r  ssd1/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.681    13.469    ssd1/sysclk_IBUF_BUFG
    SLICE_X112Y86        FDRE                                         r  ssd1/counter_reg[23]/C
                         clock pessimism              0.464    13.933    
                         clock uncertainty           -0.035    13.897    
    SLICE_X112Y86        FDRE (Setup_fdre_C_R)       -0.524    13.373    ssd1/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  3.640    

Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 ssd1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd1/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 1.118ns (29.564%)  route 2.664ns (70.436%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 13.469 - 8.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.854     5.952    ssd1/sysclk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  ssd1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.518     6.470 r  ssd1/counter_reg[4]/Q
                         net (fo=2, routed)           0.809     7.279    ssd1/counter_reg_n_0_[4]
    SLICE_X113Y82        LUT4 (Prop_lut4_I0_O)        0.124     7.403 f  ssd1/counter[31]_i_8__0/O
                         net (fo=1, routed)           0.633     8.036    ssd1/counter[31]_i_8__0_n_0
    SLICE_X113Y81        LUT5 (Prop_lut5_I4_O)        0.150     8.186 f  ssd1/counter[31]_i_4__1/O
                         net (fo=2, routed)           0.455     8.641    ssd1/counter[31]_i_4__1_n_0
    SLICE_X113Y84        LUT4 (Prop_lut4_I1_O)        0.326     8.967 r  ssd1/counter[31]_i_1__1/O
                         net (fo=31, routed)          0.766     9.733    ssd1/sclk
    SLICE_X112Y86        FDRE                                         r  ssd1/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.681    13.469    ssd1/sysclk_IBUF_BUFG
    SLICE_X112Y86        FDRE                                         r  ssd1/counter_reg[24]/C
                         clock pessimism              0.464    13.933    
                         clock uncertainty           -0.035    13.897    
    SLICE_X112Y86        FDRE (Setup_fdre_C_R)       -0.524    13.373    ssd1/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  3.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 btn_inout/btns_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_inout/btns_reg[8][1]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.629     1.739    btn_inout/sysclk_IBUF_BUFG
    SLICE_X108Y82        FDRE                                         r  btn_inout/btns_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y82        FDRE (Prop_fdre_C_Q)         0.164     1.903 r  btn_inout/btns_reg[5][1]/Q
                         net (fo=2, routed)           0.119     2.022    btn_inout/p_3_in
    SLICE_X108Y81        SRL16E                                       r  btn_inout/btns_reg[8][1]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.896     2.263    btn_inout/sysclk_IBUF_BUFG
    SLICE_X108Y81        SRL16E                                       r  btn_inout/btns_reg[8][1]_srl3/CLK
                         clock pessimism             -0.510     1.752    
    SLICE_X108Y81        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.861    btn_inout/btns_reg[8][1]_srl3
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 btn_inout/btns_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_inout/btns_reg[8][3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.629     1.739    btn_inout/sysclk_IBUF_BUFG
    SLICE_X108Y82        FDRE                                         r  btn_inout/btns_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y82        FDRE (Prop_fdre_C_Q)         0.164     1.903 r  btn_inout/btns_reg[5][3]/Q
                         net (fo=2, routed)           0.121     2.024    btn_inout/p_9_in
    SLICE_X108Y81        SRL16E                                       r  btn_inout/btns_reg[8][3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.896     2.263    btn_inout/sysclk_IBUF_BUFG
    SLICE_X108Y81        SRL16E                                       r  btn_inout/btns_reg[8][3]_srl3/CLK
                         clock pessimism             -0.510     1.752    
    SLICE_X108Y81        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.860    btn_inout/btns_reg[8][3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 btn_inout/btns_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_inout/btns_reg[8][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.629     1.739    btn_inout/sysclk_IBUF_BUFG
    SLICE_X108Y82        FDRE                                         r  btn_inout/btns_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y82        FDRE (Prop_fdre_C_Q)         0.164     1.903 r  btn_inout/btns_reg[5][0]/Q
                         net (fo=2, routed)           0.122     2.025    btn_inout/btns_reg_n_0_[5][0]
    SLICE_X108Y81        SRL16E                                       r  btn_inout/btns_reg[8][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.896     2.263    btn_inout/sysclk_IBUF_BUFG
    SLICE_X108Y81        SRL16E                                       r  btn_inout/btns_reg[8][0]_srl3/CLK
                         clock pessimism             -0.510     1.752    
    SLICE_X108Y81        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.854    btn_inout/btns_reg[8][0]_srl3
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 btn_inout/btns_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_inout/btns_reg[8][2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.976%)  route 0.119ns (42.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.629     1.739    btn_inout/sysclk_IBUF_BUFG
    SLICE_X108Y82        FDRE                                         r  btn_inout/btns_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y82        FDRE (Prop_fdre_C_Q)         0.164     1.903 r  btn_inout/btns_reg[5][2]/Q
                         net (fo=2, routed)           0.119     2.022    btn_inout/p_6_in
    SLICE_X108Y81        SRL16E                                       r  btn_inout/btns_reg[8][2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.896     2.263    btn_inout/sysclk_IBUF_BUFG
    SLICE_X108Y81        SRL16E                                       r  btn_inout/btns_reg[8][2]_srl3/CLK
                         clock pessimism             -0.510     1.752    
    SLICE_X108Y81        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.846    btn_inout/btns_reg[8][2]_srl3
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 btn_inout/btn_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_inout/btn_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.631     1.741    btn_inout/sysclk_IBUF_BUFG
    SLICE_X108Y85        FDRE                                         r  btn_inout/btn_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.148     1.889 f  btn_inout/btn_p1_reg[0]/Q
                         net (fo=1, routed)           0.059     1.948    btn_inout/btn_p1_reg_n_0_[0]
    SLICE_X108Y85        LUT2 (Prop_lut2_I1_O)        0.098     2.046 r  btn_inout/btn_out[0]_i_1/O
                         net (fo=1, routed)           0.000     2.046    btn_inout/p_7_out[0]
    SLICE_X108Y85        FDRE                                         r  btn_inout/btn_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.900     2.267    btn_inout/sysclk_IBUF_BUFG
    SLICE_X108Y85        FDRE                                         r  btn_inout/btn_out_reg[0]/C
                         clock pessimism             -0.525     1.741    
    SLICE_X108Y85        FDRE (Hold_fdre_C_D)         0.120     1.861    btn_inout/btn_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 btn_inout/btn_p1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_inout/btn_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.627     1.737    btn_inout/sysclk_IBUF_BUFG
    SLICE_X108Y80        FDRE                                         r  btn_inout/btn_p1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y80        FDRE (Prop_fdre_C_Q)         0.148     1.885 f  btn_inout/btn_p1_reg[1]/Q
                         net (fo=1, routed)           0.059     1.944    btn_inout/p_2_in
    SLICE_X108Y80        LUT2 (Prop_lut2_I1_O)        0.098     2.042 r  btn_inout/btn_out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.042    btn_inout/p_7_out[1]
    SLICE_X108Y80        FDRE                                         r  btn_inout/btn_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.895     2.262    btn_inout/sysclk_IBUF_BUFG
    SLICE_X108Y80        FDRE                                         r  btn_inout/btn_out_reg[1]/C
                         clock pessimism             -0.524     1.737    
    SLICE_X108Y80        FDRE (Hold_fdre_C_D)         0.120     1.857    btn_inout/btn_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 btn_inout/btn_p0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_inout/btn_p1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.628     1.738    btn_inout/sysclk_IBUF_BUFG
    SLICE_X109Y81        FDRE                                         r  btn_inout/btn_p0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y81        FDRE (Prop_fdre_C_Q)         0.141     1.879 r  btn_inout/btn_p0_reg[1]/Q
                         net (fo=2, routed)           0.119     1.998    btn_inout/p_3_in4_in
    SLICE_X108Y80        FDRE                                         r  btn_inout/btn_p1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.895     2.262    btn_inout/sysclk_IBUF_BUFG
    SLICE_X108Y80        FDRE                                         r  btn_inout/btn_p1_reg[1]/C
                         clock pessimism             -0.510     1.751    
    SLICE_X108Y80        FDRE (Hold_fdre_C_D)         0.060     1.811    btn_inout/btn_p1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 btn_inout/btn_p0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_inout/btn_p1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.628     1.738    btn_inout/sysclk_IBUF_BUFG
    SLICE_X109Y81        FDRE                                         r  btn_inout/btn_p0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y81        FDRE (Prop_fdre_C_Q)         0.141     1.879 r  btn_inout/btn_p0_reg[2]/Q
                         net (fo=2, routed)           0.119     1.998    btn_inout/p_5_in7_in
    SLICE_X108Y80        FDRE                                         r  btn_inout/btn_p1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.895     2.262    btn_inout/sysclk_IBUF_BUFG
    SLICE_X108Y80        FDRE                                         r  btn_inout/btn_p1_reg[2]/C
                         clock pessimism             -0.510     1.751    
    SLICE_X108Y80        FDRE (Hold_fdre_C_D)         0.053     1.804    btn_inout/btn_p1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 btn_inout/btn_p1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_inout/btn_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.632     1.742    btn_inout/sysclk_IBUF_BUFG
    SLICE_X110Y86        FDRE                                         r  btn_inout/btn_p1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.128     1.870 f  btn_inout/btn_p1_reg[3]/Q
                         net (fo=1, routed)           0.062     1.932    btn_inout/btn_p1_reg_n_0_[3]
    SLICE_X110Y86        LUT2 (Prop_lut2_I1_O)        0.099     2.031 r  btn_inout/btn_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.031    btn_inout/p_7_out[3]
    SLICE_X110Y86        FDRE                                         r  btn_inout/btn_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.903     2.270    btn_inout/sysclk_IBUF_BUFG
    SLICE_X110Y86        FDRE                                         r  btn_inout/btn_out_reg[3]/C
                         clock pessimism             -0.527     1.742    
    SLICE_X110Y86        FDRE (Hold_fdre_C_D)         0.091     1.833    btn_inout/btn_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 web_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bram_cpu/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.599%)  route 0.224ns (61.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.601     1.711    sysclk_IBUF_BUFG
    SLICE_X105Y81        FDSE                                         r  web_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y81        FDSE (Prop_fdse_C_Q)         0.141     1.852 r  web_reg[0]/Q
                         net (fo=4, routed)           0.224     2.076    bram_cpu/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/web[0]
    RAMB36_X5Y16         RAMB36E1                                     r  bram_cpu/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.912     2.279    bram_cpu/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X5Y16         RAMB36E1                                     r  bram_cpu/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.511     1.768    
    RAMB36_X5Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     1.864    bram_cpu/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X5Y16    bram_cpu/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X5Y16    bram_cpu/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X107Y79   addra_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X106Y79   addra_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X106Y79   addra_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X107Y79   addra_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X104Y80   addrb_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X106Y81   addrb_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X103Y81   addrb_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X108Y81   btn_inout/btns_reg[8][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X108Y81   btn_inout/btns_reg[8][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X108Y81   btn_inout/btns_reg[8][2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X108Y81   btn_inout/btns_reg[8][3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X108Y81   btn_inout/btns_reg[8][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X108Y81   btn_inout/btns_reg[8][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X108Y81   btn_inout/btns_reg[8][2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X108Y81   btn_inout/btns_reg[8][3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X108Y82   btn_inout/btns_reg[4][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X108Y82   btn_inout/btns_reg[4][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X108Y82   btn_inout/btns_reg[4][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X108Y82   btn_inout/btns_reg[4][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X108Y82   btn_inout/btns_reg[4][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X108Y82   btn_inout/btns_reg[4][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X108Y81   btn_inout/btns_reg[8][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X108Y81   btn_inout/btns_reg[8][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X108Y81   btn_inout/btns_reg[8][2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X108Y81   btn_inout/btns_reg[8][3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X108Y82   btn_inout/btns_reg[4][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X108Y82   btn_inout/btns_reg[4][1]_srl4/CLK



