# SystemVerilog_Examples
This repo contains all the SystemVerilog files I practiced
