// Seed: 540481603
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign {id_2} = 1;
endmodule
module module_1 (
    input  tri0  id_0,
    output wand  id_1,
    output tri0  id_2,
    input  uwire id_3
);
  initial
    if (id_3)
      `define pp_5 0
  wire id_6, id_7, id_8;
  xor (id_1, id_9, id_8, id_0, id_3, id_6);
  tri id_9;
  module_0(
      id_9, id_7, id_7, id_7, id_8, id_6, id_7
  );
  wire id_10;
  wire id_11;
  assign id_9 = 1'd0;
  wand id_12 = 1;
  id_13(
      .id_0(`pp_5), .id_1(id_8)
  );
endmodule
