m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vckt1
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1741888967
!i10b 1
!s100 A9]0YUYKb?:RFoiQ3<5ng3
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I>OK[XT>SFAImm`EA6Q:dj3
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 dC:/Users/souza/Desktop/systemverilog/exemplo01
w1741888849
8C:/Users/souza/Desktop/systemverilog/exemplo01/ckt1.sv
FC:/Users/souza/Desktop/systemverilog/exemplo01/ckt1.sv
!i122 5
L0 4 7
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1741888967.000000
!s107 C:/Users/souza/Desktop/systemverilog/exemplo01/ckt1.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/souza/Desktop/systemverilog/exemplo01/ckt1.sv|
!i113 1
Z7 o-work work -sv
Z8 tCvgOpt 0
vtb_ckt1
R0
R1
!i10b 1
!s100 D[jIDfAkTfX_^F09LO0<o0
R2
Ic?^nGA[Fa6@P_7<B_bc2T3
R3
S1
R4
w1741888913
8C:/Users/souza/Desktop/systemverilog/exemplo01/tb_ckt1.sv
FC:/Users/souza/Desktop/systemverilog/exemplo01/tb_ckt1.sv
!i122 6
L0 1 19
R5
r1
!s85 0
31
R6
!s107 C:/Users/souza/Desktop/systemverilog/exemplo01/tb_ckt1.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/souza/Desktop/systemverilog/exemplo01/tb_ckt1.sv|
!i113 1
R7
R8
