//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-33961263
// Cuda compilation tools, release 12.4, V12.4.99
// Based on NVVM 7.0.1
//

.version 7.0
.target sm_80
.address_size 64

	// .globl	gemm_mma_kernel

.visible .entry gemm_mma_kernel(
	.param .u64 gemm_mma_kernel_param_0,
	.param .u64 gemm_mma_kernel_param_1,
	.param .u64 gemm_mma_kernel_param_2,
	.param .u32 gemm_mma_kernel_param_3,
	.param .u32 gemm_mma_kernel_param_4,
	.param .u32 gemm_mma_kernel_param_5
)
.maxntid 32, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<9>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<180>;
	.reg .b64 	%rd<49>;


	ld.param.u64 	%rd10, [gemm_mma_kernel_param_0];
	ld.param.u64 	%rd11, [gemm_mma_kernel_param_1];
	ld.param.u64 	%rd9, [gemm_mma_kernel_param_2];
	ld.param.u32 	%r48, [gemm_mma_kernel_param_3];
	ld.param.u32 	%r46, [gemm_mma_kernel_param_4];
	ld.param.u32 	%r47, [gemm_mma_kernel_param_5];
	cvta.to.global.u64 	%rd1, %rd10;
	mov.f32 	%f1, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs1, %f1;}

	// end inline asm
	mov.b32 	%r176, {%rs1, %rs1};
	cvta.to.global.u64 	%rd2, %rd11;
	mov.u32 	%r49, %ctaid.y;
	shl.b32 	%r2, %r49, 4;
	mov.u32 	%r50, %ctaid.x;
	shl.b32 	%r3, %r50, 4;
	setp.ge.s32 	%p1, %r2, %r48;
	setp.ge.s32 	%p2, %r3, %r46;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	$L__BB0_9;

	setp.gt.s32 	%p4, %r47, 0;
	mov.u32 	%r177, %r176;
	mov.u32 	%r178, %r176;
	mov.u32 	%r179, %r176;
	@%p4 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_8;

$L__BB0_2:
	mul.lo.s32 	%r53, %r2, %r47;
	cvt.s64.s32 	%rd3, %r53;
	cvt.s64.s32 	%rd4, %r3;
	add.s32 	%r54, %r47, -1;
	shr.u32 	%r55, %r54, 4;
	add.s32 	%r4, %r55, 1;
	and.b32  	%r175, %r4, 3;
	setp.lt.u32 	%p5, %r54, 48;
	mov.u32 	%r169, 0;
	mov.u32 	%r177, %r176;
	mov.u32 	%r178, %r176;
	mov.u32 	%r179, %r176;
	@%p5 bra 	$L__BB0_5;

	sub.s32 	%r160, %r4, %r175;
	shl.b32 	%r57, %r46, 4;
	mul.wide.s32 	%rd5, %r57, 2;
	mov.u32 	%r169, 0;
	mov.u32 	%r177, %r176;
	mov.u32 	%r178, %r176;
	mov.u32 	%r179, %r176;

$L__BB0_4:
	cvt.s64.s32 	%rd12, %r169;
	add.s64 	%rd13, %rd12, %rd3;
	shl.b64 	%rd14, %rd13, 1;
	add.s64 	%rd15, %rd1, %rd14;
	wmma.load.a.sync.aligned.row.m16n16k16.global.f16 	{%r58, %r59, %r60, %r61, %r62, %r63, %r64, %r65}, [%rd15], %r47;
	mul.lo.s32 	%r66, %r169, %r46;
	cvt.s64.s32 	%rd16, %r66;
	add.s64 	%rd17, %rd16, %rd4;
	shl.b64 	%rd18, %rd17, 1;
	add.s64 	%rd19, %rd2, %rd18;
	wmma.load.b.sync.aligned.row.m16n16k16.global.f16 	{%r67, %r68, %r69, %r70, %r71, %r72, %r73, %r74}, [%rd19], %r46;
	wmma.mma.sync.aligned.row.row.m16n16k16.f16.f16 {%r75, %r76, %r77, %r78}, {%r58, %r59, %r60, %r61, %r62, %r63, %r64, %r65}, {%r67, %r68, %r69, %r70, %r71, %r72, %r73, %r74}, {%r179, %r178, %r177, %r176};
	add.s32 	%r79, %r169, 16;
	cvt.s64.s32 	%rd20, %r79;
	add.s64 	%rd21, %rd20, %rd3;
	shl.b64 	%rd22, %rd21, 1;
	add.s64 	%rd23, %rd1, %rd22;
	wmma.load.a.sync.aligned.row.m16n16k16.global.f16 	{%r80, %r81, %r82, %r83, %r84, %r85, %r86, %r87}, [%rd23], %r47;
	add.s64 	%rd24, %rd19, %rd5;
	wmma.load.b.sync.aligned.row.m16n16k16.global.f16 	{%r88, %r89, %r90, %r91, %r92, %r93, %r94, %r95}, [%rd24], %r46;
	wmma.mma.sync.aligned.row.row.m16n16k16.f16.f16 {%r96, %r97, %r98, %r99}, {%r80, %r81, %r82, %r83, %r84, %r85, %r86, %r87}, {%r88, %r89, %r90, %r91, %r92, %r93, %r94, %r95}, {%r75, %r76, %r77, %r78};
	add.s32 	%r100, %r169, 32;
	cvt.s64.s32 	%rd25, %r100;
	add.s64 	%rd26, %rd25, %rd3;
	shl.b64 	%rd27, %rd26, 1;
	add.s64 	%rd28, %rd1, %rd27;
	wmma.load.a.sync.aligned.row.m16n16k16.global.f16 	{%r101, %r102, %r103, %r104, %r105, %r106, %r107, %r108}, [%rd28], %r47;
	add.s64 	%rd29, %rd24, %rd5;
	wmma.load.b.sync.aligned.row.m16n16k16.global.f16 	{%r109, %r110, %r111, %r112, %r113, %r114, %r115, %r116}, [%rd29], %r46;
	wmma.mma.sync.aligned.row.row.m16n16k16.f16.f16 {%r117, %r118, %r119, %r120}, {%r101, %r102, %r103, %r104, %r105, %r106, %r107, %r108}, {%r109, %r110, %r111, %r112, %r113, %r114, %r115, %r116}, {%r96, %r97, %r98, %r99};
	add.s32 	%r121, %r169, 48;
	cvt.s64.s32 	%rd30, %r121;
	add.s64 	%rd31, %rd30, %rd3;
	shl.b64 	%rd32, %rd31, 1;
	add.s64 	%rd33, %rd1, %rd32;
	wmma.load.a.sync.aligned.row.m16n16k16.global.f16 	{%r122, %r123, %r124, %r125, %r126, %r127, %r128, %r129}, [%rd33], %r47;
	add.s64 	%rd34, %rd29, %rd5;
	wmma.load.b.sync.aligned.row.m16n16k16.global.f16 	{%r130, %r131, %r132, %r133, %r134, %r135, %r136, %r137}, [%rd34], %r46;
	wmma.mma.sync.aligned.row.row.m16n16k16.f16.f16 {%r179, %r178, %r177, %r176}, {%r122, %r123, %r124, %r125, %r126, %r127, %r128, %r129}, {%r130, %r131, %r132, %r133, %r134, %r135, %r136, %r137}, {%r117, %r118, %r119, %r120};
	add.s32 	%r169, %r169, 64;
	add.s32 	%r160, %r160, -4;
	setp.ne.s32 	%p6, %r160, 0;
	@%p6 bra 	$L__BB0_4;

$L__BB0_5:
	setp.eq.s32 	%p7, %r175, 0;
	@%p7 bra 	$L__BB0_8;

	mul.lo.s32 	%r170, %r169, %r46;
	shl.b32 	%r29, %r46, 4;
	cvt.s64.s32 	%rd35, %r169;
	add.s64 	%rd36, %rd35, %rd3;
	shl.b64 	%rd37, %rd36, 1;
	add.s64 	%rd48, %rd1, %rd37;

$L__BB0_7:
	.pragma "nounroll";
	wmma.load.a.sync.aligned.row.m16n16k16.global.f16 	{%r138, %r139, %r140, %r141, %r142, %r143, %r144, %r145}, [%rd48], %r47;
	cvt.s64.s32 	%rd38, %r170;
	add.s64 	%rd39, %rd38, %rd4;
	shl.b64 	%rd40, %rd39, 1;
	add.s64 	%rd41, %rd2, %rd40;
	wmma.load.b.sync.aligned.row.m16n16k16.global.f16 	{%r146, %r147, %r148, %r149, %r150, %r151, %r152, %r153}, [%rd41], %r46;
	wmma.mma.sync.aligned.row.row.m16n16k16.f16.f16 {%r179, %r178, %r177, %r176}, {%r138, %r139, %r140, %r141, %r142, %r143, %r144, %r145}, {%r146, %r147, %r148, %r149, %r150, %r151, %r152, %r153}, {%r179, %r178, %r177, %r176};
	add.s32 	%r170, %r170, %r29;
	add.s64 	%rd48, %rd48, 32;
	add.s32 	%r175, %r175, -1;
	setp.ne.s32 	%p8, %r175, 0;
	@%p8 bra 	$L__BB0_7;

$L__BB0_8:
	mul.lo.s32 	%r154, %r2, %r46;
	cvt.s64.s32 	%rd42, %r154;
	cvt.s64.s32 	%rd43, %r3;
	add.s64 	%rd44, %rd42, %rd43;
	cvta.to.global.u64 	%rd45, %rd9;
	shl.b64 	%rd46, %rd44, 1;
	add.s64 	%rd47, %rd45, %rd46;
	wmma.store.d.sync.aligned.row.m16n16k16.global.f16 	[%rd47], {%r179, %r178, %r177, %r176}, %r46;

$L__BB0_9:
	ret;

}

