// Seed: 1266204757
module module_0 (
    output supply0 id_0,
    input tri1 id_1,
    output wire id_2,
    input wand id_3,
    output wand id_4
);
endmodule
module module_1 #(
    parameter id_4 = 32'd97
) (
    input supply1 id_0,
    output tri id_1,
    output supply0 id_2,
    output supply1 id_3,
    output supply0 _id_4,
    output tri1 id_5,
    input wire id_6,
    output wire id_7,
    input wand id_8,
    output uwire id_9,
    input supply0 id_10,
    output tri0 id_11,
    output tri0 id_12
);
  wire id_14;
  module_0 modCall_1 (
      id_11,
      id_10,
      id_1,
      id_6,
      id_11
  );
  assign id_9 = id_14;
  logic [id_4 : 1] id_15;
endmodule
