# High Performance E2 CMOS PLD Generic Array Logic

> This datasheet is marked with CC0 1.0
> Universal. To view a copy of this license, visit
> http://creativecommons.org/publicdomain/zero/1.0

## Symbol

* Aliases : GAL16V8
* Reference : U
* Datasheet : https://www.latticesemi.com/-/media/LatticeSemi/Documents/DataSheets/GAL/GAL16V8883DataSheet.ashx
* Footprint : Package_DIP:DIP-20_W7.62mm_LongPads

## Pinout

|Pin|Name|Pin Type|Group|Comment|
|---|---|---|---|---|
|1|I CLK|I|IN|Data input / Clock|
|2|I|I|IN|Data input|
|3|I|I|IN|Data input|
|4|I|I|IN|Data input|
|5|I|I|IN|Data input|
|6|I|I|IN|Data input|
|7|I|I|IN|Data input|
|8|I|I|IN|Data input|
|9|I|I|IN|Data input|
|10|GND|GND|||
|11|I /OE|I|IN|Data input / Output Enable|
|12|I O Q|B|INOUT|Either input, output or registered|
|13|I O Q|B|INOUT|Either input, output or registered|
|14|I O Q|B|INOUT|Either input, output or registered|
|15|I O Q|B|INOUT|Either input, output or registered|
|16|I O Q|B|INOUT|Either input, output or registered|
|17|I O Q|B|INOUT|Either input, output or registered|
|18|I O Q|B|INOUT|Either input, output or registered|
|19|I O Q|B|INOUT|Either input, output or registered|
|20|VCC|PWR|||

### Pin groups

|Group id|Rank|Comment|
|---|---|---|
|IN|10|Data input|
|INOUT|20|Either input, output or registered|
