{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571744670872 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571744670886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 08:44:30 2019 " "Processing started: Tue Oct 22 08:44:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571744670886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571744670886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571744670887 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571744671516 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571744671516 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu.vhd 2 1 " "Using design file cpu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-CPUTest " "Found design unit 1: CPU-CPUTest" {  } { { "cpu.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/cpu.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571744684847 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "cpu.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/cpu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571744684847 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1571744684847 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571744684854 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Regi4 cpu.vhd(11) " "VHDL Signal Declaration warning at cpu.vhd(11): used implicit default value for signal \"Regi4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/cpu.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571744684855 "|CPU"}
{ "Warning" "WSGN_SEARCH_FILE" "unidadedecontrole.vhd 2 1 " "Using design file unidadedecontrole.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeDeControle-UnidadeDeControleTeste " "Found design unit 1: UnidadeDeControle-UnidadeDeControleTeste" {  } { { "unidadedecontrole.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/unidadedecontrole.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571744684897 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeDeControle " "Found entity 1: UnidadeDeControle" {  } { { "unidadedecontrole.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/unidadedecontrole.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571744684897 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1571744684897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeDeControle UnidadeDeControle:UnidadeDeControlePort " "Elaborating entity \"UnidadeDeControle\" for hierarchy \"UnidadeDeControle:UnidadeDeControlePort\"" {  } { { "cpu.vhd" "UnidadeDeControlePort" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/cpu.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571744684897 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prox unidadedecontrole.vhd(126) " "VHDL Process Statement warning at unidadedecontrole.vhd(126): signal \"prox\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "unidadedecontrole.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/unidadedecontrole.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571744684900 "|CPU|UnidadeDeControle:UnidadeDeControlePort"}
{ "Warning" "WSGN_SEARCH_FILE" "reg.vhd 2 1 " "Using design file reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-Behavior " "Found design unit 1: reg-Behavior" {  } { { "reg.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571744684915 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571744684915 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1571744684915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:reg0 " "Elaborating entity \"reg\" for hierarchy \"reg:reg0\"" {  } { { "cpu.vhd" "reg0" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/cpu.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571744684916 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tri_state_buffer.vhd 2 1 " "Using design file tri_state_buffer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tri_state_buffer-Behavioral " "Found design unit 1: tri_state_buffer-Behavioral" {  } { { "tri_state_buffer.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/tri_state_buffer.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571744685041 ""} { "Info" "ISGN_ENTITY_NAME" "1 tri_state_buffer " "Found entity 1: tri_state_buffer" {  } { { "tri_state_buffer.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/tri_state_buffer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571744685041 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1571744685041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_state_buffer tri_state_buffer:bufImed " "Elaborating entity \"tri_state_buffer\" for hierarchy \"tri_state_buffer:bufImed\"" {  } { { "cpu.vhd" "bufImed" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/cpu.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571744685046 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ula.vhd 2 1 " "Using design file ula.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-Estrutura " "Found design unit 1: ULA-Estrutura" {  } { { "ula.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/ula.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571744685072 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/ula.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571744685072 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1571744685072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULAControl " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULAControl\"" {  } { { "cpu.vhd" "ULAControl" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/cpu.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571744685072 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Barramento\[0\]\" " "Converted tri-state node \"Barramento\[0\]\" into a selector" {  } { { "reg.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/reg.vhd" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1571744685359 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Barramento\[1\]\" " "Converted tri-state node \"Barramento\[1\]\" into a selector" {  } { { "reg.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/reg.vhd" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1571744685359 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Barramento\[2\]\" " "Converted tri-state node \"Barramento\[2\]\" into a selector" {  } { { "reg.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/reg.vhd" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1571744685359 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Barramento\[3\]\" " "Converted tri-state node \"Barramento\[3\]\" into a selector" {  } { { "reg.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/reg.vhd" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1571744685359 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Barramento\[4\]\" " "Converted tri-state node \"Barramento\[4\]\" into a selector" {  } { { "reg.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/reg.vhd" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1571744685359 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Barramento\[5\]\" " "Converted tri-state node \"Barramento\[5\]\" into a selector" {  } { { "reg.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/reg.vhd" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1571744685359 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Barramento\[6\]\" " "Converted tri-state node \"Barramento\[6\]\" into a selector" {  } { { "reg.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/reg.vhd" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1571744685359 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Barramento\[7\]\" " "Converted tri-state node \"Barramento\[7\]\" into a selector" {  } { { "reg.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/reg.vhd" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1571744685359 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA:ULAControl\|SAIDA\[0\] " "Converted tri-state buffer \"ULA:ULAControl\|SAIDA\[0\]\" feeding internal logic into a wire" {  } { { "ula.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/ula.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1571744685359 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA:ULAControl\|SAIDA\[1\] " "Converted tri-state buffer \"ULA:ULAControl\|SAIDA\[1\]\" feeding internal logic into a wire" {  } { { "ula.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/ula.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1571744685359 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA:ULAControl\|SAIDA\[2\] " "Converted tri-state buffer \"ULA:ULAControl\|SAIDA\[2\]\" feeding internal logic into a wire" {  } { { "ula.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/ula.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1571744685359 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA:ULAControl\|SAIDA\[3\] " "Converted tri-state buffer \"ULA:ULAControl\|SAIDA\[3\]\" feeding internal logic into a wire" {  } { { "ula.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/ula.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1571744685359 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA:ULAControl\|SAIDA\[4\] " "Converted tri-state buffer \"ULA:ULAControl\|SAIDA\[4\]\" feeding internal logic into a wire" {  } { { "ula.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/ula.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1571744685359 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA:ULAControl\|SAIDA\[5\] " "Converted tri-state buffer \"ULA:ULAControl\|SAIDA\[5\]\" feeding internal logic into a wire" {  } { { "ula.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/ula.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1571744685359 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA:ULAControl\|SAIDA\[6\] " "Converted tri-state buffer \"ULA:ULAControl\|SAIDA\[6\]\" feeding internal logic into a wire" {  } { { "ula.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/ula.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1571744685359 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA:ULAControl\|SAIDA\[7\] " "Converted tri-state buffer \"ULA:ULAControl\|SAIDA\[7\]\" feeding internal logic into a wire" {  } { { "ula.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/ula.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1571744685359 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1571744685359 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Regi4\[7\] GND " "Pin \"Regi4\[7\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/cpu.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571744685808 "|CPU|Regi4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Regi4\[6\] GND " "Pin \"Regi4\[6\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/cpu.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571744685808 "|CPU|Regi4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Regi4\[5\] GND " "Pin \"Regi4\[5\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/cpu.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571744685808 "|CPU|Regi4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Regi4\[4\] GND " "Pin \"Regi4\[4\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/cpu.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571744685808 "|CPU|Regi4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Regi4\[3\] GND " "Pin \"Regi4\[3\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/cpu.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571744685808 "|CPU|Regi4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Regi4\[2\] GND " "Pin \"Regi4\[2\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/cpu.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571744685808 "|CPU|Regi4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Regi4\[1\] GND " "Pin \"Regi4\[1\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/cpu.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571744685808 "|CPU|Regi4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Regi4\[0\] GND " "Pin \"Regi4\[0\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/Marcos Lelis/Desktop/KKKKKKKKKKKKKKKKKK/cpu.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571744685808 "|CPU|Regi4[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1571744685808 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571744685891 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571744686735 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571744686735 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "209 " "Implemented 209 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571744686859 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571744686859 ""} { "Info" "ICUT_CUT_TM_LCELLS" "158 " "Implemented 158 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571744686859 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571744686859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571744686909 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 08:44:46 2019 " "Processing ended: Tue Oct 22 08:44:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571744686909 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571744686909 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571744686909 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571744686909 ""}
