
FreeRTOS_Queue_with_Structure.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000077f0  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000184  080079a0  080079a0  000179a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b24  08007b24  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08007b24  08007b24  00017b24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007b2c  08007b2c  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007b2c  08007b2c  00017b2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007b30  08007b30  00017b30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08007b34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001bf4  20000074  08007ba8  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001c68  08007ba8  00021c68  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001be9c  00000000  00000000  000200e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000038db  00000000  00000000  0003bf83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001750  00000000  00000000  0003f860  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001218  00000000  00000000  00040fb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004979  00000000  00000000  000421c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019306  00000000  00000000  00046b41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010f2ac  00000000  00000000  0005fe47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000069f4  00000000  00000000  0016f0f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  00175ae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000074 	.word	0x20000074
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08007988 	.word	0x08007988

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000078 	.word	0x20000078
 80001ec:	08007988 	.word	0x08007988

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b970 	b.w	8000588 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	460f      	mov	r7, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4694      	mov	ip, r2
 80002d4:	d965      	bls.n	80003a2 <__udivmoddi4+0xe2>
 80002d6:	fab2 f382 	clz	r3, r2
 80002da:	b143      	cbz	r3, 80002ee <__udivmoddi4+0x2e>
 80002dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002e0:	f1c3 0220 	rsb	r2, r3, #32
 80002e4:	409f      	lsls	r7, r3
 80002e6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ea:	4317      	orrs	r7, r2
 80002ec:	409c      	lsls	r4, r3
 80002ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002f2:	fa1f f58c 	uxth.w	r5, ip
 80002f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002fa:	0c22      	lsrs	r2, r4, #16
 80002fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000300:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000304:	fb01 f005 	mul.w	r0, r1, r5
 8000308:	4290      	cmp	r0, r2
 800030a:	d90a      	bls.n	8000322 <__udivmoddi4+0x62>
 800030c:	eb1c 0202 	adds.w	r2, ip, r2
 8000310:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000314:	f080 811c 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000318:	4290      	cmp	r0, r2
 800031a:	f240 8119 	bls.w	8000550 <__udivmoddi4+0x290>
 800031e:	3902      	subs	r1, #2
 8000320:	4462      	add	r2, ip
 8000322:	1a12      	subs	r2, r2, r0
 8000324:	b2a4      	uxth	r4, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000332:	fb00 f505 	mul.w	r5, r0, r5
 8000336:	42a5      	cmp	r5, r4
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x90>
 800033a:	eb1c 0404 	adds.w	r4, ip, r4
 800033e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000342:	f080 8107 	bcs.w	8000554 <__udivmoddi4+0x294>
 8000346:	42a5      	cmp	r5, r4
 8000348:	f240 8104 	bls.w	8000554 <__udivmoddi4+0x294>
 800034c:	4464      	add	r4, ip
 800034e:	3802      	subs	r0, #2
 8000350:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000354:	1b64      	subs	r4, r4, r5
 8000356:	2100      	movs	r1, #0
 8000358:	b11e      	cbz	r6, 8000362 <__udivmoddi4+0xa2>
 800035a:	40dc      	lsrs	r4, r3
 800035c:	2300      	movs	r3, #0
 800035e:	e9c6 4300 	strd	r4, r3, [r6]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0xbc>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80ed 	beq.w	800054a <__udivmoddi4+0x28a>
 8000370:	2100      	movs	r1, #0
 8000372:	e9c6 0500 	strd	r0, r5, [r6]
 8000376:	4608      	mov	r0, r1
 8000378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037c:	fab3 f183 	clz	r1, r3
 8000380:	2900      	cmp	r1, #0
 8000382:	d149      	bne.n	8000418 <__udivmoddi4+0x158>
 8000384:	42ab      	cmp	r3, r5
 8000386:	d302      	bcc.n	800038e <__udivmoddi4+0xce>
 8000388:	4282      	cmp	r2, r0
 800038a:	f200 80f8 	bhi.w	800057e <__udivmoddi4+0x2be>
 800038e:	1a84      	subs	r4, r0, r2
 8000390:	eb65 0203 	sbc.w	r2, r5, r3
 8000394:	2001      	movs	r0, #1
 8000396:	4617      	mov	r7, r2
 8000398:	2e00      	cmp	r6, #0
 800039a:	d0e2      	beq.n	8000362 <__udivmoddi4+0xa2>
 800039c:	e9c6 4700 	strd	r4, r7, [r6]
 80003a0:	e7df      	b.n	8000362 <__udivmoddi4+0xa2>
 80003a2:	b902      	cbnz	r2, 80003a6 <__udivmoddi4+0xe6>
 80003a4:	deff      	udf	#255	; 0xff
 80003a6:	fab2 f382 	clz	r3, r2
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f040 8090 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b0:	1a8a      	subs	r2, r1, r2
 80003b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b6:	fa1f fe8c 	uxth.w	lr, ip
 80003ba:	2101      	movs	r1, #1
 80003bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003c0:	fb07 2015 	mls	r0, r7, r5, r2
 80003c4:	0c22      	lsrs	r2, r4, #16
 80003c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ca:	fb0e f005 	mul.w	r0, lr, r5
 80003ce:	4290      	cmp	r0, r2
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d2:	eb1c 0202 	adds.w	r2, ip, r2
 80003d6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4290      	cmp	r0, r2
 80003de:	f200 80cb 	bhi.w	8000578 <__udivmoddi4+0x2b8>
 80003e2:	4645      	mov	r5, r8
 80003e4:	1a12      	subs	r2, r2, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003ec:	fb07 2210 	mls	r2, r7, r0, r2
 80003f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003f4:	fb0e fe00 	mul.w	lr, lr, r0
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x14e>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x14c>
 8000406:	45a6      	cmp	lr, r4
 8000408:	f200 80bb 	bhi.w	8000582 <__udivmoddi4+0x2c2>
 800040c:	4610      	mov	r0, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x98>
 8000418:	f1c1 0720 	rsb	r7, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000422:	ea4c 0c03 	orr.w	ip, ip, r3
 8000426:	fa05 f401 	lsl.w	r4, r5, r1
 800042a:	fa20 f307 	lsr.w	r3, r0, r7
 800042e:	40fd      	lsrs	r5, r7
 8000430:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000434:	4323      	orrs	r3, r4
 8000436:	fbb5 f8f9 	udiv	r8, r5, r9
 800043a:	fa1f fe8c 	uxth.w	lr, ip
 800043e:	fb09 5518 	mls	r5, r9, r8, r5
 8000442:	0c1c      	lsrs	r4, r3, #16
 8000444:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000448:	fb08 f50e 	mul.w	r5, r8, lr
 800044c:	42a5      	cmp	r5, r4
 800044e:	fa02 f201 	lsl.w	r2, r2, r1
 8000452:	fa00 f001 	lsl.w	r0, r0, r1
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1c 0404 	adds.w	r4, ip, r4
 800045c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000460:	f080 8088 	bcs.w	8000574 <__udivmoddi4+0x2b4>
 8000464:	42a5      	cmp	r5, r4
 8000466:	f240 8085 	bls.w	8000574 <__udivmoddi4+0x2b4>
 800046a:	f1a8 0802 	sub.w	r8, r8, #2
 800046e:	4464      	add	r4, ip
 8000470:	1b64      	subs	r4, r4, r5
 8000472:	b29d      	uxth	r5, r3
 8000474:	fbb4 f3f9 	udiv	r3, r4, r9
 8000478:	fb09 4413 	mls	r4, r9, r3, r4
 800047c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000480:	fb03 fe0e 	mul.w	lr, r3, lr
 8000484:	45a6      	cmp	lr, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000490:	d26c      	bcs.n	800056c <__udivmoddi4+0x2ac>
 8000492:	45a6      	cmp	lr, r4
 8000494:	d96a      	bls.n	800056c <__udivmoddi4+0x2ac>
 8000496:	3b02      	subs	r3, #2
 8000498:	4464      	add	r4, ip
 800049a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800049e:	fba3 9502 	umull	r9, r5, r3, r2
 80004a2:	eba4 040e 	sub.w	r4, r4, lr
 80004a6:	42ac      	cmp	r4, r5
 80004a8:	46c8      	mov	r8, r9
 80004aa:	46ae      	mov	lr, r5
 80004ac:	d356      	bcc.n	800055c <__udivmoddi4+0x29c>
 80004ae:	d053      	beq.n	8000558 <__udivmoddi4+0x298>
 80004b0:	b156      	cbz	r6, 80004c8 <__udivmoddi4+0x208>
 80004b2:	ebb0 0208 	subs.w	r2, r0, r8
 80004b6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ba:	fa04 f707 	lsl.w	r7, r4, r7
 80004be:	40ca      	lsrs	r2, r1
 80004c0:	40cc      	lsrs	r4, r1
 80004c2:	4317      	orrs	r7, r2
 80004c4:	e9c6 7400 	strd	r7, r4, [r6]
 80004c8:	4618      	mov	r0, r3
 80004ca:	2100      	movs	r1, #0
 80004cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d0:	f1c3 0120 	rsb	r1, r3, #32
 80004d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004d8:	fa20 f201 	lsr.w	r2, r0, r1
 80004dc:	fa25 f101 	lsr.w	r1, r5, r1
 80004e0:	409d      	lsls	r5, r3
 80004e2:	432a      	orrs	r2, r5
 80004e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e8:	fa1f fe8c 	uxth.w	lr, ip
 80004ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f0:	fb07 1510 	mls	r5, r7, r0, r1
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004fa:	fb00 f50e 	mul.w	r5, r0, lr
 80004fe:	428d      	cmp	r5, r1
 8000500:	fa04 f403 	lsl.w	r4, r4, r3
 8000504:	d908      	bls.n	8000518 <__udivmoddi4+0x258>
 8000506:	eb1c 0101 	adds.w	r1, ip, r1
 800050a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800050e:	d22f      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000510:	428d      	cmp	r5, r1
 8000512:	d92d      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000514:	3802      	subs	r0, #2
 8000516:	4461      	add	r1, ip
 8000518:	1b49      	subs	r1, r1, r5
 800051a:	b292      	uxth	r2, r2
 800051c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000520:	fb07 1115 	mls	r1, r7, r5, r1
 8000524:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000528:	fb05 f10e 	mul.w	r1, r5, lr
 800052c:	4291      	cmp	r1, r2
 800052e:	d908      	bls.n	8000542 <__udivmoddi4+0x282>
 8000530:	eb1c 0202 	adds.w	r2, ip, r2
 8000534:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000538:	d216      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 800053a:	4291      	cmp	r1, r2
 800053c:	d914      	bls.n	8000568 <__udivmoddi4+0x2a8>
 800053e:	3d02      	subs	r5, #2
 8000540:	4462      	add	r2, ip
 8000542:	1a52      	subs	r2, r2, r1
 8000544:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000548:	e738      	b.n	80003bc <__udivmoddi4+0xfc>
 800054a:	4631      	mov	r1, r6
 800054c:	4630      	mov	r0, r6
 800054e:	e708      	b.n	8000362 <__udivmoddi4+0xa2>
 8000550:	4639      	mov	r1, r7
 8000552:	e6e6      	b.n	8000322 <__udivmoddi4+0x62>
 8000554:	4610      	mov	r0, r2
 8000556:	e6fb      	b.n	8000350 <__udivmoddi4+0x90>
 8000558:	4548      	cmp	r0, r9
 800055a:	d2a9      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 800055c:	ebb9 0802 	subs.w	r8, r9, r2
 8000560:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000564:	3b01      	subs	r3, #1
 8000566:	e7a3      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000568:	4645      	mov	r5, r8
 800056a:	e7ea      	b.n	8000542 <__udivmoddi4+0x282>
 800056c:	462b      	mov	r3, r5
 800056e:	e794      	b.n	800049a <__udivmoddi4+0x1da>
 8000570:	4640      	mov	r0, r8
 8000572:	e7d1      	b.n	8000518 <__udivmoddi4+0x258>
 8000574:	46d0      	mov	r8, sl
 8000576:	e77b      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000578:	3d02      	subs	r5, #2
 800057a:	4462      	add	r2, ip
 800057c:	e732      	b.n	80003e4 <__udivmoddi4+0x124>
 800057e:	4608      	mov	r0, r1
 8000580:	e70a      	b.n	8000398 <__udivmoddi4+0xd8>
 8000582:	4464      	add	r4, ip
 8000584:	3802      	subs	r0, #2
 8000586:	e742      	b.n	800040e <__udivmoddi4+0x14e>

08000588 <__aeabi_idiv0>:
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000590:	f000 fb8b 	bl	8000caa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000594:	f000 f840 	bl	8000618 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000598:	f000 f8bc 	bl	8000714 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 800059c:	f000 f88e 	bl	80006bc <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80005a0:	f003 fa94 	bl	8003acc <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of Queue_1 */
  Queue_1Handle = osMessageQueueNew (8, sizeof(Data), &Queue_1_attributes);
 80005a4:	4a11      	ldr	r2, [pc, #68]	; (80005ec <main+0x60>)
 80005a6:	2104      	movs	r1, #4
 80005a8:	2008      	movs	r0, #8
 80005aa:	f003 fb86 	bl	8003cba <osMessageQueueNew>
 80005ae:	4603      	mov	r3, r0
 80005b0:	4a0f      	ldr	r2, [pc, #60]	; (80005f0 <main+0x64>)
 80005b2:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Sender_Task_1 */
  Sender_Task_1Handle = osThreadNew(Start_Sender_Task_1, NULL, &Sender_Task_1_attributes);
 80005b4:	4a0f      	ldr	r2, [pc, #60]	; (80005f4 <main+0x68>)
 80005b6:	2100      	movs	r1, #0
 80005b8:	480f      	ldr	r0, [pc, #60]	; (80005f8 <main+0x6c>)
 80005ba:	f003 fad1 	bl	8003b60 <osThreadNew>
 80005be:	4603      	mov	r3, r0
 80005c0:	4a0e      	ldr	r2, [pc, #56]	; (80005fc <main+0x70>)
 80005c2:	6013      	str	r3, [r2, #0]

  /* creation of Sender_Task_2 */
  Sender_Task_2Handle = osThreadNew(Start_Sender_Task_2, NULL, &Sender_Task_2_attributes);
 80005c4:	4a0e      	ldr	r2, [pc, #56]	; (8000600 <main+0x74>)
 80005c6:	2100      	movs	r1, #0
 80005c8:	480e      	ldr	r0, [pc, #56]	; (8000604 <main+0x78>)
 80005ca:	f003 fac9 	bl	8003b60 <osThreadNew>
 80005ce:	4603      	mov	r3, r0
 80005d0:	4a0d      	ldr	r2, [pc, #52]	; (8000608 <main+0x7c>)
 80005d2:	6013      	str	r3, [r2, #0]

  /* creation of Receiver_Task */
  Receiver_TaskHandle = osThreadNew(Start_Receiver_Task, NULL, &Receiver_Task_attributes);
 80005d4:	4a0d      	ldr	r2, [pc, #52]	; (800060c <main+0x80>)
 80005d6:	2100      	movs	r1, #0
 80005d8:	480d      	ldr	r0, [pc, #52]	; (8000610 <main+0x84>)
 80005da:	f003 fac1 	bl	8003b60 <osThreadNew>
 80005de:	4603      	mov	r3, r0
 80005e0:	4a0c      	ldr	r2, [pc, #48]	; (8000614 <main+0x88>)
 80005e2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80005e4:	f003 fa96 	bl	8003b14 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005e8:	e7fe      	b.n	80005e8 <main+0x5c>
 80005ea:	bf00      	nop
 80005ec:	08007a90 	.word	0x08007a90
 80005f0:	20000124 	.word	0x20000124
 80005f4:	08007a24 	.word	0x08007a24
 80005f8:	080007ad 	.word	0x080007ad
 80005fc:	20000118 	.word	0x20000118
 8000600:	08007a48 	.word	0x08007a48
 8000604:	080007e1 	.word	0x080007e1
 8000608:	2000011c 	.word	0x2000011c
 800060c:	08007a6c 	.word	0x08007a6c
 8000610:	08000815 	.word	0x08000815
 8000614:	20000120 	.word	0x20000120

08000618 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b096      	sub	sp, #88	; 0x58
 800061c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800061e:	f107 0314 	add.w	r3, r7, #20
 8000622:	2244      	movs	r2, #68	; 0x44
 8000624:	2100      	movs	r1, #0
 8000626:	4618      	mov	r0, r3
 8000628:	f006 fbc0 	bl	8006dac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800062c:	463b      	mov	r3, r7
 800062e:	2200      	movs	r2, #0
 8000630:	601a      	str	r2, [r3, #0]
 8000632:	605a      	str	r2, [r3, #4]
 8000634:	609a      	str	r2, [r3, #8]
 8000636:	60da      	str	r2, [r3, #12]
 8000638:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800063a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800063e:	f000 fe07 	bl	8001250 <HAL_PWREx_ControlVoltageScaling>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d001      	beq.n	800064c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000648:	f000 f92e 	bl	80008a8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800064c:	2302      	movs	r3, #2
 800064e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000650:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000654:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000656:	2340      	movs	r3, #64	; 0x40
 8000658:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800065a:	2302      	movs	r3, #2
 800065c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800065e:	2302      	movs	r3, #2
 8000660:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000662:	2301      	movs	r3, #1
 8000664:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000666:	230a      	movs	r3, #10
 8000668:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800066a:	2302      	movs	r3, #2
 800066c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800066e:	2302      	movs	r3, #2
 8000670:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000672:	2302      	movs	r3, #2
 8000674:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000676:	f107 0314 	add.w	r3, r7, #20
 800067a:	4618      	mov	r0, r3
 800067c:	f000 fe4e 	bl	800131c <HAL_RCC_OscConfig>
 8000680:	4603      	mov	r3, r0
 8000682:	2b00      	cmp	r3, #0
 8000684:	d001      	beq.n	800068a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000686:	f000 f90f 	bl	80008a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800068a:	230f      	movs	r3, #15
 800068c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800068e:	2303      	movs	r3, #3
 8000690:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000692:	2300      	movs	r3, #0
 8000694:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000696:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800069a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800069c:	2300      	movs	r3, #0
 800069e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006a0:	463b      	mov	r3, r7
 80006a2:	2104      	movs	r1, #4
 80006a4:	4618      	mov	r0, r3
 80006a6:	f001 fa53 	bl	8001b50 <HAL_RCC_ClockConfig>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d001      	beq.n	80006b4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80006b0:	f000 f8fa 	bl	80008a8 <Error_Handler>
  }
}
 80006b4:	bf00      	nop
 80006b6:	3758      	adds	r7, #88	; 0x58
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}

080006bc <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80006c0:	4b12      	ldr	r3, [pc, #72]	; (800070c <MX_LPUART1_UART_Init+0x50>)
 80006c2:	4a13      	ldr	r2, [pc, #76]	; (8000710 <MX_LPUART1_UART_Init+0x54>)
 80006c4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80006c6:	4b11      	ldr	r3, [pc, #68]	; (800070c <MX_LPUART1_UART_Init+0x50>)
 80006c8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006cc:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80006ce:	4b0f      	ldr	r3, [pc, #60]	; (800070c <MX_LPUART1_UART_Init+0x50>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80006d4:	4b0d      	ldr	r3, [pc, #52]	; (800070c <MX_LPUART1_UART_Init+0x50>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80006da:	4b0c      	ldr	r3, [pc, #48]	; (800070c <MX_LPUART1_UART_Init+0x50>)
 80006dc:	2200      	movs	r2, #0
 80006de:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80006e0:	4b0a      	ldr	r3, [pc, #40]	; (800070c <MX_LPUART1_UART_Init+0x50>)
 80006e2:	220c      	movs	r2, #12
 80006e4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006e6:	4b09      	ldr	r3, [pc, #36]	; (800070c <MX_LPUART1_UART_Init+0x50>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006ec:	4b07      	ldr	r3, [pc, #28]	; (800070c <MX_LPUART1_UART_Init+0x50>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006f2:	4b06      	ldr	r3, [pc, #24]	; (800070c <MX_LPUART1_UART_Init+0x50>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80006f8:	4804      	ldr	r0, [pc, #16]	; (800070c <MX_LPUART1_UART_Init+0x50>)
 80006fa:	f002 fbfd 	bl	8002ef8 <HAL_UART_Init>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d001      	beq.n	8000708 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8000704:	f000 f8d0 	bl	80008a8 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000708:	bf00      	nop
 800070a:	bd80      	pop	{r7, pc}
 800070c:	20000090 	.word	0x20000090
 8000710:	40008000 	.word	0x40008000

08000714 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b088      	sub	sp, #32
 8000718:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800071a:	f107 030c 	add.w	r3, r7, #12
 800071e:	2200      	movs	r2, #0
 8000720:	601a      	str	r2, [r3, #0]
 8000722:	605a      	str	r2, [r3, #4]
 8000724:	609a      	str	r2, [r3, #8]
 8000726:	60da      	str	r2, [r3, #12]
 8000728:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800072a:	4b1e      	ldr	r3, [pc, #120]	; (80007a4 <MX_GPIO_Init+0x90>)
 800072c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800072e:	4a1d      	ldr	r2, [pc, #116]	; (80007a4 <MX_GPIO_Init+0x90>)
 8000730:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000734:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000736:	4b1b      	ldr	r3, [pc, #108]	; (80007a4 <MX_GPIO_Init+0x90>)
 8000738:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800073a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800073e:	60bb      	str	r3, [r7, #8]
 8000740:	68bb      	ldr	r3, [r7, #8]
  HAL_PWREx_EnableVddIO2();
 8000742:	f000 fddb 	bl	80012fc <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000746:	4b17      	ldr	r3, [pc, #92]	; (80007a4 <MX_GPIO_Init+0x90>)
 8000748:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800074a:	4a16      	ldr	r2, [pc, #88]	; (80007a4 <MX_GPIO_Init+0x90>)
 800074c:	f043 0301 	orr.w	r3, r3, #1
 8000750:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000752:	4b14      	ldr	r3, [pc, #80]	; (80007a4 <MX_GPIO_Init+0x90>)
 8000754:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000756:	f003 0301 	and.w	r3, r3, #1
 800075a:	607b      	str	r3, [r7, #4]
 800075c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800075e:	4b11      	ldr	r3, [pc, #68]	; (80007a4 <MX_GPIO_Init+0x90>)
 8000760:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000762:	4a10      	ldr	r2, [pc, #64]	; (80007a4 <MX_GPIO_Init+0x90>)
 8000764:	f043 0302 	orr.w	r3, r3, #2
 8000768:	64d3      	str	r3, [r2, #76]	; 0x4c
 800076a:	4b0e      	ldr	r3, [pc, #56]	; (80007a4 <MX_GPIO_Init+0x90>)
 800076c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800076e:	f003 0302 	and.w	r3, r3, #2
 8000772:	603b      	str	r3, [r7, #0]
 8000774:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BSP_LED_GPIO_Port, BSP_LED_Pin, GPIO_PIN_RESET);
 8000776:	2200      	movs	r2, #0
 8000778:	2180      	movs	r1, #128	; 0x80
 800077a:	480b      	ldr	r0, [pc, #44]	; (80007a8 <MX_GPIO_Init+0x94>)
 800077c:	f000 fd42 	bl	8001204 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BSP_LED_Pin */
  GPIO_InitStruct.Pin = BSP_LED_Pin;
 8000780:	2380      	movs	r3, #128	; 0x80
 8000782:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000784:	2301      	movs	r3, #1
 8000786:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000788:	2300      	movs	r3, #0
 800078a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800078c:	2300      	movs	r3, #0
 800078e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BSP_LED_GPIO_Port, &GPIO_InitStruct);
 8000790:	f107 030c 	add.w	r3, r7, #12
 8000794:	4619      	mov	r1, r3
 8000796:	4804      	ldr	r0, [pc, #16]	; (80007a8 <MX_GPIO_Init+0x94>)
 8000798:	f000 fba2 	bl	8000ee0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800079c:	bf00      	nop
 800079e:	3720      	adds	r7, #32
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	40021000 	.word	0x40021000
 80007a8:	48000400 	.word	0x48000400

080007ac <Start_Sender_Task_1>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Start_Sender_Task_1 */
void Start_Sender_Task_1(void *argument)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	printf("S1\r\n");
 80007b4:	4807      	ldr	r0, [pc, #28]	; (80007d4 <Start_Sender_Task_1+0x28>)
 80007b6:	f006 fa19 	bl	8006bec <puts>
	osMessageQueuePut(Queue_1Handle, &DataToSend1, 0, 200);
 80007ba:	4b07      	ldr	r3, [pc, #28]	; (80007d8 <Start_Sender_Task_1+0x2c>)
 80007bc:	6818      	ldr	r0, [r3, #0]
 80007be:	23c8      	movs	r3, #200	; 0xc8
 80007c0:	2200      	movs	r2, #0
 80007c2:	4906      	ldr	r1, [pc, #24]	; (80007dc <Start_Sender_Task_1+0x30>)
 80007c4:	f003 faec 	bl	8003da0 <osMessageQueuePut>
    osDelay(2000);
 80007c8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80007cc:	f003 fa5a 	bl	8003c84 <osDelay>
	printf("S1\r\n");
 80007d0:	e7f0      	b.n	80007b4 <Start_Sender_Task_1+0x8>
 80007d2:	bf00      	nop
 80007d4:	080079d8 	.word	0x080079d8
 80007d8:	20000124 	.word	0x20000124
 80007dc:	20000000 	.word	0x20000000

080007e0 <Start_Sender_Task_2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_Sender_Task_2 */
void Start_Sender_Task_2(void *argument)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b082      	sub	sp, #8
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_Sender_Task_2 */
  /* Infinite loop */
  for(;;)
  {
	printf("S2\r\n");
 80007e8:	4807      	ldr	r0, [pc, #28]	; (8000808 <Start_Sender_Task_2+0x28>)
 80007ea:	f006 f9ff 	bl	8006bec <puts>
	osMessageQueuePut(Queue_1Handle, &DataToSend2, 0, 200);
 80007ee:	4b07      	ldr	r3, [pc, #28]	; (800080c <Start_Sender_Task_2+0x2c>)
 80007f0:	6818      	ldr	r0, [r3, #0]
 80007f2:	23c8      	movs	r3, #200	; 0xc8
 80007f4:	2200      	movs	r2, #0
 80007f6:	4906      	ldr	r1, [pc, #24]	; (8000810 <Start_Sender_Task_2+0x30>)
 80007f8:	f003 fad2 	bl	8003da0 <osMessageQueuePut>
    osDelay(2000);
 80007fc:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000800:	f003 fa40 	bl	8003c84 <osDelay>
	printf("S2\r\n");
 8000804:	e7f0      	b.n	80007e8 <Start_Sender_Task_2+0x8>
 8000806:	bf00      	nop
 8000808:	080079dc 	.word	0x080079dc
 800080c:	20000124 	.word	0x20000124
 8000810:	20000004 	.word	0x20000004

08000814 <Start_Receiver_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_Receiver_Task */
void Start_Receiver_Task(void *argument)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b084      	sub	sp, #16
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_Receiver_Task */
	Data retvalue;
  /* Infinite loop */
  for(;;)
  {
	printf("R\r\n");
 800081c:	4814      	ldr	r0, [pc, #80]	; (8000870 <Start_Receiver_Task+0x5c>)
 800081e:	f006 f9e5 	bl	8006bec <puts>
	osMessageQueueGet(Queue_1Handle, &retvalue, NULL, osWaitForever);
 8000822:	4b14      	ldr	r3, [pc, #80]	; (8000874 <Start_Receiver_Task+0x60>)
 8000824:	6818      	ldr	r0, [r3, #0]
 8000826:	f107 010c 	add.w	r1, r7, #12
 800082a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800082e:	2200      	movs	r2, #0
 8000830:	f003 fb16 	bl	8003e60 <osMessageQueueGet>
	if(retvalue.source == 1)
 8000834:	89fb      	ldrh	r3, [r7, #14]
 8000836:	2b01      	cmp	r3, #1
 8000838:	d105      	bne.n	8000846 <Start_Receiver_Task+0x32>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 800083a:	2201      	movs	r2, #1
 800083c:	2180      	movs	r1, #128	; 0x80
 800083e:	480e      	ldr	r0, [pc, #56]	; (8000878 <Start_Receiver_Task+0x64>)
 8000840:	f000 fce0 	bl	8001204 <HAL_GPIO_WritePin>
 8000844:	e004      	b.n	8000850 <Start_Receiver_Task+0x3c>
	}
	else
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8000846:	2200      	movs	r2, #0
 8000848:	2180      	movs	r1, #128	; 0x80
 800084a:	480b      	ldr	r0, [pc, #44]	; (8000878 <Start_Receiver_Task+0x64>)
 800084c:	f000 fcda 	bl	8001204 <HAL_GPIO_WritePin>
	}
	printf("return value : %c\r\n",retvalue.value);
 8000850:	7b3b      	ldrb	r3, [r7, #12]
 8000852:	4619      	mov	r1, r3
 8000854:	4809      	ldr	r0, [pc, #36]	; (800087c <Start_Receiver_Task+0x68>)
 8000856:	f006 f963 	bl	8006b20 <iprintf>
	printf("source value : %d\r\n",retvalue.source);
 800085a:	89fb      	ldrh	r3, [r7, #14]
 800085c:	4619      	mov	r1, r3
 800085e:	4808      	ldr	r0, [pc, #32]	; (8000880 <Start_Receiver_Task+0x6c>)
 8000860:	f006 f95e 	bl	8006b20 <iprintf>

    osDelay(1000);
 8000864:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000868:	f003 fa0c 	bl	8003c84 <osDelay>
	printf("R\r\n");
 800086c:	e7d6      	b.n	800081c <Start_Receiver_Task+0x8>
 800086e:	bf00      	nop
 8000870:	080079e0 	.word	0x080079e0
 8000874:	20000124 	.word	0x20000124
 8000878:	48000400 	.word	0x48000400
 800087c:	080079e4 	.word	0x080079e4
 8000880:	080079f8 	.word	0x080079f8

08000884 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	4a04      	ldr	r2, [pc, #16]	; (80008a4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000892:	4293      	cmp	r3, r2
 8000894:	d101      	bne.n	800089a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000896:	f000 fa21 	bl	8000cdc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800089a:	bf00      	nop
 800089c:	3708      	adds	r7, #8
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	bf00      	nop
 80008a4:	40001000 	.word	0x40001000

080008a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008a8:	b480      	push	{r7}
 80008aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008ac:	b672      	cpsid	i
}
 80008ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008b0:	e7fe      	b.n	80008b0 <Error_Handler+0x8>
	...

080008b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b082      	sub	sp, #8
 80008b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008ba:	4b11      	ldr	r3, [pc, #68]	; (8000900 <HAL_MspInit+0x4c>)
 80008bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80008be:	4a10      	ldr	r2, [pc, #64]	; (8000900 <HAL_MspInit+0x4c>)
 80008c0:	f043 0301 	orr.w	r3, r3, #1
 80008c4:	6613      	str	r3, [r2, #96]	; 0x60
 80008c6:	4b0e      	ldr	r3, [pc, #56]	; (8000900 <HAL_MspInit+0x4c>)
 80008c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80008ca:	f003 0301 	and.w	r3, r3, #1
 80008ce:	607b      	str	r3, [r7, #4]
 80008d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008d2:	4b0b      	ldr	r3, [pc, #44]	; (8000900 <HAL_MspInit+0x4c>)
 80008d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008d6:	4a0a      	ldr	r2, [pc, #40]	; (8000900 <HAL_MspInit+0x4c>)
 80008d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008dc:	6593      	str	r3, [r2, #88]	; 0x58
 80008de:	4b08      	ldr	r3, [pc, #32]	; (8000900 <HAL_MspInit+0x4c>)
 80008e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008e6:	603b      	str	r3, [r7, #0]
 80008e8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008ea:	2200      	movs	r2, #0
 80008ec:	210f      	movs	r1, #15
 80008ee:	f06f 0001 	mvn.w	r0, #1
 80008f2:	f000 facb 	bl	8000e8c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008f6:	bf00      	nop
 80008f8:	3708      	adds	r7, #8
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	40021000 	.word	0x40021000

08000904 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b0ac      	sub	sp, #176	; 0xb0
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800090c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000910:	2200      	movs	r2, #0
 8000912:	601a      	str	r2, [r3, #0]
 8000914:	605a      	str	r2, [r3, #4]
 8000916:	609a      	str	r2, [r3, #8]
 8000918:	60da      	str	r2, [r3, #12]
 800091a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800091c:	f107 0310 	add.w	r3, r7, #16
 8000920:	228c      	movs	r2, #140	; 0x8c
 8000922:	2100      	movs	r1, #0
 8000924:	4618      	mov	r0, r3
 8000926:	f006 fa41 	bl	8006dac <memset>
  if(huart->Instance==LPUART1)
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	4a22      	ldr	r2, [pc, #136]	; (80009b8 <HAL_UART_MspInit+0xb4>)
 8000930:	4293      	cmp	r3, r2
 8000932:	d13d      	bne.n	80009b0 <HAL_UART_MspInit+0xac>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000934:	2320      	movs	r3, #32
 8000936:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000938:	2300      	movs	r3, #0
 800093a:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800093c:	f107 0310 	add.w	r3, r7, #16
 8000940:	4618      	mov	r0, r3
 8000942:	f001 fb5b 	bl	8001ffc <HAL_RCCEx_PeriphCLKConfig>
 8000946:	4603      	mov	r3, r0
 8000948:	2b00      	cmp	r3, #0
 800094a:	d001      	beq.n	8000950 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800094c:	f7ff ffac 	bl	80008a8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000950:	4b1a      	ldr	r3, [pc, #104]	; (80009bc <HAL_UART_MspInit+0xb8>)
 8000952:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000954:	4a19      	ldr	r2, [pc, #100]	; (80009bc <HAL_UART_MspInit+0xb8>)
 8000956:	f043 0301 	orr.w	r3, r3, #1
 800095a:	65d3      	str	r3, [r2, #92]	; 0x5c
 800095c:	4b17      	ldr	r3, [pc, #92]	; (80009bc <HAL_UART_MspInit+0xb8>)
 800095e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000960:	f003 0301 	and.w	r3, r3, #1
 8000964:	60fb      	str	r3, [r7, #12]
 8000966:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000968:	4b14      	ldr	r3, [pc, #80]	; (80009bc <HAL_UART_MspInit+0xb8>)
 800096a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800096c:	4a13      	ldr	r2, [pc, #76]	; (80009bc <HAL_UART_MspInit+0xb8>)
 800096e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000972:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000974:	4b11      	ldr	r3, [pc, #68]	; (80009bc <HAL_UART_MspInit+0xb8>)
 8000976:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000978:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800097c:	60bb      	str	r3, [r7, #8]
 800097e:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8000980:	f000 fcbc 	bl	80012fc <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8000984:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000988:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800098c:	2302      	movs	r3, #2
 800098e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000992:	2300      	movs	r3, #0
 8000994:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000998:	2303      	movs	r3, #3
 800099a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800099e:	2308      	movs	r3, #8
 80009a0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80009a4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80009a8:	4619      	mov	r1, r3
 80009aa:	4805      	ldr	r0, [pc, #20]	; (80009c0 <HAL_UART_MspInit+0xbc>)
 80009ac:	f000 fa98 	bl	8000ee0 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 80009b0:	bf00      	nop
 80009b2:	37b0      	adds	r7, #176	; 0xb0
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bd80      	pop	{r7, pc}
 80009b8:	40008000 	.word	0x40008000
 80009bc:	40021000 	.word	0x40021000
 80009c0:	48001800 	.word	0x48001800

080009c4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b08e      	sub	sp, #56	; 0x38
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80009cc:	2300      	movs	r3, #0
 80009ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80009d2:	4b34      	ldr	r3, [pc, #208]	; (8000aa4 <HAL_InitTick+0xe0>)
 80009d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009d6:	4a33      	ldr	r2, [pc, #204]	; (8000aa4 <HAL_InitTick+0xe0>)
 80009d8:	f043 0310 	orr.w	r3, r3, #16
 80009dc:	6593      	str	r3, [r2, #88]	; 0x58
 80009de:	4b31      	ldr	r3, [pc, #196]	; (8000aa4 <HAL_InitTick+0xe0>)
 80009e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009e2:	f003 0310 	and.w	r3, r3, #16
 80009e6:	60fb      	str	r3, [r7, #12]
 80009e8:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80009ea:	f107 0210 	add.w	r2, r7, #16
 80009ee:	f107 0314 	add.w	r3, r7, #20
 80009f2:	4611      	mov	r1, r2
 80009f4:	4618      	mov	r0, r3
 80009f6:	f001 fa6f 	bl	8001ed8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80009fa:	6a3b      	ldr	r3, [r7, #32]
 80009fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80009fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d103      	bne.n	8000a0c <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000a04:	f001 fa3c 	bl	8001e80 <HAL_RCC_GetPCLK1Freq>
 8000a08:	6378      	str	r0, [r7, #52]	; 0x34
 8000a0a:	e004      	b.n	8000a16 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000a0c:	f001 fa38 	bl	8001e80 <HAL_RCC_GetPCLK1Freq>
 8000a10:	4603      	mov	r3, r0
 8000a12:	005b      	lsls	r3, r3, #1
 8000a14:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000a16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000a18:	4a23      	ldr	r2, [pc, #140]	; (8000aa8 <HAL_InitTick+0xe4>)
 8000a1a:	fba2 2303 	umull	r2, r3, r2, r3
 8000a1e:	0c9b      	lsrs	r3, r3, #18
 8000a20:	3b01      	subs	r3, #1
 8000a22:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000a24:	4b21      	ldr	r3, [pc, #132]	; (8000aac <HAL_InitTick+0xe8>)
 8000a26:	4a22      	ldr	r2, [pc, #136]	; (8000ab0 <HAL_InitTick+0xec>)
 8000a28:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000a2a:	4b20      	ldr	r3, [pc, #128]	; (8000aac <HAL_InitTick+0xe8>)
 8000a2c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000a30:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000a32:	4a1e      	ldr	r2, [pc, #120]	; (8000aac <HAL_InitTick+0xe8>)
 8000a34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a36:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000a38:	4b1c      	ldr	r3, [pc, #112]	; (8000aac <HAL_InitTick+0xe8>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a3e:	4b1b      	ldr	r3, [pc, #108]	; (8000aac <HAL_InitTick+0xe8>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a44:	4b19      	ldr	r3, [pc, #100]	; (8000aac <HAL_InitTick+0xe8>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000a4a:	4818      	ldr	r0, [pc, #96]	; (8000aac <HAL_InitTick+0xe8>)
 8000a4c:	f001 ffa0 	bl	8002990 <HAL_TIM_Base_Init>
 8000a50:	4603      	mov	r3, r0
 8000a52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000a56:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d11b      	bne.n	8000a96 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000a5e:	4813      	ldr	r0, [pc, #76]	; (8000aac <HAL_InitTick+0xe8>)
 8000a60:	f001 fff8 	bl	8002a54 <HAL_TIM_Base_Start_IT>
 8000a64:	4603      	mov	r3, r0
 8000a66:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000a6a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d111      	bne.n	8000a96 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000a72:	2036      	movs	r0, #54	; 0x36
 8000a74:	f000 fa26 	bl	8000ec4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	2b0f      	cmp	r3, #15
 8000a7c:	d808      	bhi.n	8000a90 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000a7e:	2200      	movs	r2, #0
 8000a80:	6879      	ldr	r1, [r7, #4]
 8000a82:	2036      	movs	r0, #54	; 0x36
 8000a84:	f000 fa02 	bl	8000e8c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a88:	4a0a      	ldr	r2, [pc, #40]	; (8000ab4 <HAL_InitTick+0xf0>)
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	6013      	str	r3, [r2, #0]
 8000a8e:	e002      	b.n	8000a96 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8000a90:	2301      	movs	r3, #1
 8000a92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000a96:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	3738      	adds	r7, #56	; 0x38
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	40021000 	.word	0x40021000
 8000aa8:	431bde83 	.word	0x431bde83
 8000aac:	20000128 	.word	0x20000128
 8000ab0:	40001000 	.word	0x40001000
 8000ab4:	2000000c 	.word	0x2000000c

08000ab8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000abc:	e7fe      	b.n	8000abc <NMI_Handler+0x4>

08000abe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000abe:	b480      	push	{r7}
 8000ac0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ac2:	e7fe      	b.n	8000ac2 <HardFault_Handler+0x4>

08000ac4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ac8:	e7fe      	b.n	8000ac8 <MemManage_Handler+0x4>

08000aca <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000aca:	b480      	push	{r7}
 8000acc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ace:	e7fe      	b.n	8000ace <BusFault_Handler+0x4>

08000ad0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ad4:	e7fe      	b.n	8000ad4 <UsageFault_Handler+0x4>

08000ad6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ad6:	b480      	push	{r7}
 8000ad8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ada:	bf00      	nop
 8000adc:	46bd      	mov	sp, r7
 8000ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae2:	4770      	bx	lr

08000ae4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000ae8:	4802      	ldr	r0, [pc, #8]	; (8000af4 <TIM6_DAC_IRQHandler+0x10>)
 8000aea:	f002 f823 	bl	8002b34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000aee:	bf00      	nop
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	20000128 	.word	0x20000128

08000af8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b086      	sub	sp, #24
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	60f8      	str	r0, [r7, #12]
 8000b00:	60b9      	str	r1, [r7, #8]
 8000b02:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b04:	2300      	movs	r3, #0
 8000b06:	617b      	str	r3, [r7, #20]
 8000b08:	e00a      	b.n	8000b20 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b0a:	f3af 8000 	nop.w
 8000b0e:	4601      	mov	r1, r0
 8000b10:	68bb      	ldr	r3, [r7, #8]
 8000b12:	1c5a      	adds	r2, r3, #1
 8000b14:	60ba      	str	r2, [r7, #8]
 8000b16:	b2ca      	uxtb	r2, r1
 8000b18:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b1a:	697b      	ldr	r3, [r7, #20]
 8000b1c:	3301      	adds	r3, #1
 8000b1e:	617b      	str	r3, [r7, #20]
 8000b20:	697a      	ldr	r2, [r7, #20]
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	429a      	cmp	r2, r3
 8000b26:	dbf0      	blt.n	8000b0a <_read+0x12>
  }

  return len;
 8000b28:	687b      	ldr	r3, [r7, #4]
}
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	3718      	adds	r7, #24
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
	...

08000b34 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b084      	sub	sp, #16
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	60f8      	str	r0, [r7, #12]
 8000b3c:	60b9      	str	r1, [r7, #8]
 8000b3e:	607a      	str	r2, [r7, #4]
//
//  for (DataIdx = 0; DataIdx < len; DataIdx++)
//  {
//    __io_putchar(*ptr++);
//  }
	HAL_UART_Transmit(&hlpuart1, (unsigned const char *) ptr, len, 2000);
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	b29a      	uxth	r2, r3
 8000b44:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000b48:	68b9      	ldr	r1, [r7, #8]
 8000b4a:	4804      	ldr	r0, [pc, #16]	; (8000b5c <_write+0x28>)
 8000b4c:	f002 fa22 	bl	8002f94 <HAL_UART_Transmit>
  return len;
 8000b50:	687b      	ldr	r3, [r7, #4]
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	3710      	adds	r7, #16
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	20000090 	.word	0x20000090

08000b60 <_close>:

int _close(int file)
{
 8000b60:	b480      	push	{r7}
 8000b62:	b083      	sub	sp, #12
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b68:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	370c      	adds	r7, #12
 8000b70:	46bd      	mov	sp, r7
 8000b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b76:	4770      	bx	lr

08000b78 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b083      	sub	sp, #12
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
 8000b80:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b82:	683b      	ldr	r3, [r7, #0]
 8000b84:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b88:	605a      	str	r2, [r3, #4]
  return 0;
 8000b8a:	2300      	movs	r3, #0
}
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	370c      	adds	r7, #12
 8000b90:	46bd      	mov	sp, r7
 8000b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b96:	4770      	bx	lr

08000b98 <_isatty>:

int _isatty(int file)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b083      	sub	sp, #12
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000ba0:	2301      	movs	r3, #1
}
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	370c      	adds	r7, #12
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr

08000bae <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000bae:	b480      	push	{r7}
 8000bb0:	b085      	sub	sp, #20
 8000bb2:	af00      	add	r7, sp, #0
 8000bb4:	60f8      	str	r0, [r7, #12]
 8000bb6:	60b9      	str	r1, [r7, #8]
 8000bb8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000bba:	2300      	movs	r3, #0
}
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	3714      	adds	r7, #20
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc6:	4770      	bx	lr

08000bc8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b086      	sub	sp, #24
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bd0:	4a14      	ldr	r2, [pc, #80]	; (8000c24 <_sbrk+0x5c>)
 8000bd2:	4b15      	ldr	r3, [pc, #84]	; (8000c28 <_sbrk+0x60>)
 8000bd4:	1ad3      	subs	r3, r2, r3
 8000bd6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bd8:	697b      	ldr	r3, [r7, #20]
 8000bda:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bdc:	4b13      	ldr	r3, [pc, #76]	; (8000c2c <_sbrk+0x64>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d102      	bne.n	8000bea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000be4:	4b11      	ldr	r3, [pc, #68]	; (8000c2c <_sbrk+0x64>)
 8000be6:	4a12      	ldr	r2, [pc, #72]	; (8000c30 <_sbrk+0x68>)
 8000be8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bea:	4b10      	ldr	r3, [pc, #64]	; (8000c2c <_sbrk+0x64>)
 8000bec:	681a      	ldr	r2, [r3, #0]
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	4413      	add	r3, r2
 8000bf2:	693a      	ldr	r2, [r7, #16]
 8000bf4:	429a      	cmp	r2, r3
 8000bf6:	d207      	bcs.n	8000c08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bf8:	f006 f97c 	bl	8006ef4 <__errno>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	220c      	movs	r2, #12
 8000c00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c02:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000c06:	e009      	b.n	8000c1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c08:	4b08      	ldr	r3, [pc, #32]	; (8000c2c <_sbrk+0x64>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c0e:	4b07      	ldr	r3, [pc, #28]	; (8000c2c <_sbrk+0x64>)
 8000c10:	681a      	ldr	r2, [r3, #0]
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	4413      	add	r3, r2
 8000c16:	4a05      	ldr	r2, [pc, #20]	; (8000c2c <_sbrk+0x64>)
 8000c18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c1a:	68fb      	ldr	r3, [r7, #12]
}
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	3718      	adds	r7, #24
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	20050000 	.word	0x20050000
 8000c28:	00000400 	.word	0x00000400
 8000c2c:	20000174 	.word	0x20000174
 8000c30:	20001c68 	.word	0x20001c68

08000c34 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000c38:	4b06      	ldr	r3, [pc, #24]	; (8000c54 <SystemInit+0x20>)
 8000c3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c3e:	4a05      	ldr	r2, [pc, #20]	; (8000c54 <SystemInit+0x20>)
 8000c40:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c44:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000c48:	bf00      	nop
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop
 8000c54:	e000ed00 	.word	0xe000ed00

08000c58 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000c58:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c90 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c5c:	f7ff ffea 	bl	8000c34 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c60:	480c      	ldr	r0, [pc, #48]	; (8000c94 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c62:	490d      	ldr	r1, [pc, #52]	; (8000c98 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c64:	4a0d      	ldr	r2, [pc, #52]	; (8000c9c <LoopForever+0xe>)
  movs r3, #0
 8000c66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c68:	e002      	b.n	8000c70 <LoopCopyDataInit>

08000c6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c6e:	3304      	adds	r3, #4

08000c70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c74:	d3f9      	bcc.n	8000c6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c76:	4a0a      	ldr	r2, [pc, #40]	; (8000ca0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c78:	4c0a      	ldr	r4, [pc, #40]	; (8000ca4 <LoopForever+0x16>)
  movs r3, #0
 8000c7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c7c:	e001      	b.n	8000c82 <LoopFillZerobss>

08000c7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c80:	3204      	adds	r2, #4

08000c82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c84:	d3fb      	bcc.n	8000c7e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c86:	f006 f93b 	bl	8006f00 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c8a:	f7ff fc7f 	bl	800058c <main>

08000c8e <LoopForever>:

LoopForever:
    b LoopForever
 8000c8e:	e7fe      	b.n	8000c8e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000c90:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8000c94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c98:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000c9c:	08007b34 	.word	0x08007b34
  ldr r2, =_sbss
 8000ca0:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000ca4:	20001c68 	.word	0x20001c68

08000ca8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000ca8:	e7fe      	b.n	8000ca8 <ADC1_2_IRQHandler>

08000caa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000caa:	b580      	push	{r7, lr}
 8000cac:	b082      	sub	sp, #8
 8000cae:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cb4:	2003      	movs	r0, #3
 8000cb6:	f000 f8de 	bl	8000e76 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000cba:	200f      	movs	r0, #15
 8000cbc:	f7ff fe82 	bl	80009c4 <HAL_InitTick>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d002      	beq.n	8000ccc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	71fb      	strb	r3, [r7, #7]
 8000cca:	e001      	b.n	8000cd0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000ccc:	f7ff fdf2 	bl	80008b4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000cd0:	79fb      	ldrb	r3, [r7, #7]
}
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	3708      	adds	r7, #8
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}
	...

08000cdc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ce0:	4b06      	ldr	r3, [pc, #24]	; (8000cfc <HAL_IncTick+0x20>)
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	461a      	mov	r2, r3
 8000ce6:	4b06      	ldr	r3, [pc, #24]	; (8000d00 <HAL_IncTick+0x24>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	4413      	add	r3, r2
 8000cec:	4a04      	ldr	r2, [pc, #16]	; (8000d00 <HAL_IncTick+0x24>)
 8000cee:	6013      	str	r3, [r2, #0]
}
 8000cf0:	bf00      	nop
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr
 8000cfa:	bf00      	nop
 8000cfc:	20000010 	.word	0x20000010
 8000d00:	20000178 	.word	0x20000178

08000d04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  return uwTick;
 8000d08:	4b03      	ldr	r3, [pc, #12]	; (8000d18 <HAL_GetTick+0x14>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
}
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr
 8000d16:	bf00      	nop
 8000d18:	20000178 	.word	0x20000178

08000d1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b085      	sub	sp, #20
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	f003 0307 	and.w	r3, r3, #7
 8000d2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d2c:	4b0c      	ldr	r3, [pc, #48]	; (8000d60 <__NVIC_SetPriorityGrouping+0x44>)
 8000d2e:	68db      	ldr	r3, [r3, #12]
 8000d30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d32:	68ba      	ldr	r2, [r7, #8]
 8000d34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d38:	4013      	ands	r3, r2
 8000d3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d40:	68bb      	ldr	r3, [r7, #8]
 8000d42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d44:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d4e:	4a04      	ldr	r2, [pc, #16]	; (8000d60 <__NVIC_SetPriorityGrouping+0x44>)
 8000d50:	68bb      	ldr	r3, [r7, #8]
 8000d52:	60d3      	str	r3, [r2, #12]
}
 8000d54:	bf00      	nop
 8000d56:	3714      	adds	r7, #20
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5e:	4770      	bx	lr
 8000d60:	e000ed00 	.word	0xe000ed00

08000d64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d68:	4b04      	ldr	r3, [pc, #16]	; (8000d7c <__NVIC_GetPriorityGrouping+0x18>)
 8000d6a:	68db      	ldr	r3, [r3, #12]
 8000d6c:	0a1b      	lsrs	r3, r3, #8
 8000d6e:	f003 0307 	and.w	r3, r3, #7
}
 8000d72:	4618      	mov	r0, r3
 8000d74:	46bd      	mov	sp, r7
 8000d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7a:	4770      	bx	lr
 8000d7c:	e000ed00 	.word	0xe000ed00

08000d80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b083      	sub	sp, #12
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	4603      	mov	r3, r0
 8000d88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	db0b      	blt.n	8000daa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d92:	79fb      	ldrb	r3, [r7, #7]
 8000d94:	f003 021f 	and.w	r2, r3, #31
 8000d98:	4907      	ldr	r1, [pc, #28]	; (8000db8 <__NVIC_EnableIRQ+0x38>)
 8000d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d9e:	095b      	lsrs	r3, r3, #5
 8000da0:	2001      	movs	r0, #1
 8000da2:	fa00 f202 	lsl.w	r2, r0, r2
 8000da6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000daa:	bf00      	nop
 8000dac:	370c      	adds	r7, #12
 8000dae:	46bd      	mov	sp, r7
 8000db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db4:	4770      	bx	lr
 8000db6:	bf00      	nop
 8000db8:	e000e100 	.word	0xe000e100

08000dbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b083      	sub	sp, #12
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	6039      	str	r1, [r7, #0]
 8000dc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	db0a      	blt.n	8000de6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	b2da      	uxtb	r2, r3
 8000dd4:	490c      	ldr	r1, [pc, #48]	; (8000e08 <__NVIC_SetPriority+0x4c>)
 8000dd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dda:	0112      	lsls	r2, r2, #4
 8000ddc:	b2d2      	uxtb	r2, r2
 8000dde:	440b      	add	r3, r1
 8000de0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000de4:	e00a      	b.n	8000dfc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000de6:	683b      	ldr	r3, [r7, #0]
 8000de8:	b2da      	uxtb	r2, r3
 8000dea:	4908      	ldr	r1, [pc, #32]	; (8000e0c <__NVIC_SetPriority+0x50>)
 8000dec:	79fb      	ldrb	r3, [r7, #7]
 8000dee:	f003 030f 	and.w	r3, r3, #15
 8000df2:	3b04      	subs	r3, #4
 8000df4:	0112      	lsls	r2, r2, #4
 8000df6:	b2d2      	uxtb	r2, r2
 8000df8:	440b      	add	r3, r1
 8000dfa:	761a      	strb	r2, [r3, #24]
}
 8000dfc:	bf00      	nop
 8000dfe:	370c      	adds	r7, #12
 8000e00:	46bd      	mov	sp, r7
 8000e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e06:	4770      	bx	lr
 8000e08:	e000e100 	.word	0xe000e100
 8000e0c:	e000ed00 	.word	0xe000ed00

08000e10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b089      	sub	sp, #36	; 0x24
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	60f8      	str	r0, [r7, #12]
 8000e18:	60b9      	str	r1, [r7, #8]
 8000e1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	f003 0307 	and.w	r3, r3, #7
 8000e22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e24:	69fb      	ldr	r3, [r7, #28]
 8000e26:	f1c3 0307 	rsb	r3, r3, #7
 8000e2a:	2b04      	cmp	r3, #4
 8000e2c:	bf28      	it	cs
 8000e2e:	2304      	movcs	r3, #4
 8000e30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e32:	69fb      	ldr	r3, [r7, #28]
 8000e34:	3304      	adds	r3, #4
 8000e36:	2b06      	cmp	r3, #6
 8000e38:	d902      	bls.n	8000e40 <NVIC_EncodePriority+0x30>
 8000e3a:	69fb      	ldr	r3, [r7, #28]
 8000e3c:	3b03      	subs	r3, #3
 8000e3e:	e000      	b.n	8000e42 <NVIC_EncodePriority+0x32>
 8000e40:	2300      	movs	r3, #0
 8000e42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e44:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e48:	69bb      	ldr	r3, [r7, #24]
 8000e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4e:	43da      	mvns	r2, r3
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	401a      	ands	r2, r3
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e58:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000e5c:	697b      	ldr	r3, [r7, #20]
 8000e5e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e62:	43d9      	mvns	r1, r3
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e68:	4313      	orrs	r3, r2
         );
}
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	3724      	adds	r7, #36	; 0x24
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e74:	4770      	bx	lr

08000e76 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e76:	b580      	push	{r7, lr}
 8000e78:	b082      	sub	sp, #8
 8000e7a:	af00      	add	r7, sp, #0
 8000e7c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e7e:	6878      	ldr	r0, [r7, #4]
 8000e80:	f7ff ff4c 	bl	8000d1c <__NVIC_SetPriorityGrouping>
}
 8000e84:	bf00      	nop
 8000e86:	3708      	adds	r7, #8
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bd80      	pop	{r7, pc}

08000e8c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b086      	sub	sp, #24
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	4603      	mov	r3, r0
 8000e94:	60b9      	str	r1, [r7, #8]
 8000e96:	607a      	str	r2, [r7, #4]
 8000e98:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e9e:	f7ff ff61 	bl	8000d64 <__NVIC_GetPriorityGrouping>
 8000ea2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ea4:	687a      	ldr	r2, [r7, #4]
 8000ea6:	68b9      	ldr	r1, [r7, #8]
 8000ea8:	6978      	ldr	r0, [r7, #20]
 8000eaa:	f7ff ffb1 	bl	8000e10 <NVIC_EncodePriority>
 8000eae:	4602      	mov	r2, r0
 8000eb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eb4:	4611      	mov	r1, r2
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f7ff ff80 	bl	8000dbc <__NVIC_SetPriority>
}
 8000ebc:	bf00      	nop
 8000ebe:	3718      	adds	r7, #24
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}

08000ec4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	4603      	mov	r3, r0
 8000ecc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f7ff ff54 	bl	8000d80 <__NVIC_EnableIRQ>
}
 8000ed8:	bf00      	nop
 8000eda:	3708      	adds	r7, #8
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}

08000ee0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b087      	sub	sp, #28
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
 8000ee8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000eea:	2300      	movs	r3, #0
 8000eec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000eee:	e166      	b.n	80011be <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	681a      	ldr	r2, [r3, #0]
 8000ef4:	2101      	movs	r1, #1
 8000ef6:	697b      	ldr	r3, [r7, #20]
 8000ef8:	fa01 f303 	lsl.w	r3, r1, r3
 8000efc:	4013      	ands	r3, r2
 8000efe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	f000 8158 	beq.w	80011b8 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	f003 0303 	and.w	r3, r3, #3
 8000f10:	2b01      	cmp	r3, #1
 8000f12:	d005      	beq.n	8000f20 <HAL_GPIO_Init+0x40>
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	f003 0303 	and.w	r3, r3, #3
 8000f1c:	2b02      	cmp	r3, #2
 8000f1e:	d130      	bne.n	8000f82 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	689b      	ldr	r3, [r3, #8]
 8000f24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	005b      	lsls	r3, r3, #1
 8000f2a:	2203      	movs	r2, #3
 8000f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f30:	43db      	mvns	r3, r3
 8000f32:	693a      	ldr	r2, [r7, #16]
 8000f34:	4013      	ands	r3, r2
 8000f36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	68da      	ldr	r2, [r3, #12]
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	005b      	lsls	r3, r3, #1
 8000f40:	fa02 f303 	lsl.w	r3, r2, r3
 8000f44:	693a      	ldr	r2, [r7, #16]
 8000f46:	4313      	orrs	r3, r2
 8000f48:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	693a      	ldr	r2, [r7, #16]
 8000f4e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	685b      	ldr	r3, [r3, #4]
 8000f54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000f56:	2201      	movs	r2, #1
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5e:	43db      	mvns	r3, r3
 8000f60:	693a      	ldr	r2, [r7, #16]
 8000f62:	4013      	ands	r3, r2
 8000f64:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	091b      	lsrs	r3, r3, #4
 8000f6c:	f003 0201 	and.w	r2, r3, #1
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	fa02 f303 	lsl.w	r3, r2, r3
 8000f76:	693a      	ldr	r2, [r7, #16]
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	693a      	ldr	r2, [r7, #16]
 8000f80:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	685b      	ldr	r3, [r3, #4]
 8000f86:	f003 0303 	and.w	r3, r3, #3
 8000f8a:	2b03      	cmp	r3, #3
 8000f8c:	d017      	beq.n	8000fbe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	68db      	ldr	r3, [r3, #12]
 8000f92:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000f94:	697b      	ldr	r3, [r7, #20]
 8000f96:	005b      	lsls	r3, r3, #1
 8000f98:	2203      	movs	r2, #3
 8000f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9e:	43db      	mvns	r3, r3
 8000fa0:	693a      	ldr	r2, [r7, #16]
 8000fa2:	4013      	ands	r3, r2
 8000fa4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	689a      	ldr	r2, [r3, #8]
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	005b      	lsls	r3, r3, #1
 8000fae:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb2:	693a      	ldr	r2, [r7, #16]
 8000fb4:	4313      	orrs	r3, r2
 8000fb6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	693a      	ldr	r2, [r7, #16]
 8000fbc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	685b      	ldr	r3, [r3, #4]
 8000fc2:	f003 0303 	and.w	r3, r3, #3
 8000fc6:	2b02      	cmp	r3, #2
 8000fc8:	d123      	bne.n	8001012 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000fca:	697b      	ldr	r3, [r7, #20]
 8000fcc:	08da      	lsrs	r2, r3, #3
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	3208      	adds	r2, #8
 8000fd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fd6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000fd8:	697b      	ldr	r3, [r7, #20]
 8000fda:	f003 0307 	and.w	r3, r3, #7
 8000fde:	009b      	lsls	r3, r3, #2
 8000fe0:	220f      	movs	r2, #15
 8000fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe6:	43db      	mvns	r3, r3
 8000fe8:	693a      	ldr	r2, [r7, #16]
 8000fea:	4013      	ands	r3, r2
 8000fec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	691a      	ldr	r2, [r3, #16]
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	f003 0307 	and.w	r3, r3, #7
 8000ff8:	009b      	lsls	r3, r3, #2
 8000ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffe:	693a      	ldr	r2, [r7, #16]
 8001000:	4313      	orrs	r3, r2
 8001002:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001004:	697b      	ldr	r3, [r7, #20]
 8001006:	08da      	lsrs	r2, r3, #3
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	3208      	adds	r2, #8
 800100c:	6939      	ldr	r1, [r7, #16]
 800100e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001018:	697b      	ldr	r3, [r7, #20]
 800101a:	005b      	lsls	r3, r3, #1
 800101c:	2203      	movs	r2, #3
 800101e:	fa02 f303 	lsl.w	r3, r2, r3
 8001022:	43db      	mvns	r3, r3
 8001024:	693a      	ldr	r2, [r7, #16]
 8001026:	4013      	ands	r3, r2
 8001028:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	f003 0203 	and.w	r2, r3, #3
 8001032:	697b      	ldr	r3, [r7, #20]
 8001034:	005b      	lsls	r3, r3, #1
 8001036:	fa02 f303 	lsl.w	r3, r2, r3
 800103a:	693a      	ldr	r2, [r7, #16]
 800103c:	4313      	orrs	r3, r2
 800103e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	693a      	ldr	r2, [r7, #16]
 8001044:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800104e:	2b00      	cmp	r3, #0
 8001050:	f000 80b2 	beq.w	80011b8 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001054:	4b61      	ldr	r3, [pc, #388]	; (80011dc <HAL_GPIO_Init+0x2fc>)
 8001056:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001058:	4a60      	ldr	r2, [pc, #384]	; (80011dc <HAL_GPIO_Init+0x2fc>)
 800105a:	f043 0301 	orr.w	r3, r3, #1
 800105e:	6613      	str	r3, [r2, #96]	; 0x60
 8001060:	4b5e      	ldr	r3, [pc, #376]	; (80011dc <HAL_GPIO_Init+0x2fc>)
 8001062:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001064:	f003 0301 	and.w	r3, r3, #1
 8001068:	60bb      	str	r3, [r7, #8]
 800106a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800106c:	4a5c      	ldr	r2, [pc, #368]	; (80011e0 <HAL_GPIO_Init+0x300>)
 800106e:	697b      	ldr	r3, [r7, #20]
 8001070:	089b      	lsrs	r3, r3, #2
 8001072:	3302      	adds	r3, #2
 8001074:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001078:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800107a:	697b      	ldr	r3, [r7, #20]
 800107c:	f003 0303 	and.w	r3, r3, #3
 8001080:	009b      	lsls	r3, r3, #2
 8001082:	220f      	movs	r2, #15
 8001084:	fa02 f303 	lsl.w	r3, r2, r3
 8001088:	43db      	mvns	r3, r3
 800108a:	693a      	ldr	r2, [r7, #16]
 800108c:	4013      	ands	r3, r2
 800108e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001096:	d02b      	beq.n	80010f0 <HAL_GPIO_Init+0x210>
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	4a52      	ldr	r2, [pc, #328]	; (80011e4 <HAL_GPIO_Init+0x304>)
 800109c:	4293      	cmp	r3, r2
 800109e:	d025      	beq.n	80010ec <HAL_GPIO_Init+0x20c>
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	4a51      	ldr	r2, [pc, #324]	; (80011e8 <HAL_GPIO_Init+0x308>)
 80010a4:	4293      	cmp	r3, r2
 80010a6:	d01f      	beq.n	80010e8 <HAL_GPIO_Init+0x208>
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	4a50      	ldr	r2, [pc, #320]	; (80011ec <HAL_GPIO_Init+0x30c>)
 80010ac:	4293      	cmp	r3, r2
 80010ae:	d019      	beq.n	80010e4 <HAL_GPIO_Init+0x204>
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	4a4f      	ldr	r2, [pc, #316]	; (80011f0 <HAL_GPIO_Init+0x310>)
 80010b4:	4293      	cmp	r3, r2
 80010b6:	d013      	beq.n	80010e0 <HAL_GPIO_Init+0x200>
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	4a4e      	ldr	r2, [pc, #312]	; (80011f4 <HAL_GPIO_Init+0x314>)
 80010bc:	4293      	cmp	r3, r2
 80010be:	d00d      	beq.n	80010dc <HAL_GPIO_Init+0x1fc>
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	4a4d      	ldr	r2, [pc, #308]	; (80011f8 <HAL_GPIO_Init+0x318>)
 80010c4:	4293      	cmp	r3, r2
 80010c6:	d007      	beq.n	80010d8 <HAL_GPIO_Init+0x1f8>
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	4a4c      	ldr	r2, [pc, #304]	; (80011fc <HAL_GPIO_Init+0x31c>)
 80010cc:	4293      	cmp	r3, r2
 80010ce:	d101      	bne.n	80010d4 <HAL_GPIO_Init+0x1f4>
 80010d0:	2307      	movs	r3, #7
 80010d2:	e00e      	b.n	80010f2 <HAL_GPIO_Init+0x212>
 80010d4:	2308      	movs	r3, #8
 80010d6:	e00c      	b.n	80010f2 <HAL_GPIO_Init+0x212>
 80010d8:	2306      	movs	r3, #6
 80010da:	e00a      	b.n	80010f2 <HAL_GPIO_Init+0x212>
 80010dc:	2305      	movs	r3, #5
 80010de:	e008      	b.n	80010f2 <HAL_GPIO_Init+0x212>
 80010e0:	2304      	movs	r3, #4
 80010e2:	e006      	b.n	80010f2 <HAL_GPIO_Init+0x212>
 80010e4:	2303      	movs	r3, #3
 80010e6:	e004      	b.n	80010f2 <HAL_GPIO_Init+0x212>
 80010e8:	2302      	movs	r3, #2
 80010ea:	e002      	b.n	80010f2 <HAL_GPIO_Init+0x212>
 80010ec:	2301      	movs	r3, #1
 80010ee:	e000      	b.n	80010f2 <HAL_GPIO_Init+0x212>
 80010f0:	2300      	movs	r3, #0
 80010f2:	697a      	ldr	r2, [r7, #20]
 80010f4:	f002 0203 	and.w	r2, r2, #3
 80010f8:	0092      	lsls	r2, r2, #2
 80010fa:	4093      	lsls	r3, r2
 80010fc:	693a      	ldr	r2, [r7, #16]
 80010fe:	4313      	orrs	r3, r2
 8001100:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001102:	4937      	ldr	r1, [pc, #220]	; (80011e0 <HAL_GPIO_Init+0x300>)
 8001104:	697b      	ldr	r3, [r7, #20]
 8001106:	089b      	lsrs	r3, r3, #2
 8001108:	3302      	adds	r3, #2
 800110a:	693a      	ldr	r2, [r7, #16]
 800110c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001110:	4b3b      	ldr	r3, [pc, #236]	; (8001200 <HAL_GPIO_Init+0x320>)
 8001112:	689b      	ldr	r3, [r3, #8]
 8001114:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	43db      	mvns	r3, r3
 800111a:	693a      	ldr	r2, [r7, #16]
 800111c:	4013      	ands	r3, r2
 800111e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001128:	2b00      	cmp	r3, #0
 800112a:	d003      	beq.n	8001134 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 800112c:	693a      	ldr	r2, [r7, #16]
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	4313      	orrs	r3, r2
 8001132:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001134:	4a32      	ldr	r2, [pc, #200]	; (8001200 <HAL_GPIO_Init+0x320>)
 8001136:	693b      	ldr	r3, [r7, #16]
 8001138:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800113a:	4b31      	ldr	r3, [pc, #196]	; (8001200 <HAL_GPIO_Init+0x320>)
 800113c:	68db      	ldr	r3, [r3, #12]
 800113e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	43db      	mvns	r3, r3
 8001144:	693a      	ldr	r2, [r7, #16]
 8001146:	4013      	ands	r3, r2
 8001148:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	685b      	ldr	r3, [r3, #4]
 800114e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001152:	2b00      	cmp	r3, #0
 8001154:	d003      	beq.n	800115e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001156:	693a      	ldr	r2, [r7, #16]
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	4313      	orrs	r3, r2
 800115c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800115e:	4a28      	ldr	r2, [pc, #160]	; (8001200 <HAL_GPIO_Init+0x320>)
 8001160:	693b      	ldr	r3, [r7, #16]
 8001162:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001164:	4b26      	ldr	r3, [pc, #152]	; (8001200 <HAL_GPIO_Init+0x320>)
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	43db      	mvns	r3, r3
 800116e:	693a      	ldr	r2, [r7, #16]
 8001170:	4013      	ands	r3, r2
 8001172:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800117c:	2b00      	cmp	r3, #0
 800117e:	d003      	beq.n	8001188 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8001180:	693a      	ldr	r2, [r7, #16]
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	4313      	orrs	r3, r2
 8001186:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001188:	4a1d      	ldr	r2, [pc, #116]	; (8001200 <HAL_GPIO_Init+0x320>)
 800118a:	693b      	ldr	r3, [r7, #16]
 800118c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800118e:	4b1c      	ldr	r3, [pc, #112]	; (8001200 <HAL_GPIO_Init+0x320>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	43db      	mvns	r3, r3
 8001198:	693a      	ldr	r2, [r7, #16]
 800119a:	4013      	ands	r3, r2
 800119c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d003      	beq.n	80011b2 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80011aa:	693a      	ldr	r2, [r7, #16]
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	4313      	orrs	r3, r2
 80011b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80011b2:	4a13      	ldr	r2, [pc, #76]	; (8001200 <HAL_GPIO_Init+0x320>)
 80011b4:	693b      	ldr	r3, [r7, #16]
 80011b6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80011b8:	697b      	ldr	r3, [r7, #20]
 80011ba:	3301      	adds	r3, #1
 80011bc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	681a      	ldr	r2, [r3, #0]
 80011c2:	697b      	ldr	r3, [r7, #20]
 80011c4:	fa22 f303 	lsr.w	r3, r2, r3
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	f47f ae91 	bne.w	8000ef0 <HAL_GPIO_Init+0x10>
  }
}
 80011ce:	bf00      	nop
 80011d0:	bf00      	nop
 80011d2:	371c      	adds	r7, #28
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr
 80011dc:	40021000 	.word	0x40021000
 80011e0:	40010000 	.word	0x40010000
 80011e4:	48000400 	.word	0x48000400
 80011e8:	48000800 	.word	0x48000800
 80011ec:	48000c00 	.word	0x48000c00
 80011f0:	48001000 	.word	0x48001000
 80011f4:	48001400 	.word	0x48001400
 80011f8:	48001800 	.word	0x48001800
 80011fc:	48001c00 	.word	0x48001c00
 8001200:	40010400 	.word	0x40010400

08001204 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001204:	b480      	push	{r7}
 8001206:	b083      	sub	sp, #12
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
 800120c:	460b      	mov	r3, r1
 800120e:	807b      	strh	r3, [r7, #2]
 8001210:	4613      	mov	r3, r2
 8001212:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001214:	787b      	ldrb	r3, [r7, #1]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d003      	beq.n	8001222 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800121a:	887a      	ldrh	r2, [r7, #2]
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001220:	e002      	b.n	8001228 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001222:	887a      	ldrh	r2, [r7, #2]
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001228:	bf00      	nop
 800122a:	370c      	adds	r7, #12
 800122c:	46bd      	mov	sp, r7
 800122e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001232:	4770      	bx	lr

08001234 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001238:	4b04      	ldr	r3, [pc, #16]	; (800124c <HAL_PWREx_GetVoltageRange+0x18>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001240:	4618      	mov	r0, r3
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	40007000 	.word	0x40007000

08001250 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001250:	b480      	push	{r7}
 8001252:	b085      	sub	sp, #20
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800125e:	d130      	bne.n	80012c2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001260:	4b23      	ldr	r3, [pc, #140]	; (80012f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001268:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800126c:	d038      	beq.n	80012e0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800126e:	4b20      	ldr	r3, [pc, #128]	; (80012f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001276:	4a1e      	ldr	r2, [pc, #120]	; (80012f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001278:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800127c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800127e:	4b1d      	ldr	r3, [pc, #116]	; (80012f4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	2232      	movs	r2, #50	; 0x32
 8001284:	fb02 f303 	mul.w	r3, r2, r3
 8001288:	4a1b      	ldr	r2, [pc, #108]	; (80012f8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800128a:	fba2 2303 	umull	r2, r3, r2, r3
 800128e:	0c9b      	lsrs	r3, r3, #18
 8001290:	3301      	adds	r3, #1
 8001292:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001294:	e002      	b.n	800129c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	3b01      	subs	r3, #1
 800129a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800129c:	4b14      	ldr	r3, [pc, #80]	; (80012f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800129e:	695b      	ldr	r3, [r3, #20]
 80012a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80012a8:	d102      	bne.n	80012b0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d1f2      	bne.n	8001296 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80012b0:	4b0f      	ldr	r3, [pc, #60]	; (80012f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012b2:	695b      	ldr	r3, [r3, #20]
 80012b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80012bc:	d110      	bne.n	80012e0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80012be:	2303      	movs	r3, #3
 80012c0:	e00f      	b.n	80012e2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80012c2:	4b0b      	ldr	r3, [pc, #44]	; (80012f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80012ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80012ce:	d007      	beq.n	80012e0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80012d0:	4b07      	ldr	r3, [pc, #28]	; (80012f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80012d8:	4a05      	ldr	r2, [pc, #20]	; (80012f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80012de:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80012e0:	2300      	movs	r3, #0
}
 80012e2:	4618      	mov	r0, r3
 80012e4:	3714      	adds	r7, #20
 80012e6:	46bd      	mov	sp, r7
 80012e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ec:	4770      	bx	lr
 80012ee:	bf00      	nop
 80012f0:	40007000 	.word	0x40007000
 80012f4:	20000008 	.word	0x20000008
 80012f8:	431bde83 	.word	0x431bde83

080012fc <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8001300:	4b05      	ldr	r3, [pc, #20]	; (8001318 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	4a04      	ldr	r2, [pc, #16]	; (8001318 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001306:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800130a:	6053      	str	r3, [r2, #4]
}
 800130c:	bf00      	nop
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	40007000 	.word	0x40007000

0800131c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b088      	sub	sp, #32
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d102      	bne.n	8001330 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800132a:	2301      	movs	r3, #1
 800132c:	f000 bc08 	b.w	8001b40 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001330:	4b96      	ldr	r3, [pc, #600]	; (800158c <HAL_RCC_OscConfig+0x270>)
 8001332:	689b      	ldr	r3, [r3, #8]
 8001334:	f003 030c 	and.w	r3, r3, #12
 8001338:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800133a:	4b94      	ldr	r3, [pc, #592]	; (800158c <HAL_RCC_OscConfig+0x270>)
 800133c:	68db      	ldr	r3, [r3, #12]
 800133e:	f003 0303 	and.w	r3, r3, #3
 8001342:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f003 0310 	and.w	r3, r3, #16
 800134c:	2b00      	cmp	r3, #0
 800134e:	f000 80e4 	beq.w	800151a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001352:	69bb      	ldr	r3, [r7, #24]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d007      	beq.n	8001368 <HAL_RCC_OscConfig+0x4c>
 8001358:	69bb      	ldr	r3, [r7, #24]
 800135a:	2b0c      	cmp	r3, #12
 800135c:	f040 808b 	bne.w	8001476 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	2b01      	cmp	r3, #1
 8001364:	f040 8087 	bne.w	8001476 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001368:	4b88      	ldr	r3, [pc, #544]	; (800158c <HAL_RCC_OscConfig+0x270>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f003 0302 	and.w	r3, r3, #2
 8001370:	2b00      	cmp	r3, #0
 8001372:	d005      	beq.n	8001380 <HAL_RCC_OscConfig+0x64>
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	699b      	ldr	r3, [r3, #24]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d101      	bne.n	8001380 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800137c:	2301      	movs	r3, #1
 800137e:	e3df      	b.n	8001b40 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	6a1a      	ldr	r2, [r3, #32]
 8001384:	4b81      	ldr	r3, [pc, #516]	; (800158c <HAL_RCC_OscConfig+0x270>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	f003 0308 	and.w	r3, r3, #8
 800138c:	2b00      	cmp	r3, #0
 800138e:	d004      	beq.n	800139a <HAL_RCC_OscConfig+0x7e>
 8001390:	4b7e      	ldr	r3, [pc, #504]	; (800158c <HAL_RCC_OscConfig+0x270>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001398:	e005      	b.n	80013a6 <HAL_RCC_OscConfig+0x8a>
 800139a:	4b7c      	ldr	r3, [pc, #496]	; (800158c <HAL_RCC_OscConfig+0x270>)
 800139c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80013a0:	091b      	lsrs	r3, r3, #4
 80013a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d223      	bcs.n	80013f2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	6a1b      	ldr	r3, [r3, #32]
 80013ae:	4618      	mov	r0, r3
 80013b0:	f000 fdc4 	bl	8001f3c <RCC_SetFlashLatencyFromMSIRange>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80013ba:	2301      	movs	r3, #1
 80013bc:	e3c0      	b.n	8001b40 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80013be:	4b73      	ldr	r3, [pc, #460]	; (800158c <HAL_RCC_OscConfig+0x270>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4a72      	ldr	r2, [pc, #456]	; (800158c <HAL_RCC_OscConfig+0x270>)
 80013c4:	f043 0308 	orr.w	r3, r3, #8
 80013c8:	6013      	str	r3, [r2, #0]
 80013ca:	4b70      	ldr	r3, [pc, #448]	; (800158c <HAL_RCC_OscConfig+0x270>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	6a1b      	ldr	r3, [r3, #32]
 80013d6:	496d      	ldr	r1, [pc, #436]	; (800158c <HAL_RCC_OscConfig+0x270>)
 80013d8:	4313      	orrs	r3, r2
 80013da:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80013dc:	4b6b      	ldr	r3, [pc, #428]	; (800158c <HAL_RCC_OscConfig+0x270>)
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	69db      	ldr	r3, [r3, #28]
 80013e8:	021b      	lsls	r3, r3, #8
 80013ea:	4968      	ldr	r1, [pc, #416]	; (800158c <HAL_RCC_OscConfig+0x270>)
 80013ec:	4313      	orrs	r3, r2
 80013ee:	604b      	str	r3, [r1, #4]
 80013f0:	e025      	b.n	800143e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80013f2:	4b66      	ldr	r3, [pc, #408]	; (800158c <HAL_RCC_OscConfig+0x270>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a65      	ldr	r2, [pc, #404]	; (800158c <HAL_RCC_OscConfig+0x270>)
 80013f8:	f043 0308 	orr.w	r3, r3, #8
 80013fc:	6013      	str	r3, [r2, #0]
 80013fe:	4b63      	ldr	r3, [pc, #396]	; (800158c <HAL_RCC_OscConfig+0x270>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	6a1b      	ldr	r3, [r3, #32]
 800140a:	4960      	ldr	r1, [pc, #384]	; (800158c <HAL_RCC_OscConfig+0x270>)
 800140c:	4313      	orrs	r3, r2
 800140e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001410:	4b5e      	ldr	r3, [pc, #376]	; (800158c <HAL_RCC_OscConfig+0x270>)
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	69db      	ldr	r3, [r3, #28]
 800141c:	021b      	lsls	r3, r3, #8
 800141e:	495b      	ldr	r1, [pc, #364]	; (800158c <HAL_RCC_OscConfig+0x270>)
 8001420:	4313      	orrs	r3, r2
 8001422:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001424:	69bb      	ldr	r3, [r7, #24]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d109      	bne.n	800143e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6a1b      	ldr	r3, [r3, #32]
 800142e:	4618      	mov	r0, r3
 8001430:	f000 fd84 	bl	8001f3c <RCC_SetFlashLatencyFromMSIRange>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d001      	beq.n	800143e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800143a:	2301      	movs	r3, #1
 800143c:	e380      	b.n	8001b40 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800143e:	f000 fc87 	bl	8001d50 <HAL_RCC_GetSysClockFreq>
 8001442:	4602      	mov	r2, r0
 8001444:	4b51      	ldr	r3, [pc, #324]	; (800158c <HAL_RCC_OscConfig+0x270>)
 8001446:	689b      	ldr	r3, [r3, #8]
 8001448:	091b      	lsrs	r3, r3, #4
 800144a:	f003 030f 	and.w	r3, r3, #15
 800144e:	4950      	ldr	r1, [pc, #320]	; (8001590 <HAL_RCC_OscConfig+0x274>)
 8001450:	5ccb      	ldrb	r3, [r1, r3]
 8001452:	f003 031f 	and.w	r3, r3, #31
 8001456:	fa22 f303 	lsr.w	r3, r2, r3
 800145a:	4a4e      	ldr	r2, [pc, #312]	; (8001594 <HAL_RCC_OscConfig+0x278>)
 800145c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800145e:	4b4e      	ldr	r3, [pc, #312]	; (8001598 <HAL_RCC_OscConfig+0x27c>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4618      	mov	r0, r3
 8001464:	f7ff faae 	bl	80009c4 <HAL_InitTick>
 8001468:	4603      	mov	r3, r0
 800146a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800146c:	7bfb      	ldrb	r3, [r7, #15]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d052      	beq.n	8001518 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001472:	7bfb      	ldrb	r3, [r7, #15]
 8001474:	e364      	b.n	8001b40 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	699b      	ldr	r3, [r3, #24]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d032      	beq.n	80014e4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800147e:	4b43      	ldr	r3, [pc, #268]	; (800158c <HAL_RCC_OscConfig+0x270>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4a42      	ldr	r2, [pc, #264]	; (800158c <HAL_RCC_OscConfig+0x270>)
 8001484:	f043 0301 	orr.w	r3, r3, #1
 8001488:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800148a:	f7ff fc3b 	bl	8000d04 <HAL_GetTick>
 800148e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001490:	e008      	b.n	80014a4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001492:	f7ff fc37 	bl	8000d04 <HAL_GetTick>
 8001496:	4602      	mov	r2, r0
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	1ad3      	subs	r3, r2, r3
 800149c:	2b02      	cmp	r3, #2
 800149e:	d901      	bls.n	80014a4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80014a0:	2303      	movs	r3, #3
 80014a2:	e34d      	b.n	8001b40 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80014a4:	4b39      	ldr	r3, [pc, #228]	; (800158c <HAL_RCC_OscConfig+0x270>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f003 0302 	and.w	r3, r3, #2
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d0f0      	beq.n	8001492 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80014b0:	4b36      	ldr	r3, [pc, #216]	; (800158c <HAL_RCC_OscConfig+0x270>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a35      	ldr	r2, [pc, #212]	; (800158c <HAL_RCC_OscConfig+0x270>)
 80014b6:	f043 0308 	orr.w	r3, r3, #8
 80014ba:	6013      	str	r3, [r2, #0]
 80014bc:	4b33      	ldr	r3, [pc, #204]	; (800158c <HAL_RCC_OscConfig+0x270>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6a1b      	ldr	r3, [r3, #32]
 80014c8:	4930      	ldr	r1, [pc, #192]	; (800158c <HAL_RCC_OscConfig+0x270>)
 80014ca:	4313      	orrs	r3, r2
 80014cc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80014ce:	4b2f      	ldr	r3, [pc, #188]	; (800158c <HAL_RCC_OscConfig+0x270>)
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	69db      	ldr	r3, [r3, #28]
 80014da:	021b      	lsls	r3, r3, #8
 80014dc:	492b      	ldr	r1, [pc, #172]	; (800158c <HAL_RCC_OscConfig+0x270>)
 80014de:	4313      	orrs	r3, r2
 80014e0:	604b      	str	r3, [r1, #4]
 80014e2:	e01a      	b.n	800151a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80014e4:	4b29      	ldr	r3, [pc, #164]	; (800158c <HAL_RCC_OscConfig+0x270>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a28      	ldr	r2, [pc, #160]	; (800158c <HAL_RCC_OscConfig+0x270>)
 80014ea:	f023 0301 	bic.w	r3, r3, #1
 80014ee:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80014f0:	f7ff fc08 	bl	8000d04 <HAL_GetTick>
 80014f4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80014f6:	e008      	b.n	800150a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80014f8:	f7ff fc04 	bl	8000d04 <HAL_GetTick>
 80014fc:	4602      	mov	r2, r0
 80014fe:	693b      	ldr	r3, [r7, #16]
 8001500:	1ad3      	subs	r3, r2, r3
 8001502:	2b02      	cmp	r3, #2
 8001504:	d901      	bls.n	800150a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8001506:	2303      	movs	r3, #3
 8001508:	e31a      	b.n	8001b40 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800150a:	4b20      	ldr	r3, [pc, #128]	; (800158c <HAL_RCC_OscConfig+0x270>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f003 0302 	and.w	r3, r3, #2
 8001512:	2b00      	cmp	r3, #0
 8001514:	d1f0      	bne.n	80014f8 <HAL_RCC_OscConfig+0x1dc>
 8001516:	e000      	b.n	800151a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001518:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f003 0301 	and.w	r3, r3, #1
 8001522:	2b00      	cmp	r3, #0
 8001524:	d073      	beq.n	800160e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001526:	69bb      	ldr	r3, [r7, #24]
 8001528:	2b08      	cmp	r3, #8
 800152a:	d005      	beq.n	8001538 <HAL_RCC_OscConfig+0x21c>
 800152c:	69bb      	ldr	r3, [r7, #24]
 800152e:	2b0c      	cmp	r3, #12
 8001530:	d10e      	bne.n	8001550 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001532:	697b      	ldr	r3, [r7, #20]
 8001534:	2b03      	cmp	r3, #3
 8001536:	d10b      	bne.n	8001550 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001538:	4b14      	ldr	r3, [pc, #80]	; (800158c <HAL_RCC_OscConfig+0x270>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001540:	2b00      	cmp	r3, #0
 8001542:	d063      	beq.n	800160c <HAL_RCC_OscConfig+0x2f0>
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d15f      	bne.n	800160c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800154c:	2301      	movs	r3, #1
 800154e:	e2f7      	b.n	8001b40 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001558:	d106      	bne.n	8001568 <HAL_RCC_OscConfig+0x24c>
 800155a:	4b0c      	ldr	r3, [pc, #48]	; (800158c <HAL_RCC_OscConfig+0x270>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4a0b      	ldr	r2, [pc, #44]	; (800158c <HAL_RCC_OscConfig+0x270>)
 8001560:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001564:	6013      	str	r3, [r2, #0]
 8001566:	e025      	b.n	80015b4 <HAL_RCC_OscConfig+0x298>
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001570:	d114      	bne.n	800159c <HAL_RCC_OscConfig+0x280>
 8001572:	4b06      	ldr	r3, [pc, #24]	; (800158c <HAL_RCC_OscConfig+0x270>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4a05      	ldr	r2, [pc, #20]	; (800158c <HAL_RCC_OscConfig+0x270>)
 8001578:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800157c:	6013      	str	r3, [r2, #0]
 800157e:	4b03      	ldr	r3, [pc, #12]	; (800158c <HAL_RCC_OscConfig+0x270>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4a02      	ldr	r2, [pc, #8]	; (800158c <HAL_RCC_OscConfig+0x270>)
 8001584:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001588:	6013      	str	r3, [r2, #0]
 800158a:	e013      	b.n	80015b4 <HAL_RCC_OscConfig+0x298>
 800158c:	40021000 	.word	0x40021000
 8001590:	08007aa8 	.word	0x08007aa8
 8001594:	20000008 	.word	0x20000008
 8001598:	2000000c 	.word	0x2000000c
 800159c:	4ba0      	ldr	r3, [pc, #640]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a9f      	ldr	r2, [pc, #636]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 80015a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015a6:	6013      	str	r3, [r2, #0]
 80015a8:	4b9d      	ldr	r3, [pc, #628]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a9c      	ldr	r2, [pc, #624]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 80015ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d013      	beq.n	80015e4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015bc:	f7ff fba2 	bl	8000d04 <HAL_GetTick>
 80015c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015c2:	e008      	b.n	80015d6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015c4:	f7ff fb9e 	bl	8000d04 <HAL_GetTick>
 80015c8:	4602      	mov	r2, r0
 80015ca:	693b      	ldr	r3, [r7, #16]
 80015cc:	1ad3      	subs	r3, r2, r3
 80015ce:	2b64      	cmp	r3, #100	; 0x64
 80015d0:	d901      	bls.n	80015d6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80015d2:	2303      	movs	r3, #3
 80015d4:	e2b4      	b.n	8001b40 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015d6:	4b92      	ldr	r3, [pc, #584]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d0f0      	beq.n	80015c4 <HAL_RCC_OscConfig+0x2a8>
 80015e2:	e014      	b.n	800160e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015e4:	f7ff fb8e 	bl	8000d04 <HAL_GetTick>
 80015e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015ea:	e008      	b.n	80015fe <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015ec:	f7ff fb8a 	bl	8000d04 <HAL_GetTick>
 80015f0:	4602      	mov	r2, r0
 80015f2:	693b      	ldr	r3, [r7, #16]
 80015f4:	1ad3      	subs	r3, r2, r3
 80015f6:	2b64      	cmp	r3, #100	; 0x64
 80015f8:	d901      	bls.n	80015fe <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80015fa:	2303      	movs	r3, #3
 80015fc:	e2a0      	b.n	8001b40 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015fe:	4b88      	ldr	r3, [pc, #544]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001606:	2b00      	cmp	r3, #0
 8001608:	d1f0      	bne.n	80015ec <HAL_RCC_OscConfig+0x2d0>
 800160a:	e000      	b.n	800160e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800160c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f003 0302 	and.w	r3, r3, #2
 8001616:	2b00      	cmp	r3, #0
 8001618:	d060      	beq.n	80016dc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800161a:	69bb      	ldr	r3, [r7, #24]
 800161c:	2b04      	cmp	r3, #4
 800161e:	d005      	beq.n	800162c <HAL_RCC_OscConfig+0x310>
 8001620:	69bb      	ldr	r3, [r7, #24]
 8001622:	2b0c      	cmp	r3, #12
 8001624:	d119      	bne.n	800165a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	2b02      	cmp	r3, #2
 800162a:	d116      	bne.n	800165a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800162c:	4b7c      	ldr	r3, [pc, #496]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001634:	2b00      	cmp	r3, #0
 8001636:	d005      	beq.n	8001644 <HAL_RCC_OscConfig+0x328>
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	68db      	ldr	r3, [r3, #12]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d101      	bne.n	8001644 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001640:	2301      	movs	r3, #1
 8001642:	e27d      	b.n	8001b40 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001644:	4b76      	ldr	r3, [pc, #472]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	691b      	ldr	r3, [r3, #16]
 8001650:	061b      	lsls	r3, r3, #24
 8001652:	4973      	ldr	r1, [pc, #460]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 8001654:	4313      	orrs	r3, r2
 8001656:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001658:	e040      	b.n	80016dc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	68db      	ldr	r3, [r3, #12]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d023      	beq.n	80016aa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001662:	4b6f      	ldr	r3, [pc, #444]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	4a6e      	ldr	r2, [pc, #440]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 8001668:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800166c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800166e:	f7ff fb49 	bl	8000d04 <HAL_GetTick>
 8001672:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001674:	e008      	b.n	8001688 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001676:	f7ff fb45 	bl	8000d04 <HAL_GetTick>
 800167a:	4602      	mov	r2, r0
 800167c:	693b      	ldr	r3, [r7, #16]
 800167e:	1ad3      	subs	r3, r2, r3
 8001680:	2b02      	cmp	r3, #2
 8001682:	d901      	bls.n	8001688 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001684:	2303      	movs	r3, #3
 8001686:	e25b      	b.n	8001b40 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001688:	4b65      	ldr	r3, [pc, #404]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001690:	2b00      	cmp	r3, #0
 8001692:	d0f0      	beq.n	8001676 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001694:	4b62      	ldr	r3, [pc, #392]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	691b      	ldr	r3, [r3, #16]
 80016a0:	061b      	lsls	r3, r3, #24
 80016a2:	495f      	ldr	r1, [pc, #380]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 80016a4:	4313      	orrs	r3, r2
 80016a6:	604b      	str	r3, [r1, #4]
 80016a8:	e018      	b.n	80016dc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016aa:	4b5d      	ldr	r3, [pc, #372]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4a5c      	ldr	r2, [pc, #368]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 80016b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80016b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016b6:	f7ff fb25 	bl	8000d04 <HAL_GetTick>
 80016ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80016bc:	e008      	b.n	80016d0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016be:	f7ff fb21 	bl	8000d04 <HAL_GetTick>
 80016c2:	4602      	mov	r2, r0
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	1ad3      	subs	r3, r2, r3
 80016c8:	2b02      	cmp	r3, #2
 80016ca:	d901      	bls.n	80016d0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80016cc:	2303      	movs	r3, #3
 80016ce:	e237      	b.n	8001b40 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80016d0:	4b53      	ldr	r3, [pc, #332]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d1f0      	bne.n	80016be <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f003 0308 	and.w	r3, r3, #8
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d03c      	beq.n	8001762 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	695b      	ldr	r3, [r3, #20]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d01c      	beq.n	800172a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016f0:	4b4b      	ldr	r3, [pc, #300]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 80016f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016f6:	4a4a      	ldr	r2, [pc, #296]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 80016f8:	f043 0301 	orr.w	r3, r3, #1
 80016fc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001700:	f7ff fb00 	bl	8000d04 <HAL_GetTick>
 8001704:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001706:	e008      	b.n	800171a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001708:	f7ff fafc 	bl	8000d04 <HAL_GetTick>
 800170c:	4602      	mov	r2, r0
 800170e:	693b      	ldr	r3, [r7, #16]
 8001710:	1ad3      	subs	r3, r2, r3
 8001712:	2b02      	cmp	r3, #2
 8001714:	d901      	bls.n	800171a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001716:	2303      	movs	r3, #3
 8001718:	e212      	b.n	8001b40 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800171a:	4b41      	ldr	r3, [pc, #260]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 800171c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001720:	f003 0302 	and.w	r3, r3, #2
 8001724:	2b00      	cmp	r3, #0
 8001726:	d0ef      	beq.n	8001708 <HAL_RCC_OscConfig+0x3ec>
 8001728:	e01b      	b.n	8001762 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800172a:	4b3d      	ldr	r3, [pc, #244]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 800172c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001730:	4a3b      	ldr	r2, [pc, #236]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 8001732:	f023 0301 	bic.w	r3, r3, #1
 8001736:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800173a:	f7ff fae3 	bl	8000d04 <HAL_GetTick>
 800173e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001740:	e008      	b.n	8001754 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001742:	f7ff fadf 	bl	8000d04 <HAL_GetTick>
 8001746:	4602      	mov	r2, r0
 8001748:	693b      	ldr	r3, [r7, #16]
 800174a:	1ad3      	subs	r3, r2, r3
 800174c:	2b02      	cmp	r3, #2
 800174e:	d901      	bls.n	8001754 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001750:	2303      	movs	r3, #3
 8001752:	e1f5      	b.n	8001b40 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001754:	4b32      	ldr	r3, [pc, #200]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 8001756:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800175a:	f003 0302 	and.w	r3, r3, #2
 800175e:	2b00      	cmp	r3, #0
 8001760:	d1ef      	bne.n	8001742 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f003 0304 	and.w	r3, r3, #4
 800176a:	2b00      	cmp	r3, #0
 800176c:	f000 80a6 	beq.w	80018bc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001770:	2300      	movs	r3, #0
 8001772:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001774:	4b2a      	ldr	r3, [pc, #168]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 8001776:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001778:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800177c:	2b00      	cmp	r3, #0
 800177e:	d10d      	bne.n	800179c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001780:	4b27      	ldr	r3, [pc, #156]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 8001782:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001784:	4a26      	ldr	r2, [pc, #152]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 8001786:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800178a:	6593      	str	r3, [r2, #88]	; 0x58
 800178c:	4b24      	ldr	r3, [pc, #144]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 800178e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001790:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001794:	60bb      	str	r3, [r7, #8]
 8001796:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001798:	2301      	movs	r3, #1
 800179a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800179c:	4b21      	ldr	r3, [pc, #132]	; (8001824 <HAL_RCC_OscConfig+0x508>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d118      	bne.n	80017da <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80017a8:	4b1e      	ldr	r3, [pc, #120]	; (8001824 <HAL_RCC_OscConfig+0x508>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a1d      	ldr	r2, [pc, #116]	; (8001824 <HAL_RCC_OscConfig+0x508>)
 80017ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017b2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017b4:	f7ff faa6 	bl	8000d04 <HAL_GetTick>
 80017b8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017ba:	e008      	b.n	80017ce <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017bc:	f7ff faa2 	bl	8000d04 <HAL_GetTick>
 80017c0:	4602      	mov	r2, r0
 80017c2:	693b      	ldr	r3, [r7, #16]
 80017c4:	1ad3      	subs	r3, r2, r3
 80017c6:	2b02      	cmp	r3, #2
 80017c8:	d901      	bls.n	80017ce <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80017ca:	2303      	movs	r3, #3
 80017cc:	e1b8      	b.n	8001b40 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017ce:	4b15      	ldr	r3, [pc, #84]	; (8001824 <HAL_RCC_OscConfig+0x508>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d0f0      	beq.n	80017bc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	689b      	ldr	r3, [r3, #8]
 80017de:	2b01      	cmp	r3, #1
 80017e0:	d108      	bne.n	80017f4 <HAL_RCC_OscConfig+0x4d8>
 80017e2:	4b0f      	ldr	r3, [pc, #60]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 80017e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017e8:	4a0d      	ldr	r2, [pc, #52]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 80017ea:	f043 0301 	orr.w	r3, r3, #1
 80017ee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80017f2:	e029      	b.n	8001848 <HAL_RCC_OscConfig+0x52c>
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	2b05      	cmp	r3, #5
 80017fa:	d115      	bne.n	8001828 <HAL_RCC_OscConfig+0x50c>
 80017fc:	4b08      	ldr	r3, [pc, #32]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 80017fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001802:	4a07      	ldr	r2, [pc, #28]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 8001804:	f043 0304 	orr.w	r3, r3, #4
 8001808:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800180c:	4b04      	ldr	r3, [pc, #16]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 800180e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001812:	4a03      	ldr	r2, [pc, #12]	; (8001820 <HAL_RCC_OscConfig+0x504>)
 8001814:	f043 0301 	orr.w	r3, r3, #1
 8001818:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800181c:	e014      	b.n	8001848 <HAL_RCC_OscConfig+0x52c>
 800181e:	bf00      	nop
 8001820:	40021000 	.word	0x40021000
 8001824:	40007000 	.word	0x40007000
 8001828:	4b9d      	ldr	r3, [pc, #628]	; (8001aa0 <HAL_RCC_OscConfig+0x784>)
 800182a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800182e:	4a9c      	ldr	r2, [pc, #624]	; (8001aa0 <HAL_RCC_OscConfig+0x784>)
 8001830:	f023 0301 	bic.w	r3, r3, #1
 8001834:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001838:	4b99      	ldr	r3, [pc, #612]	; (8001aa0 <HAL_RCC_OscConfig+0x784>)
 800183a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800183e:	4a98      	ldr	r2, [pc, #608]	; (8001aa0 <HAL_RCC_OscConfig+0x784>)
 8001840:	f023 0304 	bic.w	r3, r3, #4
 8001844:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d016      	beq.n	800187e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001850:	f7ff fa58 	bl	8000d04 <HAL_GetTick>
 8001854:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001856:	e00a      	b.n	800186e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001858:	f7ff fa54 	bl	8000d04 <HAL_GetTick>
 800185c:	4602      	mov	r2, r0
 800185e:	693b      	ldr	r3, [r7, #16]
 8001860:	1ad3      	subs	r3, r2, r3
 8001862:	f241 3288 	movw	r2, #5000	; 0x1388
 8001866:	4293      	cmp	r3, r2
 8001868:	d901      	bls.n	800186e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800186a:	2303      	movs	r3, #3
 800186c:	e168      	b.n	8001b40 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800186e:	4b8c      	ldr	r3, [pc, #560]	; (8001aa0 <HAL_RCC_OscConfig+0x784>)
 8001870:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001874:	f003 0302 	and.w	r3, r3, #2
 8001878:	2b00      	cmp	r3, #0
 800187a:	d0ed      	beq.n	8001858 <HAL_RCC_OscConfig+0x53c>
 800187c:	e015      	b.n	80018aa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800187e:	f7ff fa41 	bl	8000d04 <HAL_GetTick>
 8001882:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001884:	e00a      	b.n	800189c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001886:	f7ff fa3d 	bl	8000d04 <HAL_GetTick>
 800188a:	4602      	mov	r2, r0
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	1ad3      	subs	r3, r2, r3
 8001890:	f241 3288 	movw	r2, #5000	; 0x1388
 8001894:	4293      	cmp	r3, r2
 8001896:	d901      	bls.n	800189c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001898:	2303      	movs	r3, #3
 800189a:	e151      	b.n	8001b40 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800189c:	4b80      	ldr	r3, [pc, #512]	; (8001aa0 <HAL_RCC_OscConfig+0x784>)
 800189e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018a2:	f003 0302 	and.w	r3, r3, #2
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d1ed      	bne.n	8001886 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80018aa:	7ffb      	ldrb	r3, [r7, #31]
 80018ac:	2b01      	cmp	r3, #1
 80018ae:	d105      	bne.n	80018bc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018b0:	4b7b      	ldr	r3, [pc, #492]	; (8001aa0 <HAL_RCC_OscConfig+0x784>)
 80018b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018b4:	4a7a      	ldr	r2, [pc, #488]	; (8001aa0 <HAL_RCC_OscConfig+0x784>)
 80018b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80018ba:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f003 0320 	and.w	r3, r3, #32
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d03c      	beq.n	8001942 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d01c      	beq.n	800190a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80018d0:	4b73      	ldr	r3, [pc, #460]	; (8001aa0 <HAL_RCC_OscConfig+0x784>)
 80018d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80018d6:	4a72      	ldr	r2, [pc, #456]	; (8001aa0 <HAL_RCC_OscConfig+0x784>)
 80018d8:	f043 0301 	orr.w	r3, r3, #1
 80018dc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018e0:	f7ff fa10 	bl	8000d04 <HAL_GetTick>
 80018e4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80018e6:	e008      	b.n	80018fa <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80018e8:	f7ff fa0c 	bl	8000d04 <HAL_GetTick>
 80018ec:	4602      	mov	r2, r0
 80018ee:	693b      	ldr	r3, [r7, #16]
 80018f0:	1ad3      	subs	r3, r2, r3
 80018f2:	2b02      	cmp	r3, #2
 80018f4:	d901      	bls.n	80018fa <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80018f6:	2303      	movs	r3, #3
 80018f8:	e122      	b.n	8001b40 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80018fa:	4b69      	ldr	r3, [pc, #420]	; (8001aa0 <HAL_RCC_OscConfig+0x784>)
 80018fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001900:	f003 0302 	and.w	r3, r3, #2
 8001904:	2b00      	cmp	r3, #0
 8001906:	d0ef      	beq.n	80018e8 <HAL_RCC_OscConfig+0x5cc>
 8001908:	e01b      	b.n	8001942 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800190a:	4b65      	ldr	r3, [pc, #404]	; (8001aa0 <HAL_RCC_OscConfig+0x784>)
 800190c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001910:	4a63      	ldr	r2, [pc, #396]	; (8001aa0 <HAL_RCC_OscConfig+0x784>)
 8001912:	f023 0301 	bic.w	r3, r3, #1
 8001916:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800191a:	f7ff f9f3 	bl	8000d04 <HAL_GetTick>
 800191e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001920:	e008      	b.n	8001934 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001922:	f7ff f9ef 	bl	8000d04 <HAL_GetTick>
 8001926:	4602      	mov	r2, r0
 8001928:	693b      	ldr	r3, [r7, #16]
 800192a:	1ad3      	subs	r3, r2, r3
 800192c:	2b02      	cmp	r3, #2
 800192e:	d901      	bls.n	8001934 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001930:	2303      	movs	r3, #3
 8001932:	e105      	b.n	8001b40 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001934:	4b5a      	ldr	r3, [pc, #360]	; (8001aa0 <HAL_RCC_OscConfig+0x784>)
 8001936:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800193a:	f003 0302 	and.w	r3, r3, #2
 800193e:	2b00      	cmp	r3, #0
 8001940:	d1ef      	bne.n	8001922 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001946:	2b00      	cmp	r3, #0
 8001948:	f000 80f9 	beq.w	8001b3e <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001950:	2b02      	cmp	r3, #2
 8001952:	f040 80cf 	bne.w	8001af4 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001956:	4b52      	ldr	r3, [pc, #328]	; (8001aa0 <HAL_RCC_OscConfig+0x784>)
 8001958:	68db      	ldr	r3, [r3, #12]
 800195a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	f003 0203 	and.w	r2, r3, #3
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001966:	429a      	cmp	r2, r3
 8001968:	d12c      	bne.n	80019c4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001974:	3b01      	subs	r3, #1
 8001976:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001978:	429a      	cmp	r2, r3
 800197a:	d123      	bne.n	80019c4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001986:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001988:	429a      	cmp	r2, r3
 800198a:	d11b      	bne.n	80019c4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001996:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001998:	429a      	cmp	r2, r3
 800199a:	d113      	bne.n	80019c4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019a6:	085b      	lsrs	r3, r3, #1
 80019a8:	3b01      	subs	r3, #1
 80019aa:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80019ac:	429a      	cmp	r2, r3
 80019ae:	d109      	bne.n	80019c4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ba:	085b      	lsrs	r3, r3, #1
 80019bc:	3b01      	subs	r3, #1
 80019be:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80019c0:	429a      	cmp	r2, r3
 80019c2:	d071      	beq.n	8001aa8 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80019c4:	69bb      	ldr	r3, [r7, #24]
 80019c6:	2b0c      	cmp	r3, #12
 80019c8:	d068      	beq.n	8001a9c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80019ca:	4b35      	ldr	r3, [pc, #212]	; (8001aa0 <HAL_RCC_OscConfig+0x784>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d105      	bne.n	80019e2 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80019d6:	4b32      	ldr	r3, [pc, #200]	; (8001aa0 <HAL_RCC_OscConfig+0x784>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d001      	beq.n	80019e6 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80019e2:	2301      	movs	r3, #1
 80019e4:	e0ac      	b.n	8001b40 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80019e6:	4b2e      	ldr	r3, [pc, #184]	; (8001aa0 <HAL_RCC_OscConfig+0x784>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4a2d      	ldr	r2, [pc, #180]	; (8001aa0 <HAL_RCC_OscConfig+0x784>)
 80019ec:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80019f0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80019f2:	f7ff f987 	bl	8000d04 <HAL_GetTick>
 80019f6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019f8:	e008      	b.n	8001a0c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019fa:	f7ff f983 	bl	8000d04 <HAL_GetTick>
 80019fe:	4602      	mov	r2, r0
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	1ad3      	subs	r3, r2, r3
 8001a04:	2b02      	cmp	r3, #2
 8001a06:	d901      	bls.n	8001a0c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8001a08:	2303      	movs	r3, #3
 8001a0a:	e099      	b.n	8001b40 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a0c:	4b24      	ldr	r3, [pc, #144]	; (8001aa0 <HAL_RCC_OscConfig+0x784>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d1f0      	bne.n	80019fa <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a18:	4b21      	ldr	r3, [pc, #132]	; (8001aa0 <HAL_RCC_OscConfig+0x784>)
 8001a1a:	68da      	ldr	r2, [r3, #12]
 8001a1c:	4b21      	ldr	r3, [pc, #132]	; (8001aa4 <HAL_RCC_OscConfig+0x788>)
 8001a1e:	4013      	ands	r3, r2
 8001a20:	687a      	ldr	r2, [r7, #4]
 8001a22:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001a24:	687a      	ldr	r2, [r7, #4]
 8001a26:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001a28:	3a01      	subs	r2, #1
 8001a2a:	0112      	lsls	r2, r2, #4
 8001a2c:	4311      	orrs	r1, r2
 8001a2e:	687a      	ldr	r2, [r7, #4]
 8001a30:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001a32:	0212      	lsls	r2, r2, #8
 8001a34:	4311      	orrs	r1, r2
 8001a36:	687a      	ldr	r2, [r7, #4]
 8001a38:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001a3a:	0852      	lsrs	r2, r2, #1
 8001a3c:	3a01      	subs	r2, #1
 8001a3e:	0552      	lsls	r2, r2, #21
 8001a40:	4311      	orrs	r1, r2
 8001a42:	687a      	ldr	r2, [r7, #4]
 8001a44:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001a46:	0852      	lsrs	r2, r2, #1
 8001a48:	3a01      	subs	r2, #1
 8001a4a:	0652      	lsls	r2, r2, #25
 8001a4c:	4311      	orrs	r1, r2
 8001a4e:	687a      	ldr	r2, [r7, #4]
 8001a50:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001a52:	06d2      	lsls	r2, r2, #27
 8001a54:	430a      	orrs	r2, r1
 8001a56:	4912      	ldr	r1, [pc, #72]	; (8001aa0 <HAL_RCC_OscConfig+0x784>)
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001a5c:	4b10      	ldr	r3, [pc, #64]	; (8001aa0 <HAL_RCC_OscConfig+0x784>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a0f      	ldr	r2, [pc, #60]	; (8001aa0 <HAL_RCC_OscConfig+0x784>)
 8001a62:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a66:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a68:	4b0d      	ldr	r3, [pc, #52]	; (8001aa0 <HAL_RCC_OscConfig+0x784>)
 8001a6a:	68db      	ldr	r3, [r3, #12]
 8001a6c:	4a0c      	ldr	r2, [pc, #48]	; (8001aa0 <HAL_RCC_OscConfig+0x784>)
 8001a6e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a72:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001a74:	f7ff f946 	bl	8000d04 <HAL_GetTick>
 8001a78:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a7a:	e008      	b.n	8001a8e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a7c:	f7ff f942 	bl	8000d04 <HAL_GetTick>
 8001a80:	4602      	mov	r2, r0
 8001a82:	693b      	ldr	r3, [r7, #16]
 8001a84:	1ad3      	subs	r3, r2, r3
 8001a86:	2b02      	cmp	r3, #2
 8001a88:	d901      	bls.n	8001a8e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8001a8a:	2303      	movs	r3, #3
 8001a8c:	e058      	b.n	8001b40 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a8e:	4b04      	ldr	r3, [pc, #16]	; (8001aa0 <HAL_RCC_OscConfig+0x784>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d0f0      	beq.n	8001a7c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001a9a:	e050      	b.n	8001b3e <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	e04f      	b.n	8001b40 <HAL_RCC_OscConfig+0x824>
 8001aa0:	40021000 	.word	0x40021000
 8001aa4:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001aa8:	4b27      	ldr	r3, [pc, #156]	; (8001b48 <HAL_RCC_OscConfig+0x82c>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d144      	bne.n	8001b3e <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001ab4:	4b24      	ldr	r3, [pc, #144]	; (8001b48 <HAL_RCC_OscConfig+0x82c>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a23      	ldr	r2, [pc, #140]	; (8001b48 <HAL_RCC_OscConfig+0x82c>)
 8001aba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001abe:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001ac0:	4b21      	ldr	r3, [pc, #132]	; (8001b48 <HAL_RCC_OscConfig+0x82c>)
 8001ac2:	68db      	ldr	r3, [r3, #12]
 8001ac4:	4a20      	ldr	r2, [pc, #128]	; (8001b48 <HAL_RCC_OscConfig+0x82c>)
 8001ac6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001aca:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001acc:	f7ff f91a 	bl	8000d04 <HAL_GetTick>
 8001ad0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ad2:	e008      	b.n	8001ae6 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ad4:	f7ff f916 	bl	8000d04 <HAL_GetTick>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	693b      	ldr	r3, [r7, #16]
 8001adc:	1ad3      	subs	r3, r2, r3
 8001ade:	2b02      	cmp	r3, #2
 8001ae0:	d901      	bls.n	8001ae6 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8001ae2:	2303      	movs	r3, #3
 8001ae4:	e02c      	b.n	8001b40 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ae6:	4b18      	ldr	r3, [pc, #96]	; (8001b48 <HAL_RCC_OscConfig+0x82c>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d0f0      	beq.n	8001ad4 <HAL_RCC_OscConfig+0x7b8>
 8001af2:	e024      	b.n	8001b3e <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001af4:	69bb      	ldr	r3, [r7, #24]
 8001af6:	2b0c      	cmp	r3, #12
 8001af8:	d01f      	beq.n	8001b3a <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001afa:	4b13      	ldr	r3, [pc, #76]	; (8001b48 <HAL_RCC_OscConfig+0x82c>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4a12      	ldr	r2, [pc, #72]	; (8001b48 <HAL_RCC_OscConfig+0x82c>)
 8001b00:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001b04:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b06:	f7ff f8fd 	bl	8000d04 <HAL_GetTick>
 8001b0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b0c:	e008      	b.n	8001b20 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b0e:	f7ff f8f9 	bl	8000d04 <HAL_GetTick>
 8001b12:	4602      	mov	r2, r0
 8001b14:	693b      	ldr	r3, [r7, #16]
 8001b16:	1ad3      	subs	r3, r2, r3
 8001b18:	2b02      	cmp	r3, #2
 8001b1a:	d901      	bls.n	8001b20 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8001b1c:	2303      	movs	r3, #3
 8001b1e:	e00f      	b.n	8001b40 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b20:	4b09      	ldr	r3, [pc, #36]	; (8001b48 <HAL_RCC_OscConfig+0x82c>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d1f0      	bne.n	8001b0e <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001b2c:	4b06      	ldr	r3, [pc, #24]	; (8001b48 <HAL_RCC_OscConfig+0x82c>)
 8001b2e:	68da      	ldr	r2, [r3, #12]
 8001b30:	4905      	ldr	r1, [pc, #20]	; (8001b48 <HAL_RCC_OscConfig+0x82c>)
 8001b32:	4b06      	ldr	r3, [pc, #24]	; (8001b4c <HAL_RCC_OscConfig+0x830>)
 8001b34:	4013      	ands	r3, r2
 8001b36:	60cb      	str	r3, [r1, #12]
 8001b38:	e001      	b.n	8001b3e <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	e000      	b.n	8001b40 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8001b3e:	2300      	movs	r3, #0
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3720      	adds	r7, #32
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	40021000 	.word	0x40021000
 8001b4c:	feeefffc 	.word	0xfeeefffc

08001b50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b084      	sub	sp, #16
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
 8001b58:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d101      	bne.n	8001b64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b60:	2301      	movs	r3, #1
 8001b62:	e0e7      	b.n	8001d34 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b64:	4b75      	ldr	r3, [pc, #468]	; (8001d3c <HAL_RCC_ClockConfig+0x1ec>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f003 0307 	and.w	r3, r3, #7
 8001b6c:	683a      	ldr	r2, [r7, #0]
 8001b6e:	429a      	cmp	r2, r3
 8001b70:	d910      	bls.n	8001b94 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b72:	4b72      	ldr	r3, [pc, #456]	; (8001d3c <HAL_RCC_ClockConfig+0x1ec>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f023 0207 	bic.w	r2, r3, #7
 8001b7a:	4970      	ldr	r1, [pc, #448]	; (8001d3c <HAL_RCC_ClockConfig+0x1ec>)
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b82:	4b6e      	ldr	r3, [pc, #440]	; (8001d3c <HAL_RCC_ClockConfig+0x1ec>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f003 0307 	and.w	r3, r3, #7
 8001b8a:	683a      	ldr	r2, [r7, #0]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d001      	beq.n	8001b94 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001b90:	2301      	movs	r3, #1
 8001b92:	e0cf      	b.n	8001d34 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f003 0302 	and.w	r3, r3, #2
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d010      	beq.n	8001bc2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	689a      	ldr	r2, [r3, #8]
 8001ba4:	4b66      	ldr	r3, [pc, #408]	; (8001d40 <HAL_RCC_ClockConfig+0x1f0>)
 8001ba6:	689b      	ldr	r3, [r3, #8]
 8001ba8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001bac:	429a      	cmp	r2, r3
 8001bae:	d908      	bls.n	8001bc2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bb0:	4b63      	ldr	r3, [pc, #396]	; (8001d40 <HAL_RCC_ClockConfig+0x1f0>)
 8001bb2:	689b      	ldr	r3, [r3, #8]
 8001bb4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	689b      	ldr	r3, [r3, #8]
 8001bbc:	4960      	ldr	r1, [pc, #384]	; (8001d40 <HAL_RCC_ClockConfig+0x1f0>)
 8001bbe:	4313      	orrs	r3, r2
 8001bc0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f003 0301 	and.w	r3, r3, #1
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d04c      	beq.n	8001c68 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	2b03      	cmp	r3, #3
 8001bd4:	d107      	bne.n	8001be6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001bd6:	4b5a      	ldr	r3, [pc, #360]	; (8001d40 <HAL_RCC_ClockConfig+0x1f0>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d121      	bne.n	8001c26 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001be2:	2301      	movs	r3, #1
 8001be4:	e0a6      	b.n	8001d34 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	2b02      	cmp	r3, #2
 8001bec:	d107      	bne.n	8001bfe <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001bee:	4b54      	ldr	r3, [pc, #336]	; (8001d40 <HAL_RCC_ClockConfig+0x1f0>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d115      	bne.n	8001c26 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e09a      	b.n	8001d34 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d107      	bne.n	8001c16 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001c06:	4b4e      	ldr	r3, [pc, #312]	; (8001d40 <HAL_RCC_ClockConfig+0x1f0>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f003 0302 	and.w	r3, r3, #2
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d109      	bne.n	8001c26 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001c12:	2301      	movs	r3, #1
 8001c14:	e08e      	b.n	8001d34 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c16:	4b4a      	ldr	r3, [pc, #296]	; (8001d40 <HAL_RCC_ClockConfig+0x1f0>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d101      	bne.n	8001c26 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
 8001c24:	e086      	b.n	8001d34 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c26:	4b46      	ldr	r3, [pc, #280]	; (8001d40 <HAL_RCC_ClockConfig+0x1f0>)
 8001c28:	689b      	ldr	r3, [r3, #8]
 8001c2a:	f023 0203 	bic.w	r2, r3, #3
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	4943      	ldr	r1, [pc, #268]	; (8001d40 <HAL_RCC_ClockConfig+0x1f0>)
 8001c34:	4313      	orrs	r3, r2
 8001c36:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001c38:	f7ff f864 	bl	8000d04 <HAL_GetTick>
 8001c3c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c3e:	e00a      	b.n	8001c56 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c40:	f7ff f860 	bl	8000d04 <HAL_GetTick>
 8001c44:	4602      	mov	r2, r0
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	1ad3      	subs	r3, r2, r3
 8001c4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d901      	bls.n	8001c56 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001c52:	2303      	movs	r3, #3
 8001c54:	e06e      	b.n	8001d34 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c56:	4b3a      	ldr	r3, [pc, #232]	; (8001d40 <HAL_RCC_ClockConfig+0x1f0>)
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	f003 020c 	and.w	r2, r3, #12
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	009b      	lsls	r3, r3, #2
 8001c64:	429a      	cmp	r2, r3
 8001c66:	d1eb      	bne.n	8001c40 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f003 0302 	and.w	r3, r3, #2
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d010      	beq.n	8001c96 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	689a      	ldr	r2, [r3, #8]
 8001c78:	4b31      	ldr	r3, [pc, #196]	; (8001d40 <HAL_RCC_ClockConfig+0x1f0>)
 8001c7a:	689b      	ldr	r3, [r3, #8]
 8001c7c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c80:	429a      	cmp	r2, r3
 8001c82:	d208      	bcs.n	8001c96 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c84:	4b2e      	ldr	r3, [pc, #184]	; (8001d40 <HAL_RCC_ClockConfig+0x1f0>)
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	492b      	ldr	r1, [pc, #172]	; (8001d40 <HAL_RCC_ClockConfig+0x1f0>)
 8001c92:	4313      	orrs	r3, r2
 8001c94:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c96:	4b29      	ldr	r3, [pc, #164]	; (8001d3c <HAL_RCC_ClockConfig+0x1ec>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f003 0307 	and.w	r3, r3, #7
 8001c9e:	683a      	ldr	r2, [r7, #0]
 8001ca0:	429a      	cmp	r2, r3
 8001ca2:	d210      	bcs.n	8001cc6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ca4:	4b25      	ldr	r3, [pc, #148]	; (8001d3c <HAL_RCC_ClockConfig+0x1ec>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f023 0207 	bic.w	r2, r3, #7
 8001cac:	4923      	ldr	r1, [pc, #140]	; (8001d3c <HAL_RCC_ClockConfig+0x1ec>)
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cb4:	4b21      	ldr	r3, [pc, #132]	; (8001d3c <HAL_RCC_ClockConfig+0x1ec>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f003 0307 	and.w	r3, r3, #7
 8001cbc:	683a      	ldr	r2, [r7, #0]
 8001cbe:	429a      	cmp	r2, r3
 8001cc0:	d001      	beq.n	8001cc6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	e036      	b.n	8001d34 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f003 0304 	and.w	r3, r3, #4
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d008      	beq.n	8001ce4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001cd2:	4b1b      	ldr	r3, [pc, #108]	; (8001d40 <HAL_RCC_ClockConfig+0x1f0>)
 8001cd4:	689b      	ldr	r3, [r3, #8]
 8001cd6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	68db      	ldr	r3, [r3, #12]
 8001cde:	4918      	ldr	r1, [pc, #96]	; (8001d40 <HAL_RCC_ClockConfig+0x1f0>)
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f003 0308 	and.w	r3, r3, #8
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d009      	beq.n	8001d04 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001cf0:	4b13      	ldr	r3, [pc, #76]	; (8001d40 <HAL_RCC_ClockConfig+0x1f0>)
 8001cf2:	689b      	ldr	r3, [r3, #8]
 8001cf4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	691b      	ldr	r3, [r3, #16]
 8001cfc:	00db      	lsls	r3, r3, #3
 8001cfe:	4910      	ldr	r1, [pc, #64]	; (8001d40 <HAL_RCC_ClockConfig+0x1f0>)
 8001d00:	4313      	orrs	r3, r2
 8001d02:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001d04:	f000 f824 	bl	8001d50 <HAL_RCC_GetSysClockFreq>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	4b0d      	ldr	r3, [pc, #52]	; (8001d40 <HAL_RCC_ClockConfig+0x1f0>)
 8001d0c:	689b      	ldr	r3, [r3, #8]
 8001d0e:	091b      	lsrs	r3, r3, #4
 8001d10:	f003 030f 	and.w	r3, r3, #15
 8001d14:	490b      	ldr	r1, [pc, #44]	; (8001d44 <HAL_RCC_ClockConfig+0x1f4>)
 8001d16:	5ccb      	ldrb	r3, [r1, r3]
 8001d18:	f003 031f 	and.w	r3, r3, #31
 8001d1c:	fa22 f303 	lsr.w	r3, r2, r3
 8001d20:	4a09      	ldr	r2, [pc, #36]	; (8001d48 <HAL_RCC_ClockConfig+0x1f8>)
 8001d22:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001d24:	4b09      	ldr	r3, [pc, #36]	; (8001d4c <HAL_RCC_ClockConfig+0x1fc>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f7fe fe4b 	bl	80009c4 <HAL_InitTick>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	72fb      	strb	r3, [r7, #11]

  return status;
 8001d32:	7afb      	ldrb	r3, [r7, #11]
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	3710      	adds	r7, #16
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	40022000 	.word	0x40022000
 8001d40:	40021000 	.word	0x40021000
 8001d44:	08007aa8 	.word	0x08007aa8
 8001d48:	20000008 	.word	0x20000008
 8001d4c:	2000000c 	.word	0x2000000c

08001d50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b089      	sub	sp, #36	; 0x24
 8001d54:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001d56:	2300      	movs	r3, #0
 8001d58:	61fb      	str	r3, [r7, #28]
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d5e:	4b3e      	ldr	r3, [pc, #248]	; (8001e58 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	f003 030c 	and.w	r3, r3, #12
 8001d66:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d68:	4b3b      	ldr	r3, [pc, #236]	; (8001e58 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d6a:	68db      	ldr	r3, [r3, #12]
 8001d6c:	f003 0303 	and.w	r3, r3, #3
 8001d70:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d005      	beq.n	8001d84 <HAL_RCC_GetSysClockFreq+0x34>
 8001d78:	693b      	ldr	r3, [r7, #16]
 8001d7a:	2b0c      	cmp	r3, #12
 8001d7c:	d121      	bne.n	8001dc2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	d11e      	bne.n	8001dc2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001d84:	4b34      	ldr	r3, [pc, #208]	; (8001e58 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f003 0308 	and.w	r3, r3, #8
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d107      	bne.n	8001da0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001d90:	4b31      	ldr	r3, [pc, #196]	; (8001e58 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d92:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d96:	0a1b      	lsrs	r3, r3, #8
 8001d98:	f003 030f 	and.w	r3, r3, #15
 8001d9c:	61fb      	str	r3, [r7, #28]
 8001d9e:	e005      	b.n	8001dac <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001da0:	4b2d      	ldr	r3, [pc, #180]	; (8001e58 <HAL_RCC_GetSysClockFreq+0x108>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	091b      	lsrs	r3, r3, #4
 8001da6:	f003 030f 	and.w	r3, r3, #15
 8001daa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001dac:	4a2b      	ldr	r2, [pc, #172]	; (8001e5c <HAL_RCC_GetSysClockFreq+0x10c>)
 8001dae:	69fb      	ldr	r3, [r7, #28]
 8001db0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001db4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001db6:	693b      	ldr	r3, [r7, #16]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d10d      	bne.n	8001dd8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001dbc:	69fb      	ldr	r3, [r7, #28]
 8001dbe:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001dc0:	e00a      	b.n	8001dd8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	2b04      	cmp	r3, #4
 8001dc6:	d102      	bne.n	8001dce <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001dc8:	4b25      	ldr	r3, [pc, #148]	; (8001e60 <HAL_RCC_GetSysClockFreq+0x110>)
 8001dca:	61bb      	str	r3, [r7, #24]
 8001dcc:	e004      	b.n	8001dd8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	2b08      	cmp	r3, #8
 8001dd2:	d101      	bne.n	8001dd8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001dd4:	4b23      	ldr	r3, [pc, #140]	; (8001e64 <HAL_RCC_GetSysClockFreq+0x114>)
 8001dd6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	2b0c      	cmp	r3, #12
 8001ddc:	d134      	bne.n	8001e48 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001dde:	4b1e      	ldr	r3, [pc, #120]	; (8001e58 <HAL_RCC_GetSysClockFreq+0x108>)
 8001de0:	68db      	ldr	r3, [r3, #12]
 8001de2:	f003 0303 	and.w	r3, r3, #3
 8001de6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001de8:	68bb      	ldr	r3, [r7, #8]
 8001dea:	2b02      	cmp	r3, #2
 8001dec:	d003      	beq.n	8001df6 <HAL_RCC_GetSysClockFreq+0xa6>
 8001dee:	68bb      	ldr	r3, [r7, #8]
 8001df0:	2b03      	cmp	r3, #3
 8001df2:	d003      	beq.n	8001dfc <HAL_RCC_GetSysClockFreq+0xac>
 8001df4:	e005      	b.n	8001e02 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001df6:	4b1a      	ldr	r3, [pc, #104]	; (8001e60 <HAL_RCC_GetSysClockFreq+0x110>)
 8001df8:	617b      	str	r3, [r7, #20]
      break;
 8001dfa:	e005      	b.n	8001e08 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001dfc:	4b19      	ldr	r3, [pc, #100]	; (8001e64 <HAL_RCC_GetSysClockFreq+0x114>)
 8001dfe:	617b      	str	r3, [r7, #20]
      break;
 8001e00:	e002      	b.n	8001e08 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001e02:	69fb      	ldr	r3, [r7, #28]
 8001e04:	617b      	str	r3, [r7, #20]
      break;
 8001e06:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001e08:	4b13      	ldr	r3, [pc, #76]	; (8001e58 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e0a:	68db      	ldr	r3, [r3, #12]
 8001e0c:	091b      	lsrs	r3, r3, #4
 8001e0e:	f003 0307 	and.w	r3, r3, #7
 8001e12:	3301      	adds	r3, #1
 8001e14:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001e16:	4b10      	ldr	r3, [pc, #64]	; (8001e58 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e18:	68db      	ldr	r3, [r3, #12]
 8001e1a:	0a1b      	lsrs	r3, r3, #8
 8001e1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001e20:	697a      	ldr	r2, [r7, #20]
 8001e22:	fb03 f202 	mul.w	r2, r3, r2
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e2c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001e2e:	4b0a      	ldr	r3, [pc, #40]	; (8001e58 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e30:	68db      	ldr	r3, [r3, #12]
 8001e32:	0e5b      	lsrs	r3, r3, #25
 8001e34:	f003 0303 	and.w	r3, r3, #3
 8001e38:	3301      	adds	r3, #1
 8001e3a:	005b      	lsls	r3, r3, #1
 8001e3c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001e3e:	697a      	ldr	r2, [r7, #20]
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e46:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001e48:	69bb      	ldr	r3, [r7, #24]
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3724      	adds	r7, #36	; 0x24
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr
 8001e56:	bf00      	nop
 8001e58:	40021000 	.word	0x40021000
 8001e5c:	08007ac0 	.word	0x08007ac0
 8001e60:	00f42400 	.word	0x00f42400
 8001e64:	007a1200 	.word	0x007a1200

08001e68 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e6c:	4b03      	ldr	r3, [pc, #12]	; (8001e7c <HAL_RCC_GetHCLKFreq+0x14>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop
 8001e7c:	20000008 	.word	0x20000008

08001e80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001e84:	f7ff fff0 	bl	8001e68 <HAL_RCC_GetHCLKFreq>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	4b06      	ldr	r3, [pc, #24]	; (8001ea4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e8c:	689b      	ldr	r3, [r3, #8]
 8001e8e:	0a1b      	lsrs	r3, r3, #8
 8001e90:	f003 0307 	and.w	r3, r3, #7
 8001e94:	4904      	ldr	r1, [pc, #16]	; (8001ea8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001e96:	5ccb      	ldrb	r3, [r1, r3]
 8001e98:	f003 031f 	and.w	r3, r3, #31
 8001e9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	40021000 	.word	0x40021000
 8001ea8:	08007ab8 	.word	0x08007ab8

08001eac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001eb0:	f7ff ffda 	bl	8001e68 <HAL_RCC_GetHCLKFreq>
 8001eb4:	4602      	mov	r2, r0
 8001eb6:	4b06      	ldr	r3, [pc, #24]	; (8001ed0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001eb8:	689b      	ldr	r3, [r3, #8]
 8001eba:	0adb      	lsrs	r3, r3, #11
 8001ebc:	f003 0307 	and.w	r3, r3, #7
 8001ec0:	4904      	ldr	r1, [pc, #16]	; (8001ed4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001ec2:	5ccb      	ldrb	r3, [r1, r3]
 8001ec4:	f003 031f 	and.w	r3, r3, #31
 8001ec8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	40021000 	.word	0x40021000
 8001ed4:	08007ab8 	.word	0x08007ab8

08001ed8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b083      	sub	sp, #12
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
 8001ee0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	220f      	movs	r2, #15
 8001ee6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8001ee8:	4b12      	ldr	r3, [pc, #72]	; (8001f34 <HAL_RCC_GetClockConfig+0x5c>)
 8001eea:	689b      	ldr	r3, [r3, #8]
 8001eec:	f003 0203 	and.w	r2, r3, #3
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8001ef4:	4b0f      	ldr	r3, [pc, #60]	; (8001f34 <HAL_RCC_GetClockConfig+0x5c>)
 8001ef6:	689b      	ldr	r3, [r3, #8]
 8001ef8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8001f00:	4b0c      	ldr	r3, [pc, #48]	; (8001f34 <HAL_RCC_GetClockConfig+0x5c>)
 8001f02:	689b      	ldr	r3, [r3, #8]
 8001f04:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8001f0c:	4b09      	ldr	r3, [pc, #36]	; (8001f34 <HAL_RCC_GetClockConfig+0x5c>)
 8001f0e:	689b      	ldr	r3, [r3, #8]
 8001f10:	08db      	lsrs	r3, r3, #3
 8001f12:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8001f1a:	4b07      	ldr	r3, [pc, #28]	; (8001f38 <HAL_RCC_GetClockConfig+0x60>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f003 0207 	and.w	r2, r3, #7
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	601a      	str	r2, [r3, #0]
}
 8001f26:	bf00      	nop
 8001f28:	370c      	adds	r7, #12
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
 8001f32:	bf00      	nop
 8001f34:	40021000 	.word	0x40021000
 8001f38:	40022000 	.word	0x40022000

08001f3c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b086      	sub	sp, #24
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001f44:	2300      	movs	r3, #0
 8001f46:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001f48:	4b2a      	ldr	r3, [pc, #168]	; (8001ff4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d003      	beq.n	8001f5c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001f54:	f7ff f96e 	bl	8001234 <HAL_PWREx_GetVoltageRange>
 8001f58:	6178      	str	r0, [r7, #20]
 8001f5a:	e014      	b.n	8001f86 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001f5c:	4b25      	ldr	r3, [pc, #148]	; (8001ff4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f60:	4a24      	ldr	r2, [pc, #144]	; (8001ff4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f66:	6593      	str	r3, [r2, #88]	; 0x58
 8001f68:	4b22      	ldr	r3, [pc, #136]	; (8001ff4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f70:	60fb      	str	r3, [r7, #12]
 8001f72:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001f74:	f7ff f95e 	bl	8001234 <HAL_PWREx_GetVoltageRange>
 8001f78:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001f7a:	4b1e      	ldr	r3, [pc, #120]	; (8001ff4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f7e:	4a1d      	ldr	r2, [pc, #116]	; (8001ff4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f80:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f84:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001f8c:	d10b      	bne.n	8001fa6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2b80      	cmp	r3, #128	; 0x80
 8001f92:	d919      	bls.n	8001fc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2ba0      	cmp	r3, #160	; 0xa0
 8001f98:	d902      	bls.n	8001fa0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001f9a:	2302      	movs	r3, #2
 8001f9c:	613b      	str	r3, [r7, #16]
 8001f9e:	e013      	b.n	8001fc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001fa0:	2301      	movs	r3, #1
 8001fa2:	613b      	str	r3, [r7, #16]
 8001fa4:	e010      	b.n	8001fc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2b80      	cmp	r3, #128	; 0x80
 8001faa:	d902      	bls.n	8001fb2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001fac:	2303      	movs	r3, #3
 8001fae:	613b      	str	r3, [r7, #16]
 8001fb0:	e00a      	b.n	8001fc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2b80      	cmp	r3, #128	; 0x80
 8001fb6:	d102      	bne.n	8001fbe <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001fb8:	2302      	movs	r3, #2
 8001fba:	613b      	str	r3, [r7, #16]
 8001fbc:	e004      	b.n	8001fc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2b70      	cmp	r3, #112	; 0x70
 8001fc2:	d101      	bne.n	8001fc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001fc8:	4b0b      	ldr	r3, [pc, #44]	; (8001ff8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f023 0207 	bic.w	r2, r3, #7
 8001fd0:	4909      	ldr	r1, [pc, #36]	; (8001ff8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001fd8:	4b07      	ldr	r3, [pc, #28]	; (8001ff8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f003 0307 	and.w	r3, r3, #7
 8001fe0:	693a      	ldr	r2, [r7, #16]
 8001fe2:	429a      	cmp	r2, r3
 8001fe4:	d001      	beq.n	8001fea <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	e000      	b.n	8001fec <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001fea:	2300      	movs	r3, #0
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	3718      	adds	r7, #24
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	40021000 	.word	0x40021000
 8001ff8:	40022000 	.word	0x40022000

08001ffc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b086      	sub	sp, #24
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002004:	2300      	movs	r3, #0
 8002006:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002008:	2300      	movs	r3, #0
 800200a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002014:	2b00      	cmp	r3, #0
 8002016:	d041      	beq.n	800209c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800201c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002020:	d02a      	beq.n	8002078 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002022:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002026:	d824      	bhi.n	8002072 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002028:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800202c:	d008      	beq.n	8002040 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800202e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002032:	d81e      	bhi.n	8002072 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002034:	2b00      	cmp	r3, #0
 8002036:	d00a      	beq.n	800204e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002038:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800203c:	d010      	beq.n	8002060 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800203e:	e018      	b.n	8002072 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002040:	4b86      	ldr	r3, [pc, #536]	; (800225c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002042:	68db      	ldr	r3, [r3, #12]
 8002044:	4a85      	ldr	r2, [pc, #532]	; (800225c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002046:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800204a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800204c:	e015      	b.n	800207a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	3304      	adds	r3, #4
 8002052:	2100      	movs	r1, #0
 8002054:	4618      	mov	r0, r3
 8002056:	f000 facd 	bl	80025f4 <RCCEx_PLLSAI1_Config>
 800205a:	4603      	mov	r3, r0
 800205c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800205e:	e00c      	b.n	800207a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	3320      	adds	r3, #32
 8002064:	2100      	movs	r1, #0
 8002066:	4618      	mov	r0, r3
 8002068:	f000 fbb6 	bl	80027d8 <RCCEx_PLLSAI2_Config>
 800206c:	4603      	mov	r3, r0
 800206e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002070:	e003      	b.n	800207a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	74fb      	strb	r3, [r7, #19]
      break;
 8002076:	e000      	b.n	800207a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002078:	bf00      	nop
    }

    if(ret == HAL_OK)
 800207a:	7cfb      	ldrb	r3, [r7, #19]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d10b      	bne.n	8002098 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002080:	4b76      	ldr	r3, [pc, #472]	; (800225c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002082:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002086:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800208e:	4973      	ldr	r1, [pc, #460]	; (800225c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002090:	4313      	orrs	r3, r2
 8002092:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002096:	e001      	b.n	800209c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002098:	7cfb      	ldrb	r3, [r7, #19]
 800209a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d041      	beq.n	800212c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80020ac:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80020b0:	d02a      	beq.n	8002108 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80020b2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80020b6:	d824      	bhi.n	8002102 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80020b8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80020bc:	d008      	beq.n	80020d0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80020be:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80020c2:	d81e      	bhi.n	8002102 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d00a      	beq.n	80020de <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80020c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80020cc:	d010      	beq.n	80020f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80020ce:	e018      	b.n	8002102 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80020d0:	4b62      	ldr	r3, [pc, #392]	; (800225c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020d2:	68db      	ldr	r3, [r3, #12]
 80020d4:	4a61      	ldr	r2, [pc, #388]	; (800225c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020da:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80020dc:	e015      	b.n	800210a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	3304      	adds	r3, #4
 80020e2:	2100      	movs	r1, #0
 80020e4:	4618      	mov	r0, r3
 80020e6:	f000 fa85 	bl	80025f4 <RCCEx_PLLSAI1_Config>
 80020ea:	4603      	mov	r3, r0
 80020ec:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80020ee:	e00c      	b.n	800210a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	3320      	adds	r3, #32
 80020f4:	2100      	movs	r1, #0
 80020f6:	4618      	mov	r0, r3
 80020f8:	f000 fb6e 	bl	80027d8 <RCCEx_PLLSAI2_Config>
 80020fc:	4603      	mov	r3, r0
 80020fe:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002100:	e003      	b.n	800210a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	74fb      	strb	r3, [r7, #19]
      break;
 8002106:	e000      	b.n	800210a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002108:	bf00      	nop
    }

    if(ret == HAL_OK)
 800210a:	7cfb      	ldrb	r3, [r7, #19]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d10b      	bne.n	8002128 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002110:	4b52      	ldr	r3, [pc, #328]	; (800225c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002112:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002116:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800211e:	494f      	ldr	r1, [pc, #316]	; (800225c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002120:	4313      	orrs	r3, r2
 8002122:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002126:	e001      	b.n	800212c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002128:	7cfb      	ldrb	r3, [r7, #19]
 800212a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002134:	2b00      	cmp	r3, #0
 8002136:	f000 80a0 	beq.w	800227a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800213a:	2300      	movs	r3, #0
 800213c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800213e:	4b47      	ldr	r3, [pc, #284]	; (800225c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002140:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002142:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002146:	2b00      	cmp	r3, #0
 8002148:	d101      	bne.n	800214e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800214a:	2301      	movs	r3, #1
 800214c:	e000      	b.n	8002150 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800214e:	2300      	movs	r3, #0
 8002150:	2b00      	cmp	r3, #0
 8002152:	d00d      	beq.n	8002170 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002154:	4b41      	ldr	r3, [pc, #260]	; (800225c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002156:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002158:	4a40      	ldr	r2, [pc, #256]	; (800225c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800215a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800215e:	6593      	str	r3, [r2, #88]	; 0x58
 8002160:	4b3e      	ldr	r3, [pc, #248]	; (800225c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002162:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002164:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002168:	60bb      	str	r3, [r7, #8]
 800216a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800216c:	2301      	movs	r3, #1
 800216e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002170:	4b3b      	ldr	r3, [pc, #236]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a3a      	ldr	r2, [pc, #232]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002176:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800217a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800217c:	f7fe fdc2 	bl	8000d04 <HAL_GetTick>
 8002180:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002182:	e009      	b.n	8002198 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002184:	f7fe fdbe 	bl	8000d04 <HAL_GetTick>
 8002188:	4602      	mov	r2, r0
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	1ad3      	subs	r3, r2, r3
 800218e:	2b02      	cmp	r3, #2
 8002190:	d902      	bls.n	8002198 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002192:	2303      	movs	r3, #3
 8002194:	74fb      	strb	r3, [r7, #19]
        break;
 8002196:	e005      	b.n	80021a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002198:	4b31      	ldr	r3, [pc, #196]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d0ef      	beq.n	8002184 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80021a4:	7cfb      	ldrb	r3, [r7, #19]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d15c      	bne.n	8002264 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80021aa:	4b2c      	ldr	r3, [pc, #176]	; (800225c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021b4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80021b6:	697b      	ldr	r3, [r7, #20]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d01f      	beq.n	80021fc <HAL_RCCEx_PeriphCLKConfig+0x200>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021c2:	697a      	ldr	r2, [r7, #20]
 80021c4:	429a      	cmp	r2, r3
 80021c6:	d019      	beq.n	80021fc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80021c8:	4b24      	ldr	r3, [pc, #144]	; (800225c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80021d2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80021d4:	4b21      	ldr	r3, [pc, #132]	; (800225c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021da:	4a20      	ldr	r2, [pc, #128]	; (800225c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80021e4:	4b1d      	ldr	r3, [pc, #116]	; (800225c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021ea:	4a1c      	ldr	r2, [pc, #112]	; (800225c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80021f4:	4a19      	ldr	r2, [pc, #100]	; (800225c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021f6:	697b      	ldr	r3, [r7, #20]
 80021f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	f003 0301 	and.w	r3, r3, #1
 8002202:	2b00      	cmp	r3, #0
 8002204:	d016      	beq.n	8002234 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002206:	f7fe fd7d 	bl	8000d04 <HAL_GetTick>
 800220a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800220c:	e00b      	b.n	8002226 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800220e:	f7fe fd79 	bl	8000d04 <HAL_GetTick>
 8002212:	4602      	mov	r2, r0
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	1ad3      	subs	r3, r2, r3
 8002218:	f241 3288 	movw	r2, #5000	; 0x1388
 800221c:	4293      	cmp	r3, r2
 800221e:	d902      	bls.n	8002226 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002220:	2303      	movs	r3, #3
 8002222:	74fb      	strb	r3, [r7, #19]
            break;
 8002224:	e006      	b.n	8002234 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002226:	4b0d      	ldr	r3, [pc, #52]	; (800225c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002228:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800222c:	f003 0302 	and.w	r3, r3, #2
 8002230:	2b00      	cmp	r3, #0
 8002232:	d0ec      	beq.n	800220e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002234:	7cfb      	ldrb	r3, [r7, #19]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d10c      	bne.n	8002254 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800223a:	4b08      	ldr	r3, [pc, #32]	; (800225c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800223c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002240:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800224a:	4904      	ldr	r1, [pc, #16]	; (800225c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800224c:	4313      	orrs	r3, r2
 800224e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002252:	e009      	b.n	8002268 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002254:	7cfb      	ldrb	r3, [r7, #19]
 8002256:	74bb      	strb	r3, [r7, #18]
 8002258:	e006      	b.n	8002268 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800225a:	bf00      	nop
 800225c:	40021000 	.word	0x40021000
 8002260:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002264:	7cfb      	ldrb	r3, [r7, #19]
 8002266:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002268:	7c7b      	ldrb	r3, [r7, #17]
 800226a:	2b01      	cmp	r3, #1
 800226c:	d105      	bne.n	800227a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800226e:	4ba6      	ldr	r3, [pc, #664]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002270:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002272:	4aa5      	ldr	r2, [pc, #660]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002274:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002278:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f003 0301 	and.w	r3, r3, #1
 8002282:	2b00      	cmp	r3, #0
 8002284:	d00a      	beq.n	800229c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002286:	4ba0      	ldr	r3, [pc, #640]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002288:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800228c:	f023 0203 	bic.w	r2, r3, #3
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002294:	499c      	ldr	r1, [pc, #624]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002296:	4313      	orrs	r3, r2
 8002298:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f003 0302 	and.w	r3, r3, #2
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d00a      	beq.n	80022be <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80022a8:	4b97      	ldr	r3, [pc, #604]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80022aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022ae:	f023 020c 	bic.w	r2, r3, #12
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022b6:	4994      	ldr	r1, [pc, #592]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80022b8:	4313      	orrs	r3, r2
 80022ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f003 0304 	and.w	r3, r3, #4
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d00a      	beq.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80022ca:	4b8f      	ldr	r3, [pc, #572]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80022cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022d0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d8:	498b      	ldr	r1, [pc, #556]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80022da:	4313      	orrs	r3, r2
 80022dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f003 0308 	and.w	r3, r3, #8
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d00a      	beq.n	8002302 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80022ec:	4b86      	ldr	r3, [pc, #536]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80022ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022f2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022fa:	4983      	ldr	r1, [pc, #524]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80022fc:	4313      	orrs	r3, r2
 80022fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f003 0310 	and.w	r3, r3, #16
 800230a:	2b00      	cmp	r3, #0
 800230c:	d00a      	beq.n	8002324 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800230e:	4b7e      	ldr	r3, [pc, #504]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002310:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002314:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800231c:	497a      	ldr	r1, [pc, #488]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800231e:	4313      	orrs	r3, r2
 8002320:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f003 0320 	and.w	r3, r3, #32
 800232c:	2b00      	cmp	r3, #0
 800232e:	d00a      	beq.n	8002346 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002330:	4b75      	ldr	r3, [pc, #468]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002332:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002336:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800233e:	4972      	ldr	r1, [pc, #456]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002340:	4313      	orrs	r3, r2
 8002342:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800234e:	2b00      	cmp	r3, #0
 8002350:	d00a      	beq.n	8002368 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002352:	4b6d      	ldr	r3, [pc, #436]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002354:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002358:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002360:	4969      	ldr	r1, [pc, #420]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002362:	4313      	orrs	r3, r2
 8002364:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002370:	2b00      	cmp	r3, #0
 8002372:	d00a      	beq.n	800238a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002374:	4b64      	ldr	r3, [pc, #400]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002376:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800237a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002382:	4961      	ldr	r1, [pc, #388]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002384:	4313      	orrs	r3, r2
 8002386:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002392:	2b00      	cmp	r3, #0
 8002394:	d00a      	beq.n	80023ac <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002396:	4b5c      	ldr	r3, [pc, #368]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002398:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800239c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023a4:	4958      	ldr	r1, [pc, #352]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80023a6:	4313      	orrs	r3, r2
 80023a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d00a      	beq.n	80023ce <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80023b8:	4b53      	ldr	r3, [pc, #332]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80023ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023be:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023c6:	4950      	ldr	r1, [pc, #320]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80023c8:	4313      	orrs	r3, r2
 80023ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d00a      	beq.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80023da:	4b4b      	ldr	r3, [pc, #300]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80023dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023e0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023e8:	4947      	ldr	r1, [pc, #284]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80023ea:	4313      	orrs	r3, r2
 80023ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d00a      	beq.n	8002412 <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80023fc:	4b42      	ldr	r3, [pc, #264]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80023fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002402:	f023 0203 	bic.w	r2, r3, #3
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800240a:	493f      	ldr	r1, [pc, #252]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800240c:	4313      	orrs	r3, r2
 800240e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800241a:	2b00      	cmp	r3, #0
 800241c:	d028      	beq.n	8002470 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800241e:	4b3a      	ldr	r3, [pc, #232]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002420:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002424:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800242c:	4936      	ldr	r1, [pc, #216]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800242e:	4313      	orrs	r3, r2
 8002430:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002438:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800243c:	d106      	bne.n	800244c <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800243e:	4b32      	ldr	r3, [pc, #200]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002440:	68db      	ldr	r3, [r3, #12]
 8002442:	4a31      	ldr	r2, [pc, #196]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002444:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002448:	60d3      	str	r3, [r2, #12]
 800244a:	e011      	b.n	8002470 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002450:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002454:	d10c      	bne.n	8002470 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	3304      	adds	r3, #4
 800245a:	2101      	movs	r1, #1
 800245c:	4618      	mov	r0, r3
 800245e:	f000 f8c9 	bl	80025f4 <RCCEx_PLLSAI1_Config>
 8002462:	4603      	mov	r3, r0
 8002464:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002466:	7cfb      	ldrb	r3, [r7, #19]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d001      	beq.n	8002470 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 800246c:	7cfb      	ldrb	r3, [r7, #19]
 800246e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002478:	2b00      	cmp	r3, #0
 800247a:	d028      	beq.n	80024ce <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800247c:	4b22      	ldr	r3, [pc, #136]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800247e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002482:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800248a:	491f      	ldr	r1, [pc, #124]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800248c:	4313      	orrs	r3, r2
 800248e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002496:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800249a:	d106      	bne.n	80024aa <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800249c:	4b1a      	ldr	r3, [pc, #104]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	4a19      	ldr	r2, [pc, #100]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80024a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80024a6:	60d3      	str	r3, [r2, #12]
 80024a8:	e011      	b.n	80024ce <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024ae:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80024b2:	d10c      	bne.n	80024ce <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	3304      	adds	r3, #4
 80024b8:	2101      	movs	r1, #1
 80024ba:	4618      	mov	r0, r3
 80024bc:	f000 f89a 	bl	80025f4 <RCCEx_PLLSAI1_Config>
 80024c0:	4603      	mov	r3, r0
 80024c2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80024c4:	7cfb      	ldrb	r3, [r7, #19]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d001      	beq.n	80024ce <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 80024ca:	7cfb      	ldrb	r3, [r7, #19]
 80024cc:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d02a      	beq.n	8002530 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80024da:	4b0b      	ldr	r3, [pc, #44]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80024dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024e0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80024e8:	4907      	ldr	r1, [pc, #28]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80024ea:	4313      	orrs	r3, r2
 80024ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80024f4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80024f8:	d108      	bne.n	800250c <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80024fa:	4b03      	ldr	r3, [pc, #12]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80024fc:	68db      	ldr	r3, [r3, #12]
 80024fe:	4a02      	ldr	r2, [pc, #8]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002500:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002504:	60d3      	str	r3, [r2, #12]
 8002506:	e013      	b.n	8002530 <HAL_RCCEx_PeriphCLKConfig+0x534>
 8002508:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002510:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002514:	d10c      	bne.n	8002530 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	3304      	adds	r3, #4
 800251a:	2101      	movs	r1, #1
 800251c:	4618      	mov	r0, r3
 800251e:	f000 f869 	bl	80025f4 <RCCEx_PLLSAI1_Config>
 8002522:	4603      	mov	r3, r0
 8002524:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002526:	7cfb      	ldrb	r3, [r7, #19]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d001      	beq.n	8002530 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 800252c:	7cfb      	ldrb	r3, [r7, #19]
 800252e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002538:	2b00      	cmp	r3, #0
 800253a:	d02f      	beq.n	800259c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800253c:	4b2c      	ldr	r3, [pc, #176]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800253e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002542:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800254a:	4929      	ldr	r1, [pc, #164]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800254c:	4313      	orrs	r3, r2
 800254e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002556:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800255a:	d10d      	bne.n	8002578 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	3304      	adds	r3, #4
 8002560:	2102      	movs	r1, #2
 8002562:	4618      	mov	r0, r3
 8002564:	f000 f846 	bl	80025f4 <RCCEx_PLLSAI1_Config>
 8002568:	4603      	mov	r3, r0
 800256a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800256c:	7cfb      	ldrb	r3, [r7, #19]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d014      	beq.n	800259c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8002572:	7cfb      	ldrb	r3, [r7, #19]
 8002574:	74bb      	strb	r3, [r7, #18]
 8002576:	e011      	b.n	800259c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800257c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002580:	d10c      	bne.n	800259c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	3320      	adds	r3, #32
 8002586:	2102      	movs	r1, #2
 8002588:	4618      	mov	r0, r3
 800258a:	f000 f925 	bl	80027d8 <RCCEx_PLLSAI2_Config>
 800258e:	4603      	mov	r3, r0
 8002590:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002592:	7cfb      	ldrb	r3, [r7, #19]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d001      	beq.n	800259c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8002598:	7cfb      	ldrb	r3, [r7, #19]
 800259a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d00b      	beq.n	80025c0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80025a8:	4b11      	ldr	r3, [pc, #68]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80025aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025ae:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80025b8:	490d      	ldr	r1, [pc, #52]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80025ba:	4313      	orrs	r3, r2
 80025bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d00b      	beq.n	80025e4 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80025cc:	4b08      	ldr	r3, [pc, #32]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80025ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025d2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80025dc:	4904      	ldr	r1, [pc, #16]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80025de:	4313      	orrs	r3, r2
 80025e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80025e4:	7cbb      	ldrb	r3, [r7, #18]
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3718      	adds	r7, #24
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	40021000 	.word	0x40021000

080025f4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b084      	sub	sp, #16
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
 80025fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80025fe:	2300      	movs	r3, #0
 8002600:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002602:	4b74      	ldr	r3, [pc, #464]	; (80027d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002604:	68db      	ldr	r3, [r3, #12]
 8002606:	f003 0303 	and.w	r3, r3, #3
 800260a:	2b00      	cmp	r3, #0
 800260c:	d018      	beq.n	8002640 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800260e:	4b71      	ldr	r3, [pc, #452]	; (80027d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002610:	68db      	ldr	r3, [r3, #12]
 8002612:	f003 0203 	and.w	r2, r3, #3
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	429a      	cmp	r2, r3
 800261c:	d10d      	bne.n	800263a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
       ||
 8002622:	2b00      	cmp	r3, #0
 8002624:	d009      	beq.n	800263a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002626:	4b6b      	ldr	r3, [pc, #428]	; (80027d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002628:	68db      	ldr	r3, [r3, #12]
 800262a:	091b      	lsrs	r3, r3, #4
 800262c:	f003 0307 	and.w	r3, r3, #7
 8002630:	1c5a      	adds	r2, r3, #1
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	685b      	ldr	r3, [r3, #4]
       ||
 8002636:	429a      	cmp	r2, r3
 8002638:	d047      	beq.n	80026ca <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800263a:	2301      	movs	r3, #1
 800263c:	73fb      	strb	r3, [r7, #15]
 800263e:	e044      	b.n	80026ca <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	2b03      	cmp	r3, #3
 8002646:	d018      	beq.n	800267a <RCCEx_PLLSAI1_Config+0x86>
 8002648:	2b03      	cmp	r3, #3
 800264a:	d825      	bhi.n	8002698 <RCCEx_PLLSAI1_Config+0xa4>
 800264c:	2b01      	cmp	r3, #1
 800264e:	d002      	beq.n	8002656 <RCCEx_PLLSAI1_Config+0x62>
 8002650:	2b02      	cmp	r3, #2
 8002652:	d009      	beq.n	8002668 <RCCEx_PLLSAI1_Config+0x74>
 8002654:	e020      	b.n	8002698 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002656:	4b5f      	ldr	r3, [pc, #380]	; (80027d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f003 0302 	and.w	r3, r3, #2
 800265e:	2b00      	cmp	r3, #0
 8002660:	d11d      	bne.n	800269e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002666:	e01a      	b.n	800269e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002668:	4b5a      	ldr	r3, [pc, #360]	; (80027d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002670:	2b00      	cmp	r3, #0
 8002672:	d116      	bne.n	80026a2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002674:	2301      	movs	r3, #1
 8002676:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002678:	e013      	b.n	80026a2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800267a:	4b56      	ldr	r3, [pc, #344]	; (80027d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002682:	2b00      	cmp	r3, #0
 8002684:	d10f      	bne.n	80026a6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002686:	4b53      	ldr	r3, [pc, #332]	; (80027d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800268e:	2b00      	cmp	r3, #0
 8002690:	d109      	bne.n	80026a6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002692:	2301      	movs	r3, #1
 8002694:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002696:	e006      	b.n	80026a6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002698:	2301      	movs	r3, #1
 800269a:	73fb      	strb	r3, [r7, #15]
      break;
 800269c:	e004      	b.n	80026a8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800269e:	bf00      	nop
 80026a0:	e002      	b.n	80026a8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80026a2:	bf00      	nop
 80026a4:	e000      	b.n	80026a8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80026a6:	bf00      	nop
    }

    if(status == HAL_OK)
 80026a8:	7bfb      	ldrb	r3, [r7, #15]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d10d      	bne.n	80026ca <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80026ae:	4b49      	ldr	r3, [pc, #292]	; (80027d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80026b0:	68db      	ldr	r3, [r3, #12]
 80026b2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6819      	ldr	r1, [r3, #0]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	3b01      	subs	r3, #1
 80026c0:	011b      	lsls	r3, r3, #4
 80026c2:	430b      	orrs	r3, r1
 80026c4:	4943      	ldr	r1, [pc, #268]	; (80027d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80026c6:	4313      	orrs	r3, r2
 80026c8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80026ca:	7bfb      	ldrb	r3, [r7, #15]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d17c      	bne.n	80027ca <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80026d0:	4b40      	ldr	r3, [pc, #256]	; (80027d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a3f      	ldr	r2, [pc, #252]	; (80027d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80026d6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80026da:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80026dc:	f7fe fb12 	bl	8000d04 <HAL_GetTick>
 80026e0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80026e2:	e009      	b.n	80026f8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80026e4:	f7fe fb0e 	bl	8000d04 <HAL_GetTick>
 80026e8:	4602      	mov	r2, r0
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	1ad3      	subs	r3, r2, r3
 80026ee:	2b02      	cmp	r3, #2
 80026f0:	d902      	bls.n	80026f8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80026f2:	2303      	movs	r3, #3
 80026f4:	73fb      	strb	r3, [r7, #15]
        break;
 80026f6:	e005      	b.n	8002704 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80026f8:	4b36      	ldr	r3, [pc, #216]	; (80027d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002700:	2b00      	cmp	r3, #0
 8002702:	d1ef      	bne.n	80026e4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002704:	7bfb      	ldrb	r3, [r7, #15]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d15f      	bne.n	80027ca <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d110      	bne.n	8002732 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002710:	4b30      	ldr	r3, [pc, #192]	; (80027d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002712:	691b      	ldr	r3, [r3, #16]
 8002714:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8002718:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800271c:	687a      	ldr	r2, [r7, #4]
 800271e:	6892      	ldr	r2, [r2, #8]
 8002720:	0211      	lsls	r1, r2, #8
 8002722:	687a      	ldr	r2, [r7, #4]
 8002724:	68d2      	ldr	r2, [r2, #12]
 8002726:	06d2      	lsls	r2, r2, #27
 8002728:	430a      	orrs	r2, r1
 800272a:	492a      	ldr	r1, [pc, #168]	; (80027d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800272c:	4313      	orrs	r3, r2
 800272e:	610b      	str	r3, [r1, #16]
 8002730:	e027      	b.n	8002782 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	2b01      	cmp	r3, #1
 8002736:	d112      	bne.n	800275e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002738:	4b26      	ldr	r3, [pc, #152]	; (80027d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800273a:	691b      	ldr	r3, [r3, #16]
 800273c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002740:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002744:	687a      	ldr	r2, [r7, #4]
 8002746:	6892      	ldr	r2, [r2, #8]
 8002748:	0211      	lsls	r1, r2, #8
 800274a:	687a      	ldr	r2, [r7, #4]
 800274c:	6912      	ldr	r2, [r2, #16]
 800274e:	0852      	lsrs	r2, r2, #1
 8002750:	3a01      	subs	r2, #1
 8002752:	0552      	lsls	r2, r2, #21
 8002754:	430a      	orrs	r2, r1
 8002756:	491f      	ldr	r1, [pc, #124]	; (80027d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002758:	4313      	orrs	r3, r2
 800275a:	610b      	str	r3, [r1, #16]
 800275c:	e011      	b.n	8002782 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800275e:	4b1d      	ldr	r3, [pc, #116]	; (80027d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002760:	691b      	ldr	r3, [r3, #16]
 8002762:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002766:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800276a:	687a      	ldr	r2, [r7, #4]
 800276c:	6892      	ldr	r2, [r2, #8]
 800276e:	0211      	lsls	r1, r2, #8
 8002770:	687a      	ldr	r2, [r7, #4]
 8002772:	6952      	ldr	r2, [r2, #20]
 8002774:	0852      	lsrs	r2, r2, #1
 8002776:	3a01      	subs	r2, #1
 8002778:	0652      	lsls	r2, r2, #25
 800277a:	430a      	orrs	r2, r1
 800277c:	4915      	ldr	r1, [pc, #84]	; (80027d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800277e:	4313      	orrs	r3, r2
 8002780:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002782:	4b14      	ldr	r3, [pc, #80]	; (80027d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4a13      	ldr	r2, [pc, #76]	; (80027d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002788:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800278c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800278e:	f7fe fab9 	bl	8000d04 <HAL_GetTick>
 8002792:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002794:	e009      	b.n	80027aa <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002796:	f7fe fab5 	bl	8000d04 <HAL_GetTick>
 800279a:	4602      	mov	r2, r0
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	1ad3      	subs	r3, r2, r3
 80027a0:	2b02      	cmp	r3, #2
 80027a2:	d902      	bls.n	80027aa <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80027a4:	2303      	movs	r3, #3
 80027a6:	73fb      	strb	r3, [r7, #15]
          break;
 80027a8:	e005      	b.n	80027b6 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80027aa:	4b0a      	ldr	r3, [pc, #40]	; (80027d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d0ef      	beq.n	8002796 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80027b6:	7bfb      	ldrb	r3, [r7, #15]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d106      	bne.n	80027ca <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80027bc:	4b05      	ldr	r3, [pc, #20]	; (80027d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80027be:	691a      	ldr	r2, [r3, #16]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	699b      	ldr	r3, [r3, #24]
 80027c4:	4903      	ldr	r1, [pc, #12]	; (80027d4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80027c6:	4313      	orrs	r3, r2
 80027c8:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80027ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	3710      	adds	r7, #16
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	40021000 	.word	0x40021000

080027d8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b084      	sub	sp, #16
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
 80027e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80027e2:	2300      	movs	r3, #0
 80027e4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80027e6:	4b69      	ldr	r3, [pc, #420]	; (800298c <RCCEx_PLLSAI2_Config+0x1b4>)
 80027e8:	68db      	ldr	r3, [r3, #12]
 80027ea:	f003 0303 	and.w	r3, r3, #3
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d018      	beq.n	8002824 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80027f2:	4b66      	ldr	r3, [pc, #408]	; (800298c <RCCEx_PLLSAI2_Config+0x1b4>)
 80027f4:	68db      	ldr	r3, [r3, #12]
 80027f6:	f003 0203 	and.w	r2, r3, #3
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	429a      	cmp	r2, r3
 8002800:	d10d      	bne.n	800281e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
       ||
 8002806:	2b00      	cmp	r3, #0
 8002808:	d009      	beq.n	800281e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800280a:	4b60      	ldr	r3, [pc, #384]	; (800298c <RCCEx_PLLSAI2_Config+0x1b4>)
 800280c:	68db      	ldr	r3, [r3, #12]
 800280e:	091b      	lsrs	r3, r3, #4
 8002810:	f003 0307 	and.w	r3, r3, #7
 8002814:	1c5a      	adds	r2, r3, #1
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	685b      	ldr	r3, [r3, #4]
       ||
 800281a:	429a      	cmp	r2, r3
 800281c:	d047      	beq.n	80028ae <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800281e:	2301      	movs	r3, #1
 8002820:	73fb      	strb	r3, [r7, #15]
 8002822:	e044      	b.n	80028ae <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	2b03      	cmp	r3, #3
 800282a:	d018      	beq.n	800285e <RCCEx_PLLSAI2_Config+0x86>
 800282c:	2b03      	cmp	r3, #3
 800282e:	d825      	bhi.n	800287c <RCCEx_PLLSAI2_Config+0xa4>
 8002830:	2b01      	cmp	r3, #1
 8002832:	d002      	beq.n	800283a <RCCEx_PLLSAI2_Config+0x62>
 8002834:	2b02      	cmp	r3, #2
 8002836:	d009      	beq.n	800284c <RCCEx_PLLSAI2_Config+0x74>
 8002838:	e020      	b.n	800287c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800283a:	4b54      	ldr	r3, [pc, #336]	; (800298c <RCCEx_PLLSAI2_Config+0x1b4>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f003 0302 	and.w	r3, r3, #2
 8002842:	2b00      	cmp	r3, #0
 8002844:	d11d      	bne.n	8002882 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800284a:	e01a      	b.n	8002882 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800284c:	4b4f      	ldr	r3, [pc, #316]	; (800298c <RCCEx_PLLSAI2_Config+0x1b4>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002854:	2b00      	cmp	r3, #0
 8002856:	d116      	bne.n	8002886 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800285c:	e013      	b.n	8002886 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800285e:	4b4b      	ldr	r3, [pc, #300]	; (800298c <RCCEx_PLLSAI2_Config+0x1b4>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002866:	2b00      	cmp	r3, #0
 8002868:	d10f      	bne.n	800288a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800286a:	4b48      	ldr	r3, [pc, #288]	; (800298c <RCCEx_PLLSAI2_Config+0x1b4>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002872:	2b00      	cmp	r3, #0
 8002874:	d109      	bne.n	800288a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800287a:	e006      	b.n	800288a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	73fb      	strb	r3, [r7, #15]
      break;
 8002880:	e004      	b.n	800288c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002882:	bf00      	nop
 8002884:	e002      	b.n	800288c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002886:	bf00      	nop
 8002888:	e000      	b.n	800288c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800288a:	bf00      	nop
    }

    if(status == HAL_OK)
 800288c:	7bfb      	ldrb	r3, [r7, #15]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d10d      	bne.n	80028ae <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002892:	4b3e      	ldr	r3, [pc, #248]	; (800298c <RCCEx_PLLSAI2_Config+0x1b4>)
 8002894:	68db      	ldr	r3, [r3, #12]
 8002896:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6819      	ldr	r1, [r3, #0]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	3b01      	subs	r3, #1
 80028a4:	011b      	lsls	r3, r3, #4
 80028a6:	430b      	orrs	r3, r1
 80028a8:	4938      	ldr	r1, [pc, #224]	; (800298c <RCCEx_PLLSAI2_Config+0x1b4>)
 80028aa:	4313      	orrs	r3, r2
 80028ac:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80028ae:	7bfb      	ldrb	r3, [r7, #15]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d166      	bne.n	8002982 <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80028b4:	4b35      	ldr	r3, [pc, #212]	; (800298c <RCCEx_PLLSAI2_Config+0x1b4>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a34      	ldr	r2, [pc, #208]	; (800298c <RCCEx_PLLSAI2_Config+0x1b4>)
 80028ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80028be:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80028c0:	f7fe fa20 	bl	8000d04 <HAL_GetTick>
 80028c4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80028c6:	e009      	b.n	80028dc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80028c8:	f7fe fa1c 	bl	8000d04 <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	2b02      	cmp	r3, #2
 80028d4:	d902      	bls.n	80028dc <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80028d6:	2303      	movs	r3, #3
 80028d8:	73fb      	strb	r3, [r7, #15]
        break;
 80028da:	e005      	b.n	80028e8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80028dc:	4b2b      	ldr	r3, [pc, #172]	; (800298c <RCCEx_PLLSAI2_Config+0x1b4>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d1ef      	bne.n	80028c8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80028e8:	7bfb      	ldrb	r3, [r7, #15]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d149      	bne.n	8002982 <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d110      	bne.n	8002916 <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80028f4:	4b25      	ldr	r3, [pc, #148]	; (800298c <RCCEx_PLLSAI2_Config+0x1b4>)
 80028f6:	695b      	ldr	r3, [r3, #20]
 80028f8:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80028fc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002900:	687a      	ldr	r2, [r7, #4]
 8002902:	6892      	ldr	r2, [r2, #8]
 8002904:	0211      	lsls	r1, r2, #8
 8002906:	687a      	ldr	r2, [r7, #4]
 8002908:	68d2      	ldr	r2, [r2, #12]
 800290a:	06d2      	lsls	r2, r2, #27
 800290c:	430a      	orrs	r2, r1
 800290e:	491f      	ldr	r1, [pc, #124]	; (800298c <RCCEx_PLLSAI2_Config+0x1b4>)
 8002910:	4313      	orrs	r3, r2
 8002912:	614b      	str	r3, [r1, #20]
 8002914:	e011      	b.n	800293a <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002916:	4b1d      	ldr	r3, [pc, #116]	; (800298c <RCCEx_PLLSAI2_Config+0x1b4>)
 8002918:	695b      	ldr	r3, [r3, #20]
 800291a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800291e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002922:	687a      	ldr	r2, [r7, #4]
 8002924:	6892      	ldr	r2, [r2, #8]
 8002926:	0211      	lsls	r1, r2, #8
 8002928:	687a      	ldr	r2, [r7, #4]
 800292a:	6912      	ldr	r2, [r2, #16]
 800292c:	0852      	lsrs	r2, r2, #1
 800292e:	3a01      	subs	r2, #1
 8002930:	0652      	lsls	r2, r2, #25
 8002932:	430a      	orrs	r2, r1
 8002934:	4915      	ldr	r1, [pc, #84]	; (800298c <RCCEx_PLLSAI2_Config+0x1b4>)
 8002936:	4313      	orrs	r3, r2
 8002938:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800293a:	4b14      	ldr	r3, [pc, #80]	; (800298c <RCCEx_PLLSAI2_Config+0x1b4>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a13      	ldr	r2, [pc, #76]	; (800298c <RCCEx_PLLSAI2_Config+0x1b4>)
 8002940:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002944:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002946:	f7fe f9dd 	bl	8000d04 <HAL_GetTick>
 800294a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800294c:	e009      	b.n	8002962 <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800294e:	f7fe f9d9 	bl	8000d04 <HAL_GetTick>
 8002952:	4602      	mov	r2, r0
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	1ad3      	subs	r3, r2, r3
 8002958:	2b02      	cmp	r3, #2
 800295a:	d902      	bls.n	8002962 <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 800295c:	2303      	movs	r3, #3
 800295e:	73fb      	strb	r3, [r7, #15]
          break;
 8002960:	e005      	b.n	800296e <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002962:	4b0a      	ldr	r3, [pc, #40]	; (800298c <RCCEx_PLLSAI2_Config+0x1b4>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800296a:	2b00      	cmp	r3, #0
 800296c:	d0ef      	beq.n	800294e <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 800296e:	7bfb      	ldrb	r3, [r7, #15]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d106      	bne.n	8002982 <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002974:	4b05      	ldr	r3, [pc, #20]	; (800298c <RCCEx_PLLSAI2_Config+0x1b4>)
 8002976:	695a      	ldr	r2, [r3, #20]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	695b      	ldr	r3, [r3, #20]
 800297c:	4903      	ldr	r1, [pc, #12]	; (800298c <RCCEx_PLLSAI2_Config+0x1b4>)
 800297e:	4313      	orrs	r3, r2
 8002980:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002982:	7bfb      	ldrb	r3, [r7, #15]
}
 8002984:	4618      	mov	r0, r3
 8002986:	3710      	adds	r7, #16
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}
 800298c:	40021000 	.word	0x40021000

08002990 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b082      	sub	sp, #8
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d101      	bne.n	80029a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	e049      	b.n	8002a36 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029a8:	b2db      	uxtb	r3, r3
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d106      	bne.n	80029bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2200      	movs	r2, #0
 80029b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80029b6:	6878      	ldr	r0, [r7, #4]
 80029b8:	f000 f841 	bl	8002a3e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2202      	movs	r2, #2
 80029c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	3304      	adds	r3, #4
 80029cc:	4619      	mov	r1, r3
 80029ce:	4610      	mov	r0, r2
 80029d0:	f000 f9da 	bl	8002d88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2201      	movs	r2, #1
 80029d8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2201      	movs	r2, #1
 80029e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2201      	movs	r2, #1
 80029e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2201      	movs	r2, #1
 80029f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2201      	movs	r2, #1
 80029f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2201      	movs	r2, #1
 8002a00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2201      	movs	r2, #1
 8002a08:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2201      	movs	r2, #1
 8002a18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2201      	movs	r2, #1
 8002a20:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2201      	movs	r2, #1
 8002a28:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2201      	movs	r2, #1
 8002a30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002a34:	2300      	movs	r3, #0
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	3708      	adds	r7, #8
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}

08002a3e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002a3e:	b480      	push	{r7}
 8002a40:	b083      	sub	sp, #12
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002a46:	bf00      	nop
 8002a48:	370c      	adds	r7, #12
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr
	...

08002a54 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002a54:	b480      	push	{r7}
 8002a56:	b085      	sub	sp, #20
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	d001      	beq.n	8002a6c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	e04f      	b.n	8002b0c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2202      	movs	r2, #2
 8002a70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	68da      	ldr	r2, [r3, #12]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f042 0201 	orr.w	r2, r2, #1
 8002a82:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a23      	ldr	r2, [pc, #140]	; (8002b18 <HAL_TIM_Base_Start_IT+0xc4>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d01d      	beq.n	8002aca <HAL_TIM_Base_Start_IT+0x76>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a96:	d018      	beq.n	8002aca <HAL_TIM_Base_Start_IT+0x76>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a1f      	ldr	r2, [pc, #124]	; (8002b1c <HAL_TIM_Base_Start_IT+0xc8>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d013      	beq.n	8002aca <HAL_TIM_Base_Start_IT+0x76>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a1e      	ldr	r2, [pc, #120]	; (8002b20 <HAL_TIM_Base_Start_IT+0xcc>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d00e      	beq.n	8002aca <HAL_TIM_Base_Start_IT+0x76>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a1c      	ldr	r2, [pc, #112]	; (8002b24 <HAL_TIM_Base_Start_IT+0xd0>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d009      	beq.n	8002aca <HAL_TIM_Base_Start_IT+0x76>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a1b      	ldr	r2, [pc, #108]	; (8002b28 <HAL_TIM_Base_Start_IT+0xd4>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d004      	beq.n	8002aca <HAL_TIM_Base_Start_IT+0x76>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a19      	ldr	r2, [pc, #100]	; (8002b2c <HAL_TIM_Base_Start_IT+0xd8>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d115      	bne.n	8002af6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	689a      	ldr	r2, [r3, #8]
 8002ad0:	4b17      	ldr	r3, [pc, #92]	; (8002b30 <HAL_TIM_Base_Start_IT+0xdc>)
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	2b06      	cmp	r3, #6
 8002ada:	d015      	beq.n	8002b08 <HAL_TIM_Base_Start_IT+0xb4>
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ae2:	d011      	beq.n	8002b08 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f042 0201 	orr.w	r2, r2, #1
 8002af2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002af4:	e008      	b.n	8002b08 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	681a      	ldr	r2, [r3, #0]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f042 0201 	orr.w	r2, r2, #1
 8002b04:	601a      	str	r2, [r3, #0]
 8002b06:	e000      	b.n	8002b0a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b08:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002b0a:	2300      	movs	r3, #0
}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	3714      	adds	r7, #20
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr
 8002b18:	40012c00 	.word	0x40012c00
 8002b1c:	40000400 	.word	0x40000400
 8002b20:	40000800 	.word	0x40000800
 8002b24:	40000c00 	.word	0x40000c00
 8002b28:	40013400 	.word	0x40013400
 8002b2c:	40014000 	.word	0x40014000
 8002b30:	00010007 	.word	0x00010007

08002b34 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b084      	sub	sp, #16
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	68db      	ldr	r3, [r3, #12]
 8002b42:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	691b      	ldr	r3, [r3, #16]
 8002b4a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	f003 0302 	and.w	r3, r3, #2
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d020      	beq.n	8002b98 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	f003 0302 	and.w	r3, r3, #2
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d01b      	beq.n	8002b98 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f06f 0202 	mvn.w	r2, #2
 8002b68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	699b      	ldr	r3, [r3, #24]
 8002b76:	f003 0303 	and.w	r3, r3, #3
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d003      	beq.n	8002b86 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002b7e:	6878      	ldr	r0, [r7, #4]
 8002b80:	f000 f8e4 	bl	8002d4c <HAL_TIM_IC_CaptureCallback>
 8002b84:	e005      	b.n	8002b92 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	f000 f8d6 	bl	8002d38 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b8c:	6878      	ldr	r0, [r7, #4]
 8002b8e:	f000 f8e7 	bl	8002d60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2200      	movs	r2, #0
 8002b96:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	f003 0304 	and.w	r3, r3, #4
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d020      	beq.n	8002be4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	f003 0304 	and.w	r3, r3, #4
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d01b      	beq.n	8002be4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f06f 0204 	mvn.w	r2, #4
 8002bb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2202      	movs	r2, #2
 8002bba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	699b      	ldr	r3, [r3, #24]
 8002bc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d003      	beq.n	8002bd2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bca:	6878      	ldr	r0, [r7, #4]
 8002bcc:	f000 f8be 	bl	8002d4c <HAL_TIM_IC_CaptureCallback>
 8002bd0:	e005      	b.n	8002bde <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bd2:	6878      	ldr	r0, [r7, #4]
 8002bd4:	f000 f8b0 	bl	8002d38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	f000 f8c1 	bl	8002d60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2200      	movs	r2, #0
 8002be2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	f003 0308 	and.w	r3, r3, #8
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d020      	beq.n	8002c30 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	f003 0308 	and.w	r3, r3, #8
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d01b      	beq.n	8002c30 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f06f 0208 	mvn.w	r2, #8
 8002c00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2204      	movs	r2, #4
 8002c06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	69db      	ldr	r3, [r3, #28]
 8002c0e:	f003 0303 	and.w	r3, r3, #3
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d003      	beq.n	8002c1e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c16:	6878      	ldr	r0, [r7, #4]
 8002c18:	f000 f898 	bl	8002d4c <HAL_TIM_IC_CaptureCallback>
 8002c1c:	e005      	b.n	8002c2a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f000 f88a 	bl	8002d38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c24:	6878      	ldr	r0, [r7, #4]
 8002c26:	f000 f89b 	bl	8002d60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002c30:	68bb      	ldr	r3, [r7, #8]
 8002c32:	f003 0310 	and.w	r3, r3, #16
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d020      	beq.n	8002c7c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	f003 0310 	and.w	r3, r3, #16
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d01b      	beq.n	8002c7c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f06f 0210 	mvn.w	r2, #16
 8002c4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2208      	movs	r2, #8
 8002c52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	69db      	ldr	r3, [r3, #28]
 8002c5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d003      	beq.n	8002c6a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c62:	6878      	ldr	r0, [r7, #4]
 8002c64:	f000 f872 	bl	8002d4c <HAL_TIM_IC_CaptureCallback>
 8002c68:	e005      	b.n	8002c76 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c6a:	6878      	ldr	r0, [r7, #4]
 8002c6c:	f000 f864 	bl	8002d38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c70:	6878      	ldr	r0, [r7, #4]
 8002c72:	f000 f875 	bl	8002d60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	f003 0301 	and.w	r3, r3, #1
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d00c      	beq.n	8002ca0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	f003 0301 	and.w	r3, r3, #1
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d007      	beq.n	8002ca0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f06f 0201 	mvn.w	r2, #1
 8002c98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c9a:	6878      	ldr	r0, [r7, #4]
 8002c9c:	f7fd fdf2 	bl	8000884 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d00c      	beq.n	8002cc4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d007      	beq.n	8002cc4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002cbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002cbe:	6878      	ldr	r0, [r7, #4]
 8002cc0:	f000 f906 	bl	8002ed0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d00c      	beq.n	8002ce8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d007      	beq.n	8002ce8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002ce0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002ce2:	6878      	ldr	r0, [r7, #4]
 8002ce4:	f000 f8fe 	bl	8002ee4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d00c      	beq.n	8002d0c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d007      	beq.n	8002d0c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002d04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002d06:	6878      	ldr	r0, [r7, #4]
 8002d08:	f000 f834 	bl	8002d74 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	f003 0320 	and.w	r3, r3, #32
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d00c      	beq.n	8002d30 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	f003 0320 	and.w	r3, r3, #32
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d007      	beq.n	8002d30 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f06f 0220 	mvn.w	r2, #32
 8002d28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002d2a:	6878      	ldr	r0, [r7, #4]
 8002d2c:	f000 f8c6 	bl	8002ebc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002d30:	bf00      	nop
 8002d32:	3710      	adds	r7, #16
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}

08002d38 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b083      	sub	sp, #12
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002d40:	bf00      	nop
 8002d42:	370c      	adds	r7, #12
 8002d44:	46bd      	mov	sp, r7
 8002d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4a:	4770      	bx	lr

08002d4c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b083      	sub	sp, #12
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002d54:	bf00      	nop
 8002d56:	370c      	adds	r7, #12
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5e:	4770      	bx	lr

08002d60 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b083      	sub	sp, #12
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002d68:	bf00      	nop
 8002d6a:	370c      	adds	r7, #12
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d72:	4770      	bx	lr

08002d74 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002d74:	b480      	push	{r7}
 8002d76:	b083      	sub	sp, #12
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002d7c:	bf00      	nop
 8002d7e:	370c      	adds	r7, #12
 8002d80:	46bd      	mov	sp, r7
 8002d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d86:	4770      	bx	lr

08002d88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b085      	sub	sp, #20
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
 8002d90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	4a40      	ldr	r2, [pc, #256]	; (8002e9c <TIM_Base_SetConfig+0x114>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d013      	beq.n	8002dc8 <TIM_Base_SetConfig+0x40>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002da6:	d00f      	beq.n	8002dc8 <TIM_Base_SetConfig+0x40>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	4a3d      	ldr	r2, [pc, #244]	; (8002ea0 <TIM_Base_SetConfig+0x118>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d00b      	beq.n	8002dc8 <TIM_Base_SetConfig+0x40>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	4a3c      	ldr	r2, [pc, #240]	; (8002ea4 <TIM_Base_SetConfig+0x11c>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d007      	beq.n	8002dc8 <TIM_Base_SetConfig+0x40>
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	4a3b      	ldr	r2, [pc, #236]	; (8002ea8 <TIM_Base_SetConfig+0x120>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d003      	beq.n	8002dc8 <TIM_Base_SetConfig+0x40>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	4a3a      	ldr	r2, [pc, #232]	; (8002eac <TIM_Base_SetConfig+0x124>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d108      	bne.n	8002dda <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002dce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	68fa      	ldr	r2, [r7, #12]
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	4a2f      	ldr	r2, [pc, #188]	; (8002e9c <TIM_Base_SetConfig+0x114>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d01f      	beq.n	8002e22 <TIM_Base_SetConfig+0x9a>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002de8:	d01b      	beq.n	8002e22 <TIM_Base_SetConfig+0x9a>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	4a2c      	ldr	r2, [pc, #176]	; (8002ea0 <TIM_Base_SetConfig+0x118>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d017      	beq.n	8002e22 <TIM_Base_SetConfig+0x9a>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	4a2b      	ldr	r2, [pc, #172]	; (8002ea4 <TIM_Base_SetConfig+0x11c>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d013      	beq.n	8002e22 <TIM_Base_SetConfig+0x9a>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	4a2a      	ldr	r2, [pc, #168]	; (8002ea8 <TIM_Base_SetConfig+0x120>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d00f      	beq.n	8002e22 <TIM_Base_SetConfig+0x9a>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	4a29      	ldr	r2, [pc, #164]	; (8002eac <TIM_Base_SetConfig+0x124>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d00b      	beq.n	8002e22 <TIM_Base_SetConfig+0x9a>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	4a28      	ldr	r2, [pc, #160]	; (8002eb0 <TIM_Base_SetConfig+0x128>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d007      	beq.n	8002e22 <TIM_Base_SetConfig+0x9a>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	4a27      	ldr	r2, [pc, #156]	; (8002eb4 <TIM_Base_SetConfig+0x12c>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d003      	beq.n	8002e22 <TIM_Base_SetConfig+0x9a>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	4a26      	ldr	r2, [pc, #152]	; (8002eb8 <TIM_Base_SetConfig+0x130>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d108      	bne.n	8002e34 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	68db      	ldr	r3, [r3, #12]
 8002e2e:	68fa      	ldr	r2, [r7, #12]
 8002e30:	4313      	orrs	r3, r2
 8002e32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	695b      	ldr	r3, [r3, #20]
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	68fa      	ldr	r2, [r7, #12]
 8002e46:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	689a      	ldr	r2, [r3, #8]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	4a10      	ldr	r2, [pc, #64]	; (8002e9c <TIM_Base_SetConfig+0x114>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d00f      	beq.n	8002e80 <TIM_Base_SetConfig+0xf8>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	4a12      	ldr	r2, [pc, #72]	; (8002eac <TIM_Base_SetConfig+0x124>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d00b      	beq.n	8002e80 <TIM_Base_SetConfig+0xf8>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	4a11      	ldr	r2, [pc, #68]	; (8002eb0 <TIM_Base_SetConfig+0x128>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d007      	beq.n	8002e80 <TIM_Base_SetConfig+0xf8>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	4a10      	ldr	r2, [pc, #64]	; (8002eb4 <TIM_Base_SetConfig+0x12c>)
 8002e74:	4293      	cmp	r3, r2
 8002e76:	d003      	beq.n	8002e80 <TIM_Base_SetConfig+0xf8>
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	4a0f      	ldr	r2, [pc, #60]	; (8002eb8 <TIM_Base_SetConfig+0x130>)
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	d103      	bne.n	8002e88 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	691a      	ldr	r2, [r3, #16]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	615a      	str	r2, [r3, #20]
}
 8002e8e:	bf00      	nop
 8002e90:	3714      	adds	r7, #20
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr
 8002e9a:	bf00      	nop
 8002e9c:	40012c00 	.word	0x40012c00
 8002ea0:	40000400 	.word	0x40000400
 8002ea4:	40000800 	.word	0x40000800
 8002ea8:	40000c00 	.word	0x40000c00
 8002eac:	40013400 	.word	0x40013400
 8002eb0:	40014000 	.word	0x40014000
 8002eb4:	40014400 	.word	0x40014400
 8002eb8:	40014800 	.word	0x40014800

08002ebc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b083      	sub	sp, #12
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002ec4:	bf00      	nop
 8002ec6:	370c      	adds	r7, #12
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ece:	4770      	bx	lr

08002ed0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b083      	sub	sp, #12
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002ed8:	bf00      	nop
 8002eda:	370c      	adds	r7, #12
 8002edc:	46bd      	mov	sp, r7
 8002ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee2:	4770      	bx	lr

08002ee4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b083      	sub	sp, #12
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002eec:	bf00      	nop
 8002eee:	370c      	adds	r7, #12
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef6:	4770      	bx	lr

08002ef8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b082      	sub	sp, #8
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d101      	bne.n	8002f0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e040      	b.n	8002f8c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d106      	bne.n	8002f20 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2200      	movs	r2, #0
 8002f16:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f7fd fcf2 	bl	8000904 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2224      	movs	r2, #36	; 0x24
 8002f24:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f022 0201 	bic.w	r2, r2, #1
 8002f34:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d002      	beq.n	8002f44 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	f000 fb6a 	bl	8003618 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002f44:	6878      	ldr	r0, [r7, #4]
 8002f46:	f000 f8af 	bl	80030a8 <UART_SetConfig>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d101      	bne.n	8002f54 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002f50:	2301      	movs	r3, #1
 8002f52:	e01b      	b.n	8002f8c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	685a      	ldr	r2, [r3, #4]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002f62:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	689a      	ldr	r2, [r3, #8]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002f72:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f042 0201 	orr.w	r2, r2, #1
 8002f82:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002f84:	6878      	ldr	r0, [r7, #4]
 8002f86:	f000 fbe9 	bl	800375c <UART_CheckIdleState>
 8002f8a:	4603      	mov	r3, r0
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	3708      	adds	r7, #8
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}

08002f94 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b08a      	sub	sp, #40	; 0x28
 8002f98:	af02      	add	r7, sp, #8
 8002f9a:	60f8      	str	r0, [r7, #12]
 8002f9c:	60b9      	str	r1, [r7, #8]
 8002f9e:	603b      	str	r3, [r7, #0]
 8002fa0:	4613      	mov	r3, r2
 8002fa2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002fa8:	2b20      	cmp	r3, #32
 8002faa:	d178      	bne.n	800309e <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002fac:	68bb      	ldr	r3, [r7, #8]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d002      	beq.n	8002fb8 <HAL_UART_Transmit+0x24>
 8002fb2:	88fb      	ldrh	r3, [r7, #6]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d101      	bne.n	8002fbc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	e071      	b.n	80030a0 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2221      	movs	r2, #33	; 0x21
 8002fc8:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002fca:	f7fd fe9b 	bl	8000d04 <HAL_GetTick>
 8002fce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	88fa      	ldrh	r2, [r7, #6]
 8002fd4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	88fa      	ldrh	r2, [r7, #6]
 8002fdc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	689b      	ldr	r3, [r3, #8]
 8002fe4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fe8:	d108      	bne.n	8002ffc <HAL_UART_Transmit+0x68>
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	691b      	ldr	r3, [r3, #16]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d104      	bne.n	8002ffc <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	61bb      	str	r3, [r7, #24]
 8002ffa:	e003      	b.n	8003004 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003000:	2300      	movs	r3, #0
 8003002:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003004:	e030      	b.n	8003068 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	9300      	str	r3, [sp, #0]
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	2200      	movs	r2, #0
 800300e:	2180      	movs	r1, #128	; 0x80
 8003010:	68f8      	ldr	r0, [r7, #12]
 8003012:	f000 fc4b 	bl	80038ac <UART_WaitOnFlagUntilTimeout>
 8003016:	4603      	mov	r3, r0
 8003018:	2b00      	cmp	r3, #0
 800301a:	d004      	beq.n	8003026 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2220      	movs	r2, #32
 8003020:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8003022:	2303      	movs	r3, #3
 8003024:	e03c      	b.n	80030a0 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8003026:	69fb      	ldr	r3, [r7, #28]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d10b      	bne.n	8003044 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800302c:	69bb      	ldr	r3, [r7, #24]
 800302e:	881a      	ldrh	r2, [r3, #0]
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003038:	b292      	uxth	r2, r2
 800303a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800303c:	69bb      	ldr	r3, [r7, #24]
 800303e:	3302      	adds	r3, #2
 8003040:	61bb      	str	r3, [r7, #24]
 8003042:	e008      	b.n	8003056 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003044:	69fb      	ldr	r3, [r7, #28]
 8003046:	781a      	ldrb	r2, [r3, #0]
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	b292      	uxth	r2, r2
 800304e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003050:	69fb      	ldr	r3, [r7, #28]
 8003052:	3301      	adds	r3, #1
 8003054:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800305c:	b29b      	uxth	r3, r3
 800305e:	3b01      	subs	r3, #1
 8003060:	b29a      	uxth	r2, r3
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800306e:	b29b      	uxth	r3, r3
 8003070:	2b00      	cmp	r3, #0
 8003072:	d1c8      	bne.n	8003006 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	9300      	str	r3, [sp, #0]
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	2200      	movs	r2, #0
 800307c:	2140      	movs	r1, #64	; 0x40
 800307e:	68f8      	ldr	r0, [r7, #12]
 8003080:	f000 fc14 	bl	80038ac <UART_WaitOnFlagUntilTimeout>
 8003084:	4603      	mov	r3, r0
 8003086:	2b00      	cmp	r3, #0
 8003088:	d004      	beq.n	8003094 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2220      	movs	r2, #32
 800308e:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8003090:	2303      	movs	r3, #3
 8003092:	e005      	b.n	80030a0 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2220      	movs	r2, #32
 8003098:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800309a:	2300      	movs	r3, #0
 800309c:	e000      	b.n	80030a0 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800309e:	2302      	movs	r3, #2
  }
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	3720      	adds	r7, #32
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bd80      	pop	{r7, pc}

080030a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80030a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80030ac:	b08a      	sub	sp, #40	; 0x28
 80030ae:	af00      	add	r7, sp, #0
 80030b0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80030b2:	2300      	movs	r3, #0
 80030b4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	689a      	ldr	r2, [r3, #8]
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	691b      	ldr	r3, [r3, #16]
 80030c0:	431a      	orrs	r2, r3
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	695b      	ldr	r3, [r3, #20]
 80030c6:	431a      	orrs	r2, r3
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	69db      	ldr	r3, [r3, #28]
 80030cc:	4313      	orrs	r3, r2
 80030ce:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	681a      	ldr	r2, [r3, #0]
 80030d6:	4ba4      	ldr	r3, [pc, #656]	; (8003368 <UART_SetConfig+0x2c0>)
 80030d8:	4013      	ands	r3, r2
 80030da:	68fa      	ldr	r2, [r7, #12]
 80030dc:	6812      	ldr	r2, [r2, #0]
 80030de:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80030e0:	430b      	orrs	r3, r1
 80030e2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	68da      	ldr	r2, [r3, #12]
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	430a      	orrs	r2, r1
 80030f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	699b      	ldr	r3, [r3, #24]
 80030fe:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a99      	ldr	r2, [pc, #612]	; (800336c <UART_SetConfig+0x2c4>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d004      	beq.n	8003114 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	6a1b      	ldr	r3, [r3, #32]
 800310e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003110:	4313      	orrs	r3, r2
 8003112:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	689b      	ldr	r3, [r3, #8]
 800311a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003124:	430a      	orrs	r2, r1
 8003126:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a90      	ldr	r2, [pc, #576]	; (8003370 <UART_SetConfig+0x2c8>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d126      	bne.n	8003180 <UART_SetConfig+0xd8>
 8003132:	4b90      	ldr	r3, [pc, #576]	; (8003374 <UART_SetConfig+0x2cc>)
 8003134:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003138:	f003 0303 	and.w	r3, r3, #3
 800313c:	2b03      	cmp	r3, #3
 800313e:	d81b      	bhi.n	8003178 <UART_SetConfig+0xd0>
 8003140:	a201      	add	r2, pc, #4	; (adr r2, 8003148 <UART_SetConfig+0xa0>)
 8003142:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003146:	bf00      	nop
 8003148:	08003159 	.word	0x08003159
 800314c:	08003169 	.word	0x08003169
 8003150:	08003161 	.word	0x08003161
 8003154:	08003171 	.word	0x08003171
 8003158:	2301      	movs	r3, #1
 800315a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800315e:	e116      	b.n	800338e <UART_SetConfig+0x2e6>
 8003160:	2302      	movs	r3, #2
 8003162:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003166:	e112      	b.n	800338e <UART_SetConfig+0x2e6>
 8003168:	2304      	movs	r3, #4
 800316a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800316e:	e10e      	b.n	800338e <UART_SetConfig+0x2e6>
 8003170:	2308      	movs	r3, #8
 8003172:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003176:	e10a      	b.n	800338e <UART_SetConfig+0x2e6>
 8003178:	2310      	movs	r3, #16
 800317a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800317e:	e106      	b.n	800338e <UART_SetConfig+0x2e6>
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a7c      	ldr	r2, [pc, #496]	; (8003378 <UART_SetConfig+0x2d0>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d138      	bne.n	80031fc <UART_SetConfig+0x154>
 800318a:	4b7a      	ldr	r3, [pc, #488]	; (8003374 <UART_SetConfig+0x2cc>)
 800318c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003190:	f003 030c 	and.w	r3, r3, #12
 8003194:	2b0c      	cmp	r3, #12
 8003196:	d82d      	bhi.n	80031f4 <UART_SetConfig+0x14c>
 8003198:	a201      	add	r2, pc, #4	; (adr r2, 80031a0 <UART_SetConfig+0xf8>)
 800319a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800319e:	bf00      	nop
 80031a0:	080031d5 	.word	0x080031d5
 80031a4:	080031f5 	.word	0x080031f5
 80031a8:	080031f5 	.word	0x080031f5
 80031ac:	080031f5 	.word	0x080031f5
 80031b0:	080031e5 	.word	0x080031e5
 80031b4:	080031f5 	.word	0x080031f5
 80031b8:	080031f5 	.word	0x080031f5
 80031bc:	080031f5 	.word	0x080031f5
 80031c0:	080031dd 	.word	0x080031dd
 80031c4:	080031f5 	.word	0x080031f5
 80031c8:	080031f5 	.word	0x080031f5
 80031cc:	080031f5 	.word	0x080031f5
 80031d0:	080031ed 	.word	0x080031ed
 80031d4:	2300      	movs	r3, #0
 80031d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80031da:	e0d8      	b.n	800338e <UART_SetConfig+0x2e6>
 80031dc:	2302      	movs	r3, #2
 80031de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80031e2:	e0d4      	b.n	800338e <UART_SetConfig+0x2e6>
 80031e4:	2304      	movs	r3, #4
 80031e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80031ea:	e0d0      	b.n	800338e <UART_SetConfig+0x2e6>
 80031ec:	2308      	movs	r3, #8
 80031ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80031f2:	e0cc      	b.n	800338e <UART_SetConfig+0x2e6>
 80031f4:	2310      	movs	r3, #16
 80031f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80031fa:	e0c8      	b.n	800338e <UART_SetConfig+0x2e6>
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a5e      	ldr	r2, [pc, #376]	; (800337c <UART_SetConfig+0x2d4>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d125      	bne.n	8003252 <UART_SetConfig+0x1aa>
 8003206:	4b5b      	ldr	r3, [pc, #364]	; (8003374 <UART_SetConfig+0x2cc>)
 8003208:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800320c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003210:	2b30      	cmp	r3, #48	; 0x30
 8003212:	d016      	beq.n	8003242 <UART_SetConfig+0x19a>
 8003214:	2b30      	cmp	r3, #48	; 0x30
 8003216:	d818      	bhi.n	800324a <UART_SetConfig+0x1a2>
 8003218:	2b20      	cmp	r3, #32
 800321a:	d00a      	beq.n	8003232 <UART_SetConfig+0x18a>
 800321c:	2b20      	cmp	r3, #32
 800321e:	d814      	bhi.n	800324a <UART_SetConfig+0x1a2>
 8003220:	2b00      	cmp	r3, #0
 8003222:	d002      	beq.n	800322a <UART_SetConfig+0x182>
 8003224:	2b10      	cmp	r3, #16
 8003226:	d008      	beq.n	800323a <UART_SetConfig+0x192>
 8003228:	e00f      	b.n	800324a <UART_SetConfig+0x1a2>
 800322a:	2300      	movs	r3, #0
 800322c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003230:	e0ad      	b.n	800338e <UART_SetConfig+0x2e6>
 8003232:	2302      	movs	r3, #2
 8003234:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003238:	e0a9      	b.n	800338e <UART_SetConfig+0x2e6>
 800323a:	2304      	movs	r3, #4
 800323c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003240:	e0a5      	b.n	800338e <UART_SetConfig+0x2e6>
 8003242:	2308      	movs	r3, #8
 8003244:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003248:	e0a1      	b.n	800338e <UART_SetConfig+0x2e6>
 800324a:	2310      	movs	r3, #16
 800324c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003250:	e09d      	b.n	800338e <UART_SetConfig+0x2e6>
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a4a      	ldr	r2, [pc, #296]	; (8003380 <UART_SetConfig+0x2d8>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d125      	bne.n	80032a8 <UART_SetConfig+0x200>
 800325c:	4b45      	ldr	r3, [pc, #276]	; (8003374 <UART_SetConfig+0x2cc>)
 800325e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003262:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003266:	2bc0      	cmp	r3, #192	; 0xc0
 8003268:	d016      	beq.n	8003298 <UART_SetConfig+0x1f0>
 800326a:	2bc0      	cmp	r3, #192	; 0xc0
 800326c:	d818      	bhi.n	80032a0 <UART_SetConfig+0x1f8>
 800326e:	2b80      	cmp	r3, #128	; 0x80
 8003270:	d00a      	beq.n	8003288 <UART_SetConfig+0x1e0>
 8003272:	2b80      	cmp	r3, #128	; 0x80
 8003274:	d814      	bhi.n	80032a0 <UART_SetConfig+0x1f8>
 8003276:	2b00      	cmp	r3, #0
 8003278:	d002      	beq.n	8003280 <UART_SetConfig+0x1d8>
 800327a:	2b40      	cmp	r3, #64	; 0x40
 800327c:	d008      	beq.n	8003290 <UART_SetConfig+0x1e8>
 800327e:	e00f      	b.n	80032a0 <UART_SetConfig+0x1f8>
 8003280:	2300      	movs	r3, #0
 8003282:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003286:	e082      	b.n	800338e <UART_SetConfig+0x2e6>
 8003288:	2302      	movs	r3, #2
 800328a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800328e:	e07e      	b.n	800338e <UART_SetConfig+0x2e6>
 8003290:	2304      	movs	r3, #4
 8003292:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003296:	e07a      	b.n	800338e <UART_SetConfig+0x2e6>
 8003298:	2308      	movs	r3, #8
 800329a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800329e:	e076      	b.n	800338e <UART_SetConfig+0x2e6>
 80032a0:	2310      	movs	r3, #16
 80032a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80032a6:	e072      	b.n	800338e <UART_SetConfig+0x2e6>
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a35      	ldr	r2, [pc, #212]	; (8003384 <UART_SetConfig+0x2dc>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d12a      	bne.n	8003308 <UART_SetConfig+0x260>
 80032b2:	4b30      	ldr	r3, [pc, #192]	; (8003374 <UART_SetConfig+0x2cc>)
 80032b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80032bc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80032c0:	d01a      	beq.n	80032f8 <UART_SetConfig+0x250>
 80032c2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80032c6:	d81b      	bhi.n	8003300 <UART_SetConfig+0x258>
 80032c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80032cc:	d00c      	beq.n	80032e8 <UART_SetConfig+0x240>
 80032ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80032d2:	d815      	bhi.n	8003300 <UART_SetConfig+0x258>
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d003      	beq.n	80032e0 <UART_SetConfig+0x238>
 80032d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032dc:	d008      	beq.n	80032f0 <UART_SetConfig+0x248>
 80032de:	e00f      	b.n	8003300 <UART_SetConfig+0x258>
 80032e0:	2300      	movs	r3, #0
 80032e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80032e6:	e052      	b.n	800338e <UART_SetConfig+0x2e6>
 80032e8:	2302      	movs	r3, #2
 80032ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80032ee:	e04e      	b.n	800338e <UART_SetConfig+0x2e6>
 80032f0:	2304      	movs	r3, #4
 80032f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80032f6:	e04a      	b.n	800338e <UART_SetConfig+0x2e6>
 80032f8:	2308      	movs	r3, #8
 80032fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80032fe:	e046      	b.n	800338e <UART_SetConfig+0x2e6>
 8003300:	2310      	movs	r3, #16
 8003302:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003306:	e042      	b.n	800338e <UART_SetConfig+0x2e6>
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a17      	ldr	r2, [pc, #92]	; (800336c <UART_SetConfig+0x2c4>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d13a      	bne.n	8003388 <UART_SetConfig+0x2e0>
 8003312:	4b18      	ldr	r3, [pc, #96]	; (8003374 <UART_SetConfig+0x2cc>)
 8003314:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003318:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800331c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003320:	d01a      	beq.n	8003358 <UART_SetConfig+0x2b0>
 8003322:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003326:	d81b      	bhi.n	8003360 <UART_SetConfig+0x2b8>
 8003328:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800332c:	d00c      	beq.n	8003348 <UART_SetConfig+0x2a0>
 800332e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003332:	d815      	bhi.n	8003360 <UART_SetConfig+0x2b8>
 8003334:	2b00      	cmp	r3, #0
 8003336:	d003      	beq.n	8003340 <UART_SetConfig+0x298>
 8003338:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800333c:	d008      	beq.n	8003350 <UART_SetConfig+0x2a8>
 800333e:	e00f      	b.n	8003360 <UART_SetConfig+0x2b8>
 8003340:	2300      	movs	r3, #0
 8003342:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003346:	e022      	b.n	800338e <UART_SetConfig+0x2e6>
 8003348:	2302      	movs	r3, #2
 800334a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800334e:	e01e      	b.n	800338e <UART_SetConfig+0x2e6>
 8003350:	2304      	movs	r3, #4
 8003352:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003356:	e01a      	b.n	800338e <UART_SetConfig+0x2e6>
 8003358:	2308      	movs	r3, #8
 800335a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800335e:	e016      	b.n	800338e <UART_SetConfig+0x2e6>
 8003360:	2310      	movs	r3, #16
 8003362:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003366:	e012      	b.n	800338e <UART_SetConfig+0x2e6>
 8003368:	efff69f3 	.word	0xefff69f3
 800336c:	40008000 	.word	0x40008000
 8003370:	40013800 	.word	0x40013800
 8003374:	40021000 	.word	0x40021000
 8003378:	40004400 	.word	0x40004400
 800337c:	40004800 	.word	0x40004800
 8003380:	40004c00 	.word	0x40004c00
 8003384:	40005000 	.word	0x40005000
 8003388:	2310      	movs	r3, #16
 800338a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a9f      	ldr	r2, [pc, #636]	; (8003610 <UART_SetConfig+0x568>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d17a      	bne.n	800348e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003398:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800339c:	2b08      	cmp	r3, #8
 800339e:	d824      	bhi.n	80033ea <UART_SetConfig+0x342>
 80033a0:	a201      	add	r2, pc, #4	; (adr r2, 80033a8 <UART_SetConfig+0x300>)
 80033a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033a6:	bf00      	nop
 80033a8:	080033cd 	.word	0x080033cd
 80033ac:	080033eb 	.word	0x080033eb
 80033b0:	080033d5 	.word	0x080033d5
 80033b4:	080033eb 	.word	0x080033eb
 80033b8:	080033db 	.word	0x080033db
 80033bc:	080033eb 	.word	0x080033eb
 80033c0:	080033eb 	.word	0x080033eb
 80033c4:	080033eb 	.word	0x080033eb
 80033c8:	080033e3 	.word	0x080033e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80033cc:	f7fe fd58 	bl	8001e80 <HAL_RCC_GetPCLK1Freq>
 80033d0:	61f8      	str	r0, [r7, #28]
        break;
 80033d2:	e010      	b.n	80033f6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80033d4:	4b8f      	ldr	r3, [pc, #572]	; (8003614 <UART_SetConfig+0x56c>)
 80033d6:	61fb      	str	r3, [r7, #28]
        break;
 80033d8:	e00d      	b.n	80033f6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80033da:	f7fe fcb9 	bl	8001d50 <HAL_RCC_GetSysClockFreq>
 80033de:	61f8      	str	r0, [r7, #28]
        break;
 80033e0:	e009      	b.n	80033f6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80033e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80033e6:	61fb      	str	r3, [r7, #28]
        break;
 80033e8:	e005      	b.n	80033f6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80033ea:	2300      	movs	r3, #0
 80033ec:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80033f4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80033f6:	69fb      	ldr	r3, [r7, #28]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	f000 80fb 	beq.w	80035f4 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	685a      	ldr	r2, [r3, #4]
 8003402:	4613      	mov	r3, r2
 8003404:	005b      	lsls	r3, r3, #1
 8003406:	4413      	add	r3, r2
 8003408:	69fa      	ldr	r2, [r7, #28]
 800340a:	429a      	cmp	r2, r3
 800340c:	d305      	bcc.n	800341a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003414:	69fa      	ldr	r2, [r7, #28]
 8003416:	429a      	cmp	r2, r3
 8003418:	d903      	bls.n	8003422 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003420:	e0e8      	b.n	80035f4 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003422:	69fb      	ldr	r3, [r7, #28]
 8003424:	2200      	movs	r2, #0
 8003426:	461c      	mov	r4, r3
 8003428:	4615      	mov	r5, r2
 800342a:	f04f 0200 	mov.w	r2, #0
 800342e:	f04f 0300 	mov.w	r3, #0
 8003432:	022b      	lsls	r3, r5, #8
 8003434:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003438:	0222      	lsls	r2, r4, #8
 800343a:	68f9      	ldr	r1, [r7, #12]
 800343c:	6849      	ldr	r1, [r1, #4]
 800343e:	0849      	lsrs	r1, r1, #1
 8003440:	2000      	movs	r0, #0
 8003442:	4688      	mov	r8, r1
 8003444:	4681      	mov	r9, r0
 8003446:	eb12 0a08 	adds.w	sl, r2, r8
 800344a:	eb43 0b09 	adc.w	fp, r3, r9
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	2200      	movs	r2, #0
 8003454:	603b      	str	r3, [r7, #0]
 8003456:	607a      	str	r2, [r7, #4]
 8003458:	e9d7 2300 	ldrd	r2, r3, [r7]
 800345c:	4650      	mov	r0, sl
 800345e:	4659      	mov	r1, fp
 8003460:	f7fc ff16 	bl	8000290 <__aeabi_uldivmod>
 8003464:	4602      	mov	r2, r0
 8003466:	460b      	mov	r3, r1
 8003468:	4613      	mov	r3, r2
 800346a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003472:	d308      	bcc.n	8003486 <UART_SetConfig+0x3de>
 8003474:	69bb      	ldr	r3, [r7, #24]
 8003476:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800347a:	d204      	bcs.n	8003486 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	69ba      	ldr	r2, [r7, #24]
 8003482:	60da      	str	r2, [r3, #12]
 8003484:	e0b6      	b.n	80035f4 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800348c:	e0b2      	b.n	80035f4 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	69db      	ldr	r3, [r3, #28]
 8003492:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003496:	d15e      	bne.n	8003556 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003498:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800349c:	2b08      	cmp	r3, #8
 800349e:	d828      	bhi.n	80034f2 <UART_SetConfig+0x44a>
 80034a0:	a201      	add	r2, pc, #4	; (adr r2, 80034a8 <UART_SetConfig+0x400>)
 80034a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034a6:	bf00      	nop
 80034a8:	080034cd 	.word	0x080034cd
 80034ac:	080034d5 	.word	0x080034d5
 80034b0:	080034dd 	.word	0x080034dd
 80034b4:	080034f3 	.word	0x080034f3
 80034b8:	080034e3 	.word	0x080034e3
 80034bc:	080034f3 	.word	0x080034f3
 80034c0:	080034f3 	.word	0x080034f3
 80034c4:	080034f3 	.word	0x080034f3
 80034c8:	080034eb 	.word	0x080034eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80034cc:	f7fe fcd8 	bl	8001e80 <HAL_RCC_GetPCLK1Freq>
 80034d0:	61f8      	str	r0, [r7, #28]
        break;
 80034d2:	e014      	b.n	80034fe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80034d4:	f7fe fcea 	bl	8001eac <HAL_RCC_GetPCLK2Freq>
 80034d8:	61f8      	str	r0, [r7, #28]
        break;
 80034da:	e010      	b.n	80034fe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80034dc:	4b4d      	ldr	r3, [pc, #308]	; (8003614 <UART_SetConfig+0x56c>)
 80034de:	61fb      	str	r3, [r7, #28]
        break;
 80034e0:	e00d      	b.n	80034fe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80034e2:	f7fe fc35 	bl	8001d50 <HAL_RCC_GetSysClockFreq>
 80034e6:	61f8      	str	r0, [r7, #28]
        break;
 80034e8:	e009      	b.n	80034fe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80034ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80034ee:	61fb      	str	r3, [r7, #28]
        break;
 80034f0:	e005      	b.n	80034fe <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80034f2:	2300      	movs	r3, #0
 80034f4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80034fc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80034fe:	69fb      	ldr	r3, [r7, #28]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d077      	beq.n	80035f4 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003504:	69fb      	ldr	r3, [r7, #28]
 8003506:	005a      	lsls	r2, r3, #1
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	085b      	lsrs	r3, r3, #1
 800350e:	441a      	add	r2, r3
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	fbb2 f3f3 	udiv	r3, r2, r3
 8003518:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800351a:	69bb      	ldr	r3, [r7, #24]
 800351c:	2b0f      	cmp	r3, #15
 800351e:	d916      	bls.n	800354e <UART_SetConfig+0x4a6>
 8003520:	69bb      	ldr	r3, [r7, #24]
 8003522:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003526:	d212      	bcs.n	800354e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003528:	69bb      	ldr	r3, [r7, #24]
 800352a:	b29b      	uxth	r3, r3
 800352c:	f023 030f 	bic.w	r3, r3, #15
 8003530:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003532:	69bb      	ldr	r3, [r7, #24]
 8003534:	085b      	lsrs	r3, r3, #1
 8003536:	b29b      	uxth	r3, r3
 8003538:	f003 0307 	and.w	r3, r3, #7
 800353c:	b29a      	uxth	r2, r3
 800353e:	8afb      	ldrh	r3, [r7, #22]
 8003540:	4313      	orrs	r3, r2
 8003542:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	8afa      	ldrh	r2, [r7, #22]
 800354a:	60da      	str	r2, [r3, #12]
 800354c:	e052      	b.n	80035f4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003554:	e04e      	b.n	80035f4 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003556:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800355a:	2b08      	cmp	r3, #8
 800355c:	d827      	bhi.n	80035ae <UART_SetConfig+0x506>
 800355e:	a201      	add	r2, pc, #4	; (adr r2, 8003564 <UART_SetConfig+0x4bc>)
 8003560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003564:	08003589 	.word	0x08003589
 8003568:	08003591 	.word	0x08003591
 800356c:	08003599 	.word	0x08003599
 8003570:	080035af 	.word	0x080035af
 8003574:	0800359f 	.word	0x0800359f
 8003578:	080035af 	.word	0x080035af
 800357c:	080035af 	.word	0x080035af
 8003580:	080035af 	.word	0x080035af
 8003584:	080035a7 	.word	0x080035a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003588:	f7fe fc7a 	bl	8001e80 <HAL_RCC_GetPCLK1Freq>
 800358c:	61f8      	str	r0, [r7, #28]
        break;
 800358e:	e014      	b.n	80035ba <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003590:	f7fe fc8c 	bl	8001eac <HAL_RCC_GetPCLK2Freq>
 8003594:	61f8      	str	r0, [r7, #28]
        break;
 8003596:	e010      	b.n	80035ba <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003598:	4b1e      	ldr	r3, [pc, #120]	; (8003614 <UART_SetConfig+0x56c>)
 800359a:	61fb      	str	r3, [r7, #28]
        break;
 800359c:	e00d      	b.n	80035ba <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800359e:	f7fe fbd7 	bl	8001d50 <HAL_RCC_GetSysClockFreq>
 80035a2:	61f8      	str	r0, [r7, #28]
        break;
 80035a4:	e009      	b.n	80035ba <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80035a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80035aa:	61fb      	str	r3, [r7, #28]
        break;
 80035ac:	e005      	b.n	80035ba <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80035ae:	2300      	movs	r3, #0
 80035b0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
 80035b4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80035b8:	bf00      	nop
    }

    if (pclk != 0U)
 80035ba:	69fb      	ldr	r3, [r7, #28]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d019      	beq.n	80035f4 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	085a      	lsrs	r2, r3, #1
 80035c6:	69fb      	ldr	r3, [r7, #28]
 80035c8:	441a      	add	r2, r3
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80035d2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80035d4:	69bb      	ldr	r3, [r7, #24]
 80035d6:	2b0f      	cmp	r3, #15
 80035d8:	d909      	bls.n	80035ee <UART_SetConfig+0x546>
 80035da:	69bb      	ldr	r3, [r7, #24]
 80035dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035e0:	d205      	bcs.n	80035ee <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80035e2:	69bb      	ldr	r3, [r7, #24]
 80035e4:	b29a      	uxth	r2, r3
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	60da      	str	r2, [r3, #12]
 80035ec:	e002      	b.n	80035f4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2200      	movs	r2, #0
 80035f8:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	2200      	movs	r2, #0
 80035fe:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003600:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8003604:	4618      	mov	r0, r3
 8003606:	3728      	adds	r7, #40	; 0x28
 8003608:	46bd      	mov	sp, r7
 800360a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800360e:	bf00      	nop
 8003610:	40008000 	.word	0x40008000
 8003614:	00f42400 	.word	0x00f42400

08003618 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003618:	b480      	push	{r7}
 800361a:	b083      	sub	sp, #12
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003624:	f003 0308 	and.w	r3, r3, #8
 8003628:	2b00      	cmp	r3, #0
 800362a:	d00a      	beq.n	8003642 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	430a      	orrs	r2, r1
 8003640:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003646:	f003 0301 	and.w	r3, r3, #1
 800364a:	2b00      	cmp	r3, #0
 800364c:	d00a      	beq.n	8003664 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	430a      	orrs	r2, r1
 8003662:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003668:	f003 0302 	and.w	r3, r3, #2
 800366c:	2b00      	cmp	r3, #0
 800366e:	d00a      	beq.n	8003686 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	430a      	orrs	r2, r1
 8003684:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800368a:	f003 0304 	and.w	r3, r3, #4
 800368e:	2b00      	cmp	r3, #0
 8003690:	d00a      	beq.n	80036a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	430a      	orrs	r2, r1
 80036a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ac:	f003 0310 	and.w	r3, r3, #16
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d00a      	beq.n	80036ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	430a      	orrs	r2, r1
 80036c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ce:	f003 0320 	and.w	r3, r3, #32
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d00a      	beq.n	80036ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	689b      	ldr	r3, [r3, #8]
 80036dc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	430a      	orrs	r2, r1
 80036ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d01a      	beq.n	800372e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	430a      	orrs	r2, r1
 800370c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003712:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003716:	d10a      	bne.n	800372e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	430a      	orrs	r2, r1
 800372c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003732:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003736:	2b00      	cmp	r3, #0
 8003738:	d00a      	beq.n	8003750 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	430a      	orrs	r2, r1
 800374e:	605a      	str	r2, [r3, #4]
  }
}
 8003750:	bf00      	nop
 8003752:	370c      	adds	r7, #12
 8003754:	46bd      	mov	sp, r7
 8003756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375a:	4770      	bx	lr

0800375c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b098      	sub	sp, #96	; 0x60
 8003760:	af02      	add	r7, sp, #8
 8003762:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2200      	movs	r2, #0
 8003768:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800376c:	f7fd faca 	bl	8000d04 <HAL_GetTick>
 8003770:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f003 0308 	and.w	r3, r3, #8
 800377c:	2b08      	cmp	r3, #8
 800377e:	d12e      	bne.n	80037de <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003780:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003784:	9300      	str	r3, [sp, #0]
 8003786:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003788:	2200      	movs	r2, #0
 800378a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800378e:	6878      	ldr	r0, [r7, #4]
 8003790:	f000 f88c 	bl	80038ac <UART_WaitOnFlagUntilTimeout>
 8003794:	4603      	mov	r3, r0
 8003796:	2b00      	cmp	r3, #0
 8003798:	d021      	beq.n	80037de <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037a2:	e853 3f00 	ldrex	r3, [r3]
 80037a6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80037a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80037ae:	653b      	str	r3, [r7, #80]	; 0x50
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	461a      	mov	r2, r3
 80037b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80037b8:	647b      	str	r3, [r7, #68]	; 0x44
 80037ba:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037bc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80037be:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80037c0:	e841 2300 	strex	r3, r2, [r1]
 80037c4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80037c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d1e6      	bne.n	800379a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2220      	movs	r2, #32
 80037d0:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2200      	movs	r2, #0
 80037d6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80037da:	2303      	movs	r3, #3
 80037dc:	e062      	b.n	80038a4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f003 0304 	and.w	r3, r3, #4
 80037e8:	2b04      	cmp	r3, #4
 80037ea:	d149      	bne.n	8003880 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80037ec:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80037f0:	9300      	str	r3, [sp, #0]
 80037f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80037f4:	2200      	movs	r2, #0
 80037f6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80037fa:	6878      	ldr	r0, [r7, #4]
 80037fc:	f000 f856 	bl	80038ac <UART_WaitOnFlagUntilTimeout>
 8003800:	4603      	mov	r3, r0
 8003802:	2b00      	cmp	r3, #0
 8003804:	d03c      	beq.n	8003880 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800380c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800380e:	e853 3f00 	ldrex	r3, [r3]
 8003812:	623b      	str	r3, [r7, #32]
   return(result);
 8003814:	6a3b      	ldr	r3, [r7, #32]
 8003816:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800381a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	461a      	mov	r2, r3
 8003822:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003824:	633b      	str	r3, [r7, #48]	; 0x30
 8003826:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003828:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800382a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800382c:	e841 2300 	strex	r3, r2, [r1]
 8003830:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003832:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003834:	2b00      	cmp	r3, #0
 8003836:	d1e6      	bne.n	8003806 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	3308      	adds	r3, #8
 800383e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	e853 3f00 	ldrex	r3, [r3]
 8003846:	60fb      	str	r3, [r7, #12]
   return(result);
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	f023 0301 	bic.w	r3, r3, #1
 800384e:	64bb      	str	r3, [r7, #72]	; 0x48
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	3308      	adds	r3, #8
 8003856:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003858:	61fa      	str	r2, [r7, #28]
 800385a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800385c:	69b9      	ldr	r1, [r7, #24]
 800385e:	69fa      	ldr	r2, [r7, #28]
 8003860:	e841 2300 	strex	r3, r2, [r1]
 8003864:	617b      	str	r3, [r7, #20]
   return(result);
 8003866:	697b      	ldr	r3, [r7, #20]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d1e5      	bne.n	8003838 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2220      	movs	r2, #32
 8003870:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2200      	movs	r2, #0
 8003878:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800387c:	2303      	movs	r3, #3
 800387e:	e011      	b.n	80038a4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2220      	movs	r2, #32
 8003884:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2220      	movs	r2, #32
 800388a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2200      	movs	r2, #0
 8003892:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2200      	movs	r2, #0
 8003898:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2200      	movs	r2, #0
 800389e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80038a2:	2300      	movs	r3, #0
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	3758      	adds	r7, #88	; 0x58
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bd80      	pop	{r7, pc}

080038ac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b084      	sub	sp, #16
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	60f8      	str	r0, [r7, #12]
 80038b4:	60b9      	str	r1, [r7, #8]
 80038b6:	603b      	str	r3, [r7, #0]
 80038b8:	4613      	mov	r3, r2
 80038ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038bc:	e049      	b.n	8003952 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038be:	69bb      	ldr	r3, [r7, #24]
 80038c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80038c4:	d045      	beq.n	8003952 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038c6:	f7fd fa1d 	bl	8000d04 <HAL_GetTick>
 80038ca:	4602      	mov	r2, r0
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	1ad3      	subs	r3, r2, r3
 80038d0:	69ba      	ldr	r2, [r7, #24]
 80038d2:	429a      	cmp	r2, r3
 80038d4:	d302      	bcc.n	80038dc <UART_WaitOnFlagUntilTimeout+0x30>
 80038d6:	69bb      	ldr	r3, [r7, #24]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d101      	bne.n	80038e0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80038dc:	2303      	movs	r3, #3
 80038de:	e048      	b.n	8003972 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f003 0304 	and.w	r3, r3, #4
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d031      	beq.n	8003952 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	69db      	ldr	r3, [r3, #28]
 80038f4:	f003 0308 	and.w	r3, r3, #8
 80038f8:	2b08      	cmp	r3, #8
 80038fa:	d110      	bne.n	800391e <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	2208      	movs	r2, #8
 8003902:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003904:	68f8      	ldr	r0, [r7, #12]
 8003906:	f000 f838 	bl	800397a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	2208      	movs	r2, #8
 800390e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2200      	movs	r2, #0
 8003916:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	e029      	b.n	8003972 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	69db      	ldr	r3, [r3, #28]
 8003924:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003928:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800392c:	d111      	bne.n	8003952 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003936:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003938:	68f8      	ldr	r0, [r7, #12]
 800393a:	f000 f81e 	bl	800397a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2220      	movs	r2, #32
 8003942:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2200      	movs	r2, #0
 800394a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800394e:	2303      	movs	r3, #3
 8003950:	e00f      	b.n	8003972 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	69da      	ldr	r2, [r3, #28]
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	4013      	ands	r3, r2
 800395c:	68ba      	ldr	r2, [r7, #8]
 800395e:	429a      	cmp	r2, r3
 8003960:	bf0c      	ite	eq
 8003962:	2301      	moveq	r3, #1
 8003964:	2300      	movne	r3, #0
 8003966:	b2db      	uxtb	r3, r3
 8003968:	461a      	mov	r2, r3
 800396a:	79fb      	ldrb	r3, [r7, #7]
 800396c:	429a      	cmp	r2, r3
 800396e:	d0a6      	beq.n	80038be <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003970:	2300      	movs	r3, #0
}
 8003972:	4618      	mov	r0, r3
 8003974:	3710      	adds	r7, #16
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}

0800397a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800397a:	b480      	push	{r7}
 800397c:	b095      	sub	sp, #84	; 0x54
 800397e:	af00      	add	r7, sp, #0
 8003980:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003988:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800398a:	e853 3f00 	ldrex	r3, [r3]
 800398e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003992:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003996:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	461a      	mov	r2, r3
 800399e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80039a0:	643b      	str	r3, [r7, #64]	; 0x40
 80039a2:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039a4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80039a6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80039a8:	e841 2300 	strex	r3, r2, [r1]
 80039ac:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80039ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d1e6      	bne.n	8003982 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	3308      	adds	r3, #8
 80039ba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039bc:	6a3b      	ldr	r3, [r7, #32]
 80039be:	e853 3f00 	ldrex	r3, [r3]
 80039c2:	61fb      	str	r3, [r7, #28]
   return(result);
 80039c4:	69fb      	ldr	r3, [r7, #28]
 80039c6:	f023 0301 	bic.w	r3, r3, #1
 80039ca:	64bb      	str	r3, [r7, #72]	; 0x48
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	3308      	adds	r3, #8
 80039d2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80039d4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80039d6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039d8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80039da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80039dc:	e841 2300 	strex	r3, r2, [r1]
 80039e0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80039e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d1e5      	bne.n	80039b4 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039ec:	2b01      	cmp	r3, #1
 80039ee:	d118      	bne.n	8003a22 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	e853 3f00 	ldrex	r3, [r3]
 80039fc:	60bb      	str	r3, [r7, #8]
   return(result);
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	f023 0310 	bic.w	r3, r3, #16
 8003a04:	647b      	str	r3, [r7, #68]	; 0x44
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	461a      	mov	r2, r3
 8003a0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a0e:	61bb      	str	r3, [r7, #24]
 8003a10:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a12:	6979      	ldr	r1, [r7, #20]
 8003a14:	69ba      	ldr	r2, [r7, #24]
 8003a16:	e841 2300 	strex	r3, r2, [r1]
 8003a1a:	613b      	str	r3, [r7, #16]
   return(result);
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d1e6      	bne.n	80039f0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2220      	movs	r2, #32
 8003a26:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2200      	movs	r2, #0
 8003a34:	669a      	str	r2, [r3, #104]	; 0x68
}
 8003a36:	bf00      	nop
 8003a38:	3754      	adds	r7, #84	; 0x54
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a40:	4770      	bx	lr
	...

08003a44 <__NVIC_SetPriority>:
{
 8003a44:	b480      	push	{r7}
 8003a46:	b083      	sub	sp, #12
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	6039      	str	r1, [r7, #0]
 8003a4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	db0a      	blt.n	8003a6e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	b2da      	uxtb	r2, r3
 8003a5c:	490c      	ldr	r1, [pc, #48]	; (8003a90 <__NVIC_SetPriority+0x4c>)
 8003a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a62:	0112      	lsls	r2, r2, #4
 8003a64:	b2d2      	uxtb	r2, r2
 8003a66:	440b      	add	r3, r1
 8003a68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003a6c:	e00a      	b.n	8003a84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	b2da      	uxtb	r2, r3
 8003a72:	4908      	ldr	r1, [pc, #32]	; (8003a94 <__NVIC_SetPriority+0x50>)
 8003a74:	79fb      	ldrb	r3, [r7, #7]
 8003a76:	f003 030f 	and.w	r3, r3, #15
 8003a7a:	3b04      	subs	r3, #4
 8003a7c:	0112      	lsls	r2, r2, #4
 8003a7e:	b2d2      	uxtb	r2, r2
 8003a80:	440b      	add	r3, r1
 8003a82:	761a      	strb	r2, [r3, #24]
}
 8003a84:	bf00      	nop
 8003a86:	370c      	adds	r7, #12
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8e:	4770      	bx	lr
 8003a90:	e000e100 	.word	0xe000e100
 8003a94:	e000ed00 	.word	0xe000ed00

08003a98 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003a9c:	4b05      	ldr	r3, [pc, #20]	; (8003ab4 <SysTick_Handler+0x1c>)
 8003a9e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003aa0:	f001 ff12 	bl	80058c8 <xTaskGetSchedulerState>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d001      	beq.n	8003aae <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8003aaa:	f002 fcfd 	bl	80064a8 <xPortSysTickHandler>
  }
}
 8003aae:	bf00      	nop
 8003ab0:	bd80      	pop	{r7, pc}
 8003ab2:	bf00      	nop
 8003ab4:	e000e010 	.word	0xe000e010

08003ab8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003abc:	2100      	movs	r1, #0
 8003abe:	f06f 0004 	mvn.w	r0, #4
 8003ac2:	f7ff ffbf 	bl	8003a44 <__NVIC_SetPriority>
#endif
}
 8003ac6:	bf00      	nop
 8003ac8:	bd80      	pop	{r7, pc}
	...

08003acc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003acc:	b480      	push	{r7}
 8003ace:	b083      	sub	sp, #12
 8003ad0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003ad2:	f3ef 8305 	mrs	r3, IPSR
 8003ad6:	603b      	str	r3, [r7, #0]
  return(result);
 8003ad8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d003      	beq.n	8003ae6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003ade:	f06f 0305 	mvn.w	r3, #5
 8003ae2:	607b      	str	r3, [r7, #4]
 8003ae4:	e00c      	b.n	8003b00 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003ae6:	4b0a      	ldr	r3, [pc, #40]	; (8003b10 <osKernelInitialize+0x44>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d105      	bne.n	8003afa <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003aee:	4b08      	ldr	r3, [pc, #32]	; (8003b10 <osKernelInitialize+0x44>)
 8003af0:	2201      	movs	r2, #1
 8003af2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003af4:	2300      	movs	r3, #0
 8003af6:	607b      	str	r3, [r7, #4]
 8003af8:	e002      	b.n	8003b00 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003afa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003afe:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003b00:	687b      	ldr	r3, [r7, #4]
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	370c      	adds	r7, #12
 8003b06:	46bd      	mov	sp, r7
 8003b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0c:	4770      	bx	lr
 8003b0e:	bf00      	nop
 8003b10:	2000017c 	.word	0x2000017c

08003b14 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b082      	sub	sp, #8
 8003b18:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003b1a:	f3ef 8305 	mrs	r3, IPSR
 8003b1e:	603b      	str	r3, [r7, #0]
  return(result);
 8003b20:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d003      	beq.n	8003b2e <osKernelStart+0x1a>
    stat = osErrorISR;
 8003b26:	f06f 0305 	mvn.w	r3, #5
 8003b2a:	607b      	str	r3, [r7, #4]
 8003b2c:	e010      	b.n	8003b50 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003b2e:	4b0b      	ldr	r3, [pc, #44]	; (8003b5c <osKernelStart+0x48>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	2b01      	cmp	r3, #1
 8003b34:	d109      	bne.n	8003b4a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003b36:	f7ff ffbf 	bl	8003ab8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003b3a:	4b08      	ldr	r3, [pc, #32]	; (8003b5c <osKernelStart+0x48>)
 8003b3c:	2202      	movs	r2, #2
 8003b3e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003b40:	f001 fa66 	bl	8005010 <vTaskStartScheduler>
      stat = osOK;
 8003b44:	2300      	movs	r3, #0
 8003b46:	607b      	str	r3, [r7, #4]
 8003b48:	e002      	b.n	8003b50 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003b4a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003b4e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003b50:	687b      	ldr	r3, [r7, #4]
}
 8003b52:	4618      	mov	r0, r3
 8003b54:	3708      	adds	r7, #8
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}
 8003b5a:	bf00      	nop
 8003b5c:	2000017c 	.word	0x2000017c

08003b60 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b08e      	sub	sp, #56	; 0x38
 8003b64:	af04      	add	r7, sp, #16
 8003b66:	60f8      	str	r0, [r7, #12]
 8003b68:	60b9      	str	r1, [r7, #8]
 8003b6a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003b70:	f3ef 8305 	mrs	r3, IPSR
 8003b74:	617b      	str	r3, [r7, #20]
  return(result);
 8003b76:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d17e      	bne.n	8003c7a <osThreadNew+0x11a>
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d07b      	beq.n	8003c7a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003b82:	2380      	movs	r3, #128	; 0x80
 8003b84:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003b86:	2318      	movs	r3, #24
 8003b88:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8003b8e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003b92:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d045      	beq.n	8003c26 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d002      	beq.n	8003ba8 <osThreadNew+0x48>
        name = attr->name;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	699b      	ldr	r3, [r3, #24]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d002      	beq.n	8003bb6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	699b      	ldr	r3, [r3, #24]
 8003bb4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003bb6:	69fb      	ldr	r3, [r7, #28]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d008      	beq.n	8003bce <osThreadNew+0x6e>
 8003bbc:	69fb      	ldr	r3, [r7, #28]
 8003bbe:	2b38      	cmp	r3, #56	; 0x38
 8003bc0:	d805      	bhi.n	8003bce <osThreadNew+0x6e>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	f003 0301 	and.w	r3, r3, #1
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d001      	beq.n	8003bd2 <osThreadNew+0x72>
        return (NULL);
 8003bce:	2300      	movs	r3, #0
 8003bd0:	e054      	b.n	8003c7c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	695b      	ldr	r3, [r3, #20]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d003      	beq.n	8003be2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	695b      	ldr	r3, [r3, #20]
 8003bde:	089b      	lsrs	r3, r3, #2
 8003be0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	689b      	ldr	r3, [r3, #8]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d00e      	beq.n	8003c08 <osThreadNew+0xa8>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	68db      	ldr	r3, [r3, #12]
 8003bee:	2ba7      	cmp	r3, #167	; 0xa7
 8003bf0:	d90a      	bls.n	8003c08 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d006      	beq.n	8003c08 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	695b      	ldr	r3, [r3, #20]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d002      	beq.n	8003c08 <osThreadNew+0xa8>
        mem = 1;
 8003c02:	2301      	movs	r3, #1
 8003c04:	61bb      	str	r3, [r7, #24]
 8003c06:	e010      	b.n	8003c2a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d10c      	bne.n	8003c2a <osThreadNew+0xca>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	68db      	ldr	r3, [r3, #12]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d108      	bne.n	8003c2a <osThreadNew+0xca>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	691b      	ldr	r3, [r3, #16]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d104      	bne.n	8003c2a <osThreadNew+0xca>
          mem = 0;
 8003c20:	2300      	movs	r3, #0
 8003c22:	61bb      	str	r3, [r7, #24]
 8003c24:	e001      	b.n	8003c2a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8003c26:	2300      	movs	r3, #0
 8003c28:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003c2a:	69bb      	ldr	r3, [r7, #24]
 8003c2c:	2b01      	cmp	r3, #1
 8003c2e:	d110      	bne.n	8003c52 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003c34:	687a      	ldr	r2, [r7, #4]
 8003c36:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003c38:	9202      	str	r2, [sp, #8]
 8003c3a:	9301      	str	r3, [sp, #4]
 8003c3c:	69fb      	ldr	r3, [r7, #28]
 8003c3e:	9300      	str	r3, [sp, #0]
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	6a3a      	ldr	r2, [r7, #32]
 8003c44:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003c46:	68f8      	ldr	r0, [r7, #12]
 8003c48:	f000 fff6 	bl	8004c38 <xTaskCreateStatic>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	613b      	str	r3, [r7, #16]
 8003c50:	e013      	b.n	8003c7a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003c52:	69bb      	ldr	r3, [r7, #24]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d110      	bne.n	8003c7a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003c58:	6a3b      	ldr	r3, [r7, #32]
 8003c5a:	b29a      	uxth	r2, r3
 8003c5c:	f107 0310 	add.w	r3, r7, #16
 8003c60:	9301      	str	r3, [sp, #4]
 8003c62:	69fb      	ldr	r3, [r7, #28]
 8003c64:	9300      	str	r3, [sp, #0]
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003c6a:	68f8      	ldr	r0, [r7, #12]
 8003c6c:	f001 f841 	bl	8004cf2 <xTaskCreate>
 8003c70:	4603      	mov	r3, r0
 8003c72:	2b01      	cmp	r3, #1
 8003c74:	d001      	beq.n	8003c7a <osThreadNew+0x11a>
            hTask = NULL;
 8003c76:	2300      	movs	r3, #0
 8003c78:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003c7a:	693b      	ldr	r3, [r7, #16]
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	3728      	adds	r7, #40	; 0x28
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bd80      	pop	{r7, pc}

08003c84 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b084      	sub	sp, #16
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003c8c:	f3ef 8305 	mrs	r3, IPSR
 8003c90:	60bb      	str	r3, [r7, #8]
  return(result);
 8003c92:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d003      	beq.n	8003ca0 <osDelay+0x1c>
    stat = osErrorISR;
 8003c98:	f06f 0305 	mvn.w	r3, #5
 8003c9c:	60fb      	str	r3, [r7, #12]
 8003c9e:	e007      	b.n	8003cb0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d002      	beq.n	8003cb0 <osDelay+0x2c>
      vTaskDelay(ticks);
 8003caa:	6878      	ldr	r0, [r7, #4]
 8003cac:	f001 f97c 	bl	8004fa8 <vTaskDelay>
    }
  }

  return (stat);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
}
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	3710      	adds	r7, #16
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}

08003cba <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8003cba:	b580      	push	{r7, lr}
 8003cbc:	b08a      	sub	sp, #40	; 0x28
 8003cbe:	af02      	add	r7, sp, #8
 8003cc0:	60f8      	str	r0, [r7, #12]
 8003cc2:	60b9      	str	r1, [r7, #8]
 8003cc4:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003cca:	f3ef 8305 	mrs	r3, IPSR
 8003cce:	613b      	str	r3, [r7, #16]
  return(result);
 8003cd0:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d15f      	bne.n	8003d96 <osMessageQueueNew+0xdc>
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d05c      	beq.n	8003d96 <osMessageQueueNew+0xdc>
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d059      	beq.n	8003d96 <osMessageQueueNew+0xdc>
    mem = -1;
 8003ce2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003ce6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d029      	beq.n	8003d42 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	689b      	ldr	r3, [r3, #8]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d012      	beq.n	8003d1c <osMessageQueueNew+0x62>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	68db      	ldr	r3, [r3, #12]
 8003cfa:	2b4f      	cmp	r3, #79	; 0x4f
 8003cfc:	d90e      	bls.n	8003d1c <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d00a      	beq.n	8003d1c <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	695a      	ldr	r2, [r3, #20]
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	68b9      	ldr	r1, [r7, #8]
 8003d0e:	fb01 f303 	mul.w	r3, r1, r3
 8003d12:	429a      	cmp	r2, r3
 8003d14:	d302      	bcc.n	8003d1c <osMessageQueueNew+0x62>
        mem = 1;
 8003d16:	2301      	movs	r3, #1
 8003d18:	61bb      	str	r3, [r7, #24]
 8003d1a:	e014      	b.n	8003d46 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d110      	bne.n	8003d46 <osMessageQueueNew+0x8c>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d10c      	bne.n	8003d46 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d108      	bne.n	8003d46 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	695b      	ldr	r3, [r3, #20]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d104      	bne.n	8003d46 <osMessageQueueNew+0x8c>
          mem = 0;
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	61bb      	str	r3, [r7, #24]
 8003d40:	e001      	b.n	8003d46 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8003d42:	2300      	movs	r3, #0
 8003d44:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003d46:	69bb      	ldr	r3, [r7, #24]
 8003d48:	2b01      	cmp	r3, #1
 8003d4a:	d10b      	bne.n	8003d64 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	691a      	ldr	r2, [r3, #16]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	2100      	movs	r1, #0
 8003d56:	9100      	str	r1, [sp, #0]
 8003d58:	68b9      	ldr	r1, [r7, #8]
 8003d5a:	68f8      	ldr	r0, [r7, #12]
 8003d5c:	f000 fa2e 	bl	80041bc <xQueueGenericCreateStatic>
 8003d60:	61f8      	str	r0, [r7, #28]
 8003d62:	e008      	b.n	8003d76 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8003d64:	69bb      	ldr	r3, [r7, #24]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d105      	bne.n	8003d76 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	68b9      	ldr	r1, [r7, #8]
 8003d6e:	68f8      	ldr	r0, [r7, #12]
 8003d70:	f000 fa9c 	bl	80042ac <xQueueGenericCreate>
 8003d74:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8003d76:	69fb      	ldr	r3, [r7, #28]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d00c      	beq.n	8003d96 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d003      	beq.n	8003d8a <osMessageQueueNew+0xd0>
        name = attr->name;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	617b      	str	r3, [r7, #20]
 8003d88:	e001      	b.n	8003d8e <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8003d8e:	6979      	ldr	r1, [r7, #20]
 8003d90:	69f8      	ldr	r0, [r7, #28]
 8003d92:	f000 fef3 	bl	8004b7c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8003d96:	69fb      	ldr	r3, [r7, #28]
}
 8003d98:	4618      	mov	r0, r3
 8003d9a:	3720      	adds	r7, #32
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}

08003da0 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b088      	sub	sp, #32
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	60f8      	str	r0, [r7, #12]
 8003da8:	60b9      	str	r1, [r7, #8]
 8003daa:	603b      	str	r3, [r7, #0]
 8003dac:	4613      	mov	r3, r2
 8003dae:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8003db4:	2300      	movs	r3, #0
 8003db6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003db8:	f3ef 8305 	mrs	r3, IPSR
 8003dbc:	617b      	str	r3, [r7, #20]
  return(result);
 8003dbe:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d028      	beq.n	8003e16 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8003dc4:	69bb      	ldr	r3, [r7, #24]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d005      	beq.n	8003dd6 <osMessageQueuePut+0x36>
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d002      	beq.n	8003dd6 <osMessageQueuePut+0x36>
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d003      	beq.n	8003dde <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8003dd6:	f06f 0303 	mvn.w	r3, #3
 8003dda:	61fb      	str	r3, [r7, #28]
 8003ddc:	e038      	b.n	8003e50 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8003dde:	2300      	movs	r3, #0
 8003de0:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8003de2:	f107 0210 	add.w	r2, r7, #16
 8003de6:	2300      	movs	r3, #0
 8003de8:	68b9      	ldr	r1, [r7, #8]
 8003dea:	69b8      	ldr	r0, [r7, #24]
 8003dec:	f000 fbba 	bl	8004564 <xQueueGenericSendFromISR>
 8003df0:	4603      	mov	r3, r0
 8003df2:	2b01      	cmp	r3, #1
 8003df4:	d003      	beq.n	8003dfe <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8003df6:	f06f 0302 	mvn.w	r3, #2
 8003dfa:	61fb      	str	r3, [r7, #28]
 8003dfc:	e028      	b.n	8003e50 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8003dfe:	693b      	ldr	r3, [r7, #16]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d025      	beq.n	8003e50 <osMessageQueuePut+0xb0>
 8003e04:	4b15      	ldr	r3, [pc, #84]	; (8003e5c <osMessageQueuePut+0xbc>)
 8003e06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e0a:	601a      	str	r2, [r3, #0]
 8003e0c:	f3bf 8f4f 	dsb	sy
 8003e10:	f3bf 8f6f 	isb	sy
 8003e14:	e01c      	b.n	8003e50 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8003e16:	69bb      	ldr	r3, [r7, #24]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d002      	beq.n	8003e22 <osMessageQueuePut+0x82>
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d103      	bne.n	8003e2a <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8003e22:	f06f 0303 	mvn.w	r3, #3
 8003e26:	61fb      	str	r3, [r7, #28]
 8003e28:	e012      	b.n	8003e50 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	683a      	ldr	r2, [r7, #0]
 8003e2e:	68b9      	ldr	r1, [r7, #8]
 8003e30:	69b8      	ldr	r0, [r7, #24]
 8003e32:	f000 fa99 	bl	8004368 <xQueueGenericSend>
 8003e36:	4603      	mov	r3, r0
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	d009      	beq.n	8003e50 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d003      	beq.n	8003e4a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8003e42:	f06f 0301 	mvn.w	r3, #1
 8003e46:	61fb      	str	r3, [r7, #28]
 8003e48:	e002      	b.n	8003e50 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8003e4a:	f06f 0302 	mvn.w	r3, #2
 8003e4e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8003e50:	69fb      	ldr	r3, [r7, #28]
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	3720      	adds	r7, #32
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}
 8003e5a:	bf00      	nop
 8003e5c:	e000ed04 	.word	0xe000ed04

08003e60 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b088      	sub	sp, #32
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	60f8      	str	r0, [r7, #12]
 8003e68:	60b9      	str	r1, [r7, #8]
 8003e6a:	607a      	str	r2, [r7, #4]
 8003e6c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8003e72:	2300      	movs	r3, #0
 8003e74:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003e76:	f3ef 8305 	mrs	r3, IPSR
 8003e7a:	617b      	str	r3, [r7, #20]
  return(result);
 8003e7c:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d028      	beq.n	8003ed4 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8003e82:	69bb      	ldr	r3, [r7, #24]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d005      	beq.n	8003e94 <osMessageQueueGet+0x34>
 8003e88:	68bb      	ldr	r3, [r7, #8]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d002      	beq.n	8003e94 <osMessageQueueGet+0x34>
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d003      	beq.n	8003e9c <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8003e94:	f06f 0303 	mvn.w	r3, #3
 8003e98:	61fb      	str	r3, [r7, #28]
 8003e9a:	e037      	b.n	8003f0c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8003ea0:	f107 0310 	add.w	r3, r7, #16
 8003ea4:	461a      	mov	r2, r3
 8003ea6:	68b9      	ldr	r1, [r7, #8]
 8003ea8:	69b8      	ldr	r0, [r7, #24]
 8003eaa:	f000 fcd7 	bl	800485c <xQueueReceiveFromISR>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	2b01      	cmp	r3, #1
 8003eb2:	d003      	beq.n	8003ebc <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8003eb4:	f06f 0302 	mvn.w	r3, #2
 8003eb8:	61fb      	str	r3, [r7, #28]
 8003eba:	e027      	b.n	8003f0c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8003ebc:	693b      	ldr	r3, [r7, #16]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d024      	beq.n	8003f0c <osMessageQueueGet+0xac>
 8003ec2:	4b15      	ldr	r3, [pc, #84]	; (8003f18 <osMessageQueueGet+0xb8>)
 8003ec4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ec8:	601a      	str	r2, [r3, #0]
 8003eca:	f3bf 8f4f 	dsb	sy
 8003ece:	f3bf 8f6f 	isb	sy
 8003ed2:	e01b      	b.n	8003f0c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8003ed4:	69bb      	ldr	r3, [r7, #24]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d002      	beq.n	8003ee0 <osMessageQueueGet+0x80>
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d103      	bne.n	8003ee8 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8003ee0:	f06f 0303 	mvn.w	r3, #3
 8003ee4:	61fb      	str	r3, [r7, #28]
 8003ee6:	e011      	b.n	8003f0c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8003ee8:	683a      	ldr	r2, [r7, #0]
 8003eea:	68b9      	ldr	r1, [r7, #8]
 8003eec:	69b8      	ldr	r0, [r7, #24]
 8003eee:	f000 fbd5 	bl	800469c <xQueueReceive>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	2b01      	cmp	r3, #1
 8003ef6:	d009      	beq.n	8003f0c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d003      	beq.n	8003f06 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8003efe:	f06f 0301 	mvn.w	r3, #1
 8003f02:	61fb      	str	r3, [r7, #28]
 8003f04:	e002      	b.n	8003f0c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8003f06:	f06f 0302 	mvn.w	r3, #2
 8003f0a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8003f0c:	69fb      	ldr	r3, [r7, #28]
}
 8003f0e:	4618      	mov	r0, r3
 8003f10:	3720      	adds	r7, #32
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}
 8003f16:	bf00      	nop
 8003f18:	e000ed04 	.word	0xe000ed04

08003f1c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003f1c:	b480      	push	{r7}
 8003f1e:	b085      	sub	sp, #20
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	60f8      	str	r0, [r7, #12]
 8003f24:	60b9      	str	r1, [r7, #8]
 8003f26:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	4a07      	ldr	r2, [pc, #28]	; (8003f48 <vApplicationGetIdleTaskMemory+0x2c>)
 8003f2c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	4a06      	ldr	r2, [pc, #24]	; (8003f4c <vApplicationGetIdleTaskMemory+0x30>)
 8003f32:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2280      	movs	r2, #128	; 0x80
 8003f38:	601a      	str	r2, [r3, #0]
}
 8003f3a:	bf00      	nop
 8003f3c:	3714      	adds	r7, #20
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f44:	4770      	bx	lr
 8003f46:	bf00      	nop
 8003f48:	20000180 	.word	0x20000180
 8003f4c:	20000228 	.word	0x20000228

08003f50 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003f50:	b480      	push	{r7}
 8003f52:	b085      	sub	sp, #20
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	60f8      	str	r0, [r7, #12]
 8003f58:	60b9      	str	r1, [r7, #8]
 8003f5a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	4a07      	ldr	r2, [pc, #28]	; (8003f7c <vApplicationGetTimerTaskMemory+0x2c>)
 8003f60:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	4a06      	ldr	r2, [pc, #24]	; (8003f80 <vApplicationGetTimerTaskMemory+0x30>)
 8003f66:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003f6e:	601a      	str	r2, [r3, #0]
}
 8003f70:	bf00      	nop
 8003f72:	3714      	adds	r7, #20
 8003f74:	46bd      	mov	sp, r7
 8003f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7a:	4770      	bx	lr
 8003f7c:	20000428 	.word	0x20000428
 8003f80:	200004d0 	.word	0x200004d0

08003f84 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003f84:	b480      	push	{r7}
 8003f86:	b083      	sub	sp, #12
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	f103 0208 	add.w	r2, r3, #8
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003f9c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	f103 0208 	add.w	r2, r3, #8
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	f103 0208 	add.w	r2, r3, #8
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003fb8:	bf00      	nop
 8003fba:	370c      	adds	r7, #12
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc2:	4770      	bx	lr

08003fc4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b083      	sub	sp, #12
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003fd2:	bf00      	nop
 8003fd4:	370c      	adds	r7, #12
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fdc:	4770      	bx	lr

08003fde <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003fde:	b480      	push	{r7}
 8003fe0:	b085      	sub	sp, #20
 8003fe2:	af00      	add	r7, sp, #0
 8003fe4:	6078      	str	r0, [r7, #4]
 8003fe6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	68fa      	ldr	r2, [r7, #12]
 8003ff2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	689a      	ldr	r2, [r3, #8]
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	683a      	ldr	r2, [r7, #0]
 8004002:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	683a      	ldr	r2, [r7, #0]
 8004008:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	687a      	ldr	r2, [r7, #4]
 800400e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	1c5a      	adds	r2, r3, #1
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	601a      	str	r2, [r3, #0]
}
 800401a:	bf00      	nop
 800401c:	3714      	adds	r7, #20
 800401e:	46bd      	mov	sp, r7
 8004020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004024:	4770      	bx	lr

08004026 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004026:	b480      	push	{r7}
 8004028:	b085      	sub	sp, #20
 800402a:	af00      	add	r7, sp, #0
 800402c:	6078      	str	r0, [r7, #4]
 800402e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800403c:	d103      	bne.n	8004046 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	691b      	ldr	r3, [r3, #16]
 8004042:	60fb      	str	r3, [r7, #12]
 8004044:	e00c      	b.n	8004060 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	3308      	adds	r3, #8
 800404a:	60fb      	str	r3, [r7, #12]
 800404c:	e002      	b.n	8004054 <vListInsert+0x2e>
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	60fb      	str	r3, [r7, #12]
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	68ba      	ldr	r2, [r7, #8]
 800405c:	429a      	cmp	r2, r3
 800405e:	d2f6      	bcs.n	800404e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	685a      	ldr	r2, [r3, #4]
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	683a      	ldr	r2, [r7, #0]
 800406e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	68fa      	ldr	r2, [r7, #12]
 8004074:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	683a      	ldr	r2, [r7, #0]
 800407a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	687a      	ldr	r2, [r7, #4]
 8004080:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	1c5a      	adds	r2, r3, #1
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	601a      	str	r2, [r3, #0]
}
 800408c:	bf00      	nop
 800408e:	3714      	adds	r7, #20
 8004090:	46bd      	mov	sp, r7
 8004092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004096:	4770      	bx	lr

08004098 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004098:	b480      	push	{r7}
 800409a:	b085      	sub	sp, #20
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	691b      	ldr	r3, [r3, #16]
 80040a4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	687a      	ldr	r2, [r7, #4]
 80040ac:	6892      	ldr	r2, [r2, #8]
 80040ae:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	689b      	ldr	r3, [r3, #8]
 80040b4:	687a      	ldr	r2, [r7, #4]
 80040b6:	6852      	ldr	r2, [r2, #4]
 80040b8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	687a      	ldr	r2, [r7, #4]
 80040c0:	429a      	cmp	r2, r3
 80040c2:	d103      	bne.n	80040cc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	689a      	ldr	r2, [r3, #8]
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2200      	movs	r2, #0
 80040d0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	1e5a      	subs	r2, r3, #1
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
}
 80040e0:	4618      	mov	r0, r3
 80040e2:	3714      	adds	r7, #20
 80040e4:	46bd      	mov	sp, r7
 80040e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ea:	4770      	bx	lr

080040ec <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b084      	sub	sp, #16
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
 80040f4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d10a      	bne.n	8004116 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004100:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004104:	f383 8811 	msr	BASEPRI, r3
 8004108:	f3bf 8f6f 	isb	sy
 800410c:	f3bf 8f4f 	dsb	sy
 8004110:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004112:	bf00      	nop
 8004114:	e7fe      	b.n	8004114 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004116:	f002 f935 	bl	8006384 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681a      	ldr	r2, [r3, #0]
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004122:	68f9      	ldr	r1, [r7, #12]
 8004124:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004126:	fb01 f303 	mul.w	r3, r1, r3
 800412a:	441a      	add	r2, r3
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	2200      	movs	r2, #0
 8004134:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681a      	ldr	r2, [r3, #0]
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004146:	3b01      	subs	r3, #1
 8004148:	68f9      	ldr	r1, [r7, #12]
 800414a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800414c:	fb01 f303 	mul.w	r3, r1, r3
 8004150:	441a      	add	r2, r3
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	22ff      	movs	r2, #255	; 0xff
 800415a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	22ff      	movs	r2, #255	; 0xff
 8004162:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d114      	bne.n	8004196 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	691b      	ldr	r3, [r3, #16]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d01a      	beq.n	80041aa <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	3310      	adds	r3, #16
 8004178:	4618      	mov	r0, r3
 800417a:	f001 f9e3 	bl	8005544 <xTaskRemoveFromEventList>
 800417e:	4603      	mov	r3, r0
 8004180:	2b00      	cmp	r3, #0
 8004182:	d012      	beq.n	80041aa <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004184:	4b0c      	ldr	r3, [pc, #48]	; (80041b8 <xQueueGenericReset+0xcc>)
 8004186:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800418a:	601a      	str	r2, [r3, #0]
 800418c:	f3bf 8f4f 	dsb	sy
 8004190:	f3bf 8f6f 	isb	sy
 8004194:	e009      	b.n	80041aa <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	3310      	adds	r3, #16
 800419a:	4618      	mov	r0, r3
 800419c:	f7ff fef2 	bl	8003f84 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	3324      	adds	r3, #36	; 0x24
 80041a4:	4618      	mov	r0, r3
 80041a6:	f7ff feed 	bl	8003f84 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80041aa:	f002 f91b 	bl	80063e4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80041ae:	2301      	movs	r3, #1
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	3710      	adds	r7, #16
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bd80      	pop	{r7, pc}
 80041b8:	e000ed04 	.word	0xe000ed04

080041bc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b08e      	sub	sp, #56	; 0x38
 80041c0:	af02      	add	r7, sp, #8
 80041c2:	60f8      	str	r0, [r7, #12]
 80041c4:	60b9      	str	r1, [r7, #8]
 80041c6:	607a      	str	r2, [r7, #4]
 80041c8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d10a      	bne.n	80041e6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80041d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041d4:	f383 8811 	msr	BASEPRI, r3
 80041d8:	f3bf 8f6f 	isb	sy
 80041dc:	f3bf 8f4f 	dsb	sy
 80041e0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80041e2:	bf00      	nop
 80041e4:	e7fe      	b.n	80041e4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d10a      	bne.n	8004202 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80041ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041f0:	f383 8811 	msr	BASEPRI, r3
 80041f4:	f3bf 8f6f 	isb	sy
 80041f8:	f3bf 8f4f 	dsb	sy
 80041fc:	627b      	str	r3, [r7, #36]	; 0x24
}
 80041fe:	bf00      	nop
 8004200:	e7fe      	b.n	8004200 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d002      	beq.n	800420e <xQueueGenericCreateStatic+0x52>
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d001      	beq.n	8004212 <xQueueGenericCreateStatic+0x56>
 800420e:	2301      	movs	r3, #1
 8004210:	e000      	b.n	8004214 <xQueueGenericCreateStatic+0x58>
 8004212:	2300      	movs	r3, #0
 8004214:	2b00      	cmp	r3, #0
 8004216:	d10a      	bne.n	800422e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8004218:	f04f 0350 	mov.w	r3, #80	; 0x50
 800421c:	f383 8811 	msr	BASEPRI, r3
 8004220:	f3bf 8f6f 	isb	sy
 8004224:	f3bf 8f4f 	dsb	sy
 8004228:	623b      	str	r3, [r7, #32]
}
 800422a:	bf00      	nop
 800422c:	e7fe      	b.n	800422c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d102      	bne.n	800423a <xQueueGenericCreateStatic+0x7e>
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d101      	bne.n	800423e <xQueueGenericCreateStatic+0x82>
 800423a:	2301      	movs	r3, #1
 800423c:	e000      	b.n	8004240 <xQueueGenericCreateStatic+0x84>
 800423e:	2300      	movs	r3, #0
 8004240:	2b00      	cmp	r3, #0
 8004242:	d10a      	bne.n	800425a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004244:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004248:	f383 8811 	msr	BASEPRI, r3
 800424c:	f3bf 8f6f 	isb	sy
 8004250:	f3bf 8f4f 	dsb	sy
 8004254:	61fb      	str	r3, [r7, #28]
}
 8004256:	bf00      	nop
 8004258:	e7fe      	b.n	8004258 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800425a:	2350      	movs	r3, #80	; 0x50
 800425c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800425e:	697b      	ldr	r3, [r7, #20]
 8004260:	2b50      	cmp	r3, #80	; 0x50
 8004262:	d00a      	beq.n	800427a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8004264:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004268:	f383 8811 	msr	BASEPRI, r3
 800426c:	f3bf 8f6f 	isb	sy
 8004270:	f3bf 8f4f 	dsb	sy
 8004274:	61bb      	str	r3, [r7, #24]
}
 8004276:	bf00      	nop
 8004278:	e7fe      	b.n	8004278 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800427a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004280:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004282:	2b00      	cmp	r3, #0
 8004284:	d00d      	beq.n	80042a2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004286:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004288:	2201      	movs	r2, #1
 800428a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800428e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8004292:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004294:	9300      	str	r3, [sp, #0]
 8004296:	4613      	mov	r3, r2
 8004298:	687a      	ldr	r2, [r7, #4]
 800429a:	68b9      	ldr	r1, [r7, #8]
 800429c:	68f8      	ldr	r0, [r7, #12]
 800429e:	f000 f83f 	bl	8004320 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80042a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80042a4:	4618      	mov	r0, r3
 80042a6:	3730      	adds	r7, #48	; 0x30
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}

080042ac <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b08a      	sub	sp, #40	; 0x28
 80042b0:	af02      	add	r7, sp, #8
 80042b2:	60f8      	str	r0, [r7, #12]
 80042b4:	60b9      	str	r1, [r7, #8]
 80042b6:	4613      	mov	r3, r2
 80042b8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d10a      	bne.n	80042d6 <xQueueGenericCreate+0x2a>
	__asm volatile
 80042c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042c4:	f383 8811 	msr	BASEPRI, r3
 80042c8:	f3bf 8f6f 	isb	sy
 80042cc:	f3bf 8f4f 	dsb	sy
 80042d0:	613b      	str	r3, [r7, #16]
}
 80042d2:	bf00      	nop
 80042d4:	e7fe      	b.n	80042d4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	68ba      	ldr	r2, [r7, #8]
 80042da:	fb02 f303 	mul.w	r3, r2, r3
 80042de:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80042e0:	69fb      	ldr	r3, [r7, #28]
 80042e2:	3350      	adds	r3, #80	; 0x50
 80042e4:	4618      	mov	r0, r3
 80042e6:	f002 f96f 	bl	80065c8 <pvPortMalloc>
 80042ea:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80042ec:	69bb      	ldr	r3, [r7, #24]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d011      	beq.n	8004316 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80042f2:	69bb      	ldr	r3, [r7, #24]
 80042f4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	3350      	adds	r3, #80	; 0x50
 80042fa:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80042fc:	69bb      	ldr	r3, [r7, #24]
 80042fe:	2200      	movs	r2, #0
 8004300:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004304:	79fa      	ldrb	r2, [r7, #7]
 8004306:	69bb      	ldr	r3, [r7, #24]
 8004308:	9300      	str	r3, [sp, #0]
 800430a:	4613      	mov	r3, r2
 800430c:	697a      	ldr	r2, [r7, #20]
 800430e:	68b9      	ldr	r1, [r7, #8]
 8004310:	68f8      	ldr	r0, [r7, #12]
 8004312:	f000 f805 	bl	8004320 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004316:	69bb      	ldr	r3, [r7, #24]
	}
 8004318:	4618      	mov	r0, r3
 800431a:	3720      	adds	r7, #32
 800431c:	46bd      	mov	sp, r7
 800431e:	bd80      	pop	{r7, pc}

08004320 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b084      	sub	sp, #16
 8004324:	af00      	add	r7, sp, #0
 8004326:	60f8      	str	r0, [r7, #12]
 8004328:	60b9      	str	r1, [r7, #8]
 800432a:	607a      	str	r2, [r7, #4]
 800432c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d103      	bne.n	800433c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004334:	69bb      	ldr	r3, [r7, #24]
 8004336:	69ba      	ldr	r2, [r7, #24]
 8004338:	601a      	str	r2, [r3, #0]
 800433a:	e002      	b.n	8004342 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800433c:	69bb      	ldr	r3, [r7, #24]
 800433e:	687a      	ldr	r2, [r7, #4]
 8004340:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004342:	69bb      	ldr	r3, [r7, #24]
 8004344:	68fa      	ldr	r2, [r7, #12]
 8004346:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004348:	69bb      	ldr	r3, [r7, #24]
 800434a:	68ba      	ldr	r2, [r7, #8]
 800434c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800434e:	2101      	movs	r1, #1
 8004350:	69b8      	ldr	r0, [r7, #24]
 8004352:	f7ff fecb 	bl	80040ec <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004356:	69bb      	ldr	r3, [r7, #24]
 8004358:	78fa      	ldrb	r2, [r7, #3]
 800435a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800435e:	bf00      	nop
 8004360:	3710      	adds	r7, #16
 8004362:	46bd      	mov	sp, r7
 8004364:	bd80      	pop	{r7, pc}
	...

08004368 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b08e      	sub	sp, #56	; 0x38
 800436c:	af00      	add	r7, sp, #0
 800436e:	60f8      	str	r0, [r7, #12]
 8004370:	60b9      	str	r1, [r7, #8]
 8004372:	607a      	str	r2, [r7, #4]
 8004374:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004376:	2300      	movs	r3, #0
 8004378:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800437e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004380:	2b00      	cmp	r3, #0
 8004382:	d10a      	bne.n	800439a <xQueueGenericSend+0x32>
	__asm volatile
 8004384:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004388:	f383 8811 	msr	BASEPRI, r3
 800438c:	f3bf 8f6f 	isb	sy
 8004390:	f3bf 8f4f 	dsb	sy
 8004394:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004396:	bf00      	nop
 8004398:	e7fe      	b.n	8004398 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d103      	bne.n	80043a8 <xQueueGenericSend+0x40>
 80043a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d101      	bne.n	80043ac <xQueueGenericSend+0x44>
 80043a8:	2301      	movs	r3, #1
 80043aa:	e000      	b.n	80043ae <xQueueGenericSend+0x46>
 80043ac:	2300      	movs	r3, #0
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d10a      	bne.n	80043c8 <xQueueGenericSend+0x60>
	__asm volatile
 80043b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043b6:	f383 8811 	msr	BASEPRI, r3
 80043ba:	f3bf 8f6f 	isb	sy
 80043be:	f3bf 8f4f 	dsb	sy
 80043c2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80043c4:	bf00      	nop
 80043c6:	e7fe      	b.n	80043c6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	2b02      	cmp	r3, #2
 80043cc:	d103      	bne.n	80043d6 <xQueueGenericSend+0x6e>
 80043ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043d2:	2b01      	cmp	r3, #1
 80043d4:	d101      	bne.n	80043da <xQueueGenericSend+0x72>
 80043d6:	2301      	movs	r3, #1
 80043d8:	e000      	b.n	80043dc <xQueueGenericSend+0x74>
 80043da:	2300      	movs	r3, #0
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d10a      	bne.n	80043f6 <xQueueGenericSend+0x8e>
	__asm volatile
 80043e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043e4:	f383 8811 	msr	BASEPRI, r3
 80043e8:	f3bf 8f6f 	isb	sy
 80043ec:	f3bf 8f4f 	dsb	sy
 80043f0:	623b      	str	r3, [r7, #32]
}
 80043f2:	bf00      	nop
 80043f4:	e7fe      	b.n	80043f4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80043f6:	f001 fa67 	bl	80058c8 <xTaskGetSchedulerState>
 80043fa:	4603      	mov	r3, r0
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d102      	bne.n	8004406 <xQueueGenericSend+0x9e>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d101      	bne.n	800440a <xQueueGenericSend+0xa2>
 8004406:	2301      	movs	r3, #1
 8004408:	e000      	b.n	800440c <xQueueGenericSend+0xa4>
 800440a:	2300      	movs	r3, #0
 800440c:	2b00      	cmp	r3, #0
 800440e:	d10a      	bne.n	8004426 <xQueueGenericSend+0xbe>
	__asm volatile
 8004410:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004414:	f383 8811 	msr	BASEPRI, r3
 8004418:	f3bf 8f6f 	isb	sy
 800441c:	f3bf 8f4f 	dsb	sy
 8004420:	61fb      	str	r3, [r7, #28]
}
 8004422:	bf00      	nop
 8004424:	e7fe      	b.n	8004424 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004426:	f001 ffad 	bl	8006384 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800442a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800442c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800442e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004430:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004432:	429a      	cmp	r2, r3
 8004434:	d302      	bcc.n	800443c <xQueueGenericSend+0xd4>
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	2b02      	cmp	r3, #2
 800443a:	d129      	bne.n	8004490 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800443c:	683a      	ldr	r2, [r7, #0]
 800443e:	68b9      	ldr	r1, [r7, #8]
 8004440:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004442:	f000 fa8b 	bl	800495c <prvCopyDataToQueue>
 8004446:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004448:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800444a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800444c:	2b00      	cmp	r3, #0
 800444e:	d010      	beq.n	8004472 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004450:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004452:	3324      	adds	r3, #36	; 0x24
 8004454:	4618      	mov	r0, r3
 8004456:	f001 f875 	bl	8005544 <xTaskRemoveFromEventList>
 800445a:	4603      	mov	r3, r0
 800445c:	2b00      	cmp	r3, #0
 800445e:	d013      	beq.n	8004488 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004460:	4b3f      	ldr	r3, [pc, #252]	; (8004560 <xQueueGenericSend+0x1f8>)
 8004462:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004466:	601a      	str	r2, [r3, #0]
 8004468:	f3bf 8f4f 	dsb	sy
 800446c:	f3bf 8f6f 	isb	sy
 8004470:	e00a      	b.n	8004488 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004472:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004474:	2b00      	cmp	r3, #0
 8004476:	d007      	beq.n	8004488 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004478:	4b39      	ldr	r3, [pc, #228]	; (8004560 <xQueueGenericSend+0x1f8>)
 800447a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800447e:	601a      	str	r2, [r3, #0]
 8004480:	f3bf 8f4f 	dsb	sy
 8004484:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004488:	f001 ffac 	bl	80063e4 <vPortExitCritical>
				return pdPASS;
 800448c:	2301      	movs	r3, #1
 800448e:	e063      	b.n	8004558 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d103      	bne.n	800449e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004496:	f001 ffa5 	bl	80063e4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800449a:	2300      	movs	r3, #0
 800449c:	e05c      	b.n	8004558 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800449e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d106      	bne.n	80044b2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80044a4:	f107 0314 	add.w	r3, r7, #20
 80044a8:	4618      	mov	r0, r3
 80044aa:	f001 f8af 	bl	800560c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80044ae:	2301      	movs	r3, #1
 80044b0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80044b2:	f001 ff97 	bl	80063e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80044b6:	f000 fe1b 	bl	80050f0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80044ba:	f001 ff63 	bl	8006384 <vPortEnterCritical>
 80044be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044c0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80044c4:	b25b      	sxtb	r3, r3
 80044c6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80044ca:	d103      	bne.n	80044d4 <xQueueGenericSend+0x16c>
 80044cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044ce:	2200      	movs	r2, #0
 80044d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80044d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044d6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80044da:	b25b      	sxtb	r3, r3
 80044dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80044e0:	d103      	bne.n	80044ea <xQueueGenericSend+0x182>
 80044e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044e4:	2200      	movs	r2, #0
 80044e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80044ea:	f001 ff7b 	bl	80063e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80044ee:	1d3a      	adds	r2, r7, #4
 80044f0:	f107 0314 	add.w	r3, r7, #20
 80044f4:	4611      	mov	r1, r2
 80044f6:	4618      	mov	r0, r3
 80044f8:	f001 f89e 	bl	8005638 <xTaskCheckForTimeOut>
 80044fc:	4603      	mov	r3, r0
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d124      	bne.n	800454c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004502:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004504:	f000 fb22 	bl	8004b4c <prvIsQueueFull>
 8004508:	4603      	mov	r3, r0
 800450a:	2b00      	cmp	r3, #0
 800450c:	d018      	beq.n	8004540 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800450e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004510:	3310      	adds	r3, #16
 8004512:	687a      	ldr	r2, [r7, #4]
 8004514:	4611      	mov	r1, r2
 8004516:	4618      	mov	r0, r3
 8004518:	f000 ffc4 	bl	80054a4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800451c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800451e:	f000 faad 	bl	8004a7c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004522:	f000 fdf3 	bl	800510c <xTaskResumeAll>
 8004526:	4603      	mov	r3, r0
 8004528:	2b00      	cmp	r3, #0
 800452a:	f47f af7c 	bne.w	8004426 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800452e:	4b0c      	ldr	r3, [pc, #48]	; (8004560 <xQueueGenericSend+0x1f8>)
 8004530:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004534:	601a      	str	r2, [r3, #0]
 8004536:	f3bf 8f4f 	dsb	sy
 800453a:	f3bf 8f6f 	isb	sy
 800453e:	e772      	b.n	8004426 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004540:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004542:	f000 fa9b 	bl	8004a7c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004546:	f000 fde1 	bl	800510c <xTaskResumeAll>
 800454a:	e76c      	b.n	8004426 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800454c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800454e:	f000 fa95 	bl	8004a7c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004552:	f000 fddb 	bl	800510c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004556:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004558:	4618      	mov	r0, r3
 800455a:	3738      	adds	r7, #56	; 0x38
 800455c:	46bd      	mov	sp, r7
 800455e:	bd80      	pop	{r7, pc}
 8004560:	e000ed04 	.word	0xe000ed04

08004564 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b090      	sub	sp, #64	; 0x40
 8004568:	af00      	add	r7, sp, #0
 800456a:	60f8      	str	r0, [r7, #12]
 800456c:	60b9      	str	r1, [r7, #8]
 800456e:	607a      	str	r2, [r7, #4]
 8004570:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8004576:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004578:	2b00      	cmp	r3, #0
 800457a:	d10a      	bne.n	8004592 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800457c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004580:	f383 8811 	msr	BASEPRI, r3
 8004584:	f3bf 8f6f 	isb	sy
 8004588:	f3bf 8f4f 	dsb	sy
 800458c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800458e:	bf00      	nop
 8004590:	e7fe      	b.n	8004590 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004592:	68bb      	ldr	r3, [r7, #8]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d103      	bne.n	80045a0 <xQueueGenericSendFromISR+0x3c>
 8004598:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800459a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800459c:	2b00      	cmp	r3, #0
 800459e:	d101      	bne.n	80045a4 <xQueueGenericSendFromISR+0x40>
 80045a0:	2301      	movs	r3, #1
 80045a2:	e000      	b.n	80045a6 <xQueueGenericSendFromISR+0x42>
 80045a4:	2300      	movs	r3, #0
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d10a      	bne.n	80045c0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80045aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045ae:	f383 8811 	msr	BASEPRI, r3
 80045b2:	f3bf 8f6f 	isb	sy
 80045b6:	f3bf 8f4f 	dsb	sy
 80045ba:	627b      	str	r3, [r7, #36]	; 0x24
}
 80045bc:	bf00      	nop
 80045be:	e7fe      	b.n	80045be <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	2b02      	cmp	r3, #2
 80045c4:	d103      	bne.n	80045ce <xQueueGenericSendFromISR+0x6a>
 80045c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045ca:	2b01      	cmp	r3, #1
 80045cc:	d101      	bne.n	80045d2 <xQueueGenericSendFromISR+0x6e>
 80045ce:	2301      	movs	r3, #1
 80045d0:	e000      	b.n	80045d4 <xQueueGenericSendFromISR+0x70>
 80045d2:	2300      	movs	r3, #0
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d10a      	bne.n	80045ee <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80045d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045dc:	f383 8811 	msr	BASEPRI, r3
 80045e0:	f3bf 8f6f 	isb	sy
 80045e4:	f3bf 8f4f 	dsb	sy
 80045e8:	623b      	str	r3, [r7, #32]
}
 80045ea:	bf00      	nop
 80045ec:	e7fe      	b.n	80045ec <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80045ee:	f001 ffab 	bl	8006548 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80045f2:	f3ef 8211 	mrs	r2, BASEPRI
 80045f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045fa:	f383 8811 	msr	BASEPRI, r3
 80045fe:	f3bf 8f6f 	isb	sy
 8004602:	f3bf 8f4f 	dsb	sy
 8004606:	61fa      	str	r2, [r7, #28]
 8004608:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800460a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800460c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800460e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004610:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004612:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004614:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004616:	429a      	cmp	r2, r3
 8004618:	d302      	bcc.n	8004620 <xQueueGenericSendFromISR+0xbc>
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	2b02      	cmp	r3, #2
 800461e:	d12f      	bne.n	8004680 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004620:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004622:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004626:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800462a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800462c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800462e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004630:	683a      	ldr	r2, [r7, #0]
 8004632:	68b9      	ldr	r1, [r7, #8]
 8004634:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004636:	f000 f991 	bl	800495c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800463a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800463e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004642:	d112      	bne.n	800466a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004644:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004648:	2b00      	cmp	r3, #0
 800464a:	d016      	beq.n	800467a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800464c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800464e:	3324      	adds	r3, #36	; 0x24
 8004650:	4618      	mov	r0, r3
 8004652:	f000 ff77 	bl	8005544 <xTaskRemoveFromEventList>
 8004656:	4603      	mov	r3, r0
 8004658:	2b00      	cmp	r3, #0
 800465a:	d00e      	beq.n	800467a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d00b      	beq.n	800467a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2201      	movs	r2, #1
 8004666:	601a      	str	r2, [r3, #0]
 8004668:	e007      	b.n	800467a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800466a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800466e:	3301      	adds	r3, #1
 8004670:	b2db      	uxtb	r3, r3
 8004672:	b25a      	sxtb	r2, r3
 8004674:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004676:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800467a:	2301      	movs	r3, #1
 800467c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800467e:	e001      	b.n	8004684 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004680:	2300      	movs	r3, #0
 8004682:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004684:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004686:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004688:	697b      	ldr	r3, [r7, #20]
 800468a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800468e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004690:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8004692:	4618      	mov	r0, r3
 8004694:	3740      	adds	r7, #64	; 0x40
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}
	...

0800469c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b08c      	sub	sp, #48	; 0x30
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	60f8      	str	r0, [r7, #12]
 80046a4:	60b9      	str	r1, [r7, #8]
 80046a6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80046a8:	2300      	movs	r3, #0
 80046aa:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80046b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d10a      	bne.n	80046cc <xQueueReceive+0x30>
	__asm volatile
 80046b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046ba:	f383 8811 	msr	BASEPRI, r3
 80046be:	f3bf 8f6f 	isb	sy
 80046c2:	f3bf 8f4f 	dsb	sy
 80046c6:	623b      	str	r3, [r7, #32]
}
 80046c8:	bf00      	nop
 80046ca:	e7fe      	b.n	80046ca <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d103      	bne.n	80046da <xQueueReceive+0x3e>
 80046d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d101      	bne.n	80046de <xQueueReceive+0x42>
 80046da:	2301      	movs	r3, #1
 80046dc:	e000      	b.n	80046e0 <xQueueReceive+0x44>
 80046de:	2300      	movs	r3, #0
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d10a      	bne.n	80046fa <xQueueReceive+0x5e>
	__asm volatile
 80046e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046e8:	f383 8811 	msr	BASEPRI, r3
 80046ec:	f3bf 8f6f 	isb	sy
 80046f0:	f3bf 8f4f 	dsb	sy
 80046f4:	61fb      	str	r3, [r7, #28]
}
 80046f6:	bf00      	nop
 80046f8:	e7fe      	b.n	80046f8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80046fa:	f001 f8e5 	bl	80058c8 <xTaskGetSchedulerState>
 80046fe:	4603      	mov	r3, r0
 8004700:	2b00      	cmp	r3, #0
 8004702:	d102      	bne.n	800470a <xQueueReceive+0x6e>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d101      	bne.n	800470e <xQueueReceive+0x72>
 800470a:	2301      	movs	r3, #1
 800470c:	e000      	b.n	8004710 <xQueueReceive+0x74>
 800470e:	2300      	movs	r3, #0
 8004710:	2b00      	cmp	r3, #0
 8004712:	d10a      	bne.n	800472a <xQueueReceive+0x8e>
	__asm volatile
 8004714:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004718:	f383 8811 	msr	BASEPRI, r3
 800471c:	f3bf 8f6f 	isb	sy
 8004720:	f3bf 8f4f 	dsb	sy
 8004724:	61bb      	str	r3, [r7, #24]
}
 8004726:	bf00      	nop
 8004728:	e7fe      	b.n	8004728 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800472a:	f001 fe2b 	bl	8006384 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800472e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004730:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004732:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004736:	2b00      	cmp	r3, #0
 8004738:	d01f      	beq.n	800477a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800473a:	68b9      	ldr	r1, [r7, #8]
 800473c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800473e:	f000 f977 	bl	8004a30 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004744:	1e5a      	subs	r2, r3, #1
 8004746:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004748:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800474a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800474c:	691b      	ldr	r3, [r3, #16]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d00f      	beq.n	8004772 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004752:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004754:	3310      	adds	r3, #16
 8004756:	4618      	mov	r0, r3
 8004758:	f000 fef4 	bl	8005544 <xTaskRemoveFromEventList>
 800475c:	4603      	mov	r3, r0
 800475e:	2b00      	cmp	r3, #0
 8004760:	d007      	beq.n	8004772 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004762:	4b3d      	ldr	r3, [pc, #244]	; (8004858 <xQueueReceive+0x1bc>)
 8004764:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004768:	601a      	str	r2, [r3, #0]
 800476a:	f3bf 8f4f 	dsb	sy
 800476e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004772:	f001 fe37 	bl	80063e4 <vPortExitCritical>
				return pdPASS;
 8004776:	2301      	movs	r3, #1
 8004778:	e069      	b.n	800484e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d103      	bne.n	8004788 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004780:	f001 fe30 	bl	80063e4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004784:	2300      	movs	r3, #0
 8004786:	e062      	b.n	800484e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004788:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800478a:	2b00      	cmp	r3, #0
 800478c:	d106      	bne.n	800479c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800478e:	f107 0310 	add.w	r3, r7, #16
 8004792:	4618      	mov	r0, r3
 8004794:	f000 ff3a 	bl	800560c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004798:	2301      	movs	r3, #1
 800479a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800479c:	f001 fe22 	bl	80063e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80047a0:	f000 fca6 	bl	80050f0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80047a4:	f001 fdee 	bl	8006384 <vPortEnterCritical>
 80047a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047aa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80047ae:	b25b      	sxtb	r3, r3
 80047b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80047b4:	d103      	bne.n	80047be <xQueueReceive+0x122>
 80047b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047b8:	2200      	movs	r2, #0
 80047ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80047be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80047c4:	b25b      	sxtb	r3, r3
 80047c6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80047ca:	d103      	bne.n	80047d4 <xQueueReceive+0x138>
 80047cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047ce:	2200      	movs	r2, #0
 80047d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80047d4:	f001 fe06 	bl	80063e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80047d8:	1d3a      	adds	r2, r7, #4
 80047da:	f107 0310 	add.w	r3, r7, #16
 80047de:	4611      	mov	r1, r2
 80047e0:	4618      	mov	r0, r3
 80047e2:	f000 ff29 	bl	8005638 <xTaskCheckForTimeOut>
 80047e6:	4603      	mov	r3, r0
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d123      	bne.n	8004834 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80047ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80047ee:	f000 f997 	bl	8004b20 <prvIsQueueEmpty>
 80047f2:	4603      	mov	r3, r0
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d017      	beq.n	8004828 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80047f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047fa:	3324      	adds	r3, #36	; 0x24
 80047fc:	687a      	ldr	r2, [r7, #4]
 80047fe:	4611      	mov	r1, r2
 8004800:	4618      	mov	r0, r3
 8004802:	f000 fe4f 	bl	80054a4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004806:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004808:	f000 f938 	bl	8004a7c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800480c:	f000 fc7e 	bl	800510c <xTaskResumeAll>
 8004810:	4603      	mov	r3, r0
 8004812:	2b00      	cmp	r3, #0
 8004814:	d189      	bne.n	800472a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8004816:	4b10      	ldr	r3, [pc, #64]	; (8004858 <xQueueReceive+0x1bc>)
 8004818:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800481c:	601a      	str	r2, [r3, #0]
 800481e:	f3bf 8f4f 	dsb	sy
 8004822:	f3bf 8f6f 	isb	sy
 8004826:	e780      	b.n	800472a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004828:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800482a:	f000 f927 	bl	8004a7c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800482e:	f000 fc6d 	bl	800510c <xTaskResumeAll>
 8004832:	e77a      	b.n	800472a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004834:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004836:	f000 f921 	bl	8004a7c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800483a:	f000 fc67 	bl	800510c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800483e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004840:	f000 f96e 	bl	8004b20 <prvIsQueueEmpty>
 8004844:	4603      	mov	r3, r0
 8004846:	2b00      	cmp	r3, #0
 8004848:	f43f af6f 	beq.w	800472a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800484c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800484e:	4618      	mov	r0, r3
 8004850:	3730      	adds	r7, #48	; 0x30
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}
 8004856:	bf00      	nop
 8004858:	e000ed04 	.word	0xe000ed04

0800485c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b08e      	sub	sp, #56	; 0x38
 8004860:	af00      	add	r7, sp, #0
 8004862:	60f8      	str	r0, [r7, #12]
 8004864:	60b9      	str	r1, [r7, #8]
 8004866:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800486c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800486e:	2b00      	cmp	r3, #0
 8004870:	d10a      	bne.n	8004888 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8004872:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004876:	f383 8811 	msr	BASEPRI, r3
 800487a:	f3bf 8f6f 	isb	sy
 800487e:	f3bf 8f4f 	dsb	sy
 8004882:	623b      	str	r3, [r7, #32]
}
 8004884:	bf00      	nop
 8004886:	e7fe      	b.n	8004886 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d103      	bne.n	8004896 <xQueueReceiveFromISR+0x3a>
 800488e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004892:	2b00      	cmp	r3, #0
 8004894:	d101      	bne.n	800489a <xQueueReceiveFromISR+0x3e>
 8004896:	2301      	movs	r3, #1
 8004898:	e000      	b.n	800489c <xQueueReceiveFromISR+0x40>
 800489a:	2300      	movs	r3, #0
 800489c:	2b00      	cmp	r3, #0
 800489e:	d10a      	bne.n	80048b6 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80048a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048a4:	f383 8811 	msr	BASEPRI, r3
 80048a8:	f3bf 8f6f 	isb	sy
 80048ac:	f3bf 8f4f 	dsb	sy
 80048b0:	61fb      	str	r3, [r7, #28]
}
 80048b2:	bf00      	nop
 80048b4:	e7fe      	b.n	80048b4 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80048b6:	f001 fe47 	bl	8006548 <vPortValidateInterruptPriority>
	__asm volatile
 80048ba:	f3ef 8211 	mrs	r2, BASEPRI
 80048be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048c2:	f383 8811 	msr	BASEPRI, r3
 80048c6:	f3bf 8f6f 	isb	sy
 80048ca:	f3bf 8f4f 	dsb	sy
 80048ce:	61ba      	str	r2, [r7, #24]
 80048d0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80048d2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80048d4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80048d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048da:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80048dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d02f      	beq.n	8004942 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80048e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048e4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80048e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80048ec:	68b9      	ldr	r1, [r7, #8]
 80048ee:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80048f0:	f000 f89e 	bl	8004a30 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80048f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048f6:	1e5a      	subs	r2, r3, #1
 80048f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048fa:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80048fc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004900:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004904:	d112      	bne.n	800492c <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004908:	691b      	ldr	r3, [r3, #16]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d016      	beq.n	800493c <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800490e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004910:	3310      	adds	r3, #16
 8004912:	4618      	mov	r0, r3
 8004914:	f000 fe16 	bl	8005544 <xTaskRemoveFromEventList>
 8004918:	4603      	mov	r3, r0
 800491a:	2b00      	cmp	r3, #0
 800491c:	d00e      	beq.n	800493c <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d00b      	beq.n	800493c <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2201      	movs	r2, #1
 8004928:	601a      	str	r2, [r3, #0]
 800492a:	e007      	b.n	800493c <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800492c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004930:	3301      	adds	r3, #1
 8004932:	b2db      	uxtb	r3, r3
 8004934:	b25a      	sxtb	r2, r3
 8004936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004938:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800493c:	2301      	movs	r3, #1
 800493e:	637b      	str	r3, [r7, #52]	; 0x34
 8004940:	e001      	b.n	8004946 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8004942:	2300      	movs	r3, #0
 8004944:	637b      	str	r3, [r7, #52]	; 0x34
 8004946:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004948:	613b      	str	r3, [r7, #16]
	__asm volatile
 800494a:	693b      	ldr	r3, [r7, #16]
 800494c:	f383 8811 	msr	BASEPRI, r3
}
 8004950:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004952:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004954:	4618      	mov	r0, r3
 8004956:	3738      	adds	r7, #56	; 0x38
 8004958:	46bd      	mov	sp, r7
 800495a:	bd80      	pop	{r7, pc}

0800495c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b086      	sub	sp, #24
 8004960:	af00      	add	r7, sp, #0
 8004962:	60f8      	str	r0, [r7, #12]
 8004964:	60b9      	str	r1, [r7, #8]
 8004966:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004968:	2300      	movs	r3, #0
 800496a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004970:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004976:	2b00      	cmp	r3, #0
 8004978:	d10d      	bne.n	8004996 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d14d      	bne.n	8004a1e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	689b      	ldr	r3, [r3, #8]
 8004986:	4618      	mov	r0, r3
 8004988:	f000 ffbc 	bl	8005904 <xTaskPriorityDisinherit>
 800498c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	2200      	movs	r2, #0
 8004992:	609a      	str	r2, [r3, #8]
 8004994:	e043      	b.n	8004a1e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d119      	bne.n	80049d0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	6858      	ldr	r0, [r3, #4]
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049a4:	461a      	mov	r2, r3
 80049a6:	68b9      	ldr	r1, [r7, #8]
 80049a8:	f002 fad1 	bl	8006f4e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	685a      	ldr	r2, [r3, #4]
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b4:	441a      	add	r2, r3
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	685a      	ldr	r2, [r3, #4]
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	689b      	ldr	r3, [r3, #8]
 80049c2:	429a      	cmp	r2, r3
 80049c4:	d32b      	bcc.n	8004a1e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	605a      	str	r2, [r3, #4]
 80049ce:	e026      	b.n	8004a1e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	68d8      	ldr	r0, [r3, #12]
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049d8:	461a      	mov	r2, r3
 80049da:	68b9      	ldr	r1, [r7, #8]
 80049dc:	f002 fab7 	bl	8006f4e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	68da      	ldr	r2, [r3, #12]
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e8:	425b      	negs	r3, r3
 80049ea:	441a      	add	r2, r3
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	68da      	ldr	r2, [r3, #12]
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	429a      	cmp	r2, r3
 80049fa:	d207      	bcs.n	8004a0c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	689a      	ldr	r2, [r3, #8]
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a04:	425b      	negs	r3, r3
 8004a06:	441a      	add	r2, r3
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2b02      	cmp	r3, #2
 8004a10:	d105      	bne.n	8004a1e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004a12:	693b      	ldr	r3, [r7, #16]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d002      	beq.n	8004a1e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004a18:	693b      	ldr	r3, [r7, #16]
 8004a1a:	3b01      	subs	r3, #1
 8004a1c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004a1e:	693b      	ldr	r3, [r7, #16]
 8004a20:	1c5a      	adds	r2, r3, #1
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004a26:	697b      	ldr	r3, [r7, #20]
}
 8004a28:	4618      	mov	r0, r3
 8004a2a:	3718      	adds	r7, #24
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd80      	pop	{r7, pc}

08004a30 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b082      	sub	sp, #8
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
 8004a38:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d018      	beq.n	8004a74 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	68da      	ldr	r2, [r3, #12]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a4a:	441a      	add	r2, r3
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	68da      	ldr	r2, [r3, #12]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	429a      	cmp	r2, r3
 8004a5a:	d303      	bcc.n	8004a64 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681a      	ldr	r2, [r3, #0]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	68d9      	ldr	r1, [r3, #12]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a6c:	461a      	mov	r2, r3
 8004a6e:	6838      	ldr	r0, [r7, #0]
 8004a70:	f002 fa6d 	bl	8006f4e <memcpy>
	}
}
 8004a74:	bf00      	nop
 8004a76:	3708      	adds	r7, #8
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	bd80      	pop	{r7, pc}

08004a7c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b084      	sub	sp, #16
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004a84:	f001 fc7e 	bl	8006384 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004a8e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004a90:	e011      	b.n	8004ab6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d012      	beq.n	8004ac0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	3324      	adds	r3, #36	; 0x24
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	f000 fd50 	bl	8005544 <xTaskRemoveFromEventList>
 8004aa4:	4603      	mov	r3, r0
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d001      	beq.n	8004aae <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004aaa:	f000 fe27 	bl	80056fc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004aae:	7bfb      	ldrb	r3, [r7, #15]
 8004ab0:	3b01      	subs	r3, #1
 8004ab2:	b2db      	uxtb	r3, r3
 8004ab4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004ab6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	dce9      	bgt.n	8004a92 <prvUnlockQueue+0x16>
 8004abe:	e000      	b.n	8004ac2 <prvUnlockQueue+0x46>
					break;
 8004ac0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	22ff      	movs	r2, #255	; 0xff
 8004ac6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004aca:	f001 fc8b 	bl	80063e4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004ace:	f001 fc59 	bl	8006384 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004ad8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004ada:	e011      	b.n	8004b00 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	691b      	ldr	r3, [r3, #16]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d012      	beq.n	8004b0a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	3310      	adds	r3, #16
 8004ae8:	4618      	mov	r0, r3
 8004aea:	f000 fd2b 	bl	8005544 <xTaskRemoveFromEventList>
 8004aee:	4603      	mov	r3, r0
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d001      	beq.n	8004af8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004af4:	f000 fe02 	bl	80056fc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004af8:	7bbb      	ldrb	r3, [r7, #14]
 8004afa:	3b01      	subs	r3, #1
 8004afc:	b2db      	uxtb	r3, r3
 8004afe:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004b00:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	dce9      	bgt.n	8004adc <prvUnlockQueue+0x60>
 8004b08:	e000      	b.n	8004b0c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004b0a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	22ff      	movs	r2, #255	; 0xff
 8004b10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004b14:	f001 fc66 	bl	80063e4 <vPortExitCritical>
}
 8004b18:	bf00      	nop
 8004b1a:	3710      	adds	r7, #16
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	bd80      	pop	{r7, pc}

08004b20 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b084      	sub	sp, #16
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004b28:	f001 fc2c 	bl	8006384 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d102      	bne.n	8004b3a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004b34:	2301      	movs	r3, #1
 8004b36:	60fb      	str	r3, [r7, #12]
 8004b38:	e001      	b.n	8004b3e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004b3e:	f001 fc51 	bl	80063e4 <vPortExitCritical>

	return xReturn;
 8004b42:	68fb      	ldr	r3, [r7, #12]
}
 8004b44:	4618      	mov	r0, r3
 8004b46:	3710      	adds	r7, #16
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bd80      	pop	{r7, pc}

08004b4c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b084      	sub	sp, #16
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004b54:	f001 fc16 	bl	8006384 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b60:	429a      	cmp	r2, r3
 8004b62:	d102      	bne.n	8004b6a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004b64:	2301      	movs	r3, #1
 8004b66:	60fb      	str	r3, [r7, #12]
 8004b68:	e001      	b.n	8004b6e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004b6e:	f001 fc39 	bl	80063e4 <vPortExitCritical>

	return xReturn;
 8004b72:	68fb      	ldr	r3, [r7, #12]
}
 8004b74:	4618      	mov	r0, r3
 8004b76:	3710      	adds	r7, #16
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	bd80      	pop	{r7, pc}

08004b7c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b085      	sub	sp, #20
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
 8004b84:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004b86:	2300      	movs	r3, #0
 8004b88:	60fb      	str	r3, [r7, #12]
 8004b8a:	e014      	b.n	8004bb6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004b8c:	4a0f      	ldr	r2, [pc, #60]	; (8004bcc <vQueueAddToRegistry+0x50>)
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d10b      	bne.n	8004bb0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004b98:	490c      	ldr	r1, [pc, #48]	; (8004bcc <vQueueAddToRegistry+0x50>)
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	683a      	ldr	r2, [r7, #0]
 8004b9e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004ba2:	4a0a      	ldr	r2, [pc, #40]	; (8004bcc <vQueueAddToRegistry+0x50>)
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	00db      	lsls	r3, r3, #3
 8004ba8:	4413      	add	r3, r2
 8004baa:	687a      	ldr	r2, [r7, #4]
 8004bac:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004bae:	e006      	b.n	8004bbe <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	3301      	adds	r3, #1
 8004bb4:	60fb      	str	r3, [r7, #12]
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	2b07      	cmp	r3, #7
 8004bba:	d9e7      	bls.n	8004b8c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004bbc:	bf00      	nop
 8004bbe:	bf00      	nop
 8004bc0:	3714      	adds	r7, #20
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc8:	4770      	bx	lr
 8004bca:	bf00      	nop
 8004bcc:	200008d0 	.word	0x200008d0

08004bd0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b086      	sub	sp, #24
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	60f8      	str	r0, [r7, #12]
 8004bd8:	60b9      	str	r1, [r7, #8]
 8004bda:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004be0:	f001 fbd0 	bl	8006384 <vPortEnterCritical>
 8004be4:	697b      	ldr	r3, [r7, #20]
 8004be6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004bea:	b25b      	sxtb	r3, r3
 8004bec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004bf0:	d103      	bne.n	8004bfa <vQueueWaitForMessageRestricted+0x2a>
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004c00:	b25b      	sxtb	r3, r3
 8004c02:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c06:	d103      	bne.n	8004c10 <vQueueWaitForMessageRestricted+0x40>
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004c10:	f001 fbe8 	bl	80063e4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d106      	bne.n	8004c2a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	3324      	adds	r3, #36	; 0x24
 8004c20:	687a      	ldr	r2, [r7, #4]
 8004c22:	68b9      	ldr	r1, [r7, #8]
 8004c24:	4618      	mov	r0, r3
 8004c26:	f000 fc61 	bl	80054ec <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004c2a:	6978      	ldr	r0, [r7, #20]
 8004c2c:	f7ff ff26 	bl	8004a7c <prvUnlockQueue>
	}
 8004c30:	bf00      	nop
 8004c32:	3718      	adds	r7, #24
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bd80      	pop	{r7, pc}

08004c38 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b08e      	sub	sp, #56	; 0x38
 8004c3c:	af04      	add	r7, sp, #16
 8004c3e:	60f8      	str	r0, [r7, #12]
 8004c40:	60b9      	str	r1, [r7, #8]
 8004c42:	607a      	str	r2, [r7, #4]
 8004c44:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004c46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d10a      	bne.n	8004c62 <xTaskCreateStatic+0x2a>
	__asm volatile
 8004c4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c50:	f383 8811 	msr	BASEPRI, r3
 8004c54:	f3bf 8f6f 	isb	sy
 8004c58:	f3bf 8f4f 	dsb	sy
 8004c5c:	623b      	str	r3, [r7, #32]
}
 8004c5e:	bf00      	nop
 8004c60:	e7fe      	b.n	8004c60 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004c62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d10a      	bne.n	8004c7e <xTaskCreateStatic+0x46>
	__asm volatile
 8004c68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c6c:	f383 8811 	msr	BASEPRI, r3
 8004c70:	f3bf 8f6f 	isb	sy
 8004c74:	f3bf 8f4f 	dsb	sy
 8004c78:	61fb      	str	r3, [r7, #28]
}
 8004c7a:	bf00      	nop
 8004c7c:	e7fe      	b.n	8004c7c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004c7e:	23a8      	movs	r3, #168	; 0xa8
 8004c80:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	2ba8      	cmp	r3, #168	; 0xa8
 8004c86:	d00a      	beq.n	8004c9e <xTaskCreateStatic+0x66>
	__asm volatile
 8004c88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c8c:	f383 8811 	msr	BASEPRI, r3
 8004c90:	f3bf 8f6f 	isb	sy
 8004c94:	f3bf 8f4f 	dsb	sy
 8004c98:	61bb      	str	r3, [r7, #24]
}
 8004c9a:	bf00      	nop
 8004c9c:	e7fe      	b.n	8004c9c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004c9e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004ca0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d01e      	beq.n	8004ce4 <xTaskCreateStatic+0xac>
 8004ca6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d01b      	beq.n	8004ce4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004cac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cae:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cb2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004cb4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cb8:	2202      	movs	r2, #2
 8004cba:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	9303      	str	r3, [sp, #12]
 8004cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cc4:	9302      	str	r3, [sp, #8]
 8004cc6:	f107 0314 	add.w	r3, r7, #20
 8004cca:	9301      	str	r3, [sp, #4]
 8004ccc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cce:	9300      	str	r3, [sp, #0]
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	687a      	ldr	r2, [r7, #4]
 8004cd4:	68b9      	ldr	r1, [r7, #8]
 8004cd6:	68f8      	ldr	r0, [r7, #12]
 8004cd8:	f000 f850 	bl	8004d7c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004cdc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004cde:	f000 f8f3 	bl	8004ec8 <prvAddNewTaskToReadyList>
 8004ce2:	e001      	b.n	8004ce8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004ce8:	697b      	ldr	r3, [r7, #20]
	}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3728      	adds	r7, #40	; 0x28
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}

08004cf2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004cf2:	b580      	push	{r7, lr}
 8004cf4:	b08c      	sub	sp, #48	; 0x30
 8004cf6:	af04      	add	r7, sp, #16
 8004cf8:	60f8      	str	r0, [r7, #12]
 8004cfa:	60b9      	str	r1, [r7, #8]
 8004cfc:	603b      	str	r3, [r7, #0]
 8004cfe:	4613      	mov	r3, r2
 8004d00:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004d02:	88fb      	ldrh	r3, [r7, #6]
 8004d04:	009b      	lsls	r3, r3, #2
 8004d06:	4618      	mov	r0, r3
 8004d08:	f001 fc5e 	bl	80065c8 <pvPortMalloc>
 8004d0c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d00e      	beq.n	8004d32 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004d14:	20a8      	movs	r0, #168	; 0xa8
 8004d16:	f001 fc57 	bl	80065c8 <pvPortMalloc>
 8004d1a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004d1c:	69fb      	ldr	r3, [r7, #28]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d003      	beq.n	8004d2a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004d22:	69fb      	ldr	r3, [r7, #28]
 8004d24:	697a      	ldr	r2, [r7, #20]
 8004d26:	631a      	str	r2, [r3, #48]	; 0x30
 8004d28:	e005      	b.n	8004d36 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004d2a:	6978      	ldr	r0, [r7, #20]
 8004d2c:	f001 fd18 	bl	8006760 <vPortFree>
 8004d30:	e001      	b.n	8004d36 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004d32:	2300      	movs	r3, #0
 8004d34:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004d36:	69fb      	ldr	r3, [r7, #28]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d017      	beq.n	8004d6c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004d3c:	69fb      	ldr	r3, [r7, #28]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004d44:	88fa      	ldrh	r2, [r7, #6]
 8004d46:	2300      	movs	r3, #0
 8004d48:	9303      	str	r3, [sp, #12]
 8004d4a:	69fb      	ldr	r3, [r7, #28]
 8004d4c:	9302      	str	r3, [sp, #8]
 8004d4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d50:	9301      	str	r3, [sp, #4]
 8004d52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d54:	9300      	str	r3, [sp, #0]
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	68b9      	ldr	r1, [r7, #8]
 8004d5a:	68f8      	ldr	r0, [r7, #12]
 8004d5c:	f000 f80e 	bl	8004d7c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004d60:	69f8      	ldr	r0, [r7, #28]
 8004d62:	f000 f8b1 	bl	8004ec8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004d66:	2301      	movs	r3, #1
 8004d68:	61bb      	str	r3, [r7, #24]
 8004d6a:	e002      	b.n	8004d72 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004d6c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004d70:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004d72:	69bb      	ldr	r3, [r7, #24]
	}
 8004d74:	4618      	mov	r0, r3
 8004d76:	3720      	adds	r7, #32
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bd80      	pop	{r7, pc}

08004d7c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b088      	sub	sp, #32
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	60f8      	str	r0, [r7, #12]
 8004d84:	60b9      	str	r1, [r7, #8]
 8004d86:	607a      	str	r2, [r7, #4]
 8004d88:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004d8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d8c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	009b      	lsls	r3, r3, #2
 8004d92:	461a      	mov	r2, r3
 8004d94:	21a5      	movs	r1, #165	; 0xa5
 8004d96:	f002 f809 	bl	8006dac <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004d9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004da4:	3b01      	subs	r3, #1
 8004da6:	009b      	lsls	r3, r3, #2
 8004da8:	4413      	add	r3, r2
 8004daa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004dac:	69bb      	ldr	r3, [r7, #24]
 8004dae:	f023 0307 	bic.w	r3, r3, #7
 8004db2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004db4:	69bb      	ldr	r3, [r7, #24]
 8004db6:	f003 0307 	and.w	r3, r3, #7
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d00a      	beq.n	8004dd4 <prvInitialiseNewTask+0x58>
	__asm volatile
 8004dbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dc2:	f383 8811 	msr	BASEPRI, r3
 8004dc6:	f3bf 8f6f 	isb	sy
 8004dca:	f3bf 8f4f 	dsb	sy
 8004dce:	617b      	str	r3, [r7, #20]
}
 8004dd0:	bf00      	nop
 8004dd2:	e7fe      	b.n	8004dd2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d01f      	beq.n	8004e1a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004dda:	2300      	movs	r3, #0
 8004ddc:	61fb      	str	r3, [r7, #28]
 8004dde:	e012      	b.n	8004e06 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004de0:	68ba      	ldr	r2, [r7, #8]
 8004de2:	69fb      	ldr	r3, [r7, #28]
 8004de4:	4413      	add	r3, r2
 8004de6:	7819      	ldrb	r1, [r3, #0]
 8004de8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004dea:	69fb      	ldr	r3, [r7, #28]
 8004dec:	4413      	add	r3, r2
 8004dee:	3334      	adds	r3, #52	; 0x34
 8004df0:	460a      	mov	r2, r1
 8004df2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004df4:	68ba      	ldr	r2, [r7, #8]
 8004df6:	69fb      	ldr	r3, [r7, #28]
 8004df8:	4413      	add	r3, r2
 8004dfa:	781b      	ldrb	r3, [r3, #0]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d006      	beq.n	8004e0e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004e00:	69fb      	ldr	r3, [r7, #28]
 8004e02:	3301      	adds	r3, #1
 8004e04:	61fb      	str	r3, [r7, #28]
 8004e06:	69fb      	ldr	r3, [r7, #28]
 8004e08:	2b0f      	cmp	r3, #15
 8004e0a:	d9e9      	bls.n	8004de0 <prvInitialiseNewTask+0x64>
 8004e0c:	e000      	b.n	8004e10 <prvInitialiseNewTask+0x94>
			{
				break;
 8004e0e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004e10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e12:	2200      	movs	r2, #0
 8004e14:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004e18:	e003      	b.n	8004e22 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004e1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004e22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e24:	2b37      	cmp	r3, #55	; 0x37
 8004e26:	d901      	bls.n	8004e2c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004e28:	2337      	movs	r3, #55	; 0x37
 8004e2a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004e2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e2e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004e30:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004e32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e34:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004e36:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004e38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004e3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e40:	3304      	adds	r3, #4
 8004e42:	4618      	mov	r0, r3
 8004e44:	f7ff f8be 	bl	8003fc4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004e48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e4a:	3318      	adds	r3, #24
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	f7ff f8b9 	bl	8003fc4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004e52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e56:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e5a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004e5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e60:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004e62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e66:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004e68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004e70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e72:	2200      	movs	r2, #0
 8004e74:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004e78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e7a:	3354      	adds	r3, #84	; 0x54
 8004e7c:	224c      	movs	r2, #76	; 0x4c
 8004e7e:	2100      	movs	r1, #0
 8004e80:	4618      	mov	r0, r3
 8004e82:	f001 ff93 	bl	8006dac <memset>
 8004e86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e88:	4a0c      	ldr	r2, [pc, #48]	; (8004ebc <prvInitialiseNewTask+0x140>)
 8004e8a:	659a      	str	r2, [r3, #88]	; 0x58
 8004e8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e8e:	4a0c      	ldr	r2, [pc, #48]	; (8004ec0 <prvInitialiseNewTask+0x144>)
 8004e90:	65da      	str	r2, [r3, #92]	; 0x5c
 8004e92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e94:	4a0b      	ldr	r2, [pc, #44]	; (8004ec4 <prvInitialiseNewTask+0x148>)
 8004e96:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004e98:	683a      	ldr	r2, [r7, #0]
 8004e9a:	68f9      	ldr	r1, [r7, #12]
 8004e9c:	69b8      	ldr	r0, [r7, #24]
 8004e9e:	f001 f941 	bl	8006124 <pxPortInitialiseStack>
 8004ea2:	4602      	mov	r2, r0
 8004ea4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ea6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004ea8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d002      	beq.n	8004eb4 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004eae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004eb0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004eb2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004eb4:	bf00      	nop
 8004eb6:	3720      	adds	r7, #32
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	bd80      	pop	{r7, pc}
 8004ebc:	20001b1c 	.word	0x20001b1c
 8004ec0:	20001b84 	.word	0x20001b84
 8004ec4:	20001bec 	.word	0x20001bec

08004ec8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b082      	sub	sp, #8
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004ed0:	f001 fa58 	bl	8006384 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004ed4:	4b2d      	ldr	r3, [pc, #180]	; (8004f8c <prvAddNewTaskToReadyList+0xc4>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	3301      	adds	r3, #1
 8004eda:	4a2c      	ldr	r2, [pc, #176]	; (8004f8c <prvAddNewTaskToReadyList+0xc4>)
 8004edc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004ede:	4b2c      	ldr	r3, [pc, #176]	; (8004f90 <prvAddNewTaskToReadyList+0xc8>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d109      	bne.n	8004efa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004ee6:	4a2a      	ldr	r2, [pc, #168]	; (8004f90 <prvAddNewTaskToReadyList+0xc8>)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004eec:	4b27      	ldr	r3, [pc, #156]	; (8004f8c <prvAddNewTaskToReadyList+0xc4>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	2b01      	cmp	r3, #1
 8004ef2:	d110      	bne.n	8004f16 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004ef4:	f000 fc26 	bl	8005744 <prvInitialiseTaskLists>
 8004ef8:	e00d      	b.n	8004f16 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004efa:	4b26      	ldr	r3, [pc, #152]	; (8004f94 <prvAddNewTaskToReadyList+0xcc>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d109      	bne.n	8004f16 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004f02:	4b23      	ldr	r3, [pc, #140]	; (8004f90 <prvAddNewTaskToReadyList+0xc8>)
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f0c:	429a      	cmp	r2, r3
 8004f0e:	d802      	bhi.n	8004f16 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004f10:	4a1f      	ldr	r2, [pc, #124]	; (8004f90 <prvAddNewTaskToReadyList+0xc8>)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004f16:	4b20      	ldr	r3, [pc, #128]	; (8004f98 <prvAddNewTaskToReadyList+0xd0>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	3301      	adds	r3, #1
 8004f1c:	4a1e      	ldr	r2, [pc, #120]	; (8004f98 <prvAddNewTaskToReadyList+0xd0>)
 8004f1e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004f20:	4b1d      	ldr	r3, [pc, #116]	; (8004f98 <prvAddNewTaskToReadyList+0xd0>)
 8004f22:	681a      	ldr	r2, [r3, #0]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f2c:	4b1b      	ldr	r3, [pc, #108]	; (8004f9c <prvAddNewTaskToReadyList+0xd4>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	429a      	cmp	r2, r3
 8004f32:	d903      	bls.n	8004f3c <prvAddNewTaskToReadyList+0x74>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f38:	4a18      	ldr	r2, [pc, #96]	; (8004f9c <prvAddNewTaskToReadyList+0xd4>)
 8004f3a:	6013      	str	r3, [r2, #0]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f40:	4613      	mov	r3, r2
 8004f42:	009b      	lsls	r3, r3, #2
 8004f44:	4413      	add	r3, r2
 8004f46:	009b      	lsls	r3, r3, #2
 8004f48:	4a15      	ldr	r2, [pc, #84]	; (8004fa0 <prvAddNewTaskToReadyList+0xd8>)
 8004f4a:	441a      	add	r2, r3
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	3304      	adds	r3, #4
 8004f50:	4619      	mov	r1, r3
 8004f52:	4610      	mov	r0, r2
 8004f54:	f7ff f843 	bl	8003fde <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004f58:	f001 fa44 	bl	80063e4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004f5c:	4b0d      	ldr	r3, [pc, #52]	; (8004f94 <prvAddNewTaskToReadyList+0xcc>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d00e      	beq.n	8004f82 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004f64:	4b0a      	ldr	r3, [pc, #40]	; (8004f90 <prvAddNewTaskToReadyList+0xc8>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f6e:	429a      	cmp	r2, r3
 8004f70:	d207      	bcs.n	8004f82 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004f72:	4b0c      	ldr	r3, [pc, #48]	; (8004fa4 <prvAddNewTaskToReadyList+0xdc>)
 8004f74:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f78:	601a      	str	r2, [r3, #0]
 8004f7a:	f3bf 8f4f 	dsb	sy
 8004f7e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004f82:	bf00      	nop
 8004f84:	3708      	adds	r7, #8
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}
 8004f8a:	bf00      	nop
 8004f8c:	20000de4 	.word	0x20000de4
 8004f90:	20000910 	.word	0x20000910
 8004f94:	20000df0 	.word	0x20000df0
 8004f98:	20000e00 	.word	0x20000e00
 8004f9c:	20000dec 	.word	0x20000dec
 8004fa0:	20000914 	.word	0x20000914
 8004fa4:	e000ed04 	.word	0xe000ed04

08004fa8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b084      	sub	sp, #16
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d017      	beq.n	8004fea <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004fba:	4b13      	ldr	r3, [pc, #76]	; (8005008 <vTaskDelay+0x60>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d00a      	beq.n	8004fd8 <vTaskDelay+0x30>
	__asm volatile
 8004fc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fc6:	f383 8811 	msr	BASEPRI, r3
 8004fca:	f3bf 8f6f 	isb	sy
 8004fce:	f3bf 8f4f 	dsb	sy
 8004fd2:	60bb      	str	r3, [r7, #8]
}
 8004fd4:	bf00      	nop
 8004fd6:	e7fe      	b.n	8004fd6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004fd8:	f000 f88a 	bl	80050f0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004fdc:	2100      	movs	r1, #0
 8004fde:	6878      	ldr	r0, [r7, #4]
 8004fe0:	f000 fcfe 	bl	80059e0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004fe4:	f000 f892 	bl	800510c <xTaskResumeAll>
 8004fe8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d107      	bne.n	8005000 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8004ff0:	4b06      	ldr	r3, [pc, #24]	; (800500c <vTaskDelay+0x64>)
 8004ff2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ff6:	601a      	str	r2, [r3, #0]
 8004ff8:	f3bf 8f4f 	dsb	sy
 8004ffc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005000:	bf00      	nop
 8005002:	3710      	adds	r7, #16
 8005004:	46bd      	mov	sp, r7
 8005006:	bd80      	pop	{r7, pc}
 8005008:	20000e0c 	.word	0x20000e0c
 800500c:	e000ed04 	.word	0xe000ed04

08005010 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b08a      	sub	sp, #40	; 0x28
 8005014:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005016:	2300      	movs	r3, #0
 8005018:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800501a:	2300      	movs	r3, #0
 800501c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800501e:	463a      	mov	r2, r7
 8005020:	1d39      	adds	r1, r7, #4
 8005022:	f107 0308 	add.w	r3, r7, #8
 8005026:	4618      	mov	r0, r3
 8005028:	f7fe ff78 	bl	8003f1c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800502c:	6839      	ldr	r1, [r7, #0]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	68ba      	ldr	r2, [r7, #8]
 8005032:	9202      	str	r2, [sp, #8]
 8005034:	9301      	str	r3, [sp, #4]
 8005036:	2300      	movs	r3, #0
 8005038:	9300      	str	r3, [sp, #0]
 800503a:	2300      	movs	r3, #0
 800503c:	460a      	mov	r2, r1
 800503e:	4924      	ldr	r1, [pc, #144]	; (80050d0 <vTaskStartScheduler+0xc0>)
 8005040:	4824      	ldr	r0, [pc, #144]	; (80050d4 <vTaskStartScheduler+0xc4>)
 8005042:	f7ff fdf9 	bl	8004c38 <xTaskCreateStatic>
 8005046:	4603      	mov	r3, r0
 8005048:	4a23      	ldr	r2, [pc, #140]	; (80050d8 <vTaskStartScheduler+0xc8>)
 800504a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800504c:	4b22      	ldr	r3, [pc, #136]	; (80050d8 <vTaskStartScheduler+0xc8>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d002      	beq.n	800505a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005054:	2301      	movs	r3, #1
 8005056:	617b      	str	r3, [r7, #20]
 8005058:	e001      	b.n	800505e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800505a:	2300      	movs	r3, #0
 800505c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800505e:	697b      	ldr	r3, [r7, #20]
 8005060:	2b01      	cmp	r3, #1
 8005062:	d102      	bne.n	800506a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005064:	f000 fd10 	bl	8005a88 <xTimerCreateTimerTask>
 8005068:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800506a:	697b      	ldr	r3, [r7, #20]
 800506c:	2b01      	cmp	r3, #1
 800506e:	d11b      	bne.n	80050a8 <vTaskStartScheduler+0x98>
	__asm volatile
 8005070:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005074:	f383 8811 	msr	BASEPRI, r3
 8005078:	f3bf 8f6f 	isb	sy
 800507c:	f3bf 8f4f 	dsb	sy
 8005080:	613b      	str	r3, [r7, #16]
}
 8005082:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005084:	4b15      	ldr	r3, [pc, #84]	; (80050dc <vTaskStartScheduler+0xcc>)
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	3354      	adds	r3, #84	; 0x54
 800508a:	4a15      	ldr	r2, [pc, #84]	; (80050e0 <vTaskStartScheduler+0xd0>)
 800508c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800508e:	4b15      	ldr	r3, [pc, #84]	; (80050e4 <vTaskStartScheduler+0xd4>)
 8005090:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005094:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005096:	4b14      	ldr	r3, [pc, #80]	; (80050e8 <vTaskStartScheduler+0xd8>)
 8005098:	2201      	movs	r2, #1
 800509a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800509c:	4b13      	ldr	r3, [pc, #76]	; (80050ec <vTaskStartScheduler+0xdc>)
 800509e:	2200      	movs	r2, #0
 80050a0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80050a2:	f001 f8cd 	bl	8006240 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80050a6:	e00e      	b.n	80050c6 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80050ae:	d10a      	bne.n	80050c6 <vTaskStartScheduler+0xb6>
	__asm volatile
 80050b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050b4:	f383 8811 	msr	BASEPRI, r3
 80050b8:	f3bf 8f6f 	isb	sy
 80050bc:	f3bf 8f4f 	dsb	sy
 80050c0:	60fb      	str	r3, [r7, #12]
}
 80050c2:	bf00      	nop
 80050c4:	e7fe      	b.n	80050c4 <vTaskStartScheduler+0xb4>
}
 80050c6:	bf00      	nop
 80050c8:	3718      	adds	r7, #24
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}
 80050ce:	bf00      	nop
 80050d0:	08007a0c 	.word	0x08007a0c
 80050d4:	08005715 	.word	0x08005715
 80050d8:	20000e08 	.word	0x20000e08
 80050dc:	20000910 	.word	0x20000910
 80050e0:	20000070 	.word	0x20000070
 80050e4:	20000e04 	.word	0x20000e04
 80050e8:	20000df0 	.word	0x20000df0
 80050ec:	20000de8 	.word	0x20000de8

080050f0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80050f0:	b480      	push	{r7}
 80050f2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80050f4:	4b04      	ldr	r3, [pc, #16]	; (8005108 <vTaskSuspendAll+0x18>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	3301      	adds	r3, #1
 80050fa:	4a03      	ldr	r2, [pc, #12]	; (8005108 <vTaskSuspendAll+0x18>)
 80050fc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80050fe:	bf00      	nop
 8005100:	46bd      	mov	sp, r7
 8005102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005106:	4770      	bx	lr
 8005108:	20000e0c 	.word	0x20000e0c

0800510c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b084      	sub	sp, #16
 8005110:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005112:	2300      	movs	r3, #0
 8005114:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005116:	2300      	movs	r3, #0
 8005118:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800511a:	4b42      	ldr	r3, [pc, #264]	; (8005224 <xTaskResumeAll+0x118>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d10a      	bne.n	8005138 <xTaskResumeAll+0x2c>
	__asm volatile
 8005122:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005126:	f383 8811 	msr	BASEPRI, r3
 800512a:	f3bf 8f6f 	isb	sy
 800512e:	f3bf 8f4f 	dsb	sy
 8005132:	603b      	str	r3, [r7, #0]
}
 8005134:	bf00      	nop
 8005136:	e7fe      	b.n	8005136 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005138:	f001 f924 	bl	8006384 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800513c:	4b39      	ldr	r3, [pc, #228]	; (8005224 <xTaskResumeAll+0x118>)
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	3b01      	subs	r3, #1
 8005142:	4a38      	ldr	r2, [pc, #224]	; (8005224 <xTaskResumeAll+0x118>)
 8005144:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005146:	4b37      	ldr	r3, [pc, #220]	; (8005224 <xTaskResumeAll+0x118>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d162      	bne.n	8005214 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800514e:	4b36      	ldr	r3, [pc, #216]	; (8005228 <xTaskResumeAll+0x11c>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d05e      	beq.n	8005214 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005156:	e02f      	b.n	80051b8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005158:	4b34      	ldr	r3, [pc, #208]	; (800522c <xTaskResumeAll+0x120>)
 800515a:	68db      	ldr	r3, [r3, #12]
 800515c:	68db      	ldr	r3, [r3, #12]
 800515e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	3318      	adds	r3, #24
 8005164:	4618      	mov	r0, r3
 8005166:	f7fe ff97 	bl	8004098 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	3304      	adds	r3, #4
 800516e:	4618      	mov	r0, r3
 8005170:	f7fe ff92 	bl	8004098 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005178:	4b2d      	ldr	r3, [pc, #180]	; (8005230 <xTaskResumeAll+0x124>)
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	429a      	cmp	r2, r3
 800517e:	d903      	bls.n	8005188 <xTaskResumeAll+0x7c>
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005184:	4a2a      	ldr	r2, [pc, #168]	; (8005230 <xTaskResumeAll+0x124>)
 8005186:	6013      	str	r3, [r2, #0]
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800518c:	4613      	mov	r3, r2
 800518e:	009b      	lsls	r3, r3, #2
 8005190:	4413      	add	r3, r2
 8005192:	009b      	lsls	r3, r3, #2
 8005194:	4a27      	ldr	r2, [pc, #156]	; (8005234 <xTaskResumeAll+0x128>)
 8005196:	441a      	add	r2, r3
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	3304      	adds	r3, #4
 800519c:	4619      	mov	r1, r3
 800519e:	4610      	mov	r0, r2
 80051a0:	f7fe ff1d 	bl	8003fde <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051a8:	4b23      	ldr	r3, [pc, #140]	; (8005238 <xTaskResumeAll+0x12c>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051ae:	429a      	cmp	r2, r3
 80051b0:	d302      	bcc.n	80051b8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80051b2:	4b22      	ldr	r3, [pc, #136]	; (800523c <xTaskResumeAll+0x130>)
 80051b4:	2201      	movs	r2, #1
 80051b6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80051b8:	4b1c      	ldr	r3, [pc, #112]	; (800522c <xTaskResumeAll+0x120>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d1cb      	bne.n	8005158 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d001      	beq.n	80051ca <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80051c6:	f000 fb5f 	bl	8005888 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80051ca:	4b1d      	ldr	r3, [pc, #116]	; (8005240 <xTaskResumeAll+0x134>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d010      	beq.n	80051f8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80051d6:	f000 f847 	bl	8005268 <xTaskIncrementTick>
 80051da:	4603      	mov	r3, r0
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d002      	beq.n	80051e6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80051e0:	4b16      	ldr	r3, [pc, #88]	; (800523c <xTaskResumeAll+0x130>)
 80051e2:	2201      	movs	r2, #1
 80051e4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	3b01      	subs	r3, #1
 80051ea:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d1f1      	bne.n	80051d6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80051f2:	4b13      	ldr	r3, [pc, #76]	; (8005240 <xTaskResumeAll+0x134>)
 80051f4:	2200      	movs	r2, #0
 80051f6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80051f8:	4b10      	ldr	r3, [pc, #64]	; (800523c <xTaskResumeAll+0x130>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d009      	beq.n	8005214 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005200:	2301      	movs	r3, #1
 8005202:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005204:	4b0f      	ldr	r3, [pc, #60]	; (8005244 <xTaskResumeAll+0x138>)
 8005206:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800520a:	601a      	str	r2, [r3, #0]
 800520c:	f3bf 8f4f 	dsb	sy
 8005210:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005214:	f001 f8e6 	bl	80063e4 <vPortExitCritical>

	return xAlreadyYielded;
 8005218:	68bb      	ldr	r3, [r7, #8]
}
 800521a:	4618      	mov	r0, r3
 800521c:	3710      	adds	r7, #16
 800521e:	46bd      	mov	sp, r7
 8005220:	bd80      	pop	{r7, pc}
 8005222:	bf00      	nop
 8005224:	20000e0c 	.word	0x20000e0c
 8005228:	20000de4 	.word	0x20000de4
 800522c:	20000da4 	.word	0x20000da4
 8005230:	20000dec 	.word	0x20000dec
 8005234:	20000914 	.word	0x20000914
 8005238:	20000910 	.word	0x20000910
 800523c:	20000df8 	.word	0x20000df8
 8005240:	20000df4 	.word	0x20000df4
 8005244:	e000ed04 	.word	0xe000ed04

08005248 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005248:	b480      	push	{r7}
 800524a:	b083      	sub	sp, #12
 800524c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800524e:	4b05      	ldr	r3, [pc, #20]	; (8005264 <xTaskGetTickCount+0x1c>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005254:	687b      	ldr	r3, [r7, #4]
}
 8005256:	4618      	mov	r0, r3
 8005258:	370c      	adds	r7, #12
 800525a:	46bd      	mov	sp, r7
 800525c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005260:	4770      	bx	lr
 8005262:	bf00      	nop
 8005264:	20000de8 	.word	0x20000de8

08005268 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005268:	b580      	push	{r7, lr}
 800526a:	b086      	sub	sp, #24
 800526c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800526e:	2300      	movs	r3, #0
 8005270:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005272:	4b4f      	ldr	r3, [pc, #316]	; (80053b0 <xTaskIncrementTick+0x148>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	2b00      	cmp	r3, #0
 8005278:	f040 808f 	bne.w	800539a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800527c:	4b4d      	ldr	r3, [pc, #308]	; (80053b4 <xTaskIncrementTick+0x14c>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	3301      	adds	r3, #1
 8005282:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005284:	4a4b      	ldr	r2, [pc, #300]	; (80053b4 <xTaskIncrementTick+0x14c>)
 8005286:	693b      	ldr	r3, [r7, #16]
 8005288:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800528a:	693b      	ldr	r3, [r7, #16]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d120      	bne.n	80052d2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005290:	4b49      	ldr	r3, [pc, #292]	; (80053b8 <xTaskIncrementTick+0x150>)
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d00a      	beq.n	80052b0 <xTaskIncrementTick+0x48>
	__asm volatile
 800529a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800529e:	f383 8811 	msr	BASEPRI, r3
 80052a2:	f3bf 8f6f 	isb	sy
 80052a6:	f3bf 8f4f 	dsb	sy
 80052aa:	603b      	str	r3, [r7, #0]
}
 80052ac:	bf00      	nop
 80052ae:	e7fe      	b.n	80052ae <xTaskIncrementTick+0x46>
 80052b0:	4b41      	ldr	r3, [pc, #260]	; (80053b8 <xTaskIncrementTick+0x150>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	60fb      	str	r3, [r7, #12]
 80052b6:	4b41      	ldr	r3, [pc, #260]	; (80053bc <xTaskIncrementTick+0x154>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4a3f      	ldr	r2, [pc, #252]	; (80053b8 <xTaskIncrementTick+0x150>)
 80052bc:	6013      	str	r3, [r2, #0]
 80052be:	4a3f      	ldr	r2, [pc, #252]	; (80053bc <xTaskIncrementTick+0x154>)
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	6013      	str	r3, [r2, #0]
 80052c4:	4b3e      	ldr	r3, [pc, #248]	; (80053c0 <xTaskIncrementTick+0x158>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	3301      	adds	r3, #1
 80052ca:	4a3d      	ldr	r2, [pc, #244]	; (80053c0 <xTaskIncrementTick+0x158>)
 80052cc:	6013      	str	r3, [r2, #0]
 80052ce:	f000 fadb 	bl	8005888 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80052d2:	4b3c      	ldr	r3, [pc, #240]	; (80053c4 <xTaskIncrementTick+0x15c>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	693a      	ldr	r2, [r7, #16]
 80052d8:	429a      	cmp	r2, r3
 80052da:	d349      	bcc.n	8005370 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80052dc:	4b36      	ldr	r3, [pc, #216]	; (80053b8 <xTaskIncrementTick+0x150>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d104      	bne.n	80052f0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80052e6:	4b37      	ldr	r3, [pc, #220]	; (80053c4 <xTaskIncrementTick+0x15c>)
 80052e8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80052ec:	601a      	str	r2, [r3, #0]
					break;
 80052ee:	e03f      	b.n	8005370 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052f0:	4b31      	ldr	r3, [pc, #196]	; (80053b8 <xTaskIncrementTick+0x150>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	68db      	ldr	r3, [r3, #12]
 80052f6:	68db      	ldr	r3, [r3, #12]
 80052f8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005300:	693a      	ldr	r2, [r7, #16]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	429a      	cmp	r2, r3
 8005306:	d203      	bcs.n	8005310 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005308:	4a2e      	ldr	r2, [pc, #184]	; (80053c4 <xTaskIncrementTick+0x15c>)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800530e:	e02f      	b.n	8005370 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	3304      	adds	r3, #4
 8005314:	4618      	mov	r0, r3
 8005316:	f7fe febf 	bl	8004098 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800531a:	68bb      	ldr	r3, [r7, #8]
 800531c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800531e:	2b00      	cmp	r3, #0
 8005320:	d004      	beq.n	800532c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	3318      	adds	r3, #24
 8005326:	4618      	mov	r0, r3
 8005328:	f7fe feb6 	bl	8004098 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005330:	4b25      	ldr	r3, [pc, #148]	; (80053c8 <xTaskIncrementTick+0x160>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	429a      	cmp	r2, r3
 8005336:	d903      	bls.n	8005340 <xTaskIncrementTick+0xd8>
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800533c:	4a22      	ldr	r2, [pc, #136]	; (80053c8 <xTaskIncrementTick+0x160>)
 800533e:	6013      	str	r3, [r2, #0]
 8005340:	68bb      	ldr	r3, [r7, #8]
 8005342:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005344:	4613      	mov	r3, r2
 8005346:	009b      	lsls	r3, r3, #2
 8005348:	4413      	add	r3, r2
 800534a:	009b      	lsls	r3, r3, #2
 800534c:	4a1f      	ldr	r2, [pc, #124]	; (80053cc <xTaskIncrementTick+0x164>)
 800534e:	441a      	add	r2, r3
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	3304      	adds	r3, #4
 8005354:	4619      	mov	r1, r3
 8005356:	4610      	mov	r0, r2
 8005358:	f7fe fe41 	bl	8003fde <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005360:	4b1b      	ldr	r3, [pc, #108]	; (80053d0 <xTaskIncrementTick+0x168>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005366:	429a      	cmp	r2, r3
 8005368:	d3b8      	bcc.n	80052dc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800536a:	2301      	movs	r3, #1
 800536c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800536e:	e7b5      	b.n	80052dc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005370:	4b17      	ldr	r3, [pc, #92]	; (80053d0 <xTaskIncrementTick+0x168>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005376:	4915      	ldr	r1, [pc, #84]	; (80053cc <xTaskIncrementTick+0x164>)
 8005378:	4613      	mov	r3, r2
 800537a:	009b      	lsls	r3, r3, #2
 800537c:	4413      	add	r3, r2
 800537e:	009b      	lsls	r3, r3, #2
 8005380:	440b      	add	r3, r1
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	2b01      	cmp	r3, #1
 8005386:	d901      	bls.n	800538c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005388:	2301      	movs	r3, #1
 800538a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800538c:	4b11      	ldr	r3, [pc, #68]	; (80053d4 <xTaskIncrementTick+0x16c>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	2b00      	cmp	r3, #0
 8005392:	d007      	beq.n	80053a4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005394:	2301      	movs	r3, #1
 8005396:	617b      	str	r3, [r7, #20]
 8005398:	e004      	b.n	80053a4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800539a:	4b0f      	ldr	r3, [pc, #60]	; (80053d8 <xTaskIncrementTick+0x170>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	3301      	adds	r3, #1
 80053a0:	4a0d      	ldr	r2, [pc, #52]	; (80053d8 <xTaskIncrementTick+0x170>)
 80053a2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80053a4:	697b      	ldr	r3, [r7, #20]
}
 80053a6:	4618      	mov	r0, r3
 80053a8:	3718      	adds	r7, #24
 80053aa:	46bd      	mov	sp, r7
 80053ac:	bd80      	pop	{r7, pc}
 80053ae:	bf00      	nop
 80053b0:	20000e0c 	.word	0x20000e0c
 80053b4:	20000de8 	.word	0x20000de8
 80053b8:	20000d9c 	.word	0x20000d9c
 80053bc:	20000da0 	.word	0x20000da0
 80053c0:	20000dfc 	.word	0x20000dfc
 80053c4:	20000e04 	.word	0x20000e04
 80053c8:	20000dec 	.word	0x20000dec
 80053cc:	20000914 	.word	0x20000914
 80053d0:	20000910 	.word	0x20000910
 80053d4:	20000df8 	.word	0x20000df8
 80053d8:	20000df4 	.word	0x20000df4

080053dc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80053dc:	b480      	push	{r7}
 80053de:	b085      	sub	sp, #20
 80053e0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80053e2:	4b2a      	ldr	r3, [pc, #168]	; (800548c <vTaskSwitchContext+0xb0>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d003      	beq.n	80053f2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80053ea:	4b29      	ldr	r3, [pc, #164]	; (8005490 <vTaskSwitchContext+0xb4>)
 80053ec:	2201      	movs	r2, #1
 80053ee:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80053f0:	e046      	b.n	8005480 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80053f2:	4b27      	ldr	r3, [pc, #156]	; (8005490 <vTaskSwitchContext+0xb4>)
 80053f4:	2200      	movs	r2, #0
 80053f6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053f8:	4b26      	ldr	r3, [pc, #152]	; (8005494 <vTaskSwitchContext+0xb8>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	60fb      	str	r3, [r7, #12]
 80053fe:	e010      	b.n	8005422 <vTaskSwitchContext+0x46>
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	2b00      	cmp	r3, #0
 8005404:	d10a      	bne.n	800541c <vTaskSwitchContext+0x40>
	__asm volatile
 8005406:	f04f 0350 	mov.w	r3, #80	; 0x50
 800540a:	f383 8811 	msr	BASEPRI, r3
 800540e:	f3bf 8f6f 	isb	sy
 8005412:	f3bf 8f4f 	dsb	sy
 8005416:	607b      	str	r3, [r7, #4]
}
 8005418:	bf00      	nop
 800541a:	e7fe      	b.n	800541a <vTaskSwitchContext+0x3e>
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	3b01      	subs	r3, #1
 8005420:	60fb      	str	r3, [r7, #12]
 8005422:	491d      	ldr	r1, [pc, #116]	; (8005498 <vTaskSwitchContext+0xbc>)
 8005424:	68fa      	ldr	r2, [r7, #12]
 8005426:	4613      	mov	r3, r2
 8005428:	009b      	lsls	r3, r3, #2
 800542a:	4413      	add	r3, r2
 800542c:	009b      	lsls	r3, r3, #2
 800542e:	440b      	add	r3, r1
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d0e4      	beq.n	8005400 <vTaskSwitchContext+0x24>
 8005436:	68fa      	ldr	r2, [r7, #12]
 8005438:	4613      	mov	r3, r2
 800543a:	009b      	lsls	r3, r3, #2
 800543c:	4413      	add	r3, r2
 800543e:	009b      	lsls	r3, r3, #2
 8005440:	4a15      	ldr	r2, [pc, #84]	; (8005498 <vTaskSwitchContext+0xbc>)
 8005442:	4413      	add	r3, r2
 8005444:	60bb      	str	r3, [r7, #8]
 8005446:	68bb      	ldr	r3, [r7, #8]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	685a      	ldr	r2, [r3, #4]
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	605a      	str	r2, [r3, #4]
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	685a      	ldr	r2, [r3, #4]
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	3308      	adds	r3, #8
 8005458:	429a      	cmp	r2, r3
 800545a:	d104      	bne.n	8005466 <vTaskSwitchContext+0x8a>
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	685a      	ldr	r2, [r3, #4]
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	605a      	str	r2, [r3, #4]
 8005466:	68bb      	ldr	r3, [r7, #8]
 8005468:	685b      	ldr	r3, [r3, #4]
 800546a:	68db      	ldr	r3, [r3, #12]
 800546c:	4a0b      	ldr	r2, [pc, #44]	; (800549c <vTaskSwitchContext+0xc0>)
 800546e:	6013      	str	r3, [r2, #0]
 8005470:	4a08      	ldr	r2, [pc, #32]	; (8005494 <vTaskSwitchContext+0xb8>)
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005476:	4b09      	ldr	r3, [pc, #36]	; (800549c <vTaskSwitchContext+0xc0>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	3354      	adds	r3, #84	; 0x54
 800547c:	4a08      	ldr	r2, [pc, #32]	; (80054a0 <vTaskSwitchContext+0xc4>)
 800547e:	6013      	str	r3, [r2, #0]
}
 8005480:	bf00      	nop
 8005482:	3714      	adds	r7, #20
 8005484:	46bd      	mov	sp, r7
 8005486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548a:	4770      	bx	lr
 800548c:	20000e0c 	.word	0x20000e0c
 8005490:	20000df8 	.word	0x20000df8
 8005494:	20000dec 	.word	0x20000dec
 8005498:	20000914 	.word	0x20000914
 800549c:	20000910 	.word	0x20000910
 80054a0:	20000070 	.word	0x20000070

080054a4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b084      	sub	sp, #16
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
 80054ac:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d10a      	bne.n	80054ca <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80054b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054b8:	f383 8811 	msr	BASEPRI, r3
 80054bc:	f3bf 8f6f 	isb	sy
 80054c0:	f3bf 8f4f 	dsb	sy
 80054c4:	60fb      	str	r3, [r7, #12]
}
 80054c6:	bf00      	nop
 80054c8:	e7fe      	b.n	80054c8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80054ca:	4b07      	ldr	r3, [pc, #28]	; (80054e8 <vTaskPlaceOnEventList+0x44>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	3318      	adds	r3, #24
 80054d0:	4619      	mov	r1, r3
 80054d2:	6878      	ldr	r0, [r7, #4]
 80054d4:	f7fe fda7 	bl	8004026 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80054d8:	2101      	movs	r1, #1
 80054da:	6838      	ldr	r0, [r7, #0]
 80054dc:	f000 fa80 	bl	80059e0 <prvAddCurrentTaskToDelayedList>
}
 80054e0:	bf00      	nop
 80054e2:	3710      	adds	r7, #16
 80054e4:	46bd      	mov	sp, r7
 80054e6:	bd80      	pop	{r7, pc}
 80054e8:	20000910 	.word	0x20000910

080054ec <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b086      	sub	sp, #24
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	60f8      	str	r0, [r7, #12]
 80054f4:	60b9      	str	r1, [r7, #8]
 80054f6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d10a      	bne.n	8005514 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80054fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005502:	f383 8811 	msr	BASEPRI, r3
 8005506:	f3bf 8f6f 	isb	sy
 800550a:	f3bf 8f4f 	dsb	sy
 800550e:	617b      	str	r3, [r7, #20]
}
 8005510:	bf00      	nop
 8005512:	e7fe      	b.n	8005512 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005514:	4b0a      	ldr	r3, [pc, #40]	; (8005540 <vTaskPlaceOnEventListRestricted+0x54>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	3318      	adds	r3, #24
 800551a:	4619      	mov	r1, r3
 800551c:	68f8      	ldr	r0, [r7, #12]
 800551e:	f7fe fd5e 	bl	8003fde <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d002      	beq.n	800552e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8005528:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800552c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800552e:	6879      	ldr	r1, [r7, #4]
 8005530:	68b8      	ldr	r0, [r7, #8]
 8005532:	f000 fa55 	bl	80059e0 <prvAddCurrentTaskToDelayedList>
	}
 8005536:	bf00      	nop
 8005538:	3718      	adds	r7, #24
 800553a:	46bd      	mov	sp, r7
 800553c:	bd80      	pop	{r7, pc}
 800553e:	bf00      	nop
 8005540:	20000910 	.word	0x20000910

08005544 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b086      	sub	sp, #24
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	68db      	ldr	r3, [r3, #12]
 8005550:	68db      	ldr	r3, [r3, #12]
 8005552:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005554:	693b      	ldr	r3, [r7, #16]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d10a      	bne.n	8005570 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800555a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800555e:	f383 8811 	msr	BASEPRI, r3
 8005562:	f3bf 8f6f 	isb	sy
 8005566:	f3bf 8f4f 	dsb	sy
 800556a:	60fb      	str	r3, [r7, #12]
}
 800556c:	bf00      	nop
 800556e:	e7fe      	b.n	800556e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005570:	693b      	ldr	r3, [r7, #16]
 8005572:	3318      	adds	r3, #24
 8005574:	4618      	mov	r0, r3
 8005576:	f7fe fd8f 	bl	8004098 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800557a:	4b1e      	ldr	r3, [pc, #120]	; (80055f4 <xTaskRemoveFromEventList+0xb0>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d11d      	bne.n	80055be <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005582:	693b      	ldr	r3, [r7, #16]
 8005584:	3304      	adds	r3, #4
 8005586:	4618      	mov	r0, r3
 8005588:	f7fe fd86 	bl	8004098 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800558c:	693b      	ldr	r3, [r7, #16]
 800558e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005590:	4b19      	ldr	r3, [pc, #100]	; (80055f8 <xTaskRemoveFromEventList+0xb4>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	429a      	cmp	r2, r3
 8005596:	d903      	bls.n	80055a0 <xTaskRemoveFromEventList+0x5c>
 8005598:	693b      	ldr	r3, [r7, #16]
 800559a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800559c:	4a16      	ldr	r2, [pc, #88]	; (80055f8 <xTaskRemoveFromEventList+0xb4>)
 800559e:	6013      	str	r3, [r2, #0]
 80055a0:	693b      	ldr	r3, [r7, #16]
 80055a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055a4:	4613      	mov	r3, r2
 80055a6:	009b      	lsls	r3, r3, #2
 80055a8:	4413      	add	r3, r2
 80055aa:	009b      	lsls	r3, r3, #2
 80055ac:	4a13      	ldr	r2, [pc, #76]	; (80055fc <xTaskRemoveFromEventList+0xb8>)
 80055ae:	441a      	add	r2, r3
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	3304      	adds	r3, #4
 80055b4:	4619      	mov	r1, r3
 80055b6:	4610      	mov	r0, r2
 80055b8:	f7fe fd11 	bl	8003fde <vListInsertEnd>
 80055bc:	e005      	b.n	80055ca <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80055be:	693b      	ldr	r3, [r7, #16]
 80055c0:	3318      	adds	r3, #24
 80055c2:	4619      	mov	r1, r3
 80055c4:	480e      	ldr	r0, [pc, #56]	; (8005600 <xTaskRemoveFromEventList+0xbc>)
 80055c6:	f7fe fd0a 	bl	8003fde <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055ce:	4b0d      	ldr	r3, [pc, #52]	; (8005604 <xTaskRemoveFromEventList+0xc0>)
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055d4:	429a      	cmp	r2, r3
 80055d6:	d905      	bls.n	80055e4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80055d8:	2301      	movs	r3, #1
 80055da:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80055dc:	4b0a      	ldr	r3, [pc, #40]	; (8005608 <xTaskRemoveFromEventList+0xc4>)
 80055de:	2201      	movs	r2, #1
 80055e0:	601a      	str	r2, [r3, #0]
 80055e2:	e001      	b.n	80055e8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80055e4:	2300      	movs	r3, #0
 80055e6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80055e8:	697b      	ldr	r3, [r7, #20]
}
 80055ea:	4618      	mov	r0, r3
 80055ec:	3718      	adds	r7, #24
 80055ee:	46bd      	mov	sp, r7
 80055f0:	bd80      	pop	{r7, pc}
 80055f2:	bf00      	nop
 80055f4:	20000e0c 	.word	0x20000e0c
 80055f8:	20000dec 	.word	0x20000dec
 80055fc:	20000914 	.word	0x20000914
 8005600:	20000da4 	.word	0x20000da4
 8005604:	20000910 	.word	0x20000910
 8005608:	20000df8 	.word	0x20000df8

0800560c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800560c:	b480      	push	{r7}
 800560e:	b083      	sub	sp, #12
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005614:	4b06      	ldr	r3, [pc, #24]	; (8005630 <vTaskInternalSetTimeOutState+0x24>)
 8005616:	681a      	ldr	r2, [r3, #0]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800561c:	4b05      	ldr	r3, [pc, #20]	; (8005634 <vTaskInternalSetTimeOutState+0x28>)
 800561e:	681a      	ldr	r2, [r3, #0]
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	605a      	str	r2, [r3, #4]
}
 8005624:	bf00      	nop
 8005626:	370c      	adds	r7, #12
 8005628:	46bd      	mov	sp, r7
 800562a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562e:	4770      	bx	lr
 8005630:	20000dfc 	.word	0x20000dfc
 8005634:	20000de8 	.word	0x20000de8

08005638 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b088      	sub	sp, #32
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
 8005640:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d10a      	bne.n	800565e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8005648:	f04f 0350 	mov.w	r3, #80	; 0x50
 800564c:	f383 8811 	msr	BASEPRI, r3
 8005650:	f3bf 8f6f 	isb	sy
 8005654:	f3bf 8f4f 	dsb	sy
 8005658:	613b      	str	r3, [r7, #16]
}
 800565a:	bf00      	nop
 800565c:	e7fe      	b.n	800565c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d10a      	bne.n	800567a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005664:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005668:	f383 8811 	msr	BASEPRI, r3
 800566c:	f3bf 8f6f 	isb	sy
 8005670:	f3bf 8f4f 	dsb	sy
 8005674:	60fb      	str	r3, [r7, #12]
}
 8005676:	bf00      	nop
 8005678:	e7fe      	b.n	8005678 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800567a:	f000 fe83 	bl	8006384 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800567e:	4b1d      	ldr	r3, [pc, #116]	; (80056f4 <xTaskCheckForTimeOut+0xbc>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	69ba      	ldr	r2, [r7, #24]
 800568a:	1ad3      	subs	r3, r2, r3
 800568c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005696:	d102      	bne.n	800569e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005698:	2300      	movs	r3, #0
 800569a:	61fb      	str	r3, [r7, #28]
 800569c:	e023      	b.n	80056e6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681a      	ldr	r2, [r3, #0]
 80056a2:	4b15      	ldr	r3, [pc, #84]	; (80056f8 <xTaskCheckForTimeOut+0xc0>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	429a      	cmp	r2, r3
 80056a8:	d007      	beq.n	80056ba <xTaskCheckForTimeOut+0x82>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	69ba      	ldr	r2, [r7, #24]
 80056b0:	429a      	cmp	r2, r3
 80056b2:	d302      	bcc.n	80056ba <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80056b4:	2301      	movs	r3, #1
 80056b6:	61fb      	str	r3, [r7, #28]
 80056b8:	e015      	b.n	80056e6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	697a      	ldr	r2, [r7, #20]
 80056c0:	429a      	cmp	r2, r3
 80056c2:	d20b      	bcs.n	80056dc <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	681a      	ldr	r2, [r3, #0]
 80056c8:	697b      	ldr	r3, [r7, #20]
 80056ca:	1ad2      	subs	r2, r2, r3
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80056d0:	6878      	ldr	r0, [r7, #4]
 80056d2:	f7ff ff9b 	bl	800560c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80056d6:	2300      	movs	r3, #0
 80056d8:	61fb      	str	r3, [r7, #28]
 80056da:	e004      	b.n	80056e6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	2200      	movs	r2, #0
 80056e0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80056e2:	2301      	movs	r3, #1
 80056e4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80056e6:	f000 fe7d 	bl	80063e4 <vPortExitCritical>

	return xReturn;
 80056ea:	69fb      	ldr	r3, [r7, #28]
}
 80056ec:	4618      	mov	r0, r3
 80056ee:	3720      	adds	r7, #32
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bd80      	pop	{r7, pc}
 80056f4:	20000de8 	.word	0x20000de8
 80056f8:	20000dfc 	.word	0x20000dfc

080056fc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80056fc:	b480      	push	{r7}
 80056fe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005700:	4b03      	ldr	r3, [pc, #12]	; (8005710 <vTaskMissedYield+0x14>)
 8005702:	2201      	movs	r2, #1
 8005704:	601a      	str	r2, [r3, #0]
}
 8005706:	bf00      	nop
 8005708:	46bd      	mov	sp, r7
 800570a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570e:	4770      	bx	lr
 8005710:	20000df8 	.word	0x20000df8

08005714 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b082      	sub	sp, #8
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800571c:	f000 f852 	bl	80057c4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005720:	4b06      	ldr	r3, [pc, #24]	; (800573c <prvIdleTask+0x28>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	2b01      	cmp	r3, #1
 8005726:	d9f9      	bls.n	800571c <prvIdleTask+0x8>
			{
				taskYIELD();
 8005728:	4b05      	ldr	r3, [pc, #20]	; (8005740 <prvIdleTask+0x2c>)
 800572a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800572e:	601a      	str	r2, [r3, #0]
 8005730:	f3bf 8f4f 	dsb	sy
 8005734:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005738:	e7f0      	b.n	800571c <prvIdleTask+0x8>
 800573a:	bf00      	nop
 800573c:	20000914 	.word	0x20000914
 8005740:	e000ed04 	.word	0xe000ed04

08005744 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b082      	sub	sp, #8
 8005748:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800574a:	2300      	movs	r3, #0
 800574c:	607b      	str	r3, [r7, #4]
 800574e:	e00c      	b.n	800576a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005750:	687a      	ldr	r2, [r7, #4]
 8005752:	4613      	mov	r3, r2
 8005754:	009b      	lsls	r3, r3, #2
 8005756:	4413      	add	r3, r2
 8005758:	009b      	lsls	r3, r3, #2
 800575a:	4a12      	ldr	r2, [pc, #72]	; (80057a4 <prvInitialiseTaskLists+0x60>)
 800575c:	4413      	add	r3, r2
 800575e:	4618      	mov	r0, r3
 8005760:	f7fe fc10 	bl	8003f84 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	3301      	adds	r3, #1
 8005768:	607b      	str	r3, [r7, #4]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2b37      	cmp	r3, #55	; 0x37
 800576e:	d9ef      	bls.n	8005750 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005770:	480d      	ldr	r0, [pc, #52]	; (80057a8 <prvInitialiseTaskLists+0x64>)
 8005772:	f7fe fc07 	bl	8003f84 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005776:	480d      	ldr	r0, [pc, #52]	; (80057ac <prvInitialiseTaskLists+0x68>)
 8005778:	f7fe fc04 	bl	8003f84 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800577c:	480c      	ldr	r0, [pc, #48]	; (80057b0 <prvInitialiseTaskLists+0x6c>)
 800577e:	f7fe fc01 	bl	8003f84 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005782:	480c      	ldr	r0, [pc, #48]	; (80057b4 <prvInitialiseTaskLists+0x70>)
 8005784:	f7fe fbfe 	bl	8003f84 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005788:	480b      	ldr	r0, [pc, #44]	; (80057b8 <prvInitialiseTaskLists+0x74>)
 800578a:	f7fe fbfb 	bl	8003f84 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800578e:	4b0b      	ldr	r3, [pc, #44]	; (80057bc <prvInitialiseTaskLists+0x78>)
 8005790:	4a05      	ldr	r2, [pc, #20]	; (80057a8 <prvInitialiseTaskLists+0x64>)
 8005792:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005794:	4b0a      	ldr	r3, [pc, #40]	; (80057c0 <prvInitialiseTaskLists+0x7c>)
 8005796:	4a05      	ldr	r2, [pc, #20]	; (80057ac <prvInitialiseTaskLists+0x68>)
 8005798:	601a      	str	r2, [r3, #0]
}
 800579a:	bf00      	nop
 800579c:	3708      	adds	r7, #8
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}
 80057a2:	bf00      	nop
 80057a4:	20000914 	.word	0x20000914
 80057a8:	20000d74 	.word	0x20000d74
 80057ac:	20000d88 	.word	0x20000d88
 80057b0:	20000da4 	.word	0x20000da4
 80057b4:	20000db8 	.word	0x20000db8
 80057b8:	20000dd0 	.word	0x20000dd0
 80057bc:	20000d9c 	.word	0x20000d9c
 80057c0:	20000da0 	.word	0x20000da0

080057c4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b082      	sub	sp, #8
 80057c8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80057ca:	e019      	b.n	8005800 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80057cc:	f000 fdda 	bl	8006384 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80057d0:	4b10      	ldr	r3, [pc, #64]	; (8005814 <prvCheckTasksWaitingTermination+0x50>)
 80057d2:	68db      	ldr	r3, [r3, #12]
 80057d4:	68db      	ldr	r3, [r3, #12]
 80057d6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	3304      	adds	r3, #4
 80057dc:	4618      	mov	r0, r3
 80057de:	f7fe fc5b 	bl	8004098 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80057e2:	4b0d      	ldr	r3, [pc, #52]	; (8005818 <prvCheckTasksWaitingTermination+0x54>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	3b01      	subs	r3, #1
 80057e8:	4a0b      	ldr	r2, [pc, #44]	; (8005818 <prvCheckTasksWaitingTermination+0x54>)
 80057ea:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80057ec:	4b0b      	ldr	r3, [pc, #44]	; (800581c <prvCheckTasksWaitingTermination+0x58>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	3b01      	subs	r3, #1
 80057f2:	4a0a      	ldr	r2, [pc, #40]	; (800581c <prvCheckTasksWaitingTermination+0x58>)
 80057f4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80057f6:	f000 fdf5 	bl	80063e4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80057fa:	6878      	ldr	r0, [r7, #4]
 80057fc:	f000 f810 	bl	8005820 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005800:	4b06      	ldr	r3, [pc, #24]	; (800581c <prvCheckTasksWaitingTermination+0x58>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d1e1      	bne.n	80057cc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005808:	bf00      	nop
 800580a:	bf00      	nop
 800580c:	3708      	adds	r7, #8
 800580e:	46bd      	mov	sp, r7
 8005810:	bd80      	pop	{r7, pc}
 8005812:	bf00      	nop
 8005814:	20000db8 	.word	0x20000db8
 8005818:	20000de4 	.word	0x20000de4
 800581c:	20000dcc 	.word	0x20000dcc

08005820 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005820:	b580      	push	{r7, lr}
 8005822:	b084      	sub	sp, #16
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	3354      	adds	r3, #84	; 0x54
 800582c:	4618      	mov	r0, r3
 800582e:	f001 fad5 	bl	8006ddc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8005838:	2b00      	cmp	r3, #0
 800583a:	d108      	bne.n	800584e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005840:	4618      	mov	r0, r3
 8005842:	f000 ff8d 	bl	8006760 <vPortFree>
				vPortFree( pxTCB );
 8005846:	6878      	ldr	r0, [r7, #4]
 8005848:	f000 ff8a 	bl	8006760 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800584c:	e018      	b.n	8005880 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8005854:	2b01      	cmp	r3, #1
 8005856:	d103      	bne.n	8005860 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005858:	6878      	ldr	r0, [r7, #4]
 800585a:	f000 ff81 	bl	8006760 <vPortFree>
	}
 800585e:	e00f      	b.n	8005880 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8005866:	2b02      	cmp	r3, #2
 8005868:	d00a      	beq.n	8005880 <prvDeleteTCB+0x60>
	__asm volatile
 800586a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800586e:	f383 8811 	msr	BASEPRI, r3
 8005872:	f3bf 8f6f 	isb	sy
 8005876:	f3bf 8f4f 	dsb	sy
 800587a:	60fb      	str	r3, [r7, #12]
}
 800587c:	bf00      	nop
 800587e:	e7fe      	b.n	800587e <prvDeleteTCB+0x5e>
	}
 8005880:	bf00      	nop
 8005882:	3710      	adds	r7, #16
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}

08005888 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005888:	b480      	push	{r7}
 800588a:	b083      	sub	sp, #12
 800588c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800588e:	4b0c      	ldr	r3, [pc, #48]	; (80058c0 <prvResetNextTaskUnblockTime+0x38>)
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d104      	bne.n	80058a2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005898:	4b0a      	ldr	r3, [pc, #40]	; (80058c4 <prvResetNextTaskUnblockTime+0x3c>)
 800589a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800589e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80058a0:	e008      	b.n	80058b4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80058a2:	4b07      	ldr	r3, [pc, #28]	; (80058c0 <prvResetNextTaskUnblockTime+0x38>)
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	68db      	ldr	r3, [r3, #12]
 80058a8:	68db      	ldr	r3, [r3, #12]
 80058aa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	685b      	ldr	r3, [r3, #4]
 80058b0:	4a04      	ldr	r2, [pc, #16]	; (80058c4 <prvResetNextTaskUnblockTime+0x3c>)
 80058b2:	6013      	str	r3, [r2, #0]
}
 80058b4:	bf00      	nop
 80058b6:	370c      	adds	r7, #12
 80058b8:	46bd      	mov	sp, r7
 80058ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058be:	4770      	bx	lr
 80058c0:	20000d9c 	.word	0x20000d9c
 80058c4:	20000e04 	.word	0x20000e04

080058c8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80058c8:	b480      	push	{r7}
 80058ca:	b083      	sub	sp, #12
 80058cc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80058ce:	4b0b      	ldr	r3, [pc, #44]	; (80058fc <xTaskGetSchedulerState+0x34>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d102      	bne.n	80058dc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80058d6:	2301      	movs	r3, #1
 80058d8:	607b      	str	r3, [r7, #4]
 80058da:	e008      	b.n	80058ee <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80058dc:	4b08      	ldr	r3, [pc, #32]	; (8005900 <xTaskGetSchedulerState+0x38>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d102      	bne.n	80058ea <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80058e4:	2302      	movs	r3, #2
 80058e6:	607b      	str	r3, [r7, #4]
 80058e8:	e001      	b.n	80058ee <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80058ea:	2300      	movs	r3, #0
 80058ec:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80058ee:	687b      	ldr	r3, [r7, #4]
	}
 80058f0:	4618      	mov	r0, r3
 80058f2:	370c      	adds	r7, #12
 80058f4:	46bd      	mov	sp, r7
 80058f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fa:	4770      	bx	lr
 80058fc:	20000df0 	.word	0x20000df0
 8005900:	20000e0c 	.word	0x20000e0c

08005904 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005904:	b580      	push	{r7, lr}
 8005906:	b086      	sub	sp, #24
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005910:	2300      	movs	r3, #0
 8005912:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d056      	beq.n	80059c8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800591a:	4b2e      	ldr	r3, [pc, #184]	; (80059d4 <xTaskPriorityDisinherit+0xd0>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	693a      	ldr	r2, [r7, #16]
 8005920:	429a      	cmp	r2, r3
 8005922:	d00a      	beq.n	800593a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8005924:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005928:	f383 8811 	msr	BASEPRI, r3
 800592c:	f3bf 8f6f 	isb	sy
 8005930:	f3bf 8f4f 	dsb	sy
 8005934:	60fb      	str	r3, [r7, #12]
}
 8005936:	bf00      	nop
 8005938:	e7fe      	b.n	8005938 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800593a:	693b      	ldr	r3, [r7, #16]
 800593c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800593e:	2b00      	cmp	r3, #0
 8005940:	d10a      	bne.n	8005958 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8005942:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005946:	f383 8811 	msr	BASEPRI, r3
 800594a:	f3bf 8f6f 	isb	sy
 800594e:	f3bf 8f4f 	dsb	sy
 8005952:	60bb      	str	r3, [r7, #8]
}
 8005954:	bf00      	nop
 8005956:	e7fe      	b.n	8005956 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800595c:	1e5a      	subs	r2, r3, #1
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005962:	693b      	ldr	r3, [r7, #16]
 8005964:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800596a:	429a      	cmp	r2, r3
 800596c:	d02c      	beq.n	80059c8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800596e:	693b      	ldr	r3, [r7, #16]
 8005970:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005972:	2b00      	cmp	r3, #0
 8005974:	d128      	bne.n	80059c8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005976:	693b      	ldr	r3, [r7, #16]
 8005978:	3304      	adds	r3, #4
 800597a:	4618      	mov	r0, r3
 800597c:	f7fe fb8c 	bl	8004098 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005980:	693b      	ldr	r3, [r7, #16]
 8005982:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005984:	693b      	ldr	r3, [r7, #16]
 8005986:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005988:	693b      	ldr	r3, [r7, #16]
 800598a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800598c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005990:	693b      	ldr	r3, [r7, #16]
 8005992:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005994:	693b      	ldr	r3, [r7, #16]
 8005996:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005998:	4b0f      	ldr	r3, [pc, #60]	; (80059d8 <xTaskPriorityDisinherit+0xd4>)
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	429a      	cmp	r2, r3
 800599e:	d903      	bls.n	80059a8 <xTaskPriorityDisinherit+0xa4>
 80059a0:	693b      	ldr	r3, [r7, #16]
 80059a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059a4:	4a0c      	ldr	r2, [pc, #48]	; (80059d8 <xTaskPriorityDisinherit+0xd4>)
 80059a6:	6013      	str	r3, [r2, #0]
 80059a8:	693b      	ldr	r3, [r7, #16]
 80059aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059ac:	4613      	mov	r3, r2
 80059ae:	009b      	lsls	r3, r3, #2
 80059b0:	4413      	add	r3, r2
 80059b2:	009b      	lsls	r3, r3, #2
 80059b4:	4a09      	ldr	r2, [pc, #36]	; (80059dc <xTaskPriorityDisinherit+0xd8>)
 80059b6:	441a      	add	r2, r3
 80059b8:	693b      	ldr	r3, [r7, #16]
 80059ba:	3304      	adds	r3, #4
 80059bc:	4619      	mov	r1, r3
 80059be:	4610      	mov	r0, r2
 80059c0:	f7fe fb0d 	bl	8003fde <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80059c4:	2301      	movs	r3, #1
 80059c6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80059c8:	697b      	ldr	r3, [r7, #20]
	}
 80059ca:	4618      	mov	r0, r3
 80059cc:	3718      	adds	r7, #24
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd80      	pop	{r7, pc}
 80059d2:	bf00      	nop
 80059d4:	20000910 	.word	0x20000910
 80059d8:	20000dec 	.word	0x20000dec
 80059dc:	20000914 	.word	0x20000914

080059e0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b084      	sub	sp, #16
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
 80059e8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80059ea:	4b21      	ldr	r3, [pc, #132]	; (8005a70 <prvAddCurrentTaskToDelayedList+0x90>)
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80059f0:	4b20      	ldr	r3, [pc, #128]	; (8005a74 <prvAddCurrentTaskToDelayedList+0x94>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	3304      	adds	r3, #4
 80059f6:	4618      	mov	r0, r3
 80059f8:	f7fe fb4e 	bl	8004098 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005a02:	d10a      	bne.n	8005a1a <prvAddCurrentTaskToDelayedList+0x3a>
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d007      	beq.n	8005a1a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005a0a:	4b1a      	ldr	r3, [pc, #104]	; (8005a74 <prvAddCurrentTaskToDelayedList+0x94>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	3304      	adds	r3, #4
 8005a10:	4619      	mov	r1, r3
 8005a12:	4819      	ldr	r0, [pc, #100]	; (8005a78 <prvAddCurrentTaskToDelayedList+0x98>)
 8005a14:	f7fe fae3 	bl	8003fde <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005a18:	e026      	b.n	8005a68 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005a1a:	68fa      	ldr	r2, [r7, #12]
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	4413      	add	r3, r2
 8005a20:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005a22:	4b14      	ldr	r3, [pc, #80]	; (8005a74 <prvAddCurrentTaskToDelayedList+0x94>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	68ba      	ldr	r2, [r7, #8]
 8005a28:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005a2a:	68ba      	ldr	r2, [r7, #8]
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	429a      	cmp	r2, r3
 8005a30:	d209      	bcs.n	8005a46 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005a32:	4b12      	ldr	r3, [pc, #72]	; (8005a7c <prvAddCurrentTaskToDelayedList+0x9c>)
 8005a34:	681a      	ldr	r2, [r3, #0]
 8005a36:	4b0f      	ldr	r3, [pc, #60]	; (8005a74 <prvAddCurrentTaskToDelayedList+0x94>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	3304      	adds	r3, #4
 8005a3c:	4619      	mov	r1, r3
 8005a3e:	4610      	mov	r0, r2
 8005a40:	f7fe faf1 	bl	8004026 <vListInsert>
}
 8005a44:	e010      	b.n	8005a68 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005a46:	4b0e      	ldr	r3, [pc, #56]	; (8005a80 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005a48:	681a      	ldr	r2, [r3, #0]
 8005a4a:	4b0a      	ldr	r3, [pc, #40]	; (8005a74 <prvAddCurrentTaskToDelayedList+0x94>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	3304      	adds	r3, #4
 8005a50:	4619      	mov	r1, r3
 8005a52:	4610      	mov	r0, r2
 8005a54:	f7fe fae7 	bl	8004026 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005a58:	4b0a      	ldr	r3, [pc, #40]	; (8005a84 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	68ba      	ldr	r2, [r7, #8]
 8005a5e:	429a      	cmp	r2, r3
 8005a60:	d202      	bcs.n	8005a68 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005a62:	4a08      	ldr	r2, [pc, #32]	; (8005a84 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005a64:	68bb      	ldr	r3, [r7, #8]
 8005a66:	6013      	str	r3, [r2, #0]
}
 8005a68:	bf00      	nop
 8005a6a:	3710      	adds	r7, #16
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bd80      	pop	{r7, pc}
 8005a70:	20000de8 	.word	0x20000de8
 8005a74:	20000910 	.word	0x20000910
 8005a78:	20000dd0 	.word	0x20000dd0
 8005a7c:	20000da0 	.word	0x20000da0
 8005a80:	20000d9c 	.word	0x20000d9c
 8005a84:	20000e04 	.word	0x20000e04

08005a88 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b08a      	sub	sp, #40	; 0x28
 8005a8c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005a8e:	2300      	movs	r3, #0
 8005a90:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005a92:	f000 fb07 	bl	80060a4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005a96:	4b1c      	ldr	r3, [pc, #112]	; (8005b08 <xTimerCreateTimerTask+0x80>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d021      	beq.n	8005ae2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005aa6:	1d3a      	adds	r2, r7, #4
 8005aa8:	f107 0108 	add.w	r1, r7, #8
 8005aac:	f107 030c 	add.w	r3, r7, #12
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	f7fe fa4d 	bl	8003f50 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005ab6:	6879      	ldr	r1, [r7, #4]
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	68fa      	ldr	r2, [r7, #12]
 8005abc:	9202      	str	r2, [sp, #8]
 8005abe:	9301      	str	r3, [sp, #4]
 8005ac0:	2302      	movs	r3, #2
 8005ac2:	9300      	str	r3, [sp, #0]
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	460a      	mov	r2, r1
 8005ac8:	4910      	ldr	r1, [pc, #64]	; (8005b0c <xTimerCreateTimerTask+0x84>)
 8005aca:	4811      	ldr	r0, [pc, #68]	; (8005b10 <xTimerCreateTimerTask+0x88>)
 8005acc:	f7ff f8b4 	bl	8004c38 <xTaskCreateStatic>
 8005ad0:	4603      	mov	r3, r0
 8005ad2:	4a10      	ldr	r2, [pc, #64]	; (8005b14 <xTimerCreateTimerTask+0x8c>)
 8005ad4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005ad6:	4b0f      	ldr	r3, [pc, #60]	; (8005b14 <xTimerCreateTimerTask+0x8c>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d001      	beq.n	8005ae2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005ae2:	697b      	ldr	r3, [r7, #20]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d10a      	bne.n	8005afe <xTimerCreateTimerTask+0x76>
	__asm volatile
 8005ae8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005aec:	f383 8811 	msr	BASEPRI, r3
 8005af0:	f3bf 8f6f 	isb	sy
 8005af4:	f3bf 8f4f 	dsb	sy
 8005af8:	613b      	str	r3, [r7, #16]
}
 8005afa:	bf00      	nop
 8005afc:	e7fe      	b.n	8005afc <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005afe:	697b      	ldr	r3, [r7, #20]
}
 8005b00:	4618      	mov	r0, r3
 8005b02:	3718      	adds	r7, #24
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bd80      	pop	{r7, pc}
 8005b08:	20000e40 	.word	0x20000e40
 8005b0c:	08007a14 	.word	0x08007a14
 8005b10:	08005c4d 	.word	0x08005c4d
 8005b14:	20000e44 	.word	0x20000e44

08005b18 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b08a      	sub	sp, #40	; 0x28
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	60f8      	str	r0, [r7, #12]
 8005b20:	60b9      	str	r1, [r7, #8]
 8005b22:	607a      	str	r2, [r7, #4]
 8005b24:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005b26:	2300      	movs	r3, #0
 8005b28:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d10a      	bne.n	8005b46 <xTimerGenericCommand+0x2e>
	__asm volatile
 8005b30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b34:	f383 8811 	msr	BASEPRI, r3
 8005b38:	f3bf 8f6f 	isb	sy
 8005b3c:	f3bf 8f4f 	dsb	sy
 8005b40:	623b      	str	r3, [r7, #32]
}
 8005b42:	bf00      	nop
 8005b44:	e7fe      	b.n	8005b44 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005b46:	4b1a      	ldr	r3, [pc, #104]	; (8005bb0 <xTimerGenericCommand+0x98>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d02a      	beq.n	8005ba4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	2b05      	cmp	r3, #5
 8005b5e:	dc18      	bgt.n	8005b92 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005b60:	f7ff feb2 	bl	80058c8 <xTaskGetSchedulerState>
 8005b64:	4603      	mov	r3, r0
 8005b66:	2b02      	cmp	r3, #2
 8005b68:	d109      	bne.n	8005b7e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005b6a:	4b11      	ldr	r3, [pc, #68]	; (8005bb0 <xTimerGenericCommand+0x98>)
 8005b6c:	6818      	ldr	r0, [r3, #0]
 8005b6e:	f107 0110 	add.w	r1, r7, #16
 8005b72:	2300      	movs	r3, #0
 8005b74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b76:	f7fe fbf7 	bl	8004368 <xQueueGenericSend>
 8005b7a:	6278      	str	r0, [r7, #36]	; 0x24
 8005b7c:	e012      	b.n	8005ba4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005b7e:	4b0c      	ldr	r3, [pc, #48]	; (8005bb0 <xTimerGenericCommand+0x98>)
 8005b80:	6818      	ldr	r0, [r3, #0]
 8005b82:	f107 0110 	add.w	r1, r7, #16
 8005b86:	2300      	movs	r3, #0
 8005b88:	2200      	movs	r2, #0
 8005b8a:	f7fe fbed 	bl	8004368 <xQueueGenericSend>
 8005b8e:	6278      	str	r0, [r7, #36]	; 0x24
 8005b90:	e008      	b.n	8005ba4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005b92:	4b07      	ldr	r3, [pc, #28]	; (8005bb0 <xTimerGenericCommand+0x98>)
 8005b94:	6818      	ldr	r0, [r3, #0]
 8005b96:	f107 0110 	add.w	r1, r7, #16
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	683a      	ldr	r2, [r7, #0]
 8005b9e:	f7fe fce1 	bl	8004564 <xQueueGenericSendFromISR>
 8005ba2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	3728      	adds	r7, #40	; 0x28
 8005baa:	46bd      	mov	sp, r7
 8005bac:	bd80      	pop	{r7, pc}
 8005bae:	bf00      	nop
 8005bb0:	20000e40 	.word	0x20000e40

08005bb4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b088      	sub	sp, #32
 8005bb8:	af02      	add	r7, sp, #8
 8005bba:	6078      	str	r0, [r7, #4]
 8005bbc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005bbe:	4b22      	ldr	r3, [pc, #136]	; (8005c48 <prvProcessExpiredTimer+0x94>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	68db      	ldr	r3, [r3, #12]
 8005bc4:	68db      	ldr	r3, [r3, #12]
 8005bc6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005bc8:	697b      	ldr	r3, [r7, #20]
 8005bca:	3304      	adds	r3, #4
 8005bcc:	4618      	mov	r0, r3
 8005bce:	f7fe fa63 	bl	8004098 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005bd2:	697b      	ldr	r3, [r7, #20]
 8005bd4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005bd8:	f003 0304 	and.w	r3, r3, #4
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d022      	beq.n	8005c26 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005be0:	697b      	ldr	r3, [r7, #20]
 8005be2:	699a      	ldr	r2, [r3, #24]
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	18d1      	adds	r1, r2, r3
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	683a      	ldr	r2, [r7, #0]
 8005bec:	6978      	ldr	r0, [r7, #20]
 8005bee:	f000 f8d1 	bl	8005d94 <prvInsertTimerInActiveList>
 8005bf2:	4603      	mov	r3, r0
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d01f      	beq.n	8005c38 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	9300      	str	r3, [sp, #0]
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	687a      	ldr	r2, [r7, #4]
 8005c00:	2100      	movs	r1, #0
 8005c02:	6978      	ldr	r0, [r7, #20]
 8005c04:	f7ff ff88 	bl	8005b18 <xTimerGenericCommand>
 8005c08:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005c0a:	693b      	ldr	r3, [r7, #16]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d113      	bne.n	8005c38 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8005c10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c14:	f383 8811 	msr	BASEPRI, r3
 8005c18:	f3bf 8f6f 	isb	sy
 8005c1c:	f3bf 8f4f 	dsb	sy
 8005c20:	60fb      	str	r3, [r7, #12]
}
 8005c22:	bf00      	nop
 8005c24:	e7fe      	b.n	8005c24 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005c26:	697b      	ldr	r3, [r7, #20]
 8005c28:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005c2c:	f023 0301 	bic.w	r3, r3, #1
 8005c30:	b2da      	uxtb	r2, r3
 8005c32:	697b      	ldr	r3, [r7, #20]
 8005c34:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005c38:	697b      	ldr	r3, [r7, #20]
 8005c3a:	6a1b      	ldr	r3, [r3, #32]
 8005c3c:	6978      	ldr	r0, [r7, #20]
 8005c3e:	4798      	blx	r3
}
 8005c40:	bf00      	nop
 8005c42:	3718      	adds	r7, #24
 8005c44:	46bd      	mov	sp, r7
 8005c46:	bd80      	pop	{r7, pc}
 8005c48:	20000e38 	.word	0x20000e38

08005c4c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b084      	sub	sp, #16
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005c54:	f107 0308 	add.w	r3, r7, #8
 8005c58:	4618      	mov	r0, r3
 8005c5a:	f000 f857 	bl	8005d0c <prvGetNextExpireTime>
 8005c5e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005c60:	68bb      	ldr	r3, [r7, #8]
 8005c62:	4619      	mov	r1, r3
 8005c64:	68f8      	ldr	r0, [r7, #12]
 8005c66:	f000 f803 	bl	8005c70 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005c6a:	f000 f8d5 	bl	8005e18 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005c6e:	e7f1      	b.n	8005c54 <prvTimerTask+0x8>

08005c70 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	b084      	sub	sp, #16
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
 8005c78:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005c7a:	f7ff fa39 	bl	80050f0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005c7e:	f107 0308 	add.w	r3, r7, #8
 8005c82:	4618      	mov	r0, r3
 8005c84:	f000 f866 	bl	8005d54 <prvSampleTimeNow>
 8005c88:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005c8a:	68bb      	ldr	r3, [r7, #8]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d130      	bne.n	8005cf2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d10a      	bne.n	8005cac <prvProcessTimerOrBlockTask+0x3c>
 8005c96:	687a      	ldr	r2, [r7, #4]
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	429a      	cmp	r2, r3
 8005c9c:	d806      	bhi.n	8005cac <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005c9e:	f7ff fa35 	bl	800510c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005ca2:	68f9      	ldr	r1, [r7, #12]
 8005ca4:	6878      	ldr	r0, [r7, #4]
 8005ca6:	f7ff ff85 	bl	8005bb4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005caa:	e024      	b.n	8005cf6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d008      	beq.n	8005cc4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005cb2:	4b13      	ldr	r3, [pc, #76]	; (8005d00 <prvProcessTimerOrBlockTask+0x90>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d101      	bne.n	8005cc0 <prvProcessTimerOrBlockTask+0x50>
 8005cbc:	2301      	movs	r3, #1
 8005cbe:	e000      	b.n	8005cc2 <prvProcessTimerOrBlockTask+0x52>
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005cc4:	4b0f      	ldr	r3, [pc, #60]	; (8005d04 <prvProcessTimerOrBlockTask+0x94>)
 8005cc6:	6818      	ldr	r0, [r3, #0]
 8005cc8:	687a      	ldr	r2, [r7, #4]
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	1ad3      	subs	r3, r2, r3
 8005cce:	683a      	ldr	r2, [r7, #0]
 8005cd0:	4619      	mov	r1, r3
 8005cd2:	f7fe ff7d 	bl	8004bd0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005cd6:	f7ff fa19 	bl	800510c <xTaskResumeAll>
 8005cda:	4603      	mov	r3, r0
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d10a      	bne.n	8005cf6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005ce0:	4b09      	ldr	r3, [pc, #36]	; (8005d08 <prvProcessTimerOrBlockTask+0x98>)
 8005ce2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ce6:	601a      	str	r2, [r3, #0]
 8005ce8:	f3bf 8f4f 	dsb	sy
 8005cec:	f3bf 8f6f 	isb	sy
}
 8005cf0:	e001      	b.n	8005cf6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005cf2:	f7ff fa0b 	bl	800510c <xTaskResumeAll>
}
 8005cf6:	bf00      	nop
 8005cf8:	3710      	adds	r7, #16
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bd80      	pop	{r7, pc}
 8005cfe:	bf00      	nop
 8005d00:	20000e3c 	.word	0x20000e3c
 8005d04:	20000e40 	.word	0x20000e40
 8005d08:	e000ed04 	.word	0xe000ed04

08005d0c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b085      	sub	sp, #20
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005d14:	4b0e      	ldr	r3, [pc, #56]	; (8005d50 <prvGetNextExpireTime+0x44>)
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d101      	bne.n	8005d22 <prvGetNextExpireTime+0x16>
 8005d1e:	2201      	movs	r2, #1
 8005d20:	e000      	b.n	8005d24 <prvGetNextExpireTime+0x18>
 8005d22:	2200      	movs	r2, #0
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d105      	bne.n	8005d3c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005d30:	4b07      	ldr	r3, [pc, #28]	; (8005d50 <prvGetNextExpireTime+0x44>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	68db      	ldr	r3, [r3, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	60fb      	str	r3, [r7, #12]
 8005d3a:	e001      	b.n	8005d40 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005d40:	68fb      	ldr	r3, [r7, #12]
}
 8005d42:	4618      	mov	r0, r3
 8005d44:	3714      	adds	r7, #20
 8005d46:	46bd      	mov	sp, r7
 8005d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4c:	4770      	bx	lr
 8005d4e:	bf00      	nop
 8005d50:	20000e38 	.word	0x20000e38

08005d54 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b084      	sub	sp, #16
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005d5c:	f7ff fa74 	bl	8005248 <xTaskGetTickCount>
 8005d60:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005d62:	4b0b      	ldr	r3, [pc, #44]	; (8005d90 <prvSampleTimeNow+0x3c>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	68fa      	ldr	r2, [r7, #12]
 8005d68:	429a      	cmp	r2, r3
 8005d6a:	d205      	bcs.n	8005d78 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005d6c:	f000 f936 	bl	8005fdc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2201      	movs	r2, #1
 8005d74:	601a      	str	r2, [r3, #0]
 8005d76:	e002      	b.n	8005d7e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005d7e:	4a04      	ldr	r2, [pc, #16]	; (8005d90 <prvSampleTimeNow+0x3c>)
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005d84:	68fb      	ldr	r3, [r7, #12]
}
 8005d86:	4618      	mov	r0, r3
 8005d88:	3710      	adds	r7, #16
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bd80      	pop	{r7, pc}
 8005d8e:	bf00      	nop
 8005d90:	20000e48 	.word	0x20000e48

08005d94 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b086      	sub	sp, #24
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	60f8      	str	r0, [r7, #12]
 8005d9c:	60b9      	str	r1, [r7, #8]
 8005d9e:	607a      	str	r2, [r7, #4]
 8005da0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005da2:	2300      	movs	r3, #0
 8005da4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	68ba      	ldr	r2, [r7, #8]
 8005daa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	68fa      	ldr	r2, [r7, #12]
 8005db0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005db2:	68ba      	ldr	r2, [r7, #8]
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	429a      	cmp	r2, r3
 8005db8:	d812      	bhi.n	8005de0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005dba:	687a      	ldr	r2, [r7, #4]
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	1ad2      	subs	r2, r2, r3
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	699b      	ldr	r3, [r3, #24]
 8005dc4:	429a      	cmp	r2, r3
 8005dc6:	d302      	bcc.n	8005dce <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005dc8:	2301      	movs	r3, #1
 8005dca:	617b      	str	r3, [r7, #20]
 8005dcc:	e01b      	b.n	8005e06 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005dce:	4b10      	ldr	r3, [pc, #64]	; (8005e10 <prvInsertTimerInActiveList+0x7c>)
 8005dd0:	681a      	ldr	r2, [r3, #0]
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	3304      	adds	r3, #4
 8005dd6:	4619      	mov	r1, r3
 8005dd8:	4610      	mov	r0, r2
 8005dda:	f7fe f924 	bl	8004026 <vListInsert>
 8005dde:	e012      	b.n	8005e06 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005de0:	687a      	ldr	r2, [r7, #4]
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	429a      	cmp	r2, r3
 8005de6:	d206      	bcs.n	8005df6 <prvInsertTimerInActiveList+0x62>
 8005de8:	68ba      	ldr	r2, [r7, #8]
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	429a      	cmp	r2, r3
 8005dee:	d302      	bcc.n	8005df6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005df0:	2301      	movs	r3, #1
 8005df2:	617b      	str	r3, [r7, #20]
 8005df4:	e007      	b.n	8005e06 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005df6:	4b07      	ldr	r3, [pc, #28]	; (8005e14 <prvInsertTimerInActiveList+0x80>)
 8005df8:	681a      	ldr	r2, [r3, #0]
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	3304      	adds	r3, #4
 8005dfe:	4619      	mov	r1, r3
 8005e00:	4610      	mov	r0, r2
 8005e02:	f7fe f910 	bl	8004026 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005e06:	697b      	ldr	r3, [r7, #20]
}
 8005e08:	4618      	mov	r0, r3
 8005e0a:	3718      	adds	r7, #24
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	bd80      	pop	{r7, pc}
 8005e10:	20000e3c 	.word	0x20000e3c
 8005e14:	20000e38 	.word	0x20000e38

08005e18 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b08e      	sub	sp, #56	; 0x38
 8005e1c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005e1e:	e0ca      	b.n	8005fb6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	da18      	bge.n	8005e58 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005e26:	1d3b      	adds	r3, r7, #4
 8005e28:	3304      	adds	r3, #4
 8005e2a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005e2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d10a      	bne.n	8005e48 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8005e32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e36:	f383 8811 	msr	BASEPRI, r3
 8005e3a:	f3bf 8f6f 	isb	sy
 8005e3e:	f3bf 8f4f 	dsb	sy
 8005e42:	61fb      	str	r3, [r7, #28]
}
 8005e44:	bf00      	nop
 8005e46:	e7fe      	b.n	8005e46 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005e48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005e4e:	6850      	ldr	r0, [r2, #4]
 8005e50:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005e52:	6892      	ldr	r2, [r2, #8]
 8005e54:	4611      	mov	r1, r2
 8005e56:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	f2c0 80ab 	blt.w	8005fb6 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005e64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e66:	695b      	ldr	r3, [r3, #20]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d004      	beq.n	8005e76 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005e6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e6e:	3304      	adds	r3, #4
 8005e70:	4618      	mov	r0, r3
 8005e72:	f7fe f911 	bl	8004098 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005e76:	463b      	mov	r3, r7
 8005e78:	4618      	mov	r0, r3
 8005e7a:	f7ff ff6b 	bl	8005d54 <prvSampleTimeNow>
 8005e7e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2b09      	cmp	r3, #9
 8005e84:	f200 8096 	bhi.w	8005fb4 <prvProcessReceivedCommands+0x19c>
 8005e88:	a201      	add	r2, pc, #4	; (adr r2, 8005e90 <prvProcessReceivedCommands+0x78>)
 8005e8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e8e:	bf00      	nop
 8005e90:	08005eb9 	.word	0x08005eb9
 8005e94:	08005eb9 	.word	0x08005eb9
 8005e98:	08005eb9 	.word	0x08005eb9
 8005e9c:	08005f2d 	.word	0x08005f2d
 8005ea0:	08005f41 	.word	0x08005f41
 8005ea4:	08005f8b 	.word	0x08005f8b
 8005ea8:	08005eb9 	.word	0x08005eb9
 8005eac:	08005eb9 	.word	0x08005eb9
 8005eb0:	08005f2d 	.word	0x08005f2d
 8005eb4:	08005f41 	.word	0x08005f41
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005eb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005eba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005ebe:	f043 0301 	orr.w	r3, r3, #1
 8005ec2:	b2da      	uxtb	r2, r3
 8005ec4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ec6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005eca:	68ba      	ldr	r2, [r7, #8]
 8005ecc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ece:	699b      	ldr	r3, [r3, #24]
 8005ed0:	18d1      	adds	r1, r2, r3
 8005ed2:	68bb      	ldr	r3, [r7, #8]
 8005ed4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ed6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005ed8:	f7ff ff5c 	bl	8005d94 <prvInsertTimerInActiveList>
 8005edc:	4603      	mov	r3, r0
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d069      	beq.n	8005fb6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005ee2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ee4:	6a1b      	ldr	r3, [r3, #32]
 8005ee6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005ee8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005eea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005eec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005ef0:	f003 0304 	and.w	r3, r3, #4
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d05e      	beq.n	8005fb6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005ef8:	68ba      	ldr	r2, [r7, #8]
 8005efa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005efc:	699b      	ldr	r3, [r3, #24]
 8005efe:	441a      	add	r2, r3
 8005f00:	2300      	movs	r3, #0
 8005f02:	9300      	str	r3, [sp, #0]
 8005f04:	2300      	movs	r3, #0
 8005f06:	2100      	movs	r1, #0
 8005f08:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005f0a:	f7ff fe05 	bl	8005b18 <xTimerGenericCommand>
 8005f0e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005f10:	6a3b      	ldr	r3, [r7, #32]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d14f      	bne.n	8005fb6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8005f16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f1a:	f383 8811 	msr	BASEPRI, r3
 8005f1e:	f3bf 8f6f 	isb	sy
 8005f22:	f3bf 8f4f 	dsb	sy
 8005f26:	61bb      	str	r3, [r7, #24]
}
 8005f28:	bf00      	nop
 8005f2a:	e7fe      	b.n	8005f2a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005f2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f2e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005f32:	f023 0301 	bic.w	r3, r3, #1
 8005f36:	b2da      	uxtb	r2, r3
 8005f38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f3a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8005f3e:	e03a      	b.n	8005fb6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005f40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f42:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005f46:	f043 0301 	orr.w	r3, r3, #1
 8005f4a:	b2da      	uxtb	r2, r3
 8005f4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f4e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005f52:	68ba      	ldr	r2, [r7, #8]
 8005f54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f56:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005f58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f5a:	699b      	ldr	r3, [r3, #24]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d10a      	bne.n	8005f76 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8005f60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f64:	f383 8811 	msr	BASEPRI, r3
 8005f68:	f3bf 8f6f 	isb	sy
 8005f6c:	f3bf 8f4f 	dsb	sy
 8005f70:	617b      	str	r3, [r7, #20]
}
 8005f72:	bf00      	nop
 8005f74:	e7fe      	b.n	8005f74 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005f76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f78:	699a      	ldr	r2, [r3, #24]
 8005f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f7c:	18d1      	adds	r1, r2, r3
 8005f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f82:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005f84:	f7ff ff06 	bl	8005d94 <prvInsertTimerInActiveList>
					break;
 8005f88:	e015      	b.n	8005fb6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005f8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f8c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005f90:	f003 0302 	and.w	r3, r3, #2
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d103      	bne.n	8005fa0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8005f98:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005f9a:	f000 fbe1 	bl	8006760 <vPortFree>
 8005f9e:	e00a      	b.n	8005fb6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005fa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fa2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005fa6:	f023 0301 	bic.w	r3, r3, #1
 8005faa:	b2da      	uxtb	r2, r3
 8005fac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fae:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005fb2:	e000      	b.n	8005fb6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8005fb4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005fb6:	4b08      	ldr	r3, [pc, #32]	; (8005fd8 <prvProcessReceivedCommands+0x1c0>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	1d39      	adds	r1, r7, #4
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	f7fe fb6c 	bl	800469c <xQueueReceive>
 8005fc4:	4603      	mov	r3, r0
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	f47f af2a 	bne.w	8005e20 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8005fcc:	bf00      	nop
 8005fce:	bf00      	nop
 8005fd0:	3730      	adds	r7, #48	; 0x30
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	bd80      	pop	{r7, pc}
 8005fd6:	bf00      	nop
 8005fd8:	20000e40 	.word	0x20000e40

08005fdc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b088      	sub	sp, #32
 8005fe0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005fe2:	e048      	b.n	8006076 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005fe4:	4b2d      	ldr	r3, [pc, #180]	; (800609c <prvSwitchTimerLists+0xc0>)
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	68db      	ldr	r3, [r3, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005fee:	4b2b      	ldr	r3, [pc, #172]	; (800609c <prvSwitchTimerLists+0xc0>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	68db      	ldr	r3, [r3, #12]
 8005ff4:	68db      	ldr	r3, [r3, #12]
 8005ff6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	3304      	adds	r3, #4
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	f7fe f84b 	bl	8004098 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	6a1b      	ldr	r3, [r3, #32]
 8006006:	68f8      	ldr	r0, [r7, #12]
 8006008:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006010:	f003 0304 	and.w	r3, r3, #4
 8006014:	2b00      	cmp	r3, #0
 8006016:	d02e      	beq.n	8006076 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	699b      	ldr	r3, [r3, #24]
 800601c:	693a      	ldr	r2, [r7, #16]
 800601e:	4413      	add	r3, r2
 8006020:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006022:	68ba      	ldr	r2, [r7, #8]
 8006024:	693b      	ldr	r3, [r7, #16]
 8006026:	429a      	cmp	r2, r3
 8006028:	d90e      	bls.n	8006048 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	68ba      	ldr	r2, [r7, #8]
 800602e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	68fa      	ldr	r2, [r7, #12]
 8006034:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006036:	4b19      	ldr	r3, [pc, #100]	; (800609c <prvSwitchTimerLists+0xc0>)
 8006038:	681a      	ldr	r2, [r3, #0]
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	3304      	adds	r3, #4
 800603e:	4619      	mov	r1, r3
 8006040:	4610      	mov	r0, r2
 8006042:	f7fd fff0 	bl	8004026 <vListInsert>
 8006046:	e016      	b.n	8006076 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006048:	2300      	movs	r3, #0
 800604a:	9300      	str	r3, [sp, #0]
 800604c:	2300      	movs	r3, #0
 800604e:	693a      	ldr	r2, [r7, #16]
 8006050:	2100      	movs	r1, #0
 8006052:	68f8      	ldr	r0, [r7, #12]
 8006054:	f7ff fd60 	bl	8005b18 <xTimerGenericCommand>
 8006058:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d10a      	bne.n	8006076 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8006060:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006064:	f383 8811 	msr	BASEPRI, r3
 8006068:	f3bf 8f6f 	isb	sy
 800606c:	f3bf 8f4f 	dsb	sy
 8006070:	603b      	str	r3, [r7, #0]
}
 8006072:	bf00      	nop
 8006074:	e7fe      	b.n	8006074 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006076:	4b09      	ldr	r3, [pc, #36]	; (800609c <prvSwitchTimerLists+0xc0>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d1b1      	bne.n	8005fe4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006080:	4b06      	ldr	r3, [pc, #24]	; (800609c <prvSwitchTimerLists+0xc0>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006086:	4b06      	ldr	r3, [pc, #24]	; (80060a0 <prvSwitchTimerLists+0xc4>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4a04      	ldr	r2, [pc, #16]	; (800609c <prvSwitchTimerLists+0xc0>)
 800608c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800608e:	4a04      	ldr	r2, [pc, #16]	; (80060a0 <prvSwitchTimerLists+0xc4>)
 8006090:	697b      	ldr	r3, [r7, #20]
 8006092:	6013      	str	r3, [r2, #0]
}
 8006094:	bf00      	nop
 8006096:	3718      	adds	r7, #24
 8006098:	46bd      	mov	sp, r7
 800609a:	bd80      	pop	{r7, pc}
 800609c:	20000e38 	.word	0x20000e38
 80060a0:	20000e3c 	.word	0x20000e3c

080060a4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b082      	sub	sp, #8
 80060a8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80060aa:	f000 f96b 	bl	8006384 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80060ae:	4b15      	ldr	r3, [pc, #84]	; (8006104 <prvCheckForValidListAndQueue+0x60>)
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d120      	bne.n	80060f8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80060b6:	4814      	ldr	r0, [pc, #80]	; (8006108 <prvCheckForValidListAndQueue+0x64>)
 80060b8:	f7fd ff64 	bl	8003f84 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80060bc:	4813      	ldr	r0, [pc, #76]	; (800610c <prvCheckForValidListAndQueue+0x68>)
 80060be:	f7fd ff61 	bl	8003f84 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80060c2:	4b13      	ldr	r3, [pc, #76]	; (8006110 <prvCheckForValidListAndQueue+0x6c>)
 80060c4:	4a10      	ldr	r2, [pc, #64]	; (8006108 <prvCheckForValidListAndQueue+0x64>)
 80060c6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80060c8:	4b12      	ldr	r3, [pc, #72]	; (8006114 <prvCheckForValidListAndQueue+0x70>)
 80060ca:	4a10      	ldr	r2, [pc, #64]	; (800610c <prvCheckForValidListAndQueue+0x68>)
 80060cc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80060ce:	2300      	movs	r3, #0
 80060d0:	9300      	str	r3, [sp, #0]
 80060d2:	4b11      	ldr	r3, [pc, #68]	; (8006118 <prvCheckForValidListAndQueue+0x74>)
 80060d4:	4a11      	ldr	r2, [pc, #68]	; (800611c <prvCheckForValidListAndQueue+0x78>)
 80060d6:	2110      	movs	r1, #16
 80060d8:	200a      	movs	r0, #10
 80060da:	f7fe f86f 	bl	80041bc <xQueueGenericCreateStatic>
 80060de:	4603      	mov	r3, r0
 80060e0:	4a08      	ldr	r2, [pc, #32]	; (8006104 <prvCheckForValidListAndQueue+0x60>)
 80060e2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80060e4:	4b07      	ldr	r3, [pc, #28]	; (8006104 <prvCheckForValidListAndQueue+0x60>)
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d005      	beq.n	80060f8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80060ec:	4b05      	ldr	r3, [pc, #20]	; (8006104 <prvCheckForValidListAndQueue+0x60>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	490b      	ldr	r1, [pc, #44]	; (8006120 <prvCheckForValidListAndQueue+0x7c>)
 80060f2:	4618      	mov	r0, r3
 80060f4:	f7fe fd42 	bl	8004b7c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80060f8:	f000 f974 	bl	80063e4 <vPortExitCritical>
}
 80060fc:	bf00      	nop
 80060fe:	46bd      	mov	sp, r7
 8006100:	bd80      	pop	{r7, pc}
 8006102:	bf00      	nop
 8006104:	20000e40 	.word	0x20000e40
 8006108:	20000e10 	.word	0x20000e10
 800610c:	20000e24 	.word	0x20000e24
 8006110:	20000e38 	.word	0x20000e38
 8006114:	20000e3c 	.word	0x20000e3c
 8006118:	20000eec 	.word	0x20000eec
 800611c:	20000e4c 	.word	0x20000e4c
 8006120:	08007a1c 	.word	0x08007a1c

08006124 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006124:	b480      	push	{r7}
 8006126:	b085      	sub	sp, #20
 8006128:	af00      	add	r7, sp, #0
 800612a:	60f8      	str	r0, [r7, #12]
 800612c:	60b9      	str	r1, [r7, #8]
 800612e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	3b04      	subs	r3, #4
 8006134:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800613c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	3b04      	subs	r3, #4
 8006142:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	f023 0201 	bic.w	r2, r3, #1
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	3b04      	subs	r3, #4
 8006152:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006154:	4a0c      	ldr	r2, [pc, #48]	; (8006188 <pxPortInitialiseStack+0x64>)
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	3b14      	subs	r3, #20
 800615e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006160:	687a      	ldr	r2, [r7, #4]
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	3b04      	subs	r3, #4
 800616a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	f06f 0202 	mvn.w	r2, #2
 8006172:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	3b20      	subs	r3, #32
 8006178:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800617a:	68fb      	ldr	r3, [r7, #12]
}
 800617c:	4618      	mov	r0, r3
 800617e:	3714      	adds	r7, #20
 8006180:	46bd      	mov	sp, r7
 8006182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006186:	4770      	bx	lr
 8006188:	0800618d 	.word	0x0800618d

0800618c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800618c:	b480      	push	{r7}
 800618e:	b085      	sub	sp, #20
 8006190:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006192:	2300      	movs	r3, #0
 8006194:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006196:	4b12      	ldr	r3, [pc, #72]	; (80061e0 <prvTaskExitError+0x54>)
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800619e:	d00a      	beq.n	80061b6 <prvTaskExitError+0x2a>
	__asm volatile
 80061a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061a4:	f383 8811 	msr	BASEPRI, r3
 80061a8:	f3bf 8f6f 	isb	sy
 80061ac:	f3bf 8f4f 	dsb	sy
 80061b0:	60fb      	str	r3, [r7, #12]
}
 80061b2:	bf00      	nop
 80061b4:	e7fe      	b.n	80061b4 <prvTaskExitError+0x28>
	__asm volatile
 80061b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061ba:	f383 8811 	msr	BASEPRI, r3
 80061be:	f3bf 8f6f 	isb	sy
 80061c2:	f3bf 8f4f 	dsb	sy
 80061c6:	60bb      	str	r3, [r7, #8]
}
 80061c8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80061ca:	bf00      	nop
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d0fc      	beq.n	80061cc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80061d2:	bf00      	nop
 80061d4:	bf00      	nop
 80061d6:	3714      	adds	r7, #20
 80061d8:	46bd      	mov	sp, r7
 80061da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061de:	4770      	bx	lr
 80061e0:	20000014 	.word	0x20000014
	...

080061f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80061f0:	4b07      	ldr	r3, [pc, #28]	; (8006210 <pxCurrentTCBConst2>)
 80061f2:	6819      	ldr	r1, [r3, #0]
 80061f4:	6808      	ldr	r0, [r1, #0]
 80061f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061fa:	f380 8809 	msr	PSP, r0
 80061fe:	f3bf 8f6f 	isb	sy
 8006202:	f04f 0000 	mov.w	r0, #0
 8006206:	f380 8811 	msr	BASEPRI, r0
 800620a:	4770      	bx	lr
 800620c:	f3af 8000 	nop.w

08006210 <pxCurrentTCBConst2>:
 8006210:	20000910 	.word	0x20000910
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006214:	bf00      	nop
 8006216:	bf00      	nop

08006218 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006218:	4808      	ldr	r0, [pc, #32]	; (800623c <prvPortStartFirstTask+0x24>)
 800621a:	6800      	ldr	r0, [r0, #0]
 800621c:	6800      	ldr	r0, [r0, #0]
 800621e:	f380 8808 	msr	MSP, r0
 8006222:	f04f 0000 	mov.w	r0, #0
 8006226:	f380 8814 	msr	CONTROL, r0
 800622a:	b662      	cpsie	i
 800622c:	b661      	cpsie	f
 800622e:	f3bf 8f4f 	dsb	sy
 8006232:	f3bf 8f6f 	isb	sy
 8006236:	df00      	svc	0
 8006238:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800623a:	bf00      	nop
 800623c:	e000ed08 	.word	0xe000ed08

08006240 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b086      	sub	sp, #24
 8006244:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006246:	4b46      	ldr	r3, [pc, #280]	; (8006360 <xPortStartScheduler+0x120>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4a46      	ldr	r2, [pc, #280]	; (8006364 <xPortStartScheduler+0x124>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d10a      	bne.n	8006266 <xPortStartScheduler+0x26>
	__asm volatile
 8006250:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006254:	f383 8811 	msr	BASEPRI, r3
 8006258:	f3bf 8f6f 	isb	sy
 800625c:	f3bf 8f4f 	dsb	sy
 8006260:	613b      	str	r3, [r7, #16]
}
 8006262:	bf00      	nop
 8006264:	e7fe      	b.n	8006264 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006266:	4b3e      	ldr	r3, [pc, #248]	; (8006360 <xPortStartScheduler+0x120>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	4a3f      	ldr	r2, [pc, #252]	; (8006368 <xPortStartScheduler+0x128>)
 800626c:	4293      	cmp	r3, r2
 800626e:	d10a      	bne.n	8006286 <xPortStartScheduler+0x46>
	__asm volatile
 8006270:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006274:	f383 8811 	msr	BASEPRI, r3
 8006278:	f3bf 8f6f 	isb	sy
 800627c:	f3bf 8f4f 	dsb	sy
 8006280:	60fb      	str	r3, [r7, #12]
}
 8006282:	bf00      	nop
 8006284:	e7fe      	b.n	8006284 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006286:	4b39      	ldr	r3, [pc, #228]	; (800636c <xPortStartScheduler+0x12c>)
 8006288:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	781b      	ldrb	r3, [r3, #0]
 800628e:	b2db      	uxtb	r3, r3
 8006290:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006292:	697b      	ldr	r3, [r7, #20]
 8006294:	22ff      	movs	r2, #255	; 0xff
 8006296:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006298:	697b      	ldr	r3, [r7, #20]
 800629a:	781b      	ldrb	r3, [r3, #0]
 800629c:	b2db      	uxtb	r3, r3
 800629e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80062a0:	78fb      	ldrb	r3, [r7, #3]
 80062a2:	b2db      	uxtb	r3, r3
 80062a4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80062a8:	b2da      	uxtb	r2, r3
 80062aa:	4b31      	ldr	r3, [pc, #196]	; (8006370 <xPortStartScheduler+0x130>)
 80062ac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80062ae:	4b31      	ldr	r3, [pc, #196]	; (8006374 <xPortStartScheduler+0x134>)
 80062b0:	2207      	movs	r2, #7
 80062b2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80062b4:	e009      	b.n	80062ca <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80062b6:	4b2f      	ldr	r3, [pc, #188]	; (8006374 <xPortStartScheduler+0x134>)
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	3b01      	subs	r3, #1
 80062bc:	4a2d      	ldr	r2, [pc, #180]	; (8006374 <xPortStartScheduler+0x134>)
 80062be:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80062c0:	78fb      	ldrb	r3, [r7, #3]
 80062c2:	b2db      	uxtb	r3, r3
 80062c4:	005b      	lsls	r3, r3, #1
 80062c6:	b2db      	uxtb	r3, r3
 80062c8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80062ca:	78fb      	ldrb	r3, [r7, #3]
 80062cc:	b2db      	uxtb	r3, r3
 80062ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062d2:	2b80      	cmp	r3, #128	; 0x80
 80062d4:	d0ef      	beq.n	80062b6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80062d6:	4b27      	ldr	r3, [pc, #156]	; (8006374 <xPortStartScheduler+0x134>)
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f1c3 0307 	rsb	r3, r3, #7
 80062de:	2b04      	cmp	r3, #4
 80062e0:	d00a      	beq.n	80062f8 <xPortStartScheduler+0xb8>
	__asm volatile
 80062e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062e6:	f383 8811 	msr	BASEPRI, r3
 80062ea:	f3bf 8f6f 	isb	sy
 80062ee:	f3bf 8f4f 	dsb	sy
 80062f2:	60bb      	str	r3, [r7, #8]
}
 80062f4:	bf00      	nop
 80062f6:	e7fe      	b.n	80062f6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80062f8:	4b1e      	ldr	r3, [pc, #120]	; (8006374 <xPortStartScheduler+0x134>)
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	021b      	lsls	r3, r3, #8
 80062fe:	4a1d      	ldr	r2, [pc, #116]	; (8006374 <xPortStartScheduler+0x134>)
 8006300:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006302:	4b1c      	ldr	r3, [pc, #112]	; (8006374 <xPortStartScheduler+0x134>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800630a:	4a1a      	ldr	r2, [pc, #104]	; (8006374 <xPortStartScheduler+0x134>)
 800630c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	b2da      	uxtb	r2, r3
 8006312:	697b      	ldr	r3, [r7, #20]
 8006314:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006316:	4b18      	ldr	r3, [pc, #96]	; (8006378 <xPortStartScheduler+0x138>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4a17      	ldr	r2, [pc, #92]	; (8006378 <xPortStartScheduler+0x138>)
 800631c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006320:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006322:	4b15      	ldr	r3, [pc, #84]	; (8006378 <xPortStartScheduler+0x138>)
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	4a14      	ldr	r2, [pc, #80]	; (8006378 <xPortStartScheduler+0x138>)
 8006328:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800632c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800632e:	f000 f8dd 	bl	80064ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006332:	4b12      	ldr	r3, [pc, #72]	; (800637c <xPortStartScheduler+0x13c>)
 8006334:	2200      	movs	r2, #0
 8006336:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006338:	f000 f8fc 	bl	8006534 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800633c:	4b10      	ldr	r3, [pc, #64]	; (8006380 <xPortStartScheduler+0x140>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4a0f      	ldr	r2, [pc, #60]	; (8006380 <xPortStartScheduler+0x140>)
 8006342:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006346:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006348:	f7ff ff66 	bl	8006218 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800634c:	f7ff f846 	bl	80053dc <vTaskSwitchContext>
	prvTaskExitError();
 8006350:	f7ff ff1c 	bl	800618c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006354:	2300      	movs	r3, #0
}
 8006356:	4618      	mov	r0, r3
 8006358:	3718      	adds	r7, #24
 800635a:	46bd      	mov	sp, r7
 800635c:	bd80      	pop	{r7, pc}
 800635e:	bf00      	nop
 8006360:	e000ed00 	.word	0xe000ed00
 8006364:	410fc271 	.word	0x410fc271
 8006368:	410fc270 	.word	0x410fc270
 800636c:	e000e400 	.word	0xe000e400
 8006370:	20000f3c 	.word	0x20000f3c
 8006374:	20000f40 	.word	0x20000f40
 8006378:	e000ed20 	.word	0xe000ed20
 800637c:	20000014 	.word	0x20000014
 8006380:	e000ef34 	.word	0xe000ef34

08006384 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006384:	b480      	push	{r7}
 8006386:	b083      	sub	sp, #12
 8006388:	af00      	add	r7, sp, #0
	__asm volatile
 800638a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800638e:	f383 8811 	msr	BASEPRI, r3
 8006392:	f3bf 8f6f 	isb	sy
 8006396:	f3bf 8f4f 	dsb	sy
 800639a:	607b      	str	r3, [r7, #4]
}
 800639c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800639e:	4b0f      	ldr	r3, [pc, #60]	; (80063dc <vPortEnterCritical+0x58>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	3301      	adds	r3, #1
 80063a4:	4a0d      	ldr	r2, [pc, #52]	; (80063dc <vPortEnterCritical+0x58>)
 80063a6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80063a8:	4b0c      	ldr	r3, [pc, #48]	; (80063dc <vPortEnterCritical+0x58>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	2b01      	cmp	r3, #1
 80063ae:	d10f      	bne.n	80063d0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80063b0:	4b0b      	ldr	r3, [pc, #44]	; (80063e0 <vPortEnterCritical+0x5c>)
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	b2db      	uxtb	r3, r3
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d00a      	beq.n	80063d0 <vPortEnterCritical+0x4c>
	__asm volatile
 80063ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063be:	f383 8811 	msr	BASEPRI, r3
 80063c2:	f3bf 8f6f 	isb	sy
 80063c6:	f3bf 8f4f 	dsb	sy
 80063ca:	603b      	str	r3, [r7, #0]
}
 80063cc:	bf00      	nop
 80063ce:	e7fe      	b.n	80063ce <vPortEnterCritical+0x4a>
	}
}
 80063d0:	bf00      	nop
 80063d2:	370c      	adds	r7, #12
 80063d4:	46bd      	mov	sp, r7
 80063d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063da:	4770      	bx	lr
 80063dc:	20000014 	.word	0x20000014
 80063e0:	e000ed04 	.word	0xe000ed04

080063e4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80063e4:	b480      	push	{r7}
 80063e6:	b083      	sub	sp, #12
 80063e8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80063ea:	4b12      	ldr	r3, [pc, #72]	; (8006434 <vPortExitCritical+0x50>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d10a      	bne.n	8006408 <vPortExitCritical+0x24>
	__asm volatile
 80063f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063f6:	f383 8811 	msr	BASEPRI, r3
 80063fa:	f3bf 8f6f 	isb	sy
 80063fe:	f3bf 8f4f 	dsb	sy
 8006402:	607b      	str	r3, [r7, #4]
}
 8006404:	bf00      	nop
 8006406:	e7fe      	b.n	8006406 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006408:	4b0a      	ldr	r3, [pc, #40]	; (8006434 <vPortExitCritical+0x50>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	3b01      	subs	r3, #1
 800640e:	4a09      	ldr	r2, [pc, #36]	; (8006434 <vPortExitCritical+0x50>)
 8006410:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006412:	4b08      	ldr	r3, [pc, #32]	; (8006434 <vPortExitCritical+0x50>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	2b00      	cmp	r3, #0
 8006418:	d105      	bne.n	8006426 <vPortExitCritical+0x42>
 800641a:	2300      	movs	r3, #0
 800641c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	f383 8811 	msr	BASEPRI, r3
}
 8006424:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006426:	bf00      	nop
 8006428:	370c      	adds	r7, #12
 800642a:	46bd      	mov	sp, r7
 800642c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006430:	4770      	bx	lr
 8006432:	bf00      	nop
 8006434:	20000014 	.word	0x20000014
	...

08006440 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006440:	f3ef 8009 	mrs	r0, PSP
 8006444:	f3bf 8f6f 	isb	sy
 8006448:	4b15      	ldr	r3, [pc, #84]	; (80064a0 <pxCurrentTCBConst>)
 800644a:	681a      	ldr	r2, [r3, #0]
 800644c:	f01e 0f10 	tst.w	lr, #16
 8006450:	bf08      	it	eq
 8006452:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006456:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800645a:	6010      	str	r0, [r2, #0]
 800645c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006460:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006464:	f380 8811 	msr	BASEPRI, r0
 8006468:	f3bf 8f4f 	dsb	sy
 800646c:	f3bf 8f6f 	isb	sy
 8006470:	f7fe ffb4 	bl	80053dc <vTaskSwitchContext>
 8006474:	f04f 0000 	mov.w	r0, #0
 8006478:	f380 8811 	msr	BASEPRI, r0
 800647c:	bc09      	pop	{r0, r3}
 800647e:	6819      	ldr	r1, [r3, #0]
 8006480:	6808      	ldr	r0, [r1, #0]
 8006482:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006486:	f01e 0f10 	tst.w	lr, #16
 800648a:	bf08      	it	eq
 800648c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006490:	f380 8809 	msr	PSP, r0
 8006494:	f3bf 8f6f 	isb	sy
 8006498:	4770      	bx	lr
 800649a:	bf00      	nop
 800649c:	f3af 8000 	nop.w

080064a0 <pxCurrentTCBConst>:
 80064a0:	20000910 	.word	0x20000910
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80064a4:	bf00      	nop
 80064a6:	bf00      	nop

080064a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b082      	sub	sp, #8
 80064ac:	af00      	add	r7, sp, #0
	__asm volatile
 80064ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064b2:	f383 8811 	msr	BASEPRI, r3
 80064b6:	f3bf 8f6f 	isb	sy
 80064ba:	f3bf 8f4f 	dsb	sy
 80064be:	607b      	str	r3, [r7, #4]
}
 80064c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80064c2:	f7fe fed1 	bl	8005268 <xTaskIncrementTick>
 80064c6:	4603      	mov	r3, r0
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d003      	beq.n	80064d4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80064cc:	4b06      	ldr	r3, [pc, #24]	; (80064e8 <xPortSysTickHandler+0x40>)
 80064ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80064d2:	601a      	str	r2, [r3, #0]
 80064d4:	2300      	movs	r3, #0
 80064d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	f383 8811 	msr	BASEPRI, r3
}
 80064de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80064e0:	bf00      	nop
 80064e2:	3708      	adds	r7, #8
 80064e4:	46bd      	mov	sp, r7
 80064e6:	bd80      	pop	{r7, pc}
 80064e8:	e000ed04 	.word	0xe000ed04

080064ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80064ec:	b480      	push	{r7}
 80064ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80064f0:	4b0b      	ldr	r3, [pc, #44]	; (8006520 <vPortSetupTimerInterrupt+0x34>)
 80064f2:	2200      	movs	r2, #0
 80064f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80064f6:	4b0b      	ldr	r3, [pc, #44]	; (8006524 <vPortSetupTimerInterrupt+0x38>)
 80064f8:	2200      	movs	r2, #0
 80064fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80064fc:	4b0a      	ldr	r3, [pc, #40]	; (8006528 <vPortSetupTimerInterrupt+0x3c>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4a0a      	ldr	r2, [pc, #40]	; (800652c <vPortSetupTimerInterrupt+0x40>)
 8006502:	fba2 2303 	umull	r2, r3, r2, r3
 8006506:	099b      	lsrs	r3, r3, #6
 8006508:	4a09      	ldr	r2, [pc, #36]	; (8006530 <vPortSetupTimerInterrupt+0x44>)
 800650a:	3b01      	subs	r3, #1
 800650c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800650e:	4b04      	ldr	r3, [pc, #16]	; (8006520 <vPortSetupTimerInterrupt+0x34>)
 8006510:	2207      	movs	r2, #7
 8006512:	601a      	str	r2, [r3, #0]
}
 8006514:	bf00      	nop
 8006516:	46bd      	mov	sp, r7
 8006518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651c:	4770      	bx	lr
 800651e:	bf00      	nop
 8006520:	e000e010 	.word	0xe000e010
 8006524:	e000e018 	.word	0xe000e018
 8006528:	20000008 	.word	0x20000008
 800652c:	10624dd3 	.word	0x10624dd3
 8006530:	e000e014 	.word	0xe000e014

08006534 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006534:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006544 <vPortEnableVFP+0x10>
 8006538:	6801      	ldr	r1, [r0, #0]
 800653a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800653e:	6001      	str	r1, [r0, #0]
 8006540:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006542:	bf00      	nop
 8006544:	e000ed88 	.word	0xe000ed88

08006548 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006548:	b480      	push	{r7}
 800654a:	b085      	sub	sp, #20
 800654c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800654e:	f3ef 8305 	mrs	r3, IPSR
 8006552:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	2b0f      	cmp	r3, #15
 8006558:	d914      	bls.n	8006584 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800655a:	4a17      	ldr	r2, [pc, #92]	; (80065b8 <vPortValidateInterruptPriority+0x70>)
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	4413      	add	r3, r2
 8006560:	781b      	ldrb	r3, [r3, #0]
 8006562:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006564:	4b15      	ldr	r3, [pc, #84]	; (80065bc <vPortValidateInterruptPriority+0x74>)
 8006566:	781b      	ldrb	r3, [r3, #0]
 8006568:	7afa      	ldrb	r2, [r7, #11]
 800656a:	429a      	cmp	r2, r3
 800656c:	d20a      	bcs.n	8006584 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800656e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006572:	f383 8811 	msr	BASEPRI, r3
 8006576:	f3bf 8f6f 	isb	sy
 800657a:	f3bf 8f4f 	dsb	sy
 800657e:	607b      	str	r3, [r7, #4]
}
 8006580:	bf00      	nop
 8006582:	e7fe      	b.n	8006582 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006584:	4b0e      	ldr	r3, [pc, #56]	; (80065c0 <vPortValidateInterruptPriority+0x78>)
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800658c:	4b0d      	ldr	r3, [pc, #52]	; (80065c4 <vPortValidateInterruptPriority+0x7c>)
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	429a      	cmp	r2, r3
 8006592:	d90a      	bls.n	80065aa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8006594:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006598:	f383 8811 	msr	BASEPRI, r3
 800659c:	f3bf 8f6f 	isb	sy
 80065a0:	f3bf 8f4f 	dsb	sy
 80065a4:	603b      	str	r3, [r7, #0]
}
 80065a6:	bf00      	nop
 80065a8:	e7fe      	b.n	80065a8 <vPortValidateInterruptPriority+0x60>
	}
 80065aa:	bf00      	nop
 80065ac:	3714      	adds	r7, #20
 80065ae:	46bd      	mov	sp, r7
 80065b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b4:	4770      	bx	lr
 80065b6:	bf00      	nop
 80065b8:	e000e3f0 	.word	0xe000e3f0
 80065bc:	20000f3c 	.word	0x20000f3c
 80065c0:	e000ed0c 	.word	0xe000ed0c
 80065c4:	20000f40 	.word	0x20000f40

080065c8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b08a      	sub	sp, #40	; 0x28
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80065d0:	2300      	movs	r3, #0
 80065d2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80065d4:	f7fe fd8c 	bl	80050f0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80065d8:	4b5b      	ldr	r3, [pc, #364]	; (8006748 <pvPortMalloc+0x180>)
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d101      	bne.n	80065e4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80065e0:	f000 f920 	bl	8006824 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80065e4:	4b59      	ldr	r3, [pc, #356]	; (800674c <pvPortMalloc+0x184>)
 80065e6:	681a      	ldr	r2, [r3, #0]
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	4013      	ands	r3, r2
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	f040 8093 	bne.w	8006718 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d01d      	beq.n	8006634 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80065f8:	2208      	movs	r2, #8
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	4413      	add	r3, r2
 80065fe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	f003 0307 	and.w	r3, r3, #7
 8006606:	2b00      	cmp	r3, #0
 8006608:	d014      	beq.n	8006634 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	f023 0307 	bic.w	r3, r3, #7
 8006610:	3308      	adds	r3, #8
 8006612:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	f003 0307 	and.w	r3, r3, #7
 800661a:	2b00      	cmp	r3, #0
 800661c:	d00a      	beq.n	8006634 <pvPortMalloc+0x6c>
	__asm volatile
 800661e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006622:	f383 8811 	msr	BASEPRI, r3
 8006626:	f3bf 8f6f 	isb	sy
 800662a:	f3bf 8f4f 	dsb	sy
 800662e:	617b      	str	r3, [r7, #20]
}
 8006630:	bf00      	nop
 8006632:	e7fe      	b.n	8006632 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d06e      	beq.n	8006718 <pvPortMalloc+0x150>
 800663a:	4b45      	ldr	r3, [pc, #276]	; (8006750 <pvPortMalloc+0x188>)
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	687a      	ldr	r2, [r7, #4]
 8006640:	429a      	cmp	r2, r3
 8006642:	d869      	bhi.n	8006718 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006644:	4b43      	ldr	r3, [pc, #268]	; (8006754 <pvPortMalloc+0x18c>)
 8006646:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006648:	4b42      	ldr	r3, [pc, #264]	; (8006754 <pvPortMalloc+0x18c>)
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800664e:	e004      	b.n	800665a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006652:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800665a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800665c:	685b      	ldr	r3, [r3, #4]
 800665e:	687a      	ldr	r2, [r7, #4]
 8006660:	429a      	cmp	r2, r3
 8006662:	d903      	bls.n	800666c <pvPortMalloc+0xa4>
 8006664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d1f1      	bne.n	8006650 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800666c:	4b36      	ldr	r3, [pc, #216]	; (8006748 <pvPortMalloc+0x180>)
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006672:	429a      	cmp	r2, r3
 8006674:	d050      	beq.n	8006718 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006676:	6a3b      	ldr	r3, [r7, #32]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	2208      	movs	r2, #8
 800667c:	4413      	add	r3, r2
 800667e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006682:	681a      	ldr	r2, [r3, #0]
 8006684:	6a3b      	ldr	r3, [r7, #32]
 8006686:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800668a:	685a      	ldr	r2, [r3, #4]
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	1ad2      	subs	r2, r2, r3
 8006690:	2308      	movs	r3, #8
 8006692:	005b      	lsls	r3, r3, #1
 8006694:	429a      	cmp	r2, r3
 8006696:	d91f      	bls.n	80066d8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006698:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	4413      	add	r3, r2
 800669e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80066a0:	69bb      	ldr	r3, [r7, #24]
 80066a2:	f003 0307 	and.w	r3, r3, #7
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d00a      	beq.n	80066c0 <pvPortMalloc+0xf8>
	__asm volatile
 80066aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066ae:	f383 8811 	msr	BASEPRI, r3
 80066b2:	f3bf 8f6f 	isb	sy
 80066b6:	f3bf 8f4f 	dsb	sy
 80066ba:	613b      	str	r3, [r7, #16]
}
 80066bc:	bf00      	nop
 80066be:	e7fe      	b.n	80066be <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80066c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066c2:	685a      	ldr	r2, [r3, #4]
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	1ad2      	subs	r2, r2, r3
 80066c8:	69bb      	ldr	r3, [r7, #24]
 80066ca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80066cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ce:	687a      	ldr	r2, [r7, #4]
 80066d0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80066d2:	69b8      	ldr	r0, [r7, #24]
 80066d4:	f000 f908 	bl	80068e8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80066d8:	4b1d      	ldr	r3, [pc, #116]	; (8006750 <pvPortMalloc+0x188>)
 80066da:	681a      	ldr	r2, [r3, #0]
 80066dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066de:	685b      	ldr	r3, [r3, #4]
 80066e0:	1ad3      	subs	r3, r2, r3
 80066e2:	4a1b      	ldr	r2, [pc, #108]	; (8006750 <pvPortMalloc+0x188>)
 80066e4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80066e6:	4b1a      	ldr	r3, [pc, #104]	; (8006750 <pvPortMalloc+0x188>)
 80066e8:	681a      	ldr	r2, [r3, #0]
 80066ea:	4b1b      	ldr	r3, [pc, #108]	; (8006758 <pvPortMalloc+0x190>)
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	429a      	cmp	r2, r3
 80066f0:	d203      	bcs.n	80066fa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80066f2:	4b17      	ldr	r3, [pc, #92]	; (8006750 <pvPortMalloc+0x188>)
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	4a18      	ldr	r2, [pc, #96]	; (8006758 <pvPortMalloc+0x190>)
 80066f8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80066fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066fc:	685a      	ldr	r2, [r3, #4]
 80066fe:	4b13      	ldr	r3, [pc, #76]	; (800674c <pvPortMalloc+0x184>)
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	431a      	orrs	r2, r3
 8006704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006706:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800670a:	2200      	movs	r2, #0
 800670c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800670e:	4b13      	ldr	r3, [pc, #76]	; (800675c <pvPortMalloc+0x194>)
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	3301      	adds	r3, #1
 8006714:	4a11      	ldr	r2, [pc, #68]	; (800675c <pvPortMalloc+0x194>)
 8006716:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006718:	f7fe fcf8 	bl	800510c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800671c:	69fb      	ldr	r3, [r7, #28]
 800671e:	f003 0307 	and.w	r3, r3, #7
 8006722:	2b00      	cmp	r3, #0
 8006724:	d00a      	beq.n	800673c <pvPortMalloc+0x174>
	__asm volatile
 8006726:	f04f 0350 	mov.w	r3, #80	; 0x50
 800672a:	f383 8811 	msr	BASEPRI, r3
 800672e:	f3bf 8f6f 	isb	sy
 8006732:	f3bf 8f4f 	dsb	sy
 8006736:	60fb      	str	r3, [r7, #12]
}
 8006738:	bf00      	nop
 800673a:	e7fe      	b.n	800673a <pvPortMalloc+0x172>
	return pvReturn;
 800673c:	69fb      	ldr	r3, [r7, #28]
}
 800673e:	4618      	mov	r0, r3
 8006740:	3728      	adds	r7, #40	; 0x28
 8006742:	46bd      	mov	sp, r7
 8006744:	bd80      	pop	{r7, pc}
 8006746:	bf00      	nop
 8006748:	20001b04 	.word	0x20001b04
 800674c:	20001b18 	.word	0x20001b18
 8006750:	20001b08 	.word	0x20001b08
 8006754:	20001afc 	.word	0x20001afc
 8006758:	20001b0c 	.word	0x20001b0c
 800675c:	20001b10 	.word	0x20001b10

08006760 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b086      	sub	sp, #24
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d04d      	beq.n	800680e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006772:	2308      	movs	r3, #8
 8006774:	425b      	negs	r3, r3
 8006776:	697a      	ldr	r2, [r7, #20]
 8006778:	4413      	add	r3, r2
 800677a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800677c:	697b      	ldr	r3, [r7, #20]
 800677e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006780:	693b      	ldr	r3, [r7, #16]
 8006782:	685a      	ldr	r2, [r3, #4]
 8006784:	4b24      	ldr	r3, [pc, #144]	; (8006818 <vPortFree+0xb8>)
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	4013      	ands	r3, r2
 800678a:	2b00      	cmp	r3, #0
 800678c:	d10a      	bne.n	80067a4 <vPortFree+0x44>
	__asm volatile
 800678e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006792:	f383 8811 	msr	BASEPRI, r3
 8006796:	f3bf 8f6f 	isb	sy
 800679a:	f3bf 8f4f 	dsb	sy
 800679e:	60fb      	str	r3, [r7, #12]
}
 80067a0:	bf00      	nop
 80067a2:	e7fe      	b.n	80067a2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80067a4:	693b      	ldr	r3, [r7, #16]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d00a      	beq.n	80067c2 <vPortFree+0x62>
	__asm volatile
 80067ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067b0:	f383 8811 	msr	BASEPRI, r3
 80067b4:	f3bf 8f6f 	isb	sy
 80067b8:	f3bf 8f4f 	dsb	sy
 80067bc:	60bb      	str	r3, [r7, #8]
}
 80067be:	bf00      	nop
 80067c0:	e7fe      	b.n	80067c0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80067c2:	693b      	ldr	r3, [r7, #16]
 80067c4:	685a      	ldr	r2, [r3, #4]
 80067c6:	4b14      	ldr	r3, [pc, #80]	; (8006818 <vPortFree+0xb8>)
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4013      	ands	r3, r2
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d01e      	beq.n	800680e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80067d0:	693b      	ldr	r3, [r7, #16]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d11a      	bne.n	800680e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80067d8:	693b      	ldr	r3, [r7, #16]
 80067da:	685a      	ldr	r2, [r3, #4]
 80067dc:	4b0e      	ldr	r3, [pc, #56]	; (8006818 <vPortFree+0xb8>)
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	43db      	mvns	r3, r3
 80067e2:	401a      	ands	r2, r3
 80067e4:	693b      	ldr	r3, [r7, #16]
 80067e6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80067e8:	f7fe fc82 	bl	80050f0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80067ec:	693b      	ldr	r3, [r7, #16]
 80067ee:	685a      	ldr	r2, [r3, #4]
 80067f0:	4b0a      	ldr	r3, [pc, #40]	; (800681c <vPortFree+0xbc>)
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	4413      	add	r3, r2
 80067f6:	4a09      	ldr	r2, [pc, #36]	; (800681c <vPortFree+0xbc>)
 80067f8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80067fa:	6938      	ldr	r0, [r7, #16]
 80067fc:	f000 f874 	bl	80068e8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006800:	4b07      	ldr	r3, [pc, #28]	; (8006820 <vPortFree+0xc0>)
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	3301      	adds	r3, #1
 8006806:	4a06      	ldr	r2, [pc, #24]	; (8006820 <vPortFree+0xc0>)
 8006808:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800680a:	f7fe fc7f 	bl	800510c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800680e:	bf00      	nop
 8006810:	3718      	adds	r7, #24
 8006812:	46bd      	mov	sp, r7
 8006814:	bd80      	pop	{r7, pc}
 8006816:	bf00      	nop
 8006818:	20001b18 	.word	0x20001b18
 800681c:	20001b08 	.word	0x20001b08
 8006820:	20001b14 	.word	0x20001b14

08006824 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006824:	b480      	push	{r7}
 8006826:	b085      	sub	sp, #20
 8006828:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800682a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800682e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006830:	4b27      	ldr	r3, [pc, #156]	; (80068d0 <prvHeapInit+0xac>)
 8006832:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	f003 0307 	and.w	r3, r3, #7
 800683a:	2b00      	cmp	r3, #0
 800683c:	d00c      	beq.n	8006858 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	3307      	adds	r3, #7
 8006842:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	f023 0307 	bic.w	r3, r3, #7
 800684a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800684c:	68ba      	ldr	r2, [r7, #8]
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	1ad3      	subs	r3, r2, r3
 8006852:	4a1f      	ldr	r2, [pc, #124]	; (80068d0 <prvHeapInit+0xac>)
 8006854:	4413      	add	r3, r2
 8006856:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800685c:	4a1d      	ldr	r2, [pc, #116]	; (80068d4 <prvHeapInit+0xb0>)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006862:	4b1c      	ldr	r3, [pc, #112]	; (80068d4 <prvHeapInit+0xb0>)
 8006864:	2200      	movs	r2, #0
 8006866:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	68ba      	ldr	r2, [r7, #8]
 800686c:	4413      	add	r3, r2
 800686e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006870:	2208      	movs	r2, #8
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	1a9b      	subs	r3, r3, r2
 8006876:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	f023 0307 	bic.w	r3, r3, #7
 800687e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	4a15      	ldr	r2, [pc, #84]	; (80068d8 <prvHeapInit+0xb4>)
 8006884:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006886:	4b14      	ldr	r3, [pc, #80]	; (80068d8 <prvHeapInit+0xb4>)
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	2200      	movs	r2, #0
 800688c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800688e:	4b12      	ldr	r3, [pc, #72]	; (80068d8 <prvHeapInit+0xb4>)
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	2200      	movs	r2, #0
 8006894:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	68fa      	ldr	r2, [r7, #12]
 800689e:	1ad2      	subs	r2, r2, r3
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80068a4:	4b0c      	ldr	r3, [pc, #48]	; (80068d8 <prvHeapInit+0xb4>)
 80068a6:	681a      	ldr	r2, [r3, #0]
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	685b      	ldr	r3, [r3, #4]
 80068b0:	4a0a      	ldr	r2, [pc, #40]	; (80068dc <prvHeapInit+0xb8>)
 80068b2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	685b      	ldr	r3, [r3, #4]
 80068b8:	4a09      	ldr	r2, [pc, #36]	; (80068e0 <prvHeapInit+0xbc>)
 80068ba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80068bc:	4b09      	ldr	r3, [pc, #36]	; (80068e4 <prvHeapInit+0xc0>)
 80068be:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80068c2:	601a      	str	r2, [r3, #0]
}
 80068c4:	bf00      	nop
 80068c6:	3714      	adds	r7, #20
 80068c8:	46bd      	mov	sp, r7
 80068ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ce:	4770      	bx	lr
 80068d0:	20000f44 	.word	0x20000f44
 80068d4:	20001afc 	.word	0x20001afc
 80068d8:	20001b04 	.word	0x20001b04
 80068dc:	20001b0c 	.word	0x20001b0c
 80068e0:	20001b08 	.word	0x20001b08
 80068e4:	20001b18 	.word	0x20001b18

080068e8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80068e8:	b480      	push	{r7}
 80068ea:	b085      	sub	sp, #20
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80068f0:	4b28      	ldr	r3, [pc, #160]	; (8006994 <prvInsertBlockIntoFreeList+0xac>)
 80068f2:	60fb      	str	r3, [r7, #12]
 80068f4:	e002      	b.n	80068fc <prvInsertBlockIntoFreeList+0x14>
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	60fb      	str	r3, [r7, #12]
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	687a      	ldr	r2, [r7, #4]
 8006902:	429a      	cmp	r2, r3
 8006904:	d8f7      	bhi.n	80068f6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	68ba      	ldr	r2, [r7, #8]
 8006910:	4413      	add	r3, r2
 8006912:	687a      	ldr	r2, [r7, #4]
 8006914:	429a      	cmp	r2, r3
 8006916:	d108      	bne.n	800692a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	685a      	ldr	r2, [r3, #4]
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	685b      	ldr	r3, [r3, #4]
 8006920:	441a      	add	r2, r3
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	685b      	ldr	r3, [r3, #4]
 8006932:	68ba      	ldr	r2, [r7, #8]
 8006934:	441a      	add	r2, r3
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	429a      	cmp	r2, r3
 800693c:	d118      	bne.n	8006970 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	681a      	ldr	r2, [r3, #0]
 8006942:	4b15      	ldr	r3, [pc, #84]	; (8006998 <prvInsertBlockIntoFreeList+0xb0>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	429a      	cmp	r2, r3
 8006948:	d00d      	beq.n	8006966 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	685a      	ldr	r2, [r3, #4]
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	685b      	ldr	r3, [r3, #4]
 8006954:	441a      	add	r2, r3
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	681a      	ldr	r2, [r3, #0]
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	601a      	str	r2, [r3, #0]
 8006964:	e008      	b.n	8006978 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006966:	4b0c      	ldr	r3, [pc, #48]	; (8006998 <prvInsertBlockIntoFreeList+0xb0>)
 8006968:	681a      	ldr	r2, [r3, #0]
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	601a      	str	r2, [r3, #0]
 800696e:	e003      	b.n	8006978 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681a      	ldr	r2, [r3, #0]
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006978:	68fa      	ldr	r2, [r7, #12]
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	429a      	cmp	r2, r3
 800697e:	d002      	beq.n	8006986 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	687a      	ldr	r2, [r7, #4]
 8006984:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006986:	bf00      	nop
 8006988:	3714      	adds	r7, #20
 800698a:	46bd      	mov	sp, r7
 800698c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006990:	4770      	bx	lr
 8006992:	bf00      	nop
 8006994:	20001afc 	.word	0x20001afc
 8006998:	20001b04 	.word	0x20001b04

0800699c <std>:
 800699c:	2300      	movs	r3, #0
 800699e:	b510      	push	{r4, lr}
 80069a0:	4604      	mov	r4, r0
 80069a2:	e9c0 3300 	strd	r3, r3, [r0]
 80069a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80069aa:	6083      	str	r3, [r0, #8]
 80069ac:	8181      	strh	r1, [r0, #12]
 80069ae:	6643      	str	r3, [r0, #100]	; 0x64
 80069b0:	81c2      	strh	r2, [r0, #14]
 80069b2:	6183      	str	r3, [r0, #24]
 80069b4:	4619      	mov	r1, r3
 80069b6:	2208      	movs	r2, #8
 80069b8:	305c      	adds	r0, #92	; 0x5c
 80069ba:	f000 f9f7 	bl	8006dac <memset>
 80069be:	4b0d      	ldr	r3, [pc, #52]	; (80069f4 <std+0x58>)
 80069c0:	6263      	str	r3, [r4, #36]	; 0x24
 80069c2:	4b0d      	ldr	r3, [pc, #52]	; (80069f8 <std+0x5c>)
 80069c4:	62a3      	str	r3, [r4, #40]	; 0x28
 80069c6:	4b0d      	ldr	r3, [pc, #52]	; (80069fc <std+0x60>)
 80069c8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80069ca:	4b0d      	ldr	r3, [pc, #52]	; (8006a00 <std+0x64>)
 80069cc:	6323      	str	r3, [r4, #48]	; 0x30
 80069ce:	4b0d      	ldr	r3, [pc, #52]	; (8006a04 <std+0x68>)
 80069d0:	6224      	str	r4, [r4, #32]
 80069d2:	429c      	cmp	r4, r3
 80069d4:	d006      	beq.n	80069e4 <std+0x48>
 80069d6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80069da:	4294      	cmp	r4, r2
 80069dc:	d002      	beq.n	80069e4 <std+0x48>
 80069de:	33d0      	adds	r3, #208	; 0xd0
 80069e0:	429c      	cmp	r4, r3
 80069e2:	d105      	bne.n	80069f0 <std+0x54>
 80069e4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80069e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069ec:	f000 baac 	b.w	8006f48 <__retarget_lock_init_recursive>
 80069f0:	bd10      	pop	{r4, pc}
 80069f2:	bf00      	nop
 80069f4:	08006bfd 	.word	0x08006bfd
 80069f8:	08006c1f 	.word	0x08006c1f
 80069fc:	08006c57 	.word	0x08006c57
 8006a00:	08006c7b 	.word	0x08006c7b
 8006a04:	20001b1c 	.word	0x20001b1c

08006a08 <stdio_exit_handler>:
 8006a08:	4a02      	ldr	r2, [pc, #8]	; (8006a14 <stdio_exit_handler+0xc>)
 8006a0a:	4903      	ldr	r1, [pc, #12]	; (8006a18 <stdio_exit_handler+0x10>)
 8006a0c:	4803      	ldr	r0, [pc, #12]	; (8006a1c <stdio_exit_handler+0x14>)
 8006a0e:	f000 b869 	b.w	8006ae4 <_fwalk_sglue>
 8006a12:	bf00      	nop
 8006a14:	20000018 	.word	0x20000018
 8006a18:	08007811 	.word	0x08007811
 8006a1c:	20000024 	.word	0x20000024

08006a20 <cleanup_stdio>:
 8006a20:	6841      	ldr	r1, [r0, #4]
 8006a22:	4b0c      	ldr	r3, [pc, #48]	; (8006a54 <cleanup_stdio+0x34>)
 8006a24:	4299      	cmp	r1, r3
 8006a26:	b510      	push	{r4, lr}
 8006a28:	4604      	mov	r4, r0
 8006a2a:	d001      	beq.n	8006a30 <cleanup_stdio+0x10>
 8006a2c:	f000 fef0 	bl	8007810 <_fflush_r>
 8006a30:	68a1      	ldr	r1, [r4, #8]
 8006a32:	4b09      	ldr	r3, [pc, #36]	; (8006a58 <cleanup_stdio+0x38>)
 8006a34:	4299      	cmp	r1, r3
 8006a36:	d002      	beq.n	8006a3e <cleanup_stdio+0x1e>
 8006a38:	4620      	mov	r0, r4
 8006a3a:	f000 fee9 	bl	8007810 <_fflush_r>
 8006a3e:	68e1      	ldr	r1, [r4, #12]
 8006a40:	4b06      	ldr	r3, [pc, #24]	; (8006a5c <cleanup_stdio+0x3c>)
 8006a42:	4299      	cmp	r1, r3
 8006a44:	d004      	beq.n	8006a50 <cleanup_stdio+0x30>
 8006a46:	4620      	mov	r0, r4
 8006a48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a4c:	f000 bee0 	b.w	8007810 <_fflush_r>
 8006a50:	bd10      	pop	{r4, pc}
 8006a52:	bf00      	nop
 8006a54:	20001b1c 	.word	0x20001b1c
 8006a58:	20001b84 	.word	0x20001b84
 8006a5c:	20001bec 	.word	0x20001bec

08006a60 <global_stdio_init.part.0>:
 8006a60:	b510      	push	{r4, lr}
 8006a62:	4b0b      	ldr	r3, [pc, #44]	; (8006a90 <global_stdio_init.part.0+0x30>)
 8006a64:	4c0b      	ldr	r4, [pc, #44]	; (8006a94 <global_stdio_init.part.0+0x34>)
 8006a66:	4a0c      	ldr	r2, [pc, #48]	; (8006a98 <global_stdio_init.part.0+0x38>)
 8006a68:	601a      	str	r2, [r3, #0]
 8006a6a:	4620      	mov	r0, r4
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	2104      	movs	r1, #4
 8006a70:	f7ff ff94 	bl	800699c <std>
 8006a74:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006a78:	2201      	movs	r2, #1
 8006a7a:	2109      	movs	r1, #9
 8006a7c:	f7ff ff8e 	bl	800699c <std>
 8006a80:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006a84:	2202      	movs	r2, #2
 8006a86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a8a:	2112      	movs	r1, #18
 8006a8c:	f7ff bf86 	b.w	800699c <std>
 8006a90:	20001c54 	.word	0x20001c54
 8006a94:	20001b1c 	.word	0x20001b1c
 8006a98:	08006a09 	.word	0x08006a09

08006a9c <__sfp_lock_acquire>:
 8006a9c:	4801      	ldr	r0, [pc, #4]	; (8006aa4 <__sfp_lock_acquire+0x8>)
 8006a9e:	f000 ba54 	b.w	8006f4a <__retarget_lock_acquire_recursive>
 8006aa2:	bf00      	nop
 8006aa4:	20001c5d 	.word	0x20001c5d

08006aa8 <__sfp_lock_release>:
 8006aa8:	4801      	ldr	r0, [pc, #4]	; (8006ab0 <__sfp_lock_release+0x8>)
 8006aaa:	f000 ba4f 	b.w	8006f4c <__retarget_lock_release_recursive>
 8006aae:	bf00      	nop
 8006ab0:	20001c5d 	.word	0x20001c5d

08006ab4 <__sinit>:
 8006ab4:	b510      	push	{r4, lr}
 8006ab6:	4604      	mov	r4, r0
 8006ab8:	f7ff fff0 	bl	8006a9c <__sfp_lock_acquire>
 8006abc:	6a23      	ldr	r3, [r4, #32]
 8006abe:	b11b      	cbz	r3, 8006ac8 <__sinit+0x14>
 8006ac0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ac4:	f7ff bff0 	b.w	8006aa8 <__sfp_lock_release>
 8006ac8:	4b04      	ldr	r3, [pc, #16]	; (8006adc <__sinit+0x28>)
 8006aca:	6223      	str	r3, [r4, #32]
 8006acc:	4b04      	ldr	r3, [pc, #16]	; (8006ae0 <__sinit+0x2c>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d1f5      	bne.n	8006ac0 <__sinit+0xc>
 8006ad4:	f7ff ffc4 	bl	8006a60 <global_stdio_init.part.0>
 8006ad8:	e7f2      	b.n	8006ac0 <__sinit+0xc>
 8006ada:	bf00      	nop
 8006adc:	08006a21 	.word	0x08006a21
 8006ae0:	20001c54 	.word	0x20001c54

08006ae4 <_fwalk_sglue>:
 8006ae4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ae8:	4607      	mov	r7, r0
 8006aea:	4688      	mov	r8, r1
 8006aec:	4614      	mov	r4, r2
 8006aee:	2600      	movs	r6, #0
 8006af0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006af4:	f1b9 0901 	subs.w	r9, r9, #1
 8006af8:	d505      	bpl.n	8006b06 <_fwalk_sglue+0x22>
 8006afa:	6824      	ldr	r4, [r4, #0]
 8006afc:	2c00      	cmp	r4, #0
 8006afe:	d1f7      	bne.n	8006af0 <_fwalk_sglue+0xc>
 8006b00:	4630      	mov	r0, r6
 8006b02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b06:	89ab      	ldrh	r3, [r5, #12]
 8006b08:	2b01      	cmp	r3, #1
 8006b0a:	d907      	bls.n	8006b1c <_fwalk_sglue+0x38>
 8006b0c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006b10:	3301      	adds	r3, #1
 8006b12:	d003      	beq.n	8006b1c <_fwalk_sglue+0x38>
 8006b14:	4629      	mov	r1, r5
 8006b16:	4638      	mov	r0, r7
 8006b18:	47c0      	blx	r8
 8006b1a:	4306      	orrs	r6, r0
 8006b1c:	3568      	adds	r5, #104	; 0x68
 8006b1e:	e7e9      	b.n	8006af4 <_fwalk_sglue+0x10>

08006b20 <iprintf>:
 8006b20:	b40f      	push	{r0, r1, r2, r3}
 8006b22:	b507      	push	{r0, r1, r2, lr}
 8006b24:	4906      	ldr	r1, [pc, #24]	; (8006b40 <iprintf+0x20>)
 8006b26:	ab04      	add	r3, sp, #16
 8006b28:	6808      	ldr	r0, [r1, #0]
 8006b2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b2e:	6881      	ldr	r1, [r0, #8]
 8006b30:	9301      	str	r3, [sp, #4]
 8006b32:	f000 fb3d 	bl	80071b0 <_vfiprintf_r>
 8006b36:	b003      	add	sp, #12
 8006b38:	f85d eb04 	ldr.w	lr, [sp], #4
 8006b3c:	b004      	add	sp, #16
 8006b3e:	4770      	bx	lr
 8006b40:	20000070 	.word	0x20000070

08006b44 <_puts_r>:
 8006b44:	6a03      	ldr	r3, [r0, #32]
 8006b46:	b570      	push	{r4, r5, r6, lr}
 8006b48:	6884      	ldr	r4, [r0, #8]
 8006b4a:	4605      	mov	r5, r0
 8006b4c:	460e      	mov	r6, r1
 8006b4e:	b90b      	cbnz	r3, 8006b54 <_puts_r+0x10>
 8006b50:	f7ff ffb0 	bl	8006ab4 <__sinit>
 8006b54:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006b56:	07db      	lsls	r3, r3, #31
 8006b58:	d405      	bmi.n	8006b66 <_puts_r+0x22>
 8006b5a:	89a3      	ldrh	r3, [r4, #12]
 8006b5c:	0598      	lsls	r0, r3, #22
 8006b5e:	d402      	bmi.n	8006b66 <_puts_r+0x22>
 8006b60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006b62:	f000 f9f2 	bl	8006f4a <__retarget_lock_acquire_recursive>
 8006b66:	89a3      	ldrh	r3, [r4, #12]
 8006b68:	0719      	lsls	r1, r3, #28
 8006b6a:	d513      	bpl.n	8006b94 <_puts_r+0x50>
 8006b6c:	6923      	ldr	r3, [r4, #16]
 8006b6e:	b18b      	cbz	r3, 8006b94 <_puts_r+0x50>
 8006b70:	3e01      	subs	r6, #1
 8006b72:	68a3      	ldr	r3, [r4, #8]
 8006b74:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006b78:	3b01      	subs	r3, #1
 8006b7a:	60a3      	str	r3, [r4, #8]
 8006b7c:	b9e9      	cbnz	r1, 8006bba <_puts_r+0x76>
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	da2e      	bge.n	8006be0 <_puts_r+0x9c>
 8006b82:	4622      	mov	r2, r4
 8006b84:	210a      	movs	r1, #10
 8006b86:	4628      	mov	r0, r5
 8006b88:	f000 f87b 	bl	8006c82 <__swbuf_r>
 8006b8c:	3001      	adds	r0, #1
 8006b8e:	d007      	beq.n	8006ba0 <_puts_r+0x5c>
 8006b90:	250a      	movs	r5, #10
 8006b92:	e007      	b.n	8006ba4 <_puts_r+0x60>
 8006b94:	4621      	mov	r1, r4
 8006b96:	4628      	mov	r0, r5
 8006b98:	f000 f8b0 	bl	8006cfc <__swsetup_r>
 8006b9c:	2800      	cmp	r0, #0
 8006b9e:	d0e7      	beq.n	8006b70 <_puts_r+0x2c>
 8006ba0:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8006ba4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006ba6:	07da      	lsls	r2, r3, #31
 8006ba8:	d405      	bmi.n	8006bb6 <_puts_r+0x72>
 8006baa:	89a3      	ldrh	r3, [r4, #12]
 8006bac:	059b      	lsls	r3, r3, #22
 8006bae:	d402      	bmi.n	8006bb6 <_puts_r+0x72>
 8006bb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006bb2:	f000 f9cb 	bl	8006f4c <__retarget_lock_release_recursive>
 8006bb6:	4628      	mov	r0, r5
 8006bb8:	bd70      	pop	{r4, r5, r6, pc}
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	da04      	bge.n	8006bc8 <_puts_r+0x84>
 8006bbe:	69a2      	ldr	r2, [r4, #24]
 8006bc0:	429a      	cmp	r2, r3
 8006bc2:	dc06      	bgt.n	8006bd2 <_puts_r+0x8e>
 8006bc4:	290a      	cmp	r1, #10
 8006bc6:	d004      	beq.n	8006bd2 <_puts_r+0x8e>
 8006bc8:	6823      	ldr	r3, [r4, #0]
 8006bca:	1c5a      	adds	r2, r3, #1
 8006bcc:	6022      	str	r2, [r4, #0]
 8006bce:	7019      	strb	r1, [r3, #0]
 8006bd0:	e7cf      	b.n	8006b72 <_puts_r+0x2e>
 8006bd2:	4622      	mov	r2, r4
 8006bd4:	4628      	mov	r0, r5
 8006bd6:	f000 f854 	bl	8006c82 <__swbuf_r>
 8006bda:	3001      	adds	r0, #1
 8006bdc:	d1c9      	bne.n	8006b72 <_puts_r+0x2e>
 8006bde:	e7df      	b.n	8006ba0 <_puts_r+0x5c>
 8006be0:	6823      	ldr	r3, [r4, #0]
 8006be2:	250a      	movs	r5, #10
 8006be4:	1c5a      	adds	r2, r3, #1
 8006be6:	6022      	str	r2, [r4, #0]
 8006be8:	701d      	strb	r5, [r3, #0]
 8006bea:	e7db      	b.n	8006ba4 <_puts_r+0x60>

08006bec <puts>:
 8006bec:	4b02      	ldr	r3, [pc, #8]	; (8006bf8 <puts+0xc>)
 8006bee:	4601      	mov	r1, r0
 8006bf0:	6818      	ldr	r0, [r3, #0]
 8006bf2:	f7ff bfa7 	b.w	8006b44 <_puts_r>
 8006bf6:	bf00      	nop
 8006bf8:	20000070 	.word	0x20000070

08006bfc <__sread>:
 8006bfc:	b510      	push	{r4, lr}
 8006bfe:	460c      	mov	r4, r1
 8006c00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c04:	f000 f952 	bl	8006eac <_read_r>
 8006c08:	2800      	cmp	r0, #0
 8006c0a:	bfab      	itete	ge
 8006c0c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006c0e:	89a3      	ldrhlt	r3, [r4, #12]
 8006c10:	181b      	addge	r3, r3, r0
 8006c12:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006c16:	bfac      	ite	ge
 8006c18:	6563      	strge	r3, [r4, #84]	; 0x54
 8006c1a:	81a3      	strhlt	r3, [r4, #12]
 8006c1c:	bd10      	pop	{r4, pc}

08006c1e <__swrite>:
 8006c1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c22:	461f      	mov	r7, r3
 8006c24:	898b      	ldrh	r3, [r1, #12]
 8006c26:	05db      	lsls	r3, r3, #23
 8006c28:	4605      	mov	r5, r0
 8006c2a:	460c      	mov	r4, r1
 8006c2c:	4616      	mov	r6, r2
 8006c2e:	d505      	bpl.n	8006c3c <__swrite+0x1e>
 8006c30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c34:	2302      	movs	r3, #2
 8006c36:	2200      	movs	r2, #0
 8006c38:	f000 f926 	bl	8006e88 <_lseek_r>
 8006c3c:	89a3      	ldrh	r3, [r4, #12]
 8006c3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c42:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006c46:	81a3      	strh	r3, [r4, #12]
 8006c48:	4632      	mov	r2, r6
 8006c4a:	463b      	mov	r3, r7
 8006c4c:	4628      	mov	r0, r5
 8006c4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006c52:	f000 b93d 	b.w	8006ed0 <_write_r>

08006c56 <__sseek>:
 8006c56:	b510      	push	{r4, lr}
 8006c58:	460c      	mov	r4, r1
 8006c5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c5e:	f000 f913 	bl	8006e88 <_lseek_r>
 8006c62:	1c43      	adds	r3, r0, #1
 8006c64:	89a3      	ldrh	r3, [r4, #12]
 8006c66:	bf15      	itete	ne
 8006c68:	6560      	strne	r0, [r4, #84]	; 0x54
 8006c6a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006c6e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006c72:	81a3      	strheq	r3, [r4, #12]
 8006c74:	bf18      	it	ne
 8006c76:	81a3      	strhne	r3, [r4, #12]
 8006c78:	bd10      	pop	{r4, pc}

08006c7a <__sclose>:
 8006c7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c7e:	f000 b89d 	b.w	8006dbc <_close_r>

08006c82 <__swbuf_r>:
 8006c82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c84:	460e      	mov	r6, r1
 8006c86:	4614      	mov	r4, r2
 8006c88:	4605      	mov	r5, r0
 8006c8a:	b118      	cbz	r0, 8006c94 <__swbuf_r+0x12>
 8006c8c:	6a03      	ldr	r3, [r0, #32]
 8006c8e:	b90b      	cbnz	r3, 8006c94 <__swbuf_r+0x12>
 8006c90:	f7ff ff10 	bl	8006ab4 <__sinit>
 8006c94:	69a3      	ldr	r3, [r4, #24]
 8006c96:	60a3      	str	r3, [r4, #8]
 8006c98:	89a3      	ldrh	r3, [r4, #12]
 8006c9a:	071a      	lsls	r2, r3, #28
 8006c9c:	d525      	bpl.n	8006cea <__swbuf_r+0x68>
 8006c9e:	6923      	ldr	r3, [r4, #16]
 8006ca0:	b31b      	cbz	r3, 8006cea <__swbuf_r+0x68>
 8006ca2:	6823      	ldr	r3, [r4, #0]
 8006ca4:	6922      	ldr	r2, [r4, #16]
 8006ca6:	1a98      	subs	r0, r3, r2
 8006ca8:	6963      	ldr	r3, [r4, #20]
 8006caa:	b2f6      	uxtb	r6, r6
 8006cac:	4283      	cmp	r3, r0
 8006cae:	4637      	mov	r7, r6
 8006cb0:	dc04      	bgt.n	8006cbc <__swbuf_r+0x3a>
 8006cb2:	4621      	mov	r1, r4
 8006cb4:	4628      	mov	r0, r5
 8006cb6:	f000 fdab 	bl	8007810 <_fflush_r>
 8006cba:	b9e0      	cbnz	r0, 8006cf6 <__swbuf_r+0x74>
 8006cbc:	68a3      	ldr	r3, [r4, #8]
 8006cbe:	3b01      	subs	r3, #1
 8006cc0:	60a3      	str	r3, [r4, #8]
 8006cc2:	6823      	ldr	r3, [r4, #0]
 8006cc4:	1c5a      	adds	r2, r3, #1
 8006cc6:	6022      	str	r2, [r4, #0]
 8006cc8:	701e      	strb	r6, [r3, #0]
 8006cca:	6962      	ldr	r2, [r4, #20]
 8006ccc:	1c43      	adds	r3, r0, #1
 8006cce:	429a      	cmp	r2, r3
 8006cd0:	d004      	beq.n	8006cdc <__swbuf_r+0x5a>
 8006cd2:	89a3      	ldrh	r3, [r4, #12]
 8006cd4:	07db      	lsls	r3, r3, #31
 8006cd6:	d506      	bpl.n	8006ce6 <__swbuf_r+0x64>
 8006cd8:	2e0a      	cmp	r6, #10
 8006cda:	d104      	bne.n	8006ce6 <__swbuf_r+0x64>
 8006cdc:	4621      	mov	r1, r4
 8006cde:	4628      	mov	r0, r5
 8006ce0:	f000 fd96 	bl	8007810 <_fflush_r>
 8006ce4:	b938      	cbnz	r0, 8006cf6 <__swbuf_r+0x74>
 8006ce6:	4638      	mov	r0, r7
 8006ce8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006cea:	4621      	mov	r1, r4
 8006cec:	4628      	mov	r0, r5
 8006cee:	f000 f805 	bl	8006cfc <__swsetup_r>
 8006cf2:	2800      	cmp	r0, #0
 8006cf4:	d0d5      	beq.n	8006ca2 <__swbuf_r+0x20>
 8006cf6:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006cfa:	e7f4      	b.n	8006ce6 <__swbuf_r+0x64>

08006cfc <__swsetup_r>:
 8006cfc:	b538      	push	{r3, r4, r5, lr}
 8006cfe:	4b2a      	ldr	r3, [pc, #168]	; (8006da8 <__swsetup_r+0xac>)
 8006d00:	4605      	mov	r5, r0
 8006d02:	6818      	ldr	r0, [r3, #0]
 8006d04:	460c      	mov	r4, r1
 8006d06:	b118      	cbz	r0, 8006d10 <__swsetup_r+0x14>
 8006d08:	6a03      	ldr	r3, [r0, #32]
 8006d0a:	b90b      	cbnz	r3, 8006d10 <__swsetup_r+0x14>
 8006d0c:	f7ff fed2 	bl	8006ab4 <__sinit>
 8006d10:	89a3      	ldrh	r3, [r4, #12]
 8006d12:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006d16:	0718      	lsls	r0, r3, #28
 8006d18:	d422      	bmi.n	8006d60 <__swsetup_r+0x64>
 8006d1a:	06d9      	lsls	r1, r3, #27
 8006d1c:	d407      	bmi.n	8006d2e <__swsetup_r+0x32>
 8006d1e:	2309      	movs	r3, #9
 8006d20:	602b      	str	r3, [r5, #0]
 8006d22:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006d26:	81a3      	strh	r3, [r4, #12]
 8006d28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006d2c:	e034      	b.n	8006d98 <__swsetup_r+0x9c>
 8006d2e:	0758      	lsls	r0, r3, #29
 8006d30:	d512      	bpl.n	8006d58 <__swsetup_r+0x5c>
 8006d32:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006d34:	b141      	cbz	r1, 8006d48 <__swsetup_r+0x4c>
 8006d36:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006d3a:	4299      	cmp	r1, r3
 8006d3c:	d002      	beq.n	8006d44 <__swsetup_r+0x48>
 8006d3e:	4628      	mov	r0, r5
 8006d40:	f000 f914 	bl	8006f6c <_free_r>
 8006d44:	2300      	movs	r3, #0
 8006d46:	6363      	str	r3, [r4, #52]	; 0x34
 8006d48:	89a3      	ldrh	r3, [r4, #12]
 8006d4a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006d4e:	81a3      	strh	r3, [r4, #12]
 8006d50:	2300      	movs	r3, #0
 8006d52:	6063      	str	r3, [r4, #4]
 8006d54:	6923      	ldr	r3, [r4, #16]
 8006d56:	6023      	str	r3, [r4, #0]
 8006d58:	89a3      	ldrh	r3, [r4, #12]
 8006d5a:	f043 0308 	orr.w	r3, r3, #8
 8006d5e:	81a3      	strh	r3, [r4, #12]
 8006d60:	6923      	ldr	r3, [r4, #16]
 8006d62:	b94b      	cbnz	r3, 8006d78 <__swsetup_r+0x7c>
 8006d64:	89a3      	ldrh	r3, [r4, #12]
 8006d66:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006d6a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006d6e:	d003      	beq.n	8006d78 <__swsetup_r+0x7c>
 8006d70:	4621      	mov	r1, r4
 8006d72:	4628      	mov	r0, r5
 8006d74:	f000 fd9a 	bl	80078ac <__smakebuf_r>
 8006d78:	89a0      	ldrh	r0, [r4, #12]
 8006d7a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006d7e:	f010 0301 	ands.w	r3, r0, #1
 8006d82:	d00a      	beq.n	8006d9a <__swsetup_r+0x9e>
 8006d84:	2300      	movs	r3, #0
 8006d86:	60a3      	str	r3, [r4, #8]
 8006d88:	6963      	ldr	r3, [r4, #20]
 8006d8a:	425b      	negs	r3, r3
 8006d8c:	61a3      	str	r3, [r4, #24]
 8006d8e:	6923      	ldr	r3, [r4, #16]
 8006d90:	b943      	cbnz	r3, 8006da4 <__swsetup_r+0xa8>
 8006d92:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006d96:	d1c4      	bne.n	8006d22 <__swsetup_r+0x26>
 8006d98:	bd38      	pop	{r3, r4, r5, pc}
 8006d9a:	0781      	lsls	r1, r0, #30
 8006d9c:	bf58      	it	pl
 8006d9e:	6963      	ldrpl	r3, [r4, #20]
 8006da0:	60a3      	str	r3, [r4, #8]
 8006da2:	e7f4      	b.n	8006d8e <__swsetup_r+0x92>
 8006da4:	2000      	movs	r0, #0
 8006da6:	e7f7      	b.n	8006d98 <__swsetup_r+0x9c>
 8006da8:	20000070 	.word	0x20000070

08006dac <memset>:
 8006dac:	4402      	add	r2, r0
 8006dae:	4603      	mov	r3, r0
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d100      	bne.n	8006db6 <memset+0xa>
 8006db4:	4770      	bx	lr
 8006db6:	f803 1b01 	strb.w	r1, [r3], #1
 8006dba:	e7f9      	b.n	8006db0 <memset+0x4>

08006dbc <_close_r>:
 8006dbc:	b538      	push	{r3, r4, r5, lr}
 8006dbe:	4d06      	ldr	r5, [pc, #24]	; (8006dd8 <_close_r+0x1c>)
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	4604      	mov	r4, r0
 8006dc4:	4608      	mov	r0, r1
 8006dc6:	602b      	str	r3, [r5, #0]
 8006dc8:	f7f9 feca 	bl	8000b60 <_close>
 8006dcc:	1c43      	adds	r3, r0, #1
 8006dce:	d102      	bne.n	8006dd6 <_close_r+0x1a>
 8006dd0:	682b      	ldr	r3, [r5, #0]
 8006dd2:	b103      	cbz	r3, 8006dd6 <_close_r+0x1a>
 8006dd4:	6023      	str	r3, [r4, #0]
 8006dd6:	bd38      	pop	{r3, r4, r5, pc}
 8006dd8:	20001c58 	.word	0x20001c58

08006ddc <_reclaim_reent>:
 8006ddc:	4b29      	ldr	r3, [pc, #164]	; (8006e84 <_reclaim_reent+0xa8>)
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4283      	cmp	r3, r0
 8006de2:	b570      	push	{r4, r5, r6, lr}
 8006de4:	4604      	mov	r4, r0
 8006de6:	d04b      	beq.n	8006e80 <_reclaim_reent+0xa4>
 8006de8:	69c3      	ldr	r3, [r0, #28]
 8006dea:	b143      	cbz	r3, 8006dfe <_reclaim_reent+0x22>
 8006dec:	68db      	ldr	r3, [r3, #12]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d144      	bne.n	8006e7c <_reclaim_reent+0xa0>
 8006df2:	69e3      	ldr	r3, [r4, #28]
 8006df4:	6819      	ldr	r1, [r3, #0]
 8006df6:	b111      	cbz	r1, 8006dfe <_reclaim_reent+0x22>
 8006df8:	4620      	mov	r0, r4
 8006dfa:	f000 f8b7 	bl	8006f6c <_free_r>
 8006dfe:	6961      	ldr	r1, [r4, #20]
 8006e00:	b111      	cbz	r1, 8006e08 <_reclaim_reent+0x2c>
 8006e02:	4620      	mov	r0, r4
 8006e04:	f000 f8b2 	bl	8006f6c <_free_r>
 8006e08:	69e1      	ldr	r1, [r4, #28]
 8006e0a:	b111      	cbz	r1, 8006e12 <_reclaim_reent+0x36>
 8006e0c:	4620      	mov	r0, r4
 8006e0e:	f000 f8ad 	bl	8006f6c <_free_r>
 8006e12:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006e14:	b111      	cbz	r1, 8006e1c <_reclaim_reent+0x40>
 8006e16:	4620      	mov	r0, r4
 8006e18:	f000 f8a8 	bl	8006f6c <_free_r>
 8006e1c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006e1e:	b111      	cbz	r1, 8006e26 <_reclaim_reent+0x4a>
 8006e20:	4620      	mov	r0, r4
 8006e22:	f000 f8a3 	bl	8006f6c <_free_r>
 8006e26:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006e28:	b111      	cbz	r1, 8006e30 <_reclaim_reent+0x54>
 8006e2a:	4620      	mov	r0, r4
 8006e2c:	f000 f89e 	bl	8006f6c <_free_r>
 8006e30:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8006e32:	b111      	cbz	r1, 8006e3a <_reclaim_reent+0x5e>
 8006e34:	4620      	mov	r0, r4
 8006e36:	f000 f899 	bl	8006f6c <_free_r>
 8006e3a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8006e3c:	b111      	cbz	r1, 8006e44 <_reclaim_reent+0x68>
 8006e3e:	4620      	mov	r0, r4
 8006e40:	f000 f894 	bl	8006f6c <_free_r>
 8006e44:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8006e46:	b111      	cbz	r1, 8006e4e <_reclaim_reent+0x72>
 8006e48:	4620      	mov	r0, r4
 8006e4a:	f000 f88f 	bl	8006f6c <_free_r>
 8006e4e:	6a23      	ldr	r3, [r4, #32]
 8006e50:	b1b3      	cbz	r3, 8006e80 <_reclaim_reent+0xa4>
 8006e52:	4620      	mov	r0, r4
 8006e54:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006e58:	4718      	bx	r3
 8006e5a:	5949      	ldr	r1, [r1, r5]
 8006e5c:	b941      	cbnz	r1, 8006e70 <_reclaim_reent+0x94>
 8006e5e:	3504      	adds	r5, #4
 8006e60:	69e3      	ldr	r3, [r4, #28]
 8006e62:	2d80      	cmp	r5, #128	; 0x80
 8006e64:	68d9      	ldr	r1, [r3, #12]
 8006e66:	d1f8      	bne.n	8006e5a <_reclaim_reent+0x7e>
 8006e68:	4620      	mov	r0, r4
 8006e6a:	f000 f87f 	bl	8006f6c <_free_r>
 8006e6e:	e7c0      	b.n	8006df2 <_reclaim_reent+0x16>
 8006e70:	680e      	ldr	r6, [r1, #0]
 8006e72:	4620      	mov	r0, r4
 8006e74:	f000 f87a 	bl	8006f6c <_free_r>
 8006e78:	4631      	mov	r1, r6
 8006e7a:	e7ef      	b.n	8006e5c <_reclaim_reent+0x80>
 8006e7c:	2500      	movs	r5, #0
 8006e7e:	e7ef      	b.n	8006e60 <_reclaim_reent+0x84>
 8006e80:	bd70      	pop	{r4, r5, r6, pc}
 8006e82:	bf00      	nop
 8006e84:	20000070 	.word	0x20000070

08006e88 <_lseek_r>:
 8006e88:	b538      	push	{r3, r4, r5, lr}
 8006e8a:	4d07      	ldr	r5, [pc, #28]	; (8006ea8 <_lseek_r+0x20>)
 8006e8c:	4604      	mov	r4, r0
 8006e8e:	4608      	mov	r0, r1
 8006e90:	4611      	mov	r1, r2
 8006e92:	2200      	movs	r2, #0
 8006e94:	602a      	str	r2, [r5, #0]
 8006e96:	461a      	mov	r2, r3
 8006e98:	f7f9 fe89 	bl	8000bae <_lseek>
 8006e9c:	1c43      	adds	r3, r0, #1
 8006e9e:	d102      	bne.n	8006ea6 <_lseek_r+0x1e>
 8006ea0:	682b      	ldr	r3, [r5, #0]
 8006ea2:	b103      	cbz	r3, 8006ea6 <_lseek_r+0x1e>
 8006ea4:	6023      	str	r3, [r4, #0]
 8006ea6:	bd38      	pop	{r3, r4, r5, pc}
 8006ea8:	20001c58 	.word	0x20001c58

08006eac <_read_r>:
 8006eac:	b538      	push	{r3, r4, r5, lr}
 8006eae:	4d07      	ldr	r5, [pc, #28]	; (8006ecc <_read_r+0x20>)
 8006eb0:	4604      	mov	r4, r0
 8006eb2:	4608      	mov	r0, r1
 8006eb4:	4611      	mov	r1, r2
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	602a      	str	r2, [r5, #0]
 8006eba:	461a      	mov	r2, r3
 8006ebc:	f7f9 fe1c 	bl	8000af8 <_read>
 8006ec0:	1c43      	adds	r3, r0, #1
 8006ec2:	d102      	bne.n	8006eca <_read_r+0x1e>
 8006ec4:	682b      	ldr	r3, [r5, #0]
 8006ec6:	b103      	cbz	r3, 8006eca <_read_r+0x1e>
 8006ec8:	6023      	str	r3, [r4, #0]
 8006eca:	bd38      	pop	{r3, r4, r5, pc}
 8006ecc:	20001c58 	.word	0x20001c58

08006ed0 <_write_r>:
 8006ed0:	b538      	push	{r3, r4, r5, lr}
 8006ed2:	4d07      	ldr	r5, [pc, #28]	; (8006ef0 <_write_r+0x20>)
 8006ed4:	4604      	mov	r4, r0
 8006ed6:	4608      	mov	r0, r1
 8006ed8:	4611      	mov	r1, r2
 8006eda:	2200      	movs	r2, #0
 8006edc:	602a      	str	r2, [r5, #0]
 8006ede:	461a      	mov	r2, r3
 8006ee0:	f7f9 fe28 	bl	8000b34 <_write>
 8006ee4:	1c43      	adds	r3, r0, #1
 8006ee6:	d102      	bne.n	8006eee <_write_r+0x1e>
 8006ee8:	682b      	ldr	r3, [r5, #0]
 8006eea:	b103      	cbz	r3, 8006eee <_write_r+0x1e>
 8006eec:	6023      	str	r3, [r4, #0]
 8006eee:	bd38      	pop	{r3, r4, r5, pc}
 8006ef0:	20001c58 	.word	0x20001c58

08006ef4 <__errno>:
 8006ef4:	4b01      	ldr	r3, [pc, #4]	; (8006efc <__errno+0x8>)
 8006ef6:	6818      	ldr	r0, [r3, #0]
 8006ef8:	4770      	bx	lr
 8006efa:	bf00      	nop
 8006efc:	20000070 	.word	0x20000070

08006f00 <__libc_init_array>:
 8006f00:	b570      	push	{r4, r5, r6, lr}
 8006f02:	4d0d      	ldr	r5, [pc, #52]	; (8006f38 <__libc_init_array+0x38>)
 8006f04:	4c0d      	ldr	r4, [pc, #52]	; (8006f3c <__libc_init_array+0x3c>)
 8006f06:	1b64      	subs	r4, r4, r5
 8006f08:	10a4      	asrs	r4, r4, #2
 8006f0a:	2600      	movs	r6, #0
 8006f0c:	42a6      	cmp	r6, r4
 8006f0e:	d109      	bne.n	8006f24 <__libc_init_array+0x24>
 8006f10:	4d0b      	ldr	r5, [pc, #44]	; (8006f40 <__libc_init_array+0x40>)
 8006f12:	4c0c      	ldr	r4, [pc, #48]	; (8006f44 <__libc_init_array+0x44>)
 8006f14:	f000 fd38 	bl	8007988 <_init>
 8006f18:	1b64      	subs	r4, r4, r5
 8006f1a:	10a4      	asrs	r4, r4, #2
 8006f1c:	2600      	movs	r6, #0
 8006f1e:	42a6      	cmp	r6, r4
 8006f20:	d105      	bne.n	8006f2e <__libc_init_array+0x2e>
 8006f22:	bd70      	pop	{r4, r5, r6, pc}
 8006f24:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f28:	4798      	blx	r3
 8006f2a:	3601      	adds	r6, #1
 8006f2c:	e7ee      	b.n	8006f0c <__libc_init_array+0xc>
 8006f2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f32:	4798      	blx	r3
 8006f34:	3601      	adds	r6, #1
 8006f36:	e7f2      	b.n	8006f1e <__libc_init_array+0x1e>
 8006f38:	08007b2c 	.word	0x08007b2c
 8006f3c:	08007b2c 	.word	0x08007b2c
 8006f40:	08007b2c 	.word	0x08007b2c
 8006f44:	08007b30 	.word	0x08007b30

08006f48 <__retarget_lock_init_recursive>:
 8006f48:	4770      	bx	lr

08006f4a <__retarget_lock_acquire_recursive>:
 8006f4a:	4770      	bx	lr

08006f4c <__retarget_lock_release_recursive>:
 8006f4c:	4770      	bx	lr

08006f4e <memcpy>:
 8006f4e:	440a      	add	r2, r1
 8006f50:	4291      	cmp	r1, r2
 8006f52:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006f56:	d100      	bne.n	8006f5a <memcpy+0xc>
 8006f58:	4770      	bx	lr
 8006f5a:	b510      	push	{r4, lr}
 8006f5c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f60:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006f64:	4291      	cmp	r1, r2
 8006f66:	d1f9      	bne.n	8006f5c <memcpy+0xe>
 8006f68:	bd10      	pop	{r4, pc}
	...

08006f6c <_free_r>:
 8006f6c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006f6e:	2900      	cmp	r1, #0
 8006f70:	d044      	beq.n	8006ffc <_free_r+0x90>
 8006f72:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f76:	9001      	str	r0, [sp, #4]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	f1a1 0404 	sub.w	r4, r1, #4
 8006f7e:	bfb8      	it	lt
 8006f80:	18e4      	addlt	r4, r4, r3
 8006f82:	f000 f8df 	bl	8007144 <__malloc_lock>
 8006f86:	4a1e      	ldr	r2, [pc, #120]	; (8007000 <_free_r+0x94>)
 8006f88:	9801      	ldr	r0, [sp, #4]
 8006f8a:	6813      	ldr	r3, [r2, #0]
 8006f8c:	b933      	cbnz	r3, 8006f9c <_free_r+0x30>
 8006f8e:	6063      	str	r3, [r4, #4]
 8006f90:	6014      	str	r4, [r2, #0]
 8006f92:	b003      	add	sp, #12
 8006f94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006f98:	f000 b8da 	b.w	8007150 <__malloc_unlock>
 8006f9c:	42a3      	cmp	r3, r4
 8006f9e:	d908      	bls.n	8006fb2 <_free_r+0x46>
 8006fa0:	6825      	ldr	r5, [r4, #0]
 8006fa2:	1961      	adds	r1, r4, r5
 8006fa4:	428b      	cmp	r3, r1
 8006fa6:	bf01      	itttt	eq
 8006fa8:	6819      	ldreq	r1, [r3, #0]
 8006faa:	685b      	ldreq	r3, [r3, #4]
 8006fac:	1949      	addeq	r1, r1, r5
 8006fae:	6021      	streq	r1, [r4, #0]
 8006fb0:	e7ed      	b.n	8006f8e <_free_r+0x22>
 8006fb2:	461a      	mov	r2, r3
 8006fb4:	685b      	ldr	r3, [r3, #4]
 8006fb6:	b10b      	cbz	r3, 8006fbc <_free_r+0x50>
 8006fb8:	42a3      	cmp	r3, r4
 8006fba:	d9fa      	bls.n	8006fb2 <_free_r+0x46>
 8006fbc:	6811      	ldr	r1, [r2, #0]
 8006fbe:	1855      	adds	r5, r2, r1
 8006fc0:	42a5      	cmp	r5, r4
 8006fc2:	d10b      	bne.n	8006fdc <_free_r+0x70>
 8006fc4:	6824      	ldr	r4, [r4, #0]
 8006fc6:	4421      	add	r1, r4
 8006fc8:	1854      	adds	r4, r2, r1
 8006fca:	42a3      	cmp	r3, r4
 8006fcc:	6011      	str	r1, [r2, #0]
 8006fce:	d1e0      	bne.n	8006f92 <_free_r+0x26>
 8006fd0:	681c      	ldr	r4, [r3, #0]
 8006fd2:	685b      	ldr	r3, [r3, #4]
 8006fd4:	6053      	str	r3, [r2, #4]
 8006fd6:	440c      	add	r4, r1
 8006fd8:	6014      	str	r4, [r2, #0]
 8006fda:	e7da      	b.n	8006f92 <_free_r+0x26>
 8006fdc:	d902      	bls.n	8006fe4 <_free_r+0x78>
 8006fde:	230c      	movs	r3, #12
 8006fe0:	6003      	str	r3, [r0, #0]
 8006fe2:	e7d6      	b.n	8006f92 <_free_r+0x26>
 8006fe4:	6825      	ldr	r5, [r4, #0]
 8006fe6:	1961      	adds	r1, r4, r5
 8006fe8:	428b      	cmp	r3, r1
 8006fea:	bf04      	itt	eq
 8006fec:	6819      	ldreq	r1, [r3, #0]
 8006fee:	685b      	ldreq	r3, [r3, #4]
 8006ff0:	6063      	str	r3, [r4, #4]
 8006ff2:	bf04      	itt	eq
 8006ff4:	1949      	addeq	r1, r1, r5
 8006ff6:	6021      	streq	r1, [r4, #0]
 8006ff8:	6054      	str	r4, [r2, #4]
 8006ffa:	e7ca      	b.n	8006f92 <_free_r+0x26>
 8006ffc:	b003      	add	sp, #12
 8006ffe:	bd30      	pop	{r4, r5, pc}
 8007000:	20001c60 	.word	0x20001c60

08007004 <sbrk_aligned>:
 8007004:	b570      	push	{r4, r5, r6, lr}
 8007006:	4e0e      	ldr	r6, [pc, #56]	; (8007040 <sbrk_aligned+0x3c>)
 8007008:	460c      	mov	r4, r1
 800700a:	6831      	ldr	r1, [r6, #0]
 800700c:	4605      	mov	r5, r0
 800700e:	b911      	cbnz	r1, 8007016 <sbrk_aligned+0x12>
 8007010:	f000 fcaa 	bl	8007968 <_sbrk_r>
 8007014:	6030      	str	r0, [r6, #0]
 8007016:	4621      	mov	r1, r4
 8007018:	4628      	mov	r0, r5
 800701a:	f000 fca5 	bl	8007968 <_sbrk_r>
 800701e:	1c43      	adds	r3, r0, #1
 8007020:	d00a      	beq.n	8007038 <sbrk_aligned+0x34>
 8007022:	1cc4      	adds	r4, r0, #3
 8007024:	f024 0403 	bic.w	r4, r4, #3
 8007028:	42a0      	cmp	r0, r4
 800702a:	d007      	beq.n	800703c <sbrk_aligned+0x38>
 800702c:	1a21      	subs	r1, r4, r0
 800702e:	4628      	mov	r0, r5
 8007030:	f000 fc9a 	bl	8007968 <_sbrk_r>
 8007034:	3001      	adds	r0, #1
 8007036:	d101      	bne.n	800703c <sbrk_aligned+0x38>
 8007038:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800703c:	4620      	mov	r0, r4
 800703e:	bd70      	pop	{r4, r5, r6, pc}
 8007040:	20001c64 	.word	0x20001c64

08007044 <_malloc_r>:
 8007044:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007048:	1ccd      	adds	r5, r1, #3
 800704a:	f025 0503 	bic.w	r5, r5, #3
 800704e:	3508      	adds	r5, #8
 8007050:	2d0c      	cmp	r5, #12
 8007052:	bf38      	it	cc
 8007054:	250c      	movcc	r5, #12
 8007056:	2d00      	cmp	r5, #0
 8007058:	4607      	mov	r7, r0
 800705a:	db01      	blt.n	8007060 <_malloc_r+0x1c>
 800705c:	42a9      	cmp	r1, r5
 800705e:	d905      	bls.n	800706c <_malloc_r+0x28>
 8007060:	230c      	movs	r3, #12
 8007062:	603b      	str	r3, [r7, #0]
 8007064:	2600      	movs	r6, #0
 8007066:	4630      	mov	r0, r6
 8007068:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800706c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007140 <_malloc_r+0xfc>
 8007070:	f000 f868 	bl	8007144 <__malloc_lock>
 8007074:	f8d8 3000 	ldr.w	r3, [r8]
 8007078:	461c      	mov	r4, r3
 800707a:	bb5c      	cbnz	r4, 80070d4 <_malloc_r+0x90>
 800707c:	4629      	mov	r1, r5
 800707e:	4638      	mov	r0, r7
 8007080:	f7ff ffc0 	bl	8007004 <sbrk_aligned>
 8007084:	1c43      	adds	r3, r0, #1
 8007086:	4604      	mov	r4, r0
 8007088:	d155      	bne.n	8007136 <_malloc_r+0xf2>
 800708a:	f8d8 4000 	ldr.w	r4, [r8]
 800708e:	4626      	mov	r6, r4
 8007090:	2e00      	cmp	r6, #0
 8007092:	d145      	bne.n	8007120 <_malloc_r+0xdc>
 8007094:	2c00      	cmp	r4, #0
 8007096:	d048      	beq.n	800712a <_malloc_r+0xe6>
 8007098:	6823      	ldr	r3, [r4, #0]
 800709a:	4631      	mov	r1, r6
 800709c:	4638      	mov	r0, r7
 800709e:	eb04 0903 	add.w	r9, r4, r3
 80070a2:	f000 fc61 	bl	8007968 <_sbrk_r>
 80070a6:	4581      	cmp	r9, r0
 80070a8:	d13f      	bne.n	800712a <_malloc_r+0xe6>
 80070aa:	6821      	ldr	r1, [r4, #0]
 80070ac:	1a6d      	subs	r5, r5, r1
 80070ae:	4629      	mov	r1, r5
 80070b0:	4638      	mov	r0, r7
 80070b2:	f7ff ffa7 	bl	8007004 <sbrk_aligned>
 80070b6:	3001      	adds	r0, #1
 80070b8:	d037      	beq.n	800712a <_malloc_r+0xe6>
 80070ba:	6823      	ldr	r3, [r4, #0]
 80070bc:	442b      	add	r3, r5
 80070be:	6023      	str	r3, [r4, #0]
 80070c0:	f8d8 3000 	ldr.w	r3, [r8]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d038      	beq.n	800713a <_malloc_r+0xf6>
 80070c8:	685a      	ldr	r2, [r3, #4]
 80070ca:	42a2      	cmp	r2, r4
 80070cc:	d12b      	bne.n	8007126 <_malloc_r+0xe2>
 80070ce:	2200      	movs	r2, #0
 80070d0:	605a      	str	r2, [r3, #4]
 80070d2:	e00f      	b.n	80070f4 <_malloc_r+0xb0>
 80070d4:	6822      	ldr	r2, [r4, #0]
 80070d6:	1b52      	subs	r2, r2, r5
 80070d8:	d41f      	bmi.n	800711a <_malloc_r+0xd6>
 80070da:	2a0b      	cmp	r2, #11
 80070dc:	d917      	bls.n	800710e <_malloc_r+0xca>
 80070de:	1961      	adds	r1, r4, r5
 80070e0:	42a3      	cmp	r3, r4
 80070e2:	6025      	str	r5, [r4, #0]
 80070e4:	bf18      	it	ne
 80070e6:	6059      	strne	r1, [r3, #4]
 80070e8:	6863      	ldr	r3, [r4, #4]
 80070ea:	bf08      	it	eq
 80070ec:	f8c8 1000 	streq.w	r1, [r8]
 80070f0:	5162      	str	r2, [r4, r5]
 80070f2:	604b      	str	r3, [r1, #4]
 80070f4:	4638      	mov	r0, r7
 80070f6:	f104 060b 	add.w	r6, r4, #11
 80070fa:	f000 f829 	bl	8007150 <__malloc_unlock>
 80070fe:	f026 0607 	bic.w	r6, r6, #7
 8007102:	1d23      	adds	r3, r4, #4
 8007104:	1af2      	subs	r2, r6, r3
 8007106:	d0ae      	beq.n	8007066 <_malloc_r+0x22>
 8007108:	1b9b      	subs	r3, r3, r6
 800710a:	50a3      	str	r3, [r4, r2]
 800710c:	e7ab      	b.n	8007066 <_malloc_r+0x22>
 800710e:	42a3      	cmp	r3, r4
 8007110:	6862      	ldr	r2, [r4, #4]
 8007112:	d1dd      	bne.n	80070d0 <_malloc_r+0x8c>
 8007114:	f8c8 2000 	str.w	r2, [r8]
 8007118:	e7ec      	b.n	80070f4 <_malloc_r+0xb0>
 800711a:	4623      	mov	r3, r4
 800711c:	6864      	ldr	r4, [r4, #4]
 800711e:	e7ac      	b.n	800707a <_malloc_r+0x36>
 8007120:	4634      	mov	r4, r6
 8007122:	6876      	ldr	r6, [r6, #4]
 8007124:	e7b4      	b.n	8007090 <_malloc_r+0x4c>
 8007126:	4613      	mov	r3, r2
 8007128:	e7cc      	b.n	80070c4 <_malloc_r+0x80>
 800712a:	230c      	movs	r3, #12
 800712c:	603b      	str	r3, [r7, #0]
 800712e:	4638      	mov	r0, r7
 8007130:	f000 f80e 	bl	8007150 <__malloc_unlock>
 8007134:	e797      	b.n	8007066 <_malloc_r+0x22>
 8007136:	6025      	str	r5, [r4, #0]
 8007138:	e7dc      	b.n	80070f4 <_malloc_r+0xb0>
 800713a:	605b      	str	r3, [r3, #4]
 800713c:	deff      	udf	#255	; 0xff
 800713e:	bf00      	nop
 8007140:	20001c60 	.word	0x20001c60

08007144 <__malloc_lock>:
 8007144:	4801      	ldr	r0, [pc, #4]	; (800714c <__malloc_lock+0x8>)
 8007146:	f7ff bf00 	b.w	8006f4a <__retarget_lock_acquire_recursive>
 800714a:	bf00      	nop
 800714c:	20001c5c 	.word	0x20001c5c

08007150 <__malloc_unlock>:
 8007150:	4801      	ldr	r0, [pc, #4]	; (8007158 <__malloc_unlock+0x8>)
 8007152:	f7ff befb 	b.w	8006f4c <__retarget_lock_release_recursive>
 8007156:	bf00      	nop
 8007158:	20001c5c 	.word	0x20001c5c

0800715c <__sfputc_r>:
 800715c:	6893      	ldr	r3, [r2, #8]
 800715e:	3b01      	subs	r3, #1
 8007160:	2b00      	cmp	r3, #0
 8007162:	b410      	push	{r4}
 8007164:	6093      	str	r3, [r2, #8]
 8007166:	da08      	bge.n	800717a <__sfputc_r+0x1e>
 8007168:	6994      	ldr	r4, [r2, #24]
 800716a:	42a3      	cmp	r3, r4
 800716c:	db01      	blt.n	8007172 <__sfputc_r+0x16>
 800716e:	290a      	cmp	r1, #10
 8007170:	d103      	bne.n	800717a <__sfputc_r+0x1e>
 8007172:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007176:	f7ff bd84 	b.w	8006c82 <__swbuf_r>
 800717a:	6813      	ldr	r3, [r2, #0]
 800717c:	1c58      	adds	r0, r3, #1
 800717e:	6010      	str	r0, [r2, #0]
 8007180:	7019      	strb	r1, [r3, #0]
 8007182:	4608      	mov	r0, r1
 8007184:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007188:	4770      	bx	lr

0800718a <__sfputs_r>:
 800718a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800718c:	4606      	mov	r6, r0
 800718e:	460f      	mov	r7, r1
 8007190:	4614      	mov	r4, r2
 8007192:	18d5      	adds	r5, r2, r3
 8007194:	42ac      	cmp	r4, r5
 8007196:	d101      	bne.n	800719c <__sfputs_r+0x12>
 8007198:	2000      	movs	r0, #0
 800719a:	e007      	b.n	80071ac <__sfputs_r+0x22>
 800719c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071a0:	463a      	mov	r2, r7
 80071a2:	4630      	mov	r0, r6
 80071a4:	f7ff ffda 	bl	800715c <__sfputc_r>
 80071a8:	1c43      	adds	r3, r0, #1
 80071aa:	d1f3      	bne.n	8007194 <__sfputs_r+0xa>
 80071ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080071b0 <_vfiprintf_r>:
 80071b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071b4:	460d      	mov	r5, r1
 80071b6:	b09d      	sub	sp, #116	; 0x74
 80071b8:	4614      	mov	r4, r2
 80071ba:	4698      	mov	r8, r3
 80071bc:	4606      	mov	r6, r0
 80071be:	b118      	cbz	r0, 80071c8 <_vfiprintf_r+0x18>
 80071c0:	6a03      	ldr	r3, [r0, #32]
 80071c2:	b90b      	cbnz	r3, 80071c8 <_vfiprintf_r+0x18>
 80071c4:	f7ff fc76 	bl	8006ab4 <__sinit>
 80071c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80071ca:	07d9      	lsls	r1, r3, #31
 80071cc:	d405      	bmi.n	80071da <_vfiprintf_r+0x2a>
 80071ce:	89ab      	ldrh	r3, [r5, #12]
 80071d0:	059a      	lsls	r2, r3, #22
 80071d2:	d402      	bmi.n	80071da <_vfiprintf_r+0x2a>
 80071d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80071d6:	f7ff feb8 	bl	8006f4a <__retarget_lock_acquire_recursive>
 80071da:	89ab      	ldrh	r3, [r5, #12]
 80071dc:	071b      	lsls	r3, r3, #28
 80071de:	d501      	bpl.n	80071e4 <_vfiprintf_r+0x34>
 80071e0:	692b      	ldr	r3, [r5, #16]
 80071e2:	b99b      	cbnz	r3, 800720c <_vfiprintf_r+0x5c>
 80071e4:	4629      	mov	r1, r5
 80071e6:	4630      	mov	r0, r6
 80071e8:	f7ff fd88 	bl	8006cfc <__swsetup_r>
 80071ec:	b170      	cbz	r0, 800720c <_vfiprintf_r+0x5c>
 80071ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80071f0:	07dc      	lsls	r4, r3, #31
 80071f2:	d504      	bpl.n	80071fe <_vfiprintf_r+0x4e>
 80071f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80071f8:	b01d      	add	sp, #116	; 0x74
 80071fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071fe:	89ab      	ldrh	r3, [r5, #12]
 8007200:	0598      	lsls	r0, r3, #22
 8007202:	d4f7      	bmi.n	80071f4 <_vfiprintf_r+0x44>
 8007204:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007206:	f7ff fea1 	bl	8006f4c <__retarget_lock_release_recursive>
 800720a:	e7f3      	b.n	80071f4 <_vfiprintf_r+0x44>
 800720c:	2300      	movs	r3, #0
 800720e:	9309      	str	r3, [sp, #36]	; 0x24
 8007210:	2320      	movs	r3, #32
 8007212:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007216:	f8cd 800c 	str.w	r8, [sp, #12]
 800721a:	2330      	movs	r3, #48	; 0x30
 800721c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80073d0 <_vfiprintf_r+0x220>
 8007220:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007224:	f04f 0901 	mov.w	r9, #1
 8007228:	4623      	mov	r3, r4
 800722a:	469a      	mov	sl, r3
 800722c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007230:	b10a      	cbz	r2, 8007236 <_vfiprintf_r+0x86>
 8007232:	2a25      	cmp	r2, #37	; 0x25
 8007234:	d1f9      	bne.n	800722a <_vfiprintf_r+0x7a>
 8007236:	ebba 0b04 	subs.w	fp, sl, r4
 800723a:	d00b      	beq.n	8007254 <_vfiprintf_r+0xa4>
 800723c:	465b      	mov	r3, fp
 800723e:	4622      	mov	r2, r4
 8007240:	4629      	mov	r1, r5
 8007242:	4630      	mov	r0, r6
 8007244:	f7ff ffa1 	bl	800718a <__sfputs_r>
 8007248:	3001      	adds	r0, #1
 800724a:	f000 80a9 	beq.w	80073a0 <_vfiprintf_r+0x1f0>
 800724e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007250:	445a      	add	r2, fp
 8007252:	9209      	str	r2, [sp, #36]	; 0x24
 8007254:	f89a 3000 	ldrb.w	r3, [sl]
 8007258:	2b00      	cmp	r3, #0
 800725a:	f000 80a1 	beq.w	80073a0 <_vfiprintf_r+0x1f0>
 800725e:	2300      	movs	r3, #0
 8007260:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007264:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007268:	f10a 0a01 	add.w	sl, sl, #1
 800726c:	9304      	str	r3, [sp, #16]
 800726e:	9307      	str	r3, [sp, #28]
 8007270:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007274:	931a      	str	r3, [sp, #104]	; 0x68
 8007276:	4654      	mov	r4, sl
 8007278:	2205      	movs	r2, #5
 800727a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800727e:	4854      	ldr	r0, [pc, #336]	; (80073d0 <_vfiprintf_r+0x220>)
 8007280:	f7f8 ffb6 	bl	80001f0 <memchr>
 8007284:	9a04      	ldr	r2, [sp, #16]
 8007286:	b9d8      	cbnz	r0, 80072c0 <_vfiprintf_r+0x110>
 8007288:	06d1      	lsls	r1, r2, #27
 800728a:	bf44      	itt	mi
 800728c:	2320      	movmi	r3, #32
 800728e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007292:	0713      	lsls	r3, r2, #28
 8007294:	bf44      	itt	mi
 8007296:	232b      	movmi	r3, #43	; 0x2b
 8007298:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800729c:	f89a 3000 	ldrb.w	r3, [sl]
 80072a0:	2b2a      	cmp	r3, #42	; 0x2a
 80072a2:	d015      	beq.n	80072d0 <_vfiprintf_r+0x120>
 80072a4:	9a07      	ldr	r2, [sp, #28]
 80072a6:	4654      	mov	r4, sl
 80072a8:	2000      	movs	r0, #0
 80072aa:	f04f 0c0a 	mov.w	ip, #10
 80072ae:	4621      	mov	r1, r4
 80072b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80072b4:	3b30      	subs	r3, #48	; 0x30
 80072b6:	2b09      	cmp	r3, #9
 80072b8:	d94d      	bls.n	8007356 <_vfiprintf_r+0x1a6>
 80072ba:	b1b0      	cbz	r0, 80072ea <_vfiprintf_r+0x13a>
 80072bc:	9207      	str	r2, [sp, #28]
 80072be:	e014      	b.n	80072ea <_vfiprintf_r+0x13a>
 80072c0:	eba0 0308 	sub.w	r3, r0, r8
 80072c4:	fa09 f303 	lsl.w	r3, r9, r3
 80072c8:	4313      	orrs	r3, r2
 80072ca:	9304      	str	r3, [sp, #16]
 80072cc:	46a2      	mov	sl, r4
 80072ce:	e7d2      	b.n	8007276 <_vfiprintf_r+0xc6>
 80072d0:	9b03      	ldr	r3, [sp, #12]
 80072d2:	1d19      	adds	r1, r3, #4
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	9103      	str	r1, [sp, #12]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	bfbb      	ittet	lt
 80072dc:	425b      	neglt	r3, r3
 80072de:	f042 0202 	orrlt.w	r2, r2, #2
 80072e2:	9307      	strge	r3, [sp, #28]
 80072e4:	9307      	strlt	r3, [sp, #28]
 80072e6:	bfb8      	it	lt
 80072e8:	9204      	strlt	r2, [sp, #16]
 80072ea:	7823      	ldrb	r3, [r4, #0]
 80072ec:	2b2e      	cmp	r3, #46	; 0x2e
 80072ee:	d10c      	bne.n	800730a <_vfiprintf_r+0x15a>
 80072f0:	7863      	ldrb	r3, [r4, #1]
 80072f2:	2b2a      	cmp	r3, #42	; 0x2a
 80072f4:	d134      	bne.n	8007360 <_vfiprintf_r+0x1b0>
 80072f6:	9b03      	ldr	r3, [sp, #12]
 80072f8:	1d1a      	adds	r2, r3, #4
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	9203      	str	r2, [sp, #12]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	bfb8      	it	lt
 8007302:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007306:	3402      	adds	r4, #2
 8007308:	9305      	str	r3, [sp, #20]
 800730a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80073e0 <_vfiprintf_r+0x230>
 800730e:	7821      	ldrb	r1, [r4, #0]
 8007310:	2203      	movs	r2, #3
 8007312:	4650      	mov	r0, sl
 8007314:	f7f8 ff6c 	bl	80001f0 <memchr>
 8007318:	b138      	cbz	r0, 800732a <_vfiprintf_r+0x17a>
 800731a:	9b04      	ldr	r3, [sp, #16]
 800731c:	eba0 000a 	sub.w	r0, r0, sl
 8007320:	2240      	movs	r2, #64	; 0x40
 8007322:	4082      	lsls	r2, r0
 8007324:	4313      	orrs	r3, r2
 8007326:	3401      	adds	r4, #1
 8007328:	9304      	str	r3, [sp, #16]
 800732a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800732e:	4829      	ldr	r0, [pc, #164]	; (80073d4 <_vfiprintf_r+0x224>)
 8007330:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007334:	2206      	movs	r2, #6
 8007336:	f7f8 ff5b 	bl	80001f0 <memchr>
 800733a:	2800      	cmp	r0, #0
 800733c:	d03f      	beq.n	80073be <_vfiprintf_r+0x20e>
 800733e:	4b26      	ldr	r3, [pc, #152]	; (80073d8 <_vfiprintf_r+0x228>)
 8007340:	bb1b      	cbnz	r3, 800738a <_vfiprintf_r+0x1da>
 8007342:	9b03      	ldr	r3, [sp, #12]
 8007344:	3307      	adds	r3, #7
 8007346:	f023 0307 	bic.w	r3, r3, #7
 800734a:	3308      	adds	r3, #8
 800734c:	9303      	str	r3, [sp, #12]
 800734e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007350:	443b      	add	r3, r7
 8007352:	9309      	str	r3, [sp, #36]	; 0x24
 8007354:	e768      	b.n	8007228 <_vfiprintf_r+0x78>
 8007356:	fb0c 3202 	mla	r2, ip, r2, r3
 800735a:	460c      	mov	r4, r1
 800735c:	2001      	movs	r0, #1
 800735e:	e7a6      	b.n	80072ae <_vfiprintf_r+0xfe>
 8007360:	2300      	movs	r3, #0
 8007362:	3401      	adds	r4, #1
 8007364:	9305      	str	r3, [sp, #20]
 8007366:	4619      	mov	r1, r3
 8007368:	f04f 0c0a 	mov.w	ip, #10
 800736c:	4620      	mov	r0, r4
 800736e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007372:	3a30      	subs	r2, #48	; 0x30
 8007374:	2a09      	cmp	r2, #9
 8007376:	d903      	bls.n	8007380 <_vfiprintf_r+0x1d0>
 8007378:	2b00      	cmp	r3, #0
 800737a:	d0c6      	beq.n	800730a <_vfiprintf_r+0x15a>
 800737c:	9105      	str	r1, [sp, #20]
 800737e:	e7c4      	b.n	800730a <_vfiprintf_r+0x15a>
 8007380:	fb0c 2101 	mla	r1, ip, r1, r2
 8007384:	4604      	mov	r4, r0
 8007386:	2301      	movs	r3, #1
 8007388:	e7f0      	b.n	800736c <_vfiprintf_r+0x1bc>
 800738a:	ab03      	add	r3, sp, #12
 800738c:	9300      	str	r3, [sp, #0]
 800738e:	462a      	mov	r2, r5
 8007390:	4b12      	ldr	r3, [pc, #72]	; (80073dc <_vfiprintf_r+0x22c>)
 8007392:	a904      	add	r1, sp, #16
 8007394:	4630      	mov	r0, r6
 8007396:	f3af 8000 	nop.w
 800739a:	4607      	mov	r7, r0
 800739c:	1c78      	adds	r0, r7, #1
 800739e:	d1d6      	bne.n	800734e <_vfiprintf_r+0x19e>
 80073a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80073a2:	07d9      	lsls	r1, r3, #31
 80073a4:	d405      	bmi.n	80073b2 <_vfiprintf_r+0x202>
 80073a6:	89ab      	ldrh	r3, [r5, #12]
 80073a8:	059a      	lsls	r2, r3, #22
 80073aa:	d402      	bmi.n	80073b2 <_vfiprintf_r+0x202>
 80073ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80073ae:	f7ff fdcd 	bl	8006f4c <__retarget_lock_release_recursive>
 80073b2:	89ab      	ldrh	r3, [r5, #12]
 80073b4:	065b      	lsls	r3, r3, #25
 80073b6:	f53f af1d 	bmi.w	80071f4 <_vfiprintf_r+0x44>
 80073ba:	9809      	ldr	r0, [sp, #36]	; 0x24
 80073bc:	e71c      	b.n	80071f8 <_vfiprintf_r+0x48>
 80073be:	ab03      	add	r3, sp, #12
 80073c0:	9300      	str	r3, [sp, #0]
 80073c2:	462a      	mov	r2, r5
 80073c4:	4b05      	ldr	r3, [pc, #20]	; (80073dc <_vfiprintf_r+0x22c>)
 80073c6:	a904      	add	r1, sp, #16
 80073c8:	4630      	mov	r0, r6
 80073ca:	f000 f879 	bl	80074c0 <_printf_i>
 80073ce:	e7e4      	b.n	800739a <_vfiprintf_r+0x1ea>
 80073d0:	08007af0 	.word	0x08007af0
 80073d4:	08007afa 	.word	0x08007afa
 80073d8:	00000000 	.word	0x00000000
 80073dc:	0800718b 	.word	0x0800718b
 80073e0:	08007af6 	.word	0x08007af6

080073e4 <_printf_common>:
 80073e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80073e8:	4616      	mov	r6, r2
 80073ea:	4699      	mov	r9, r3
 80073ec:	688a      	ldr	r2, [r1, #8]
 80073ee:	690b      	ldr	r3, [r1, #16]
 80073f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80073f4:	4293      	cmp	r3, r2
 80073f6:	bfb8      	it	lt
 80073f8:	4613      	movlt	r3, r2
 80073fa:	6033      	str	r3, [r6, #0]
 80073fc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007400:	4607      	mov	r7, r0
 8007402:	460c      	mov	r4, r1
 8007404:	b10a      	cbz	r2, 800740a <_printf_common+0x26>
 8007406:	3301      	adds	r3, #1
 8007408:	6033      	str	r3, [r6, #0]
 800740a:	6823      	ldr	r3, [r4, #0]
 800740c:	0699      	lsls	r1, r3, #26
 800740e:	bf42      	ittt	mi
 8007410:	6833      	ldrmi	r3, [r6, #0]
 8007412:	3302      	addmi	r3, #2
 8007414:	6033      	strmi	r3, [r6, #0]
 8007416:	6825      	ldr	r5, [r4, #0]
 8007418:	f015 0506 	ands.w	r5, r5, #6
 800741c:	d106      	bne.n	800742c <_printf_common+0x48>
 800741e:	f104 0a19 	add.w	sl, r4, #25
 8007422:	68e3      	ldr	r3, [r4, #12]
 8007424:	6832      	ldr	r2, [r6, #0]
 8007426:	1a9b      	subs	r3, r3, r2
 8007428:	42ab      	cmp	r3, r5
 800742a:	dc26      	bgt.n	800747a <_printf_common+0x96>
 800742c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007430:	1e13      	subs	r3, r2, #0
 8007432:	6822      	ldr	r2, [r4, #0]
 8007434:	bf18      	it	ne
 8007436:	2301      	movne	r3, #1
 8007438:	0692      	lsls	r2, r2, #26
 800743a:	d42b      	bmi.n	8007494 <_printf_common+0xb0>
 800743c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007440:	4649      	mov	r1, r9
 8007442:	4638      	mov	r0, r7
 8007444:	47c0      	blx	r8
 8007446:	3001      	adds	r0, #1
 8007448:	d01e      	beq.n	8007488 <_printf_common+0xa4>
 800744a:	6823      	ldr	r3, [r4, #0]
 800744c:	6922      	ldr	r2, [r4, #16]
 800744e:	f003 0306 	and.w	r3, r3, #6
 8007452:	2b04      	cmp	r3, #4
 8007454:	bf02      	ittt	eq
 8007456:	68e5      	ldreq	r5, [r4, #12]
 8007458:	6833      	ldreq	r3, [r6, #0]
 800745a:	1aed      	subeq	r5, r5, r3
 800745c:	68a3      	ldr	r3, [r4, #8]
 800745e:	bf0c      	ite	eq
 8007460:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007464:	2500      	movne	r5, #0
 8007466:	4293      	cmp	r3, r2
 8007468:	bfc4      	itt	gt
 800746a:	1a9b      	subgt	r3, r3, r2
 800746c:	18ed      	addgt	r5, r5, r3
 800746e:	2600      	movs	r6, #0
 8007470:	341a      	adds	r4, #26
 8007472:	42b5      	cmp	r5, r6
 8007474:	d11a      	bne.n	80074ac <_printf_common+0xc8>
 8007476:	2000      	movs	r0, #0
 8007478:	e008      	b.n	800748c <_printf_common+0xa8>
 800747a:	2301      	movs	r3, #1
 800747c:	4652      	mov	r2, sl
 800747e:	4649      	mov	r1, r9
 8007480:	4638      	mov	r0, r7
 8007482:	47c0      	blx	r8
 8007484:	3001      	adds	r0, #1
 8007486:	d103      	bne.n	8007490 <_printf_common+0xac>
 8007488:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800748c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007490:	3501      	adds	r5, #1
 8007492:	e7c6      	b.n	8007422 <_printf_common+0x3e>
 8007494:	18e1      	adds	r1, r4, r3
 8007496:	1c5a      	adds	r2, r3, #1
 8007498:	2030      	movs	r0, #48	; 0x30
 800749a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800749e:	4422      	add	r2, r4
 80074a0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80074a4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80074a8:	3302      	adds	r3, #2
 80074aa:	e7c7      	b.n	800743c <_printf_common+0x58>
 80074ac:	2301      	movs	r3, #1
 80074ae:	4622      	mov	r2, r4
 80074b0:	4649      	mov	r1, r9
 80074b2:	4638      	mov	r0, r7
 80074b4:	47c0      	blx	r8
 80074b6:	3001      	adds	r0, #1
 80074b8:	d0e6      	beq.n	8007488 <_printf_common+0xa4>
 80074ba:	3601      	adds	r6, #1
 80074bc:	e7d9      	b.n	8007472 <_printf_common+0x8e>
	...

080074c0 <_printf_i>:
 80074c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80074c4:	7e0f      	ldrb	r7, [r1, #24]
 80074c6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80074c8:	2f78      	cmp	r7, #120	; 0x78
 80074ca:	4691      	mov	r9, r2
 80074cc:	4680      	mov	r8, r0
 80074ce:	460c      	mov	r4, r1
 80074d0:	469a      	mov	sl, r3
 80074d2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80074d6:	d807      	bhi.n	80074e8 <_printf_i+0x28>
 80074d8:	2f62      	cmp	r7, #98	; 0x62
 80074da:	d80a      	bhi.n	80074f2 <_printf_i+0x32>
 80074dc:	2f00      	cmp	r7, #0
 80074de:	f000 80d4 	beq.w	800768a <_printf_i+0x1ca>
 80074e2:	2f58      	cmp	r7, #88	; 0x58
 80074e4:	f000 80c0 	beq.w	8007668 <_printf_i+0x1a8>
 80074e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80074ec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80074f0:	e03a      	b.n	8007568 <_printf_i+0xa8>
 80074f2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80074f6:	2b15      	cmp	r3, #21
 80074f8:	d8f6      	bhi.n	80074e8 <_printf_i+0x28>
 80074fa:	a101      	add	r1, pc, #4	; (adr r1, 8007500 <_printf_i+0x40>)
 80074fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007500:	08007559 	.word	0x08007559
 8007504:	0800756d 	.word	0x0800756d
 8007508:	080074e9 	.word	0x080074e9
 800750c:	080074e9 	.word	0x080074e9
 8007510:	080074e9 	.word	0x080074e9
 8007514:	080074e9 	.word	0x080074e9
 8007518:	0800756d 	.word	0x0800756d
 800751c:	080074e9 	.word	0x080074e9
 8007520:	080074e9 	.word	0x080074e9
 8007524:	080074e9 	.word	0x080074e9
 8007528:	080074e9 	.word	0x080074e9
 800752c:	08007671 	.word	0x08007671
 8007530:	08007599 	.word	0x08007599
 8007534:	0800762b 	.word	0x0800762b
 8007538:	080074e9 	.word	0x080074e9
 800753c:	080074e9 	.word	0x080074e9
 8007540:	08007693 	.word	0x08007693
 8007544:	080074e9 	.word	0x080074e9
 8007548:	08007599 	.word	0x08007599
 800754c:	080074e9 	.word	0x080074e9
 8007550:	080074e9 	.word	0x080074e9
 8007554:	08007633 	.word	0x08007633
 8007558:	682b      	ldr	r3, [r5, #0]
 800755a:	1d1a      	adds	r2, r3, #4
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	602a      	str	r2, [r5, #0]
 8007560:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007564:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007568:	2301      	movs	r3, #1
 800756a:	e09f      	b.n	80076ac <_printf_i+0x1ec>
 800756c:	6820      	ldr	r0, [r4, #0]
 800756e:	682b      	ldr	r3, [r5, #0]
 8007570:	0607      	lsls	r7, r0, #24
 8007572:	f103 0104 	add.w	r1, r3, #4
 8007576:	6029      	str	r1, [r5, #0]
 8007578:	d501      	bpl.n	800757e <_printf_i+0xbe>
 800757a:	681e      	ldr	r6, [r3, #0]
 800757c:	e003      	b.n	8007586 <_printf_i+0xc6>
 800757e:	0646      	lsls	r6, r0, #25
 8007580:	d5fb      	bpl.n	800757a <_printf_i+0xba>
 8007582:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007586:	2e00      	cmp	r6, #0
 8007588:	da03      	bge.n	8007592 <_printf_i+0xd2>
 800758a:	232d      	movs	r3, #45	; 0x2d
 800758c:	4276      	negs	r6, r6
 800758e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007592:	485a      	ldr	r0, [pc, #360]	; (80076fc <_printf_i+0x23c>)
 8007594:	230a      	movs	r3, #10
 8007596:	e012      	b.n	80075be <_printf_i+0xfe>
 8007598:	682b      	ldr	r3, [r5, #0]
 800759a:	6820      	ldr	r0, [r4, #0]
 800759c:	1d19      	adds	r1, r3, #4
 800759e:	6029      	str	r1, [r5, #0]
 80075a0:	0605      	lsls	r5, r0, #24
 80075a2:	d501      	bpl.n	80075a8 <_printf_i+0xe8>
 80075a4:	681e      	ldr	r6, [r3, #0]
 80075a6:	e002      	b.n	80075ae <_printf_i+0xee>
 80075a8:	0641      	lsls	r1, r0, #25
 80075aa:	d5fb      	bpl.n	80075a4 <_printf_i+0xe4>
 80075ac:	881e      	ldrh	r6, [r3, #0]
 80075ae:	4853      	ldr	r0, [pc, #332]	; (80076fc <_printf_i+0x23c>)
 80075b0:	2f6f      	cmp	r7, #111	; 0x6f
 80075b2:	bf0c      	ite	eq
 80075b4:	2308      	moveq	r3, #8
 80075b6:	230a      	movne	r3, #10
 80075b8:	2100      	movs	r1, #0
 80075ba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80075be:	6865      	ldr	r5, [r4, #4]
 80075c0:	60a5      	str	r5, [r4, #8]
 80075c2:	2d00      	cmp	r5, #0
 80075c4:	bfa2      	ittt	ge
 80075c6:	6821      	ldrge	r1, [r4, #0]
 80075c8:	f021 0104 	bicge.w	r1, r1, #4
 80075cc:	6021      	strge	r1, [r4, #0]
 80075ce:	b90e      	cbnz	r6, 80075d4 <_printf_i+0x114>
 80075d0:	2d00      	cmp	r5, #0
 80075d2:	d04b      	beq.n	800766c <_printf_i+0x1ac>
 80075d4:	4615      	mov	r5, r2
 80075d6:	fbb6 f1f3 	udiv	r1, r6, r3
 80075da:	fb03 6711 	mls	r7, r3, r1, r6
 80075de:	5dc7      	ldrb	r7, [r0, r7]
 80075e0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80075e4:	4637      	mov	r7, r6
 80075e6:	42bb      	cmp	r3, r7
 80075e8:	460e      	mov	r6, r1
 80075ea:	d9f4      	bls.n	80075d6 <_printf_i+0x116>
 80075ec:	2b08      	cmp	r3, #8
 80075ee:	d10b      	bne.n	8007608 <_printf_i+0x148>
 80075f0:	6823      	ldr	r3, [r4, #0]
 80075f2:	07de      	lsls	r6, r3, #31
 80075f4:	d508      	bpl.n	8007608 <_printf_i+0x148>
 80075f6:	6923      	ldr	r3, [r4, #16]
 80075f8:	6861      	ldr	r1, [r4, #4]
 80075fa:	4299      	cmp	r1, r3
 80075fc:	bfde      	ittt	le
 80075fe:	2330      	movle	r3, #48	; 0x30
 8007600:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007604:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8007608:	1b52      	subs	r2, r2, r5
 800760a:	6122      	str	r2, [r4, #16]
 800760c:	f8cd a000 	str.w	sl, [sp]
 8007610:	464b      	mov	r3, r9
 8007612:	aa03      	add	r2, sp, #12
 8007614:	4621      	mov	r1, r4
 8007616:	4640      	mov	r0, r8
 8007618:	f7ff fee4 	bl	80073e4 <_printf_common>
 800761c:	3001      	adds	r0, #1
 800761e:	d14a      	bne.n	80076b6 <_printf_i+0x1f6>
 8007620:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007624:	b004      	add	sp, #16
 8007626:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800762a:	6823      	ldr	r3, [r4, #0]
 800762c:	f043 0320 	orr.w	r3, r3, #32
 8007630:	6023      	str	r3, [r4, #0]
 8007632:	4833      	ldr	r0, [pc, #204]	; (8007700 <_printf_i+0x240>)
 8007634:	2778      	movs	r7, #120	; 0x78
 8007636:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800763a:	6823      	ldr	r3, [r4, #0]
 800763c:	6829      	ldr	r1, [r5, #0]
 800763e:	061f      	lsls	r7, r3, #24
 8007640:	f851 6b04 	ldr.w	r6, [r1], #4
 8007644:	d402      	bmi.n	800764c <_printf_i+0x18c>
 8007646:	065f      	lsls	r7, r3, #25
 8007648:	bf48      	it	mi
 800764a:	b2b6      	uxthmi	r6, r6
 800764c:	07df      	lsls	r7, r3, #31
 800764e:	bf48      	it	mi
 8007650:	f043 0320 	orrmi.w	r3, r3, #32
 8007654:	6029      	str	r1, [r5, #0]
 8007656:	bf48      	it	mi
 8007658:	6023      	strmi	r3, [r4, #0]
 800765a:	b91e      	cbnz	r6, 8007664 <_printf_i+0x1a4>
 800765c:	6823      	ldr	r3, [r4, #0]
 800765e:	f023 0320 	bic.w	r3, r3, #32
 8007662:	6023      	str	r3, [r4, #0]
 8007664:	2310      	movs	r3, #16
 8007666:	e7a7      	b.n	80075b8 <_printf_i+0xf8>
 8007668:	4824      	ldr	r0, [pc, #144]	; (80076fc <_printf_i+0x23c>)
 800766a:	e7e4      	b.n	8007636 <_printf_i+0x176>
 800766c:	4615      	mov	r5, r2
 800766e:	e7bd      	b.n	80075ec <_printf_i+0x12c>
 8007670:	682b      	ldr	r3, [r5, #0]
 8007672:	6826      	ldr	r6, [r4, #0]
 8007674:	6961      	ldr	r1, [r4, #20]
 8007676:	1d18      	adds	r0, r3, #4
 8007678:	6028      	str	r0, [r5, #0]
 800767a:	0635      	lsls	r5, r6, #24
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	d501      	bpl.n	8007684 <_printf_i+0x1c4>
 8007680:	6019      	str	r1, [r3, #0]
 8007682:	e002      	b.n	800768a <_printf_i+0x1ca>
 8007684:	0670      	lsls	r0, r6, #25
 8007686:	d5fb      	bpl.n	8007680 <_printf_i+0x1c0>
 8007688:	8019      	strh	r1, [r3, #0]
 800768a:	2300      	movs	r3, #0
 800768c:	6123      	str	r3, [r4, #16]
 800768e:	4615      	mov	r5, r2
 8007690:	e7bc      	b.n	800760c <_printf_i+0x14c>
 8007692:	682b      	ldr	r3, [r5, #0]
 8007694:	1d1a      	adds	r2, r3, #4
 8007696:	602a      	str	r2, [r5, #0]
 8007698:	681d      	ldr	r5, [r3, #0]
 800769a:	6862      	ldr	r2, [r4, #4]
 800769c:	2100      	movs	r1, #0
 800769e:	4628      	mov	r0, r5
 80076a0:	f7f8 fda6 	bl	80001f0 <memchr>
 80076a4:	b108      	cbz	r0, 80076aa <_printf_i+0x1ea>
 80076a6:	1b40      	subs	r0, r0, r5
 80076a8:	6060      	str	r0, [r4, #4]
 80076aa:	6863      	ldr	r3, [r4, #4]
 80076ac:	6123      	str	r3, [r4, #16]
 80076ae:	2300      	movs	r3, #0
 80076b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80076b4:	e7aa      	b.n	800760c <_printf_i+0x14c>
 80076b6:	6923      	ldr	r3, [r4, #16]
 80076b8:	462a      	mov	r2, r5
 80076ba:	4649      	mov	r1, r9
 80076bc:	4640      	mov	r0, r8
 80076be:	47d0      	blx	sl
 80076c0:	3001      	adds	r0, #1
 80076c2:	d0ad      	beq.n	8007620 <_printf_i+0x160>
 80076c4:	6823      	ldr	r3, [r4, #0]
 80076c6:	079b      	lsls	r3, r3, #30
 80076c8:	d413      	bmi.n	80076f2 <_printf_i+0x232>
 80076ca:	68e0      	ldr	r0, [r4, #12]
 80076cc:	9b03      	ldr	r3, [sp, #12]
 80076ce:	4298      	cmp	r0, r3
 80076d0:	bfb8      	it	lt
 80076d2:	4618      	movlt	r0, r3
 80076d4:	e7a6      	b.n	8007624 <_printf_i+0x164>
 80076d6:	2301      	movs	r3, #1
 80076d8:	4632      	mov	r2, r6
 80076da:	4649      	mov	r1, r9
 80076dc:	4640      	mov	r0, r8
 80076de:	47d0      	blx	sl
 80076e0:	3001      	adds	r0, #1
 80076e2:	d09d      	beq.n	8007620 <_printf_i+0x160>
 80076e4:	3501      	adds	r5, #1
 80076e6:	68e3      	ldr	r3, [r4, #12]
 80076e8:	9903      	ldr	r1, [sp, #12]
 80076ea:	1a5b      	subs	r3, r3, r1
 80076ec:	42ab      	cmp	r3, r5
 80076ee:	dcf2      	bgt.n	80076d6 <_printf_i+0x216>
 80076f0:	e7eb      	b.n	80076ca <_printf_i+0x20a>
 80076f2:	2500      	movs	r5, #0
 80076f4:	f104 0619 	add.w	r6, r4, #25
 80076f8:	e7f5      	b.n	80076e6 <_printf_i+0x226>
 80076fa:	bf00      	nop
 80076fc:	08007b01 	.word	0x08007b01
 8007700:	08007b12 	.word	0x08007b12

08007704 <__sflush_r>:
 8007704:	898a      	ldrh	r2, [r1, #12]
 8007706:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800770a:	4605      	mov	r5, r0
 800770c:	0710      	lsls	r0, r2, #28
 800770e:	460c      	mov	r4, r1
 8007710:	d458      	bmi.n	80077c4 <__sflush_r+0xc0>
 8007712:	684b      	ldr	r3, [r1, #4]
 8007714:	2b00      	cmp	r3, #0
 8007716:	dc05      	bgt.n	8007724 <__sflush_r+0x20>
 8007718:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800771a:	2b00      	cmp	r3, #0
 800771c:	dc02      	bgt.n	8007724 <__sflush_r+0x20>
 800771e:	2000      	movs	r0, #0
 8007720:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007724:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007726:	2e00      	cmp	r6, #0
 8007728:	d0f9      	beq.n	800771e <__sflush_r+0x1a>
 800772a:	2300      	movs	r3, #0
 800772c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007730:	682f      	ldr	r7, [r5, #0]
 8007732:	6a21      	ldr	r1, [r4, #32]
 8007734:	602b      	str	r3, [r5, #0]
 8007736:	d032      	beq.n	800779e <__sflush_r+0x9a>
 8007738:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800773a:	89a3      	ldrh	r3, [r4, #12]
 800773c:	075a      	lsls	r2, r3, #29
 800773e:	d505      	bpl.n	800774c <__sflush_r+0x48>
 8007740:	6863      	ldr	r3, [r4, #4]
 8007742:	1ac0      	subs	r0, r0, r3
 8007744:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007746:	b10b      	cbz	r3, 800774c <__sflush_r+0x48>
 8007748:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800774a:	1ac0      	subs	r0, r0, r3
 800774c:	2300      	movs	r3, #0
 800774e:	4602      	mov	r2, r0
 8007750:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007752:	6a21      	ldr	r1, [r4, #32]
 8007754:	4628      	mov	r0, r5
 8007756:	47b0      	blx	r6
 8007758:	1c43      	adds	r3, r0, #1
 800775a:	89a3      	ldrh	r3, [r4, #12]
 800775c:	d106      	bne.n	800776c <__sflush_r+0x68>
 800775e:	6829      	ldr	r1, [r5, #0]
 8007760:	291d      	cmp	r1, #29
 8007762:	d82b      	bhi.n	80077bc <__sflush_r+0xb8>
 8007764:	4a29      	ldr	r2, [pc, #164]	; (800780c <__sflush_r+0x108>)
 8007766:	410a      	asrs	r2, r1
 8007768:	07d6      	lsls	r6, r2, #31
 800776a:	d427      	bmi.n	80077bc <__sflush_r+0xb8>
 800776c:	2200      	movs	r2, #0
 800776e:	6062      	str	r2, [r4, #4]
 8007770:	04d9      	lsls	r1, r3, #19
 8007772:	6922      	ldr	r2, [r4, #16]
 8007774:	6022      	str	r2, [r4, #0]
 8007776:	d504      	bpl.n	8007782 <__sflush_r+0x7e>
 8007778:	1c42      	adds	r2, r0, #1
 800777a:	d101      	bne.n	8007780 <__sflush_r+0x7c>
 800777c:	682b      	ldr	r3, [r5, #0]
 800777e:	b903      	cbnz	r3, 8007782 <__sflush_r+0x7e>
 8007780:	6560      	str	r0, [r4, #84]	; 0x54
 8007782:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007784:	602f      	str	r7, [r5, #0]
 8007786:	2900      	cmp	r1, #0
 8007788:	d0c9      	beq.n	800771e <__sflush_r+0x1a>
 800778a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800778e:	4299      	cmp	r1, r3
 8007790:	d002      	beq.n	8007798 <__sflush_r+0x94>
 8007792:	4628      	mov	r0, r5
 8007794:	f7ff fbea 	bl	8006f6c <_free_r>
 8007798:	2000      	movs	r0, #0
 800779a:	6360      	str	r0, [r4, #52]	; 0x34
 800779c:	e7c0      	b.n	8007720 <__sflush_r+0x1c>
 800779e:	2301      	movs	r3, #1
 80077a0:	4628      	mov	r0, r5
 80077a2:	47b0      	blx	r6
 80077a4:	1c41      	adds	r1, r0, #1
 80077a6:	d1c8      	bne.n	800773a <__sflush_r+0x36>
 80077a8:	682b      	ldr	r3, [r5, #0]
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d0c5      	beq.n	800773a <__sflush_r+0x36>
 80077ae:	2b1d      	cmp	r3, #29
 80077b0:	d001      	beq.n	80077b6 <__sflush_r+0xb2>
 80077b2:	2b16      	cmp	r3, #22
 80077b4:	d101      	bne.n	80077ba <__sflush_r+0xb6>
 80077b6:	602f      	str	r7, [r5, #0]
 80077b8:	e7b1      	b.n	800771e <__sflush_r+0x1a>
 80077ba:	89a3      	ldrh	r3, [r4, #12]
 80077bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80077c0:	81a3      	strh	r3, [r4, #12]
 80077c2:	e7ad      	b.n	8007720 <__sflush_r+0x1c>
 80077c4:	690f      	ldr	r7, [r1, #16]
 80077c6:	2f00      	cmp	r7, #0
 80077c8:	d0a9      	beq.n	800771e <__sflush_r+0x1a>
 80077ca:	0793      	lsls	r3, r2, #30
 80077cc:	680e      	ldr	r6, [r1, #0]
 80077ce:	bf08      	it	eq
 80077d0:	694b      	ldreq	r3, [r1, #20]
 80077d2:	600f      	str	r7, [r1, #0]
 80077d4:	bf18      	it	ne
 80077d6:	2300      	movne	r3, #0
 80077d8:	eba6 0807 	sub.w	r8, r6, r7
 80077dc:	608b      	str	r3, [r1, #8]
 80077de:	f1b8 0f00 	cmp.w	r8, #0
 80077e2:	dd9c      	ble.n	800771e <__sflush_r+0x1a>
 80077e4:	6a21      	ldr	r1, [r4, #32]
 80077e6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80077e8:	4643      	mov	r3, r8
 80077ea:	463a      	mov	r2, r7
 80077ec:	4628      	mov	r0, r5
 80077ee:	47b0      	blx	r6
 80077f0:	2800      	cmp	r0, #0
 80077f2:	dc06      	bgt.n	8007802 <__sflush_r+0xfe>
 80077f4:	89a3      	ldrh	r3, [r4, #12]
 80077f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80077fa:	81a3      	strh	r3, [r4, #12]
 80077fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007800:	e78e      	b.n	8007720 <__sflush_r+0x1c>
 8007802:	4407      	add	r7, r0
 8007804:	eba8 0800 	sub.w	r8, r8, r0
 8007808:	e7e9      	b.n	80077de <__sflush_r+0xda>
 800780a:	bf00      	nop
 800780c:	dfbffffe 	.word	0xdfbffffe

08007810 <_fflush_r>:
 8007810:	b538      	push	{r3, r4, r5, lr}
 8007812:	690b      	ldr	r3, [r1, #16]
 8007814:	4605      	mov	r5, r0
 8007816:	460c      	mov	r4, r1
 8007818:	b913      	cbnz	r3, 8007820 <_fflush_r+0x10>
 800781a:	2500      	movs	r5, #0
 800781c:	4628      	mov	r0, r5
 800781e:	bd38      	pop	{r3, r4, r5, pc}
 8007820:	b118      	cbz	r0, 800782a <_fflush_r+0x1a>
 8007822:	6a03      	ldr	r3, [r0, #32]
 8007824:	b90b      	cbnz	r3, 800782a <_fflush_r+0x1a>
 8007826:	f7ff f945 	bl	8006ab4 <__sinit>
 800782a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800782e:	2b00      	cmp	r3, #0
 8007830:	d0f3      	beq.n	800781a <_fflush_r+0xa>
 8007832:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007834:	07d0      	lsls	r0, r2, #31
 8007836:	d404      	bmi.n	8007842 <_fflush_r+0x32>
 8007838:	0599      	lsls	r1, r3, #22
 800783a:	d402      	bmi.n	8007842 <_fflush_r+0x32>
 800783c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800783e:	f7ff fb84 	bl	8006f4a <__retarget_lock_acquire_recursive>
 8007842:	4628      	mov	r0, r5
 8007844:	4621      	mov	r1, r4
 8007846:	f7ff ff5d 	bl	8007704 <__sflush_r>
 800784a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800784c:	07da      	lsls	r2, r3, #31
 800784e:	4605      	mov	r5, r0
 8007850:	d4e4      	bmi.n	800781c <_fflush_r+0xc>
 8007852:	89a3      	ldrh	r3, [r4, #12]
 8007854:	059b      	lsls	r3, r3, #22
 8007856:	d4e1      	bmi.n	800781c <_fflush_r+0xc>
 8007858:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800785a:	f7ff fb77 	bl	8006f4c <__retarget_lock_release_recursive>
 800785e:	e7dd      	b.n	800781c <_fflush_r+0xc>

08007860 <__swhatbuf_r>:
 8007860:	b570      	push	{r4, r5, r6, lr}
 8007862:	460c      	mov	r4, r1
 8007864:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007868:	2900      	cmp	r1, #0
 800786a:	b096      	sub	sp, #88	; 0x58
 800786c:	4615      	mov	r5, r2
 800786e:	461e      	mov	r6, r3
 8007870:	da0d      	bge.n	800788e <__swhatbuf_r+0x2e>
 8007872:	89a3      	ldrh	r3, [r4, #12]
 8007874:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007878:	f04f 0100 	mov.w	r1, #0
 800787c:	bf0c      	ite	eq
 800787e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8007882:	2340      	movne	r3, #64	; 0x40
 8007884:	2000      	movs	r0, #0
 8007886:	6031      	str	r1, [r6, #0]
 8007888:	602b      	str	r3, [r5, #0]
 800788a:	b016      	add	sp, #88	; 0x58
 800788c:	bd70      	pop	{r4, r5, r6, pc}
 800788e:	466a      	mov	r2, sp
 8007890:	f000 f848 	bl	8007924 <_fstat_r>
 8007894:	2800      	cmp	r0, #0
 8007896:	dbec      	blt.n	8007872 <__swhatbuf_r+0x12>
 8007898:	9901      	ldr	r1, [sp, #4]
 800789a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800789e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80078a2:	4259      	negs	r1, r3
 80078a4:	4159      	adcs	r1, r3
 80078a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80078aa:	e7eb      	b.n	8007884 <__swhatbuf_r+0x24>

080078ac <__smakebuf_r>:
 80078ac:	898b      	ldrh	r3, [r1, #12]
 80078ae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80078b0:	079d      	lsls	r5, r3, #30
 80078b2:	4606      	mov	r6, r0
 80078b4:	460c      	mov	r4, r1
 80078b6:	d507      	bpl.n	80078c8 <__smakebuf_r+0x1c>
 80078b8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80078bc:	6023      	str	r3, [r4, #0]
 80078be:	6123      	str	r3, [r4, #16]
 80078c0:	2301      	movs	r3, #1
 80078c2:	6163      	str	r3, [r4, #20]
 80078c4:	b002      	add	sp, #8
 80078c6:	bd70      	pop	{r4, r5, r6, pc}
 80078c8:	ab01      	add	r3, sp, #4
 80078ca:	466a      	mov	r2, sp
 80078cc:	f7ff ffc8 	bl	8007860 <__swhatbuf_r>
 80078d0:	9900      	ldr	r1, [sp, #0]
 80078d2:	4605      	mov	r5, r0
 80078d4:	4630      	mov	r0, r6
 80078d6:	f7ff fbb5 	bl	8007044 <_malloc_r>
 80078da:	b948      	cbnz	r0, 80078f0 <__smakebuf_r+0x44>
 80078dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078e0:	059a      	lsls	r2, r3, #22
 80078e2:	d4ef      	bmi.n	80078c4 <__smakebuf_r+0x18>
 80078e4:	f023 0303 	bic.w	r3, r3, #3
 80078e8:	f043 0302 	orr.w	r3, r3, #2
 80078ec:	81a3      	strh	r3, [r4, #12]
 80078ee:	e7e3      	b.n	80078b8 <__smakebuf_r+0xc>
 80078f0:	89a3      	ldrh	r3, [r4, #12]
 80078f2:	6020      	str	r0, [r4, #0]
 80078f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078f8:	81a3      	strh	r3, [r4, #12]
 80078fa:	9b00      	ldr	r3, [sp, #0]
 80078fc:	6163      	str	r3, [r4, #20]
 80078fe:	9b01      	ldr	r3, [sp, #4]
 8007900:	6120      	str	r0, [r4, #16]
 8007902:	b15b      	cbz	r3, 800791c <__smakebuf_r+0x70>
 8007904:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007908:	4630      	mov	r0, r6
 800790a:	f000 f81d 	bl	8007948 <_isatty_r>
 800790e:	b128      	cbz	r0, 800791c <__smakebuf_r+0x70>
 8007910:	89a3      	ldrh	r3, [r4, #12]
 8007912:	f023 0303 	bic.w	r3, r3, #3
 8007916:	f043 0301 	orr.w	r3, r3, #1
 800791a:	81a3      	strh	r3, [r4, #12]
 800791c:	89a3      	ldrh	r3, [r4, #12]
 800791e:	431d      	orrs	r5, r3
 8007920:	81a5      	strh	r5, [r4, #12]
 8007922:	e7cf      	b.n	80078c4 <__smakebuf_r+0x18>

08007924 <_fstat_r>:
 8007924:	b538      	push	{r3, r4, r5, lr}
 8007926:	4d07      	ldr	r5, [pc, #28]	; (8007944 <_fstat_r+0x20>)
 8007928:	2300      	movs	r3, #0
 800792a:	4604      	mov	r4, r0
 800792c:	4608      	mov	r0, r1
 800792e:	4611      	mov	r1, r2
 8007930:	602b      	str	r3, [r5, #0]
 8007932:	f7f9 f921 	bl	8000b78 <_fstat>
 8007936:	1c43      	adds	r3, r0, #1
 8007938:	d102      	bne.n	8007940 <_fstat_r+0x1c>
 800793a:	682b      	ldr	r3, [r5, #0]
 800793c:	b103      	cbz	r3, 8007940 <_fstat_r+0x1c>
 800793e:	6023      	str	r3, [r4, #0]
 8007940:	bd38      	pop	{r3, r4, r5, pc}
 8007942:	bf00      	nop
 8007944:	20001c58 	.word	0x20001c58

08007948 <_isatty_r>:
 8007948:	b538      	push	{r3, r4, r5, lr}
 800794a:	4d06      	ldr	r5, [pc, #24]	; (8007964 <_isatty_r+0x1c>)
 800794c:	2300      	movs	r3, #0
 800794e:	4604      	mov	r4, r0
 8007950:	4608      	mov	r0, r1
 8007952:	602b      	str	r3, [r5, #0]
 8007954:	f7f9 f920 	bl	8000b98 <_isatty>
 8007958:	1c43      	adds	r3, r0, #1
 800795a:	d102      	bne.n	8007962 <_isatty_r+0x1a>
 800795c:	682b      	ldr	r3, [r5, #0]
 800795e:	b103      	cbz	r3, 8007962 <_isatty_r+0x1a>
 8007960:	6023      	str	r3, [r4, #0]
 8007962:	bd38      	pop	{r3, r4, r5, pc}
 8007964:	20001c58 	.word	0x20001c58

08007968 <_sbrk_r>:
 8007968:	b538      	push	{r3, r4, r5, lr}
 800796a:	4d06      	ldr	r5, [pc, #24]	; (8007984 <_sbrk_r+0x1c>)
 800796c:	2300      	movs	r3, #0
 800796e:	4604      	mov	r4, r0
 8007970:	4608      	mov	r0, r1
 8007972:	602b      	str	r3, [r5, #0]
 8007974:	f7f9 f928 	bl	8000bc8 <_sbrk>
 8007978:	1c43      	adds	r3, r0, #1
 800797a:	d102      	bne.n	8007982 <_sbrk_r+0x1a>
 800797c:	682b      	ldr	r3, [r5, #0]
 800797e:	b103      	cbz	r3, 8007982 <_sbrk_r+0x1a>
 8007980:	6023      	str	r3, [r4, #0]
 8007982:	bd38      	pop	{r3, r4, r5, pc}
 8007984:	20001c58 	.word	0x20001c58

08007988 <_init>:
 8007988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800798a:	bf00      	nop
 800798c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800798e:	bc08      	pop	{r3}
 8007990:	469e      	mov	lr, r3
 8007992:	4770      	bx	lr

08007994 <_fini>:
 8007994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007996:	bf00      	nop
 8007998:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800799a:	bc08      	pop	{r3}
 800799c:	469e      	mov	lr, r3
 800799e:	4770      	bx	lr
