#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Apr 19 18:21:31 2018
# Process ID: 27518
# Current directory: /DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/synth_1
# Command line: vivado -log CAN_top_level.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CAN_top_level.tcl
# Log file: /DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/synth_1/CAN_top_level.vds
# Journal file: /DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source CAN_top_level.tcl -notrace
Command: synth_design -top CAN_top_level -part xc7z007sclg225-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27639 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1282.676 ; gain = 87.996 ; free physical = 5943 ; free virtual = 10364
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CAN_top_level' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_top_level.vhd:448]
	Parameter use_logger bound to: 1 - type: bool 
	Parameter rx_buffer_size bound to: 128 - type: integer 
	Parameter use_sync bound to: 1 - type: bool 
	Parameter ID bound to: 1 - type: integer 
	Parameter sup_filtA bound to: 1 - type: bool 
	Parameter sup_filtB bound to: 1 - type: bool 
	Parameter sup_filtC bound to: 1 - type: bool 
	Parameter sup_range bound to: 1 - type: bool 
	Parameter tx_time_sup bound to: 1 - type: bool 
	Parameter sup_be bound to: 1 - type: bool 
	Parameter logger_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'rst_sync' declared at '/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/rst_sync.vhd:50' bound to instance 'rst_sync_comp' of component 'rst_sync' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_top_level.vhd:466]
INFO: [Synth 8-638] synthesizing module 'rst_sync' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/rst_sync.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'rst_sync' (1#1) [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/rst_sync.vhd:58]
	Parameter compType bound to: 4'b0100 
	Parameter use_logger bound to: 1 - type: bool 
	Parameter sup_filtA bound to: 1 - type: bool 
	Parameter sup_filtB bound to: 1 - type: bool 
	Parameter sup_filtC bound to: 1 - type: bool 
	Parameter sup_range bound to: 1 - type: bool 
	Parameter sup_be bound to: 1 - type: bool 
	Parameter tx_time_sup bound to: 1 - type: bool 
	Parameter buf_count bound to: 4 - type: integer 
	Parameter ID bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'canfd_registers' declared at '/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Registers_Memory_Interface/canfd_registers.vhd:121' bound to instance 'reg_comp' of component 'canfd_registers' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_top_level.vhd:473]
INFO: [Synth 8-638] synthesizing module 'canfd_registers' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Registers_Memory_Interface/canfd_registers.vhd:368]
	Parameter compType bound to: 4'b0100 
	Parameter use_logger bound to: 1 - type: bool 
	Parameter sup_filtA bound to: 1 - type: bool 
	Parameter sup_filtB bound to: 1 - type: bool 
	Parameter sup_filtC bound to: 1 - type: bool 
	Parameter sup_range bound to: 1 - type: bool 
	Parameter sup_be bound to: 1 - type: bool 
	Parameter tx_time_sup bound to: 1 - type: bool 
	Parameter buf_count bound to: 4 - type: integer 
	Parameter ID bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'canfd_registers' (2#1) [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Registers_Memory_Interface/canfd_registers.vhd:368]
	Parameter buff_size bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'rxBuffer' declared at '/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/rxBuffer.vhd:142' bound to instance 'rx_buf_comp' of component 'rxBuffer' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_top_level.vhd:527]
INFO: [Synth 8-638] synthesizing module 'rxBuffer' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/rxBuffer.vhd:315]
	Parameter buff_size bound to: 128 - type: integer 
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/rxBuffer.vhd:346]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/rxBuffer.vhd:521]
WARNING: [Synth 8-6014] Unused sequential element data_length_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/rxBuffer.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'rxBuffer' (3#1) [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/rxBuffer.vhd:315]
	Parameter buf_count bound to: 4 - type: integer 
	Parameter ID bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'txtBuffer' declared at '/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/txtBuffer.vhd:78' bound to instance 'txtBuffer_comp' of component 'txtBuffer' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_top_level.vhd:565]
INFO: [Synth 8-638] synthesizing module 'txtBuffer' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/txtBuffer.vhd:128]
	Parameter buf_count bound to: 4 - type: integer 
	Parameter ID bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'txtBuffer' (4#1) [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/txtBuffer.vhd:128]
	Parameter buf_count bound to: 4 - type: integer 
	Parameter ID bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'txtBuffer' declared at '/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/txtBuffer.vhd:78' bound to instance 'txtBuffer_comp' of component 'txtBuffer' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_top_level.vhd:565]
INFO: [Synth 8-638] synthesizing module 'txtBuffer__parameterized1' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/txtBuffer.vhd:128]
	Parameter buf_count bound to: 4 - type: integer 
	Parameter ID bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'txtBuffer__parameterized1' (4#1) [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/txtBuffer.vhd:128]
	Parameter buf_count bound to: 4 - type: integer 
	Parameter ID bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'txtBuffer' declared at '/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/txtBuffer.vhd:78' bound to instance 'txtBuffer_comp' of component 'txtBuffer' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_top_level.vhd:565]
INFO: [Synth 8-638] synthesizing module 'txtBuffer__parameterized3' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/txtBuffer.vhd:128]
	Parameter buf_count bound to: 4 - type: integer 
	Parameter ID bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'txtBuffer__parameterized3' (4#1) [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/txtBuffer.vhd:128]
	Parameter buf_count bound to: 4 - type: integer 
	Parameter ID bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'txtBuffer' declared at '/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/txtBuffer.vhd:78' bound to instance 'txtBuffer_comp' of component 'txtBuffer' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_top_level.vhd:565]
INFO: [Synth 8-638] synthesizing module 'txtBuffer__parameterized5' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/txtBuffer.vhd:128]
	Parameter buf_count bound to: 4 - type: integer 
	Parameter ID bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'txtBuffer__parameterized5' (4#1) [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/txtBuffer.vhd:128]
	Parameter buf_count bound to: 4 - type: integer 
	Parameter tx_time_sup bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'txArbitrator' declared at '/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/txArbitrator.vhd:114' bound to instance 'tx_arb_comp' of component 'txArbitrator' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_top_level.vhd:588]
INFO: [Synth 8-638] synthesizing module 'txArbitrator' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/txArbitrator.vhd:261]
	Parameter buf_count bound to: 4 - type: integer 
	Parameter tx_time_sup bound to: 1 - type: bool 
	Parameter buf_count bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'priorityDecoder' declared at '/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/priorityDecoder.vhd:56' bound to instance 'priorityDecoder_comp' of component 'priorityDecoder' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/txArbitrator.vhd:268]
INFO: [Synth 8-638] synthesizing module 'priorityDecoder' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/priorityDecoder.vhd:85]
	Parameter buf_count bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/priorityDecoder.vhd:158]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/priorityDecoder.vhd:158]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/priorityDecoder.vhd:158]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/priorityDecoder.vhd:158]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/priorityDecoder.vhd:203]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/priorityDecoder.vhd:203]
WARNING: [Synth 8-614] signal 'l0_valid' is read in the process but is not in the sensitivity list [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/priorityDecoder.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'priorityDecoder' (5#1) [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/priorityDecoder.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'txArbitrator' (6#1) [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/txArbitrator.vhd:261]
	Parameter sup_filtA bound to: 1 - type: bool 
	Parameter sup_filtB bound to: 1 - type: bool 
	Parameter sup_filtC bound to: 1 - type: bool 
	Parameter sup_range bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'messageFilter' declared at '/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/messageFilter.vhd:65' bound to instance 'mes_filt_comp' of component 'messageFilter' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_top_level.vhd:615]
INFO: [Synth 8-638] synthesizing module 'messageFilter' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/messageFilter.vhd:185]
	Parameter sup_filtA bound to: 1 - type: bool 
	Parameter sup_filtB bound to: 1 - type: bool 
	Parameter sup_filtC bound to: 1 - type: bool 
	Parameter sup_range bound to: 1 - type: bool 
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/messageFilter.vhd:218]
INFO: [Synth 8-256] done synthesizing module 'messageFilter' (7#1) [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/messageFilter.vhd:185]
	Parameter int_count bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'intManager' declared at '/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Interrupts/intManager.vhd:70' bound to instance 'int_man_comp' of component 'intManager' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_top_level.vhd:633]
INFO: [Synth 8-638] synthesizing module 'intManager' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Interrupts/intManager.vhd:160]
	Parameter int_count bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'intManager' (8#1) [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Interrupts/intManager.vhd:160]
INFO: [Synth 8-3491] module 'core_top' declared at '/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/core_top.vhd:87' bound to instance 'core_top_comp' of component 'core_top' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_top_level.vhd:659]
INFO: [Synth 8-638] synthesizing module 'core_top' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/core_top.vhd:500]
INFO: [Synth 8-3491] module 'operationControl' declared at '/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/operationControl.vhd:56' bound to instance 'OP_State_comp' of component 'operationControl' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/core_top.vhd:546]
INFO: [Synth 8-638] synthesizing module 'operationControl' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/operationControl.vhd:101]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/operationControl.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'operationControl' (9#1) [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/operationControl.vhd:101]
INFO: [Synth 8-3491] module 'protocolControl' declared at '/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/protocolControl.vhd:208' bound to instance 'PC_State_comp' of component 'protocolControl' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/core_top.vhd:563]
INFO: [Synth 8-638] synthesizing module 'protocolControl' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/protocolControl.vhd:675]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/protocolControl.vhd:757]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/protocolControl.vhd:1224]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/protocolControl.vhd:1276]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/protocolControl.vhd:1312]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/protocolControl.vhd:1464]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/protocolControl.vhd:1719]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/protocolControl.vhd:1786]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/protocolControl.vhd:1883]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/protocolControl.vhd:2406]
INFO: [Synth 8-226] default block is never used [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/protocolControl.vhd:2554]
WARNING: [Synth 8-6014] Unused sequential element control_state_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/protocolControl.vhd:961]
WARNING: [Synth 8-6014] Unused sequential element fixed_CRC_FD_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/protocolControl.vhd:887]
WARNING: [Synth 8-6014] Unused sequential element fixed_CRC_FD_rec_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/protocolControl.vhd:888]
INFO: [Synth 8-256] done synthesizing module 'protocolControl' (10#1) [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/protocolControl.vhd:675]
INFO: [Synth 8-3491] module 'faultConf' declared at '/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/faultConf.vhd:68' bound to instance 'faultConf_comp' of component 'faultConf' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/core_top.vhd:658]
INFO: [Synth 8-638] synthesizing module 'faultConf' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/faultConf.vhd:220]
INFO: [Synth 8-256] done synthesizing module 'faultConf' (11#1) [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/faultConf.vhd:220]
	Parameter crc15_pol bound to: 16'b1100010110011001 
	Parameter crc17_pol bound to: 20'b00110110100001011011 
	Parameter crc21_pol bound to: 24'b001100000010100010011001 
INFO: [Synth 8-3491] module 'canCRC' declared at '/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/CRC.vhd:66' bound to instance 'crc_wbs_rx_comp' of component 'canCRC' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/core_top.vhd:705]
INFO: [Synth 8-638] synthesizing module 'canCRC' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/CRC.vhd:116]
	Parameter crc15_pol bound to: 16'b1100010110011001 
	Parameter crc17_pol bound to: 20'b00110110100001011011 
	Parameter crc21_pol bound to: 24'b001100000010100010011001 
WARNING: [Synth 8-6014] Unused sequential element crc15_nxt_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/CRC.vhd:144]
WARNING: [Synth 8-6014] Unused sequential element crc17_nxt_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/CRC.vhd:183]
WARNING: [Synth 8-6014] Unused sequential element crc21_nxt_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/CRC.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'canCRC' (12#1) [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/CRC.vhd:116]
	Parameter crc15_pol bound to: 16'b1100010110011001 
	Parameter crc17_pol bound to: 20'b00110110100001011011 
	Parameter crc21_pol bound to: 24'b001100000010100010011001 
INFO: [Synth 8-3491] module 'canCRC' declared at '/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/CRC.vhd:66' bound to instance 'crc_nbs_rx_comp' of component 'canCRC' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/core_top.vhd:723]
	Parameter crc15_pol bound to: 16'b1100010110011001 
	Parameter crc17_pol bound to: 20'b00110110100001011011 
	Parameter crc21_pol bound to: 24'b001100000010100010011001 
INFO: [Synth 8-3491] module 'canCRC' declared at '/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/CRC.vhd:66' bound to instance 'crc_wbs_tx_comp' of component 'canCRC' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/core_top.vhd:742]
	Parameter crc15_pol bound to: 16'b1100010110011001 
	Parameter crc17_pol bound to: 20'b00110110100001011011 
	Parameter crc21_pol bound to: 24'b001100000010100010011001 
INFO: [Synth 8-3491] module 'canCRC' declared at '/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/CRC.vhd:66' bound to instance 'crc_nbs_tx_comp' of component 'canCRC' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/core_top.vhd:760]
INFO: [Synth 8-3491] module 'bitStuffing_v2' declared at '/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/bitStuffing_v2.vhd:76' bound to instance 'bs_comp' of component 'bitStuffing_v2' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/core_top.vhd:781]
INFO: [Synth 8-638] synthesizing module 'bitStuffing_v2' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/bitStuffing_v2.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'bitStuffing_v2' (13#1) [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/bitStuffing_v2.vhd:146]
INFO: [Synth 8-3491] module 'bitDestuffing' declared at '/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/bitDeStuffing.vhd:81' bound to instance 'bitDest_comp' of component 'bitDestuffing' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/core_top.vhd:795]
INFO: [Synth 8-638] synthesizing module 'bitDestuffing' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/bitDeStuffing.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'bitDestuffing' (14#1) [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/bitDeStuffing.vhd:154]
WARNING: [Synth 8-6014] Unused sequential element tran_trig_del_2_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/core_top.vhd:892]
INFO: [Synth 8-256] done synthesizing module 'core_top' (15#1) [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/core_top.vhd:500]
INFO: [Synth 8-3491] module 'prescaler_v3' declared at '/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Bus_Timing_Synchronisation/prescaler_v3.vhd:133' bound to instance 'prescaler_comp' of component 'prescaler_v3' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_top_level.vhd:715]
INFO: [Synth 8-638] synthesizing module 'prescaler_v3' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Bus_Timing_Synchronisation/prescaler_v3.vhd:354]
INFO: [Synth 8-256] done synthesizing module 'prescaler_v3' (16#1) [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Bus_Timing_Synchronisation/prescaler_v3.vhd:354]
	Parameter use_Sync bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'busSync' declared at '/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Bus_Timing_Synchronisation/busSync.vhd:87' bound to instance 'bus_sync_comp' of component 'busSync' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_top_level.vhd:741]
INFO: [Synth 8-638] synthesizing module 'busSync' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Bus_Timing_Synchronisation/busSync.vhd:243]
	Parameter use_Sync bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'busSync' (17#1) [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Bus_Timing_Synchronisation/busSync.vhd:243]
	Parameter memory_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'CAN_logger' declared at '/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Event_Logger/logger.vhd:87' bound to instance 'log_comp' of component 'CAN_logger' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_top_level.vhd:773]
INFO: [Synth 8-638] synthesizing module 'CAN_logger' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Event_Logger/logger.vhd:209]
	Parameter memory_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CAN_logger' (18#1) [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Event_Logger/logger.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'CAN_top_level' (19#1) [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_top_level.vhd:448]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[1023]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[1022]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[1021]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[1020]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[1019]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[1018]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[1017]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[1016]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[1015]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[1014]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[1013]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[1012]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[1011]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[1010]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[1009]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[1008]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[1007]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[1006]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[1005]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[1004]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[1003]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[1002]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[1001]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[1000]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[999]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[998]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[997]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[996]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[995]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[994]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[993]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[992]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[991]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[990]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[989]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[988]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[987]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[986]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[985]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[984]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[983]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[982]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[981]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[980]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[979]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[978]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[977]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[976]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[975]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[974]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[973]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[972]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[971]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[970]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[969]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[968]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[967]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[966]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[965]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[964]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[963]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[962]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[961]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[960]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[959]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[958]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[957]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[956]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[955]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[954]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[953]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[952]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[951]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[950]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[949]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[948]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[947]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[946]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[945]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[944]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[943]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[942]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[941]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[940]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[939]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[938]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[937]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[936]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[935]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[934]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[933]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[932]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[931]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[930]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[929]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[928]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[927]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[926]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[925]
WARNING: [Synth 8-3331] design CAN_logger has unconnected port drv_bus[924]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1388.207 ; gain = 193.527 ; free physical = 5840 ; free virtual = 10327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1388.207 ; gain = 193.527 ; free physical = 5845 ; free virtual = 10343
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1396.211 ; gain = 201.531 ; free physical = 5845 ; free virtual = 10343
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg225-2
INFO: [Synth 8-5544] ROM "status_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PC_state_reg_vect" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PC_state_reg_vect" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PC_state_reg_vect" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PC_state_reg_vect" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PC_state_reg_vect" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PC_state_reg_vect" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PC_state_reg_vect" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rx_ctr_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_ctr_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mode_reg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mode_reg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "RX_buff_read_first" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/rxBuffer.vhd:542]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/rxBuffer.vhd:542]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/rxBuffer.vhd:542]
INFO: [Synth 8-5546] ROM "rx_empty_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_full" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element message_count_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/rxBuffer.vhd:405]
WARNING: [Synth 8-6014] Unused sequential element read_pointer_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/rxBuffer.vhd:421]
WARNING: [Synth 8-6014] Unused sequential element write_pointer_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/rxBuffer.vhd:326]
INFO: [Synth 8-5544] ROM "l3_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "OP_State_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tran_valid_r_reg' into 'txt_hw_cmd_reg[valid]' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/protocolControl.vhd:718]
INFO: [Synth 8-4471] merging register 'sof_pulse_r_reg' into 'stuff_error_enable_r_reg' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/protocolControl.vhd:746]
WARNING: [Synth 8-6014] Unused sequential element tran_valid_r_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/protocolControl.vhd:718]
WARNING: [Synth 8-6014] Unused sequential element sof_pulse_r_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/protocolControl.vhd:746]
INFO: [Synth 8-5546] ROM "PC_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "PC_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PC_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "PC_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "PC_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PC_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stuff_parity" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_tx_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "data_tx_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tran_valid_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rec_ident_type_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arb_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arb_two_bits" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "control_pointer" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_tran_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "data_pointer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unknown_state_Error_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "inc_one_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sp_control_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sp_control_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ssp_reset_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rec_dram_bind" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "txt_buf_ptr_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element err_counter_norm_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/faultConf.vhd:232]
WARNING: [Synth 8-6014] Unused sequential element err_counter_fd_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/faultConf.vhd:233]
INFO: [Synth 8-5544] ROM "tx_counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "erc_capt_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element tx_counter_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/core_top.vhd:992]
WARNING: [Synth 8-6014] Unused sequential element rx_counter_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/core_top.vhd:993]
INFO: [Synth 8-5545] ROM "tq_edge" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "clk_tq_nbt_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ipt_ok" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ph2_real" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "brs_resync" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element tq_counter_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Bus_Timing_Synchronisation/prescaler_v3.vhd:549]
INFO: [Synth 8-5544] ROM "p_1_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element trv_delay_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Bus_Timing_Synchronisation/busSync.vhd:256]
INFO: [Synth 8-5544] ROM "hw_cbs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hw_cbs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hw_cbs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hw_cbs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "loger_finished" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "loger_finished" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "log_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "loger_finished" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_type_vect" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1416.258 ; gain = 221.578 ; free physical = 5769 ; free virtual = 10262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 7     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 11    
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input     21 Bit         XORs := 4     
	   2 Input     17 Bit         XORs := 4     
	   2 Input     15 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	              130 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 10    
	               29 Bit    Registers := 8     
	               21 Bit    Registers := 7     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 4     
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 8     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 12    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 19    
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 130   
+---RAMs : 
	               4K Bit         RAMs := 1     
	              640 Bit         RAMs := 4     
	              512 Bit         RAMs := 2     
+---Muxes : 
	   2 Input    130 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 22    
	   4 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 32    
	  12 Input     21 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 11    
	   3 Input     21 Bit        Muxes := 4     
	   2 Input     18 Bit        Muxes := 1     
	  12 Input     18 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 8     
	   2 Input     14 Bit        Muxes := 1     
	   6 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 20    
	   2 Input     11 Bit        Muxes := 1     
	  12 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 11    
	  12 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 53    
	  12 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 24    
	   2 Input      5 Bit        Muxes := 31    
	  17 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	  21 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 68    
	   8 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 3     
	  13 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 69    
	   4 Input      3 Bit        Muxes := 9     
	   8 Input      3 Bit        Muxes := 3     
	  12 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 34    
	   3 Input      2 Bit        Muxes := 4     
	   8 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	  16 Input      2 Bit        Muxes := 1     
	  20 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	  29 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 584   
	  38 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 83    
	   3 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 83    
	   8 Input      1 Bit        Muxes := 12    
	   6 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CAN_top_level 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rst_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module canfd_registers 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               29 Bit    Registers := 8     
	               12 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 17    
	   2 Input     29 Bit        Muxes := 32    
	   2 Input     12 Bit        Muxes := 20    
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      5 Bit        Muxes := 19    
	   2 Input      4 Bit        Muxes := 34    
	   8 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 12    
	  29 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 60    
	  38 Input      1 Bit        Muxes := 1     
Module rxBuffer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 2     
	  17 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module priorityDecoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module txArbitrator 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 3     
Module messageFilter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module intManager 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 48    
Module operationControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
Module protocolControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 48    
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	  12 Input     21 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	  12 Input     18 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  12 Input     11 Bit        Muxes := 1     
	  12 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 7     
	  12 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   6 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 24    
	  12 Input      4 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 37    
	  12 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 2     
	  16 Input      2 Bit        Muxes := 1     
	  20 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 313   
	   9 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 61    
	  12 Input      1 Bit        Muxes := 83    
	   8 Input      1 Bit        Muxes := 11    
Module faultConf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 6     
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 5     
	   4 Input      9 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module canCRC 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
	   2 Input     17 Bit         XORs := 1     
	   2 Input     15 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     21 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module bitStuffing_v2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 12    
Module bitDestuffing 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module core_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 3     
Module prescaler_v3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   6 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   7 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 16    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 36    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 12    
Module busSync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	              130 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input    130 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
Module txtBuffer 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module txtBuffer__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module txtBuffer__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module txtBuffer__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module CAN_logger 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 5     
	  21 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'crc_nbs_rx_comp/start_reg_reg' into 'crc_wbs_rx_comp/start_reg_reg' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/CRC.vhd:130]
INFO: [Synth 8-4471] merging register 'crc_wbs_tx_comp/start_reg_reg' into 'crc_wbs_rx_comp/start_reg_reg' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/CRC.vhd:130]
INFO: [Synth 8-4471] merging register 'crc_nbs_tx_comp/start_reg_reg' into 'crc_wbs_rx_comp/start_reg_reg' [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/CRC.vhd:130]
WARNING: [Synth 8-6014] Unused sequential element crc_nbs_rx_comp/start_reg_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/CRC.vhd:130]
WARNING: [Synth 8-6014] Unused sequential element crc_wbs_tx_comp/start_reg_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/CRC.vhd:130]
WARNING: [Synth 8-6014] Unused sequential element crc_nbs_tx_comp/start_reg_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/CRC.vhd:130]
WARNING: [Synth 8-6014] Unused sequential element rx_counter_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/core_top.vhd:993]
WARNING: [Synth 8-6014] Unused sequential element tx_counter_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/core_top.vhd:992]
INFO: [Synth 8-5544] ROM "txt_buf_comp_gen[0].txtBuffer_comp/hw_cbs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txt_buf_comp_gen[1].txtBuffer_comp/hw_cbs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txt_buf_comp_gen[2].txtBuffer_comp/hw_cbs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txt_buf_comp_gen[3].txtBuffer_comp/hw_cbs" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PC_state_reg_vect" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PC_state_reg_vect" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PC_state_reg_vect" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PC_state_reg_vect" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PC_state_reg_vect" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PC_state_reg_vect" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PC_state_reg_vect" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "RX_buff_read_first" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_ctr_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_ctr_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/rxBuffer.vhd:542]
INFO: [Synth 8-5546] ROM "rx_full" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element write_pointer_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/rxBuffer.vhd:326]
WARNING: [Synth 8-6014] Unused sequential element message_count_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/rxBuffer.vhd:405]
WARNING: [Synth 8-6014] Unused sequential element read_pointer_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Buffers_Message_Handling/rxBuffer.vhd:421]
INFO: [Synth 8-5546] ROM "data_pointer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txt_buf_ptr_r" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element err_counter_norm_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/faultConf.vhd:232]
WARNING: [Synth 8-6014] Unused sequential element err_counter_fd_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/faultConf.vhd:233]
WARNING: [Synth 8-6014] Unused sequential element rx_counter_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/core_top.vhd:993]
WARNING: [Synth 8-6014] Unused sequential element tx_counter_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/CAN_Core/core_top.vhd:992]
WARNING: [Synth 8-6014] Unused sequential element tq_counter_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Bus_Timing_Synchronisation/prescaler_v3.vhd:549]
WARNING: [Synth 8-6014] Unused sequential element trv_delay_reg was removed.  [/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/src/Bus_Timing_Synchronisation/busSync.vhd:256]
INFO: [Synth 8-3886] merging instance 'bus_sync_comp/edge_rx_det_reg' (FDP) to 'bus_sync_comp/trs_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_top_comp/PC_State_comp/\ctrl_tran_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_top_comp/bitDest_comp/\same_bits_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_top_comp/PC_State_comp/CRC_Error_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_top_comp/PC_State_comp/\destuff_length_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core_top_comp/PC_State_comp/\destuff_length_r_reg[2] )
INFO: [Synth 8-3886] merging instance 'core_top_comp/PC_State_comp/data_size_reg[0]' (FDCE) to 'core_top_comp/PC_State_comp/data_size_reg[2]'
INFO: [Synth 8-3886] merging instance 'core_top_comp/PC_State_comp/data_size_reg[1]' (FDCE) to 'core_top_comp/PC_State_comp/data_size_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_top_comp/PC_State_comp/sof_skip_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_top_comp/PC_State_comp/\stuff_length_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core_top_comp/PC_State_comp/\stuff_length_r_reg[2] )
INFO: [Synth 8-3886] merging instance 'reg_comp/aux_data_reg[0]' (FDC) to 'reg_comp/aux_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_comp/aux_data_reg[1]' (FDC) to 'reg_comp/aux_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_comp/aux_data_reg[2]' (FDC) to 'reg_comp/aux_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_comp/aux_data_reg[3]' (FDC) to 'reg_comp/aux_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_comp/aux_data_reg[4]' (FDC) to 'reg_comp/aux_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_comp/aux_data_reg[5]' (FDC) to 'reg_comp/aux_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_comp/aux_data_reg[6]' (FDC) to 'reg_comp/aux_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_comp/aux_data_reg[7]' (FDC) to 'reg_comp/aux_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_comp/aux_data_reg[8]' (FDC) to 'reg_comp/aux_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_comp/aux_data_reg[9]' (FDC) to 'reg_comp/aux_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_comp/aux_data_reg[10]' (FDC) to 'reg_comp/aux_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_comp/aux_data_reg[11]' (FDC) to 'reg_comp/aux_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_comp/aux_data_reg[12]' (FDC) to 'reg_comp/aux_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_comp/aux_data_reg[13]' (FDC) to 'reg_comp/aux_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_comp/aux_data_reg[14]' (FDC) to 'reg_comp/aux_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_comp/aux_data_reg[15]' (FDC) to 'reg_comp/aux_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_comp/aux_data_reg[16]' (FDC) to 'reg_comp/aux_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_comp/aux_data_reg[17]' (FDC) to 'reg_comp/aux_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_comp/aux_data_reg[18]' (FDC) to 'reg_comp/aux_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_comp/aux_data_reg[19]' (FDC) to 'reg_comp/aux_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_comp/aux_data_reg[20]' (FDC) to 'reg_comp/aux_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_comp/aux_data_reg[21]' (FDC) to 'reg_comp/aux_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_comp/aux_data_reg[22]' (FDC) to 'reg_comp/aux_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_comp/aux_data_reg[23]' (FDC) to 'reg_comp/aux_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_comp/aux_data_reg[24]' (FDC) to 'reg_comp/aux_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_buf_comp/rx_mem_free_int_reg[8]' (FDC) to 'rx_buf_comp/rx_mem_free_int_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_comp/aux_data_reg[25]' (FDC) to 'reg_comp/aux_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_buf_comp/rx_mem_free_int_reg[9]' (FDC) to 'rx_buf_comp/rx_mem_free_int_reg[10]'
INFO: [Synth 8-3886] merging instance 'reg_comp/aux_data_reg[26]' (FDC) to 'reg_comp/aux_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_buf_comp/rx_mem_free_int_reg[10]' (FDC) to 'rx_buf_comp/rx_mem_free_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'reg_comp/aux_data_reg[27]' (FDC) to 'reg_comp/aux_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_buf_comp/rx_mem_free_int_reg[11]' (FDC) to 'rx_buf_comp/rx_mem_free_int_reg[12]'
INFO: [Synth 8-3886] merging instance 'reg_comp/aux_data_reg[28]' (FDC) to 'reg_comp/aux_data_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rx_buf_comp/\rx_mem_free_int_reg[12] )
INFO: [Synth 8-3886] merging instance 'reg_comp/aux_data_reg[29]' (FDC) to 'reg_comp/aux_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_comp/aux_data_reg[30]' (FDC) to 'reg_comp/aux_data_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (reg_comp/\aux_data_reg[31] )
WARNING: [Synth 8-3332] Sequential element (mode_reg_reg[0]) is unused and will be removed from module canfd_registers.
WARNING: [Synth 8-3332] Sequential element (aux_data_reg[31]) is unused and will be removed from module canfd_registers.
WARNING: [Synth 8-3332] Sequential element (rec_message_ack_reg) is unused and will be removed from module rxBuffer.
WARNING: [Synth 8-3332] Sequential element (rx_mem_free_int_reg[12]) is unused and will be removed from module rxBuffer.
WARNING: [Synth 8-3332] Sequential element (arb_two_bits_reg[0]) is unused and will be removed from module protocolControl.
WARNING: [Synth 8-3332] Sequential element (ctrl_tran_reg_reg[6]) is unused and will be removed from module protocolControl.
WARNING: [Synth 8-3332] Sequential element (rec_data_sr_reg[7]) is unused and will be removed from module protocolControl.
WARNING: [Synth 8-3332] Sequential element (CRC_Error_r_reg) is unused and will be removed from module protocolControl.
WARNING: [Synth 8-3332] Sequential element (unknown_state_Error_r_reg) is unused and will be removed from module protocolControl.
WARNING: [Synth 8-3332] Sequential element (stuff_length_r_reg[2]) is unused and will be removed from module protocolControl.
WARNING: [Synth 8-3332] Sequential element (stuff_length_r_reg[1]) is unused and will be removed from module protocolControl.
WARNING: [Synth 8-3332] Sequential element (destuff_length_r_reg[2]) is unused and will be removed from module protocolControl.
WARNING: [Synth 8-3332] Sequential element (destuff_length_r_reg[1]) is unused and will be removed from module protocolControl.
WARNING: [Synth 8-3332] Sequential element (sof_skip_reg) is unused and will be removed from module protocolControl.
WARNING: [Synth 8-3332] Sequential element (bit_err_enable_r_reg) is unused and will be removed from module protocolControl.
WARNING: [Synth 8-3332] Sequential element (same_bits_reg[3]) is unused and will be removed from module bitDestuffing.
WARNING: [Synth 8-3332] Sequential element (sample_sec_shift_reg[129]) is unused and will be removed from module busSync.
WARNING: [Synth 8-3332] Sequential element (sample_sec_shift_reg[128]) is unused and will be removed from module busSync.
WARNING: [Synth 8-3332] Sequential element (sample_sec_del_1_reg) is unused and will be removed from module busSync.
WARNING: [Synth 8-3332] Sequential element (sample_sec_del_2_reg) is unused and will be removed from module busSync.
WARNING: [Synth 8-3332] Sequential element (ssp_shift_reg[129]) is unused and will be removed from module busSync.
WARNING: [Synth 8-3332] Sequential element (ssp_shift_reg[128]) is unused and will be removed from module busSync.
WARNING: [Synth 8-3332] Sequential element (error_type_vect_reg[2]) is unused and will be removed from module CAN_logger.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:16 . Memory (MB): peak = 1626.906 ; gain = 432.227 ; free physical = 5626 ; free virtual = 10127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                | RTL Object         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|txtBuffer:                 | txt_buffer_mem_reg | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|txtBuffer__parameterized1: | txt_buffer_mem_reg | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|txtBuffer__parameterized3: | txt_buffer_mem_reg | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|txtBuffer__parameterized5: | txt_buffer_mem_reg | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+---------------------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------+--------------+-----------+----------------------+-----------------------------+
|Module Name                 | RTL Object   | Inference | Size (Depth x Width) | Primitives                  | 
+----------------------------+--------------+-----------+----------------------+-----------------------------+
|rx_buf_comp                 | memory_reg   | Implied   | 128 x 32             | RAM64X1D x 4  RAM64M x 20   | 
|core_top_comp/PC_State_comp | rec_dram_reg | Implied   | 16 x 32              | RAM16X1D x 32               | 
|\LOG_GEN.log_comp           | memory_reg   | Implied   | 8 x 64               | RAM32M x 11                 | 
+----------------------------+--------------+-----------+----------------------+-----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:17 . Memory (MB): peak = 1626.906 ; gain = 432.227 ; free physical = 5625 ; free virtual = 10128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                | RTL Object         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|txtBuffer:                 | txt_buffer_mem_reg | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|txtBuffer__parameterized1: | txt_buffer_mem_reg | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|txtBuffer__parameterized3: | txt_buffer_mem_reg | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|txtBuffer__parameterized5: | txt_buffer_mem_reg | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+---------------------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+----------------------------+--------------+-----------+----------------------+-----------------------------+
|Module Name                 | RTL Object   | Inference | Size (Depth x Width) | Primitives                  | 
+----------------------------+--------------+-----------+----------------------+-----------------------------+
|rx_buf_comp                 | memory_reg   | Implied   | 128 x 32             | RAM64X1D x 4  RAM64M x 20   | 
|core_top_comp/PC_State_comp | rec_dram_reg | Implied   | 16 x 32              | RAM16X1D x 32               | 
|\LOG_GEN.log_comp           | memory_reg   | Implied   | 8 x 64               | RAM32M x 11                 | 
+----------------------------+--------------+-----------+----------------------+-----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'rx_buf_comp/read_pointer_reg_rep[5]' (FDCE) to 'rx_buf_comp/read_pointer_reg[5]'
INFO: [Synth 8-3886] merging instance 'rx_buf_comp/read_pointer_reg_rep[4]' (FDCE) to 'rx_buf_comp/read_pointer_reg[4]'
INFO: [Synth 8-3886] merging instance 'rx_buf_comp/read_pointer_reg_rep[3]' (FDCE) to 'rx_buf_comp/read_pointer_reg[3]'
INFO: [Synth 8-3886] merging instance 'rx_buf_comp/read_pointer_reg_rep[2]' (FDCE) to 'rx_buf_comp/read_pointer_reg[2]'
INFO: [Synth 8-3886] merging instance 'rx_buf_comp/read_pointer_reg_rep[1]' (FDCE) to 'rx_buf_comp/read_pointer_reg[1]'
INFO: [Synth 8-3886] merging instance 'rx_buf_comp/read_pointer_reg_rep[0]' (FDCE) to 'rx_buf_comp/read_pointer_reg[0]'
INFO: [Synth 8-3886] merging instance 'rx_buf_comp/read_pointer_reg_rep[6]' (FDCE) to 'rx_buf_comp/read_pointer_reg[6]'
INFO: [Synth 8-4480] The timing for the instance txt_buf_comp_gen[0].txtBuffer_comp/txt_buffer_mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance txt_buf_comp_gen[1].txtBuffer_comp/txt_buffer_mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance txt_buf_comp_gen[2].txtBuffer_comp/txt_buffer_mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance txt_buf_comp_gen[3].txtBuffer_comp/txt_buffer_mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:20 . Memory (MB): peak = 1654.922 ; gain = 460.242 ; free physical = 5624 ; free virtual = 10125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:21 . Memory (MB): peak = 1654.922 ; gain = 460.242 ; free physical = 5622 ; free virtual = 10125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:21 . Memory (MB): peak = 1654.922 ; gain = 460.242 ; free physical = 5622 ; free virtual = 10125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:21 . Memory (MB): peak = 1654.922 ; gain = 460.242 ; free physical = 5622 ; free virtual = 10125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:01:21 . Memory (MB): peak = 1654.922 ; gain = 460.242 ; free physical = 5622 ; free virtual = 10125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:21 . Memory (MB): peak = 1654.922 ; gain = 460.242 ; free physical = 5624 ; free virtual = 10125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:01:21 . Memory (MB): peak = 1654.922 ; gain = 460.242 ; free physical = 5624 ; free virtual = 10125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   126|
|3     |LUT1     |    32|
|4     |LUT2     |   774|
|5     |LUT3     |   424|
|6     |LUT4     |   610|
|7     |LUT5     |   424|
|8     |LUT6     |  1418|
|9     |MUXF7    |    44|
|10    |MUXF8    |    18|
|11    |RAM16X1D |    32|
|12    |RAM32M   |    11|
|13    |RAM64M   |    20|
|14    |RAM64X1D |     4|
|15    |RAMB18E1 |     4|
|16    |FDCE     |  1618|
|17    |FDPE     |   199|
|18    |FDRE     |    19|
|19    |IBUF     |   126|
|20    |OBUF     |    35|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------+--------------------------+------+
|      |Instance                               |Module                    |Cells |
+------+---------------------------------------+--------------------------+------+
|1     |top                                    |                          |  5939|
|2     |  \LOG_GEN.log_comp                    |CAN_logger                |   233|
|3     |  bus_sync_comp                        |busSync                   |   540|
|4     |  core_top_comp                        |core_top                  |  2199|
|5     |    OP_State_comp                      |operationControl          |   183|
|6     |    PC_State_comp                      |protocolControl           |  1195|
|7     |    bitDest_comp                       |bitDestuffing             |    31|
|8     |    bs_comp                            |bitStuffing_v2            |    25|
|9     |    crc_nbs_rx_comp                    |canCRC                    |    53|
|10    |    crc_nbs_tx_comp                    |canCRC_0                  |    71|
|11    |    crc_wbs_rx_comp                    |canCRC_1                  |   221|
|12    |    crc_wbs_tx_comp                    |canCRC_2                  |    73|
|13    |    faultConf_comp                     |faultConf                 |   269|
|14    |  int_man_comp                         |intManager                |    53|
|15    |  mes_filt_comp                        |messageFilter             |     4|
|16    |  prescaler_comp                       |prescaler_v3              |   367|
|17    |  reg_comp                             |canfd_registers           |  1805|
|18    |  rst_sync_comp                        |rst_sync                  |     4|
|19    |  rx_buf_comp                          |rxBuffer                  |   338|
|20    |  tx_arb_comp                          |txArbitrator              |   164|
|21    |  \txt_buf_comp_gen[0].txtBuffer_comp  |txtBuffer                 |    18|
|22    |  \txt_buf_comp_gen[1].txtBuffer_comp  |txtBuffer__parameterized1 |    16|
|23    |  \txt_buf_comp_gen[2].txtBuffer_comp  |txtBuffer__parameterized3 |    20|
|24    |  \txt_buf_comp_gen[3].txtBuffer_comp  |txtBuffer__parameterized5 |    16|
+------+---------------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:21 . Memory (MB): peak = 1654.922 ; gain = 460.242 ; free physical = 5624 ; free virtual = 10125
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21062 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:07 ; elapsed = 00:01:21 . Memory (MB): peak = 1654.922 ; gain = 460.242 ; free physical = 5624 ; free virtual = 10125
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:21 . Memory (MB): peak = 1654.930 ; gain = 460.242 ; free physical = 5632 ; free virtual = 10133
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 385 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 67 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 11 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 20 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
255 Infos, 157 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:25 . Memory (MB): peak = 1730.949 ; gain = 561.098 ; free physical = 5706 ; free virtual = 10224
INFO: [Common 17-1381] The checkpoint '/DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/synth_1/CAN_top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CAN_top_level_utilization_synth.rpt -pb CAN_top_level_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1754.961 ; gain = 0.000 ; free physical = 5713 ; free virtual = 10225
INFO: [Common 17-206] Exiting Vivado at Thu Apr 19 18:23:10 2018...
