<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>R600GenSubtargetInfo.inc source code [llvm/build/lib/Target/AMDGPU/R600GenSubtargetInfo.inc] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::R600GenSubtargetInfo "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/AMDGPU/R600GenSubtargetInfo.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='R600GenSubtargetInfo.inc.html'>R600GenSubtargetInfo.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* Subtarget Enumeration Source Fragment                                      *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#<span data-ppcond="10">ifdef</span> <span class="macro" data-ref="_M/GET_SUBTARGETINFO_ENUM">GET_SUBTARGETINFO_ENUM</span></u></td></tr>
<tr><th id="11">11</th><td><u>#undef GET_SUBTARGETINFO_ENUM</u></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="14">14</th><td><b>namespace</b> R600 {</td></tr>
<tr><th id="15">15</th><td><b>enum</b> {</td></tr>
<tr><th id="16">16</th><td>  FeatureCFALUBug = <var>0</var>,</td></tr>
<tr><th id="17">17</th><td>  FeatureCaymanISA = <var>1</var>,</td></tr>
<tr><th id="18">18</th><td>  FeatureEvergreen = <var>2</var>,</td></tr>
<tr><th id="19">19</th><td>  FeatureFMA = <var>3</var>,</td></tr>
<tr><th id="20">20</th><td>  FeatureFP64 = <var>4</var>,</td></tr>
<tr><th id="21">21</th><td>  FeatureFetchLimit8 = <var>5</var>,</td></tr>
<tr><th id="22">22</th><td>  FeatureFetchLimit16 = <var>6</var>,</td></tr>
<tr><th id="23">23</th><td>  FeatureLocalMemorySize0 = <var>7</var>,</td></tr>
<tr><th id="24">24</th><td>  FeatureLocalMemorySize32768 = <var>8</var>,</td></tr>
<tr><th id="25">25</th><td>  FeatureLocalMemorySize65536 = <var>9</var>,</td></tr>
<tr><th id="26">26</th><td>  FeatureNorthernIslands = <var>10</var>,</td></tr>
<tr><th id="27">27</th><td>  FeaturePromoteAlloca = <var>11</var>,</td></tr>
<tr><th id="28">28</th><td>  FeatureR600 = <var>12</var>,</td></tr>
<tr><th id="29">29</th><td>  FeatureR600ALUInst = <var>13</var>,</td></tr>
<tr><th id="30">30</th><td>  FeatureR700 = <var>14</var>,</td></tr>
<tr><th id="31">31</th><td>  FeatureVertexCache = <var>15</var>,</td></tr>
<tr><th id="32">32</th><td>  FeatureWavefrontSize16 = <var>16</var>,</td></tr>
<tr><th id="33">33</th><td>  FeatureWavefrontSize32 = <var>17</var>,</td></tr>
<tr><th id="34">34</th><td>  FeatureWavefrontSize64 = <var>18</var>,</td></tr>
<tr><th id="35">35</th><td>  NumSubtargetFeatures = <var>19</var></td></tr>
<tr><th id="36">36</th><td>};</td></tr>
<tr><th id="37">37</th><td>} <i>// end namespace R600</i></td></tr>
<tr><th id="38">38</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><u>#<span data-ppcond="10">endif</span> // GET_SUBTARGETINFO_ENUM</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><u>#<span data-ppcond="43">ifdef</span> <span class="macro" data-ref="_M/GET_SUBTARGETINFO_MC_DESC">GET_SUBTARGETINFO_MC_DESC</span></u></td></tr>
<tr><th id="44">44</th><td><u>#undef GET_SUBTARGETINFO_MC_DESC</u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="47">47</th><td><i>// Sorted (by key) array of values for CPU features.</i></td></tr>
<tr><th id="48">48</th><td><b>extern</b> <em>const</em> llvm::SubtargetFeatureKV R600FeatureKV[] = {</td></tr>
<tr><th id="49">49</th><td>  { <q>"HasVertexCache"</q>, <q>"Specify use of dedicated vertex cache"</q>, R600::FeatureVertexCache, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="50">50</th><td>  { <q>"R600ALUInst"</q>, <q>"Older version of ALU instructions encoding"</q>, R600::FeatureR600ALUInst, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="51">51</th><td>  { <q>"caymanISA"</q>, <q>"Use Cayman ISA"</q>, R600::FeatureCaymanISA, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="52">52</th><td>  { <q>"cfalubug"</q>, <q>"GPU has CF_ALU bug"</q>, R600::FeatureCFALUBug, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="53">53</th><td>  { <q>"evergreen"</q>, <q>"EVERGREEN GPU generation"</q>, R600::FeatureEvergreen, { { { <var>0x140ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="54">54</th><td>  { <q>"fetch16"</q>, <q>"Limit the maximum number of fetches in a clause to 16"</q>, R600::FeatureFetchLimit16, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="55">55</th><td>  { <q>"fetch8"</q>, <q>"Limit the maximum number of fetches in a clause to 8"</q>, R600::FeatureFetchLimit8, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="56">56</th><td>  { <q>"fmaf"</q>, <q>"Enable single precision FMA (not as fast as mul+add, but fused)"</q>, R600::FeatureFMA, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="57">57</th><td>  { <q>"fp64"</q>, <q>"Enable double precision operations"</q>, R600::FeatureFP64, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="58">58</th><td>  { <q>"localmemorysize0"</q>, <q>"The size of local memory in bytes"</q>, R600::FeatureLocalMemorySize0, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="59">59</th><td>  { <q>"localmemorysize32768"</q>, <q>"The size of local memory in bytes"</q>, R600::FeatureLocalMemorySize32768, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="60">60</th><td>  { <q>"localmemorysize65536"</q>, <q>"The size of local memory in bytes"</q>, R600::FeatureLocalMemorySize65536, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="61">61</th><td>  { <q>"northern-islands"</q>, <q>"NORTHERN_ISLANDS GPU generation"</q>, R600::FeatureNorthernIslands, { { { <var>0x40140ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="62">62</th><td>  { <q>"promote-alloca"</q>, <q>"Enable promote alloca pass"</q>, R600::FeaturePromoteAlloca, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="63">63</th><td>  { <q>"r600"</q>, <q>"R600 GPU generation"</q>, R600::FeatureR600, { { { <var>0x20a0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="64">64</th><td>  { <q>"r700"</q>, <q>"R700 GPU generation"</q>, R600::FeatureR700, { { { <var>0xc0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="65">65</th><td>  { <q>"wavefrontsize16"</q>, <q>"The number of threads per wavefront"</q>, R600::FeatureWavefrontSize16, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="66">66</th><td>  { <q>"wavefrontsize32"</q>, <q>"The number of threads per wavefront"</q>, R600::FeatureWavefrontSize32, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="67">67</th><td>  { <q>"wavefrontsize64"</q>, <q>"The number of threads per wavefront"</q>, R600::FeatureWavefrontSize64, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } } },</td></tr>
<tr><th id="68">68</th><td>};</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><u>#ifdef DBGFIELD</u></td></tr>
<tr><th id="71">71</th><td><u>#error "&lt;target&gt;GenSubtargetInfo.inc requires a DBGFIELD macro"</u></td></tr>
<tr><th id="72">72</th><td><u>#endif</u></td></tr>
<tr><th id="73">73</th><td><u>#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</u></td></tr>
<tr><th id="74">74</th><td><u>#define DBGFIELD(x) x,</u></td></tr>
<tr><th id="75">75</th><td><u>#else</u></td></tr>
<tr><th id="76">76</th><td><u>#define DBGFIELD(x)</u></td></tr>
<tr><th id="77">77</th><td><u>#endif</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><i>// Functional units for "R600_VLIW5_Itin"</i></td></tr>
<tr><th id="80">80</th><td><b>namespace</b> R600_VLIW5_ItinFU {</td></tr>
<tr><th id="81">81</th><td>  <em>const</em> InstrStage::FuncUnits ALU_X = <var>1ULL</var> &lt;&lt; <var>0</var>;</td></tr>
<tr><th id="82">82</th><td>  <em>const</em> InstrStage::FuncUnits ALU_Y = <var>1ULL</var> &lt;&lt; <var>1</var>;</td></tr>
<tr><th id="83">83</th><td>  <em>const</em> InstrStage::FuncUnits ALU_Z = <var>1ULL</var> &lt;&lt; <var>2</var>;</td></tr>
<tr><th id="84">84</th><td>  <em>const</em> InstrStage::FuncUnits ALU_W = <var>1ULL</var> &lt;&lt; <var>3</var>;</td></tr>
<tr><th id="85">85</th><td>  <em>const</em> InstrStage::FuncUnits TRANS = <var>1ULL</var> &lt;&lt; <var>4</var>;</td></tr>
<tr><th id="86">86</th><td>  <em>const</em> InstrStage::FuncUnits ALU_NULL = <var>1ULL</var> &lt;&lt; <var>5</var>;</td></tr>
<tr><th id="87">87</th><td>} <i>// end namespace R600_VLIW5_ItinFU</i></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><i>// Functional units for "R600_VLIW4_Itin"</i></td></tr>
<tr><th id="90">90</th><td><b>namespace</b> R600_VLIW4_ItinFU {</td></tr>
<tr><th id="91">91</th><td>  <em>const</em> InstrStage::FuncUnits ALU_X = <var>1ULL</var> &lt;&lt; <var>0</var>;</td></tr>
<tr><th id="92">92</th><td>  <em>const</em> InstrStage::FuncUnits ALU_Y = <var>1ULL</var> &lt;&lt; <var>1</var>;</td></tr>
<tr><th id="93">93</th><td>  <em>const</em> InstrStage::FuncUnits ALU_Z = <var>1ULL</var> &lt;&lt; <var>2</var>;</td></tr>
<tr><th id="94">94</th><td>  <em>const</em> InstrStage::FuncUnits ALU_W = <var>1ULL</var> &lt;&lt; <var>3</var>;</td></tr>
<tr><th id="95">95</th><td>  <em>const</em> InstrStage::FuncUnits ALU_NULL = <var>1ULL</var> &lt;&lt; <var>4</var>;</td></tr>
<tr><th id="96">96</th><td>} <i>// end namespace R600_VLIW4_ItinFU</i></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><b>extern</b> <em>const</em> llvm::InstrStage R600Stages[] = {</td></tr>
<tr><th id="99">99</th><td>  { <var>0</var>, <var>0</var>, <var>0</var>, llvm::InstrStage::Required }, <i>// No itinerary</i></td></tr>
<tr><th id="100">100</th><td>  { <var>1</var>, R600_VLIW5_ItinFU::ALU_NULL, -<var>1</var>, (llvm::InstrStage::ReservationKinds)<var>0</var> }, <i>// 1</i></td></tr>
<tr><th id="101">101</th><td>  { <var>1</var>, R600_VLIW5_ItinFU::ALU_X | R600_VLIW5_ItinFU::ALU_Y | R600_VLIW5_ItinFU::ALU_Z | R600_VLIW5_ItinFU::ALU_W, -<var>1</var>, (llvm::InstrStage::ReservationKinds)<var>0</var> }, <i>// 2</i></td></tr>
<tr><th id="102">102</th><td>  { <var>1</var>, R600_VLIW5_ItinFU::ALU_X | R600_VLIW5_ItinFU::ALU_Y | R600_VLIW5_ItinFU::ALU_Z | R600_VLIW5_ItinFU::ALU_W | R600_VLIW5_ItinFU::TRANS, -<var>1</var>, (llvm::InstrStage::ReservationKinds)<var>0</var> }, <i>// 3</i></td></tr>
<tr><th id="103">103</th><td>  { <var>1</var>, R600_VLIW5_ItinFU::TRANS, -<var>1</var>, (llvm::InstrStage::ReservationKinds)<var>0</var> }, <i>// 4</i></td></tr>
<tr><th id="104">104</th><td>  { <var>1</var>, R600_VLIW5_ItinFU::ALU_X, -<var>1</var>, (llvm::InstrStage::ReservationKinds)<var>0</var> }, <i>// 5</i></td></tr>
<tr><th id="105">105</th><td>  { <var>1</var>, R600_VLIW4_ItinFU::ALU_NULL, -<var>1</var>, (llvm::InstrStage::ReservationKinds)<var>0</var> }, <i>// 6</i></td></tr>
<tr><th id="106">106</th><td>  { <var>1</var>, R600_VLIW4_ItinFU::ALU_X | R600_VLIW4_ItinFU::ALU_Y | R600_VLIW4_ItinFU::ALU_Z | R600_VLIW4_ItinFU::ALU_W, -<var>1</var>, (llvm::InstrStage::ReservationKinds)<var>0</var> }, <i>// 7</i></td></tr>
<tr><th id="107">107</th><td>  { <var>0</var>, <var>0</var>, <var>0</var>, llvm::InstrStage::Required } <i>// End stages</i></td></tr>
<tr><th id="108">108</th><td>};</td></tr>
<tr><th id="109">109</th><td><b>extern</b> <em>const</em> <em>unsigned</em> R600OperandCycles[] = {</td></tr>
<tr><th id="110">110</th><td>  <var>0</var>, <i>// No itinerary</i></td></tr>
<tr><th id="111">111</th><td>  <var>0</var> <i>// End operand cycles</i></td></tr>
<tr><th id="112">112</th><td>};</td></tr>
<tr><th id="113">113</th><td><b>extern</b> <em>const</em> <em>unsigned</em> R600ForwardingPaths[] = {</td></tr>
<tr><th id="114">114</th><td> <var>0</var>, <i>// No itinerary</i></td></tr>
<tr><th id="115">115</th><td> <var>0</var> <i>// End bypass tables</i></td></tr>
<tr><th id="116">116</th><td>};</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><em>static</em> <em>const</em> llvm::InstrItinerary R600_VLIW5_Itin[] = {</td></tr>
<tr><th id="119">119</th><td>  { <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var> }, <i>// 0 NoInstrModel</i></td></tr>
<tr><th id="120">120</th><td>  { <var>1</var>, <var>1</var>, <var>2</var>, <var>0</var>, <var>0</var> }, <i>// 1 NullALU</i></td></tr>
<tr><th id="121">121</th><td>  { <var>1</var>, <var>2</var>, <var>3</var>, <var>0</var>, <var>0</var> }, <i>// 2 VecALU</i></td></tr>
<tr><th id="122">122</th><td>  { <var>1</var>, <var>3</var>, <var>4</var>, <var>0</var>, <var>0</var> }, <i>// 3 AnyALU</i></td></tr>
<tr><th id="123">123</th><td>  { <var>1</var>, <var>4</var>, <var>5</var>, <var>0</var>, <var>0</var> }, <i>// 4 TransALU</i></td></tr>
<tr><th id="124">124</th><td>  { <var>1</var>, <var>5</var>, <var>6</var>, <var>0</var>, <var>0</var> }, <i>// 5 XALU</i></td></tr>
<tr><th id="125">125</th><td>  { <var>0</var>, uint16_t(~<var>0U</var>), uint16_t(~<var>0U</var>), uint16_t(~<var>0U</var>), uint16_t(~<var>0U</var>) }<i>// end marker</i></td></tr>
<tr><th id="126">126</th><td>};</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><em>static</em> <em>const</em> llvm::InstrItinerary R600_VLIW4_Itin[] = {</td></tr>
<tr><th id="129">129</th><td>  { <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var> }, <i>// 0 NoInstrModel</i></td></tr>
<tr><th id="130">130</th><td>  { <var>1</var>, <var>6</var>, <var>7</var>, <var>0</var>, <var>0</var> }, <i>// 1 NullALU</i></td></tr>
<tr><th id="131">131</th><td>  { <var>1</var>, <var>7</var>, <var>8</var>, <var>0</var>, <var>0</var> }, <i>// 2 VecALU</i></td></tr>
<tr><th id="132">132</th><td>  { <var>1</var>, <var>7</var>, <var>8</var>, <var>0</var>, <var>0</var> }, <i>// 3 AnyALU</i></td></tr>
<tr><th id="133">133</th><td>  { <var>1</var>, <var>6</var>, <var>7</var>, <var>0</var>, <var>0</var> }, <i>// 4 TransALU</i></td></tr>
<tr><th id="134">134</th><td>  { <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var> }, <i>// 5 XALU</i></td></tr>
<tr><th id="135">135</th><td>  { <var>0</var>, uint16_t(~<var>0U</var>), uint16_t(~<var>0U</var>), uint16_t(~<var>0U</var>), uint16_t(~<var>0U</var>) }<i>// end marker</i></td></tr>
<tr><th id="136">136</th><td>};</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><i>// ===============================================================</i></td></tr>
<tr><th id="139">139</th><td><i>// Data tables for the new per-operand machine model.</i></td></tr>
<tr><th id="140">140</th><td><i></i></td></tr>
<tr><th id="141">141</th><td><i>// {ProcResourceIdx, Cycles}</i></td></tr>
<tr><th id="142">142</th><td><b>extern</b> <em>const</em> llvm::MCWriteProcResEntry R600WriteProcResTable[] = {</td></tr>
<tr><th id="143">143</th><td>  { <var>0</var>,  <var>0</var>}, <i>// Invalid</i></td></tr>
<tr><th id="144">144</th><td>}; <i>// R600WriteProcResTable</i></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><i>// {Cycles, WriteResourceID}</i></td></tr>
<tr><th id="147">147</th><td><b>extern</b> <em>const</em> llvm::MCWriteLatencyEntry R600WriteLatencyTable[] = {</td></tr>
<tr><th id="148">148</th><td>  { <var>0</var>,  <var>0</var>}, <i>// Invalid</i></td></tr>
<tr><th id="149">149</th><td>}; <i>// R600WriteLatencyTable</i></td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><i>// {UseIdx, WriteResourceID, Cycles}</i></td></tr>
<tr><th id="152">152</th><td><b>extern</b> <em>const</em> llvm::MCReadAdvanceEntry R600ReadAdvanceTable[] = {</td></tr>
<tr><th id="153">153</th><td>  {<var>0</var>,  <var>0</var>,  <var>0</var>}, <i>// Invalid</i></td></tr>
<tr><th id="154">154</th><td>}; <i>// R600ReadAdvanceTable</i></td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><u>#undef DBGFIELD</u></td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><em>static</em> <em>const</em> llvm::MCSchedModel NoSchedModel = {</td></tr>
<tr><th id="159">159</th><td>  MCSchedModel::DefaultIssueWidth,</td></tr>
<tr><th id="160">160</th><td>  MCSchedModel::DefaultMicroOpBufferSize,</td></tr>
<tr><th id="161">161</th><td>  MCSchedModel::DefaultLoopMicroOpBufferSize,</td></tr>
<tr><th id="162">162</th><td>  MCSchedModel::DefaultLoadLatency,</td></tr>
<tr><th id="163">163</th><td>  MCSchedModel::DefaultHighLatency,</td></tr>
<tr><th id="164">164</th><td>  MCSchedModel::DefaultMispredictPenalty,</td></tr>
<tr><th id="165">165</th><td>  <b>false</b>, <i>// PostRAScheduler</i></td></tr>
<tr><th id="166">166</th><td>  <b>false</b>, <i>// CompleteModel</i></td></tr>
<tr><th id="167">167</th><td>  <var>0</var>, <i>// Processor ID</i></td></tr>
<tr><th id="168">168</th><td>  <b>nullptr</b>, <b>nullptr</b>, <var>0</var>, <var>0</var>, <i>// No instruction-level machine model.</i></td></tr>
<tr><th id="169">169</th><td>  <b>nullptr</b>, <i>// No Itinerary</i></td></tr>
<tr><th id="170">170</th><td>  <b>nullptr</b> <i>// No extra processor descriptor</i></td></tr>
<tr><th id="171">171</th><td>};</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><em>static</em> <em>const</em> llvm::MCSchedModel R600_VLIW5_ItinModel = {</td></tr>
<tr><th id="174">174</th><td>  MCSchedModel::DefaultIssueWidth,</td></tr>
<tr><th id="175">175</th><td>  MCSchedModel::DefaultMicroOpBufferSize,</td></tr>
<tr><th id="176">176</th><td>  MCSchedModel::DefaultLoopMicroOpBufferSize,</td></tr>
<tr><th id="177">177</th><td>  MCSchedModel::DefaultLoadLatency,</td></tr>
<tr><th id="178">178</th><td>  MCSchedModel::DefaultHighLatency,</td></tr>
<tr><th id="179">179</th><td>  MCSchedModel::DefaultMispredictPenalty,</td></tr>
<tr><th id="180">180</th><td>  <b>false</b>, <i>// PostRAScheduler</i></td></tr>
<tr><th id="181">181</th><td>  <b>false</b>, <i>// CompleteModel</i></td></tr>
<tr><th id="182">182</th><td>  <var>1</var>, <i>// Processor ID</i></td></tr>
<tr><th id="183">183</th><td>  <b>nullptr</b>, <b>nullptr</b>, <var>0</var>, <var>0</var>, <i>// No instruction-level machine model.</i></td></tr>
<tr><th id="184">184</th><td>  R600_VLIW5_Itin,</td></tr>
<tr><th id="185">185</th><td>  <b>nullptr</b> <i>// No extra processor descriptor</i></td></tr>
<tr><th id="186">186</th><td>};</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><em>static</em> <em>const</em> llvm::MCSchedModel R600_VLIW4_ItinModel = {</td></tr>
<tr><th id="189">189</th><td>  MCSchedModel::DefaultIssueWidth,</td></tr>
<tr><th id="190">190</th><td>  MCSchedModel::DefaultMicroOpBufferSize,</td></tr>
<tr><th id="191">191</th><td>  MCSchedModel::DefaultLoopMicroOpBufferSize,</td></tr>
<tr><th id="192">192</th><td>  MCSchedModel::DefaultLoadLatency,</td></tr>
<tr><th id="193">193</th><td>  MCSchedModel::DefaultHighLatency,</td></tr>
<tr><th id="194">194</th><td>  MCSchedModel::DefaultMispredictPenalty,</td></tr>
<tr><th id="195">195</th><td>  <b>false</b>, <i>// PostRAScheduler</i></td></tr>
<tr><th id="196">196</th><td>  <b>false</b>, <i>// CompleteModel</i></td></tr>
<tr><th id="197">197</th><td>  <var>2</var>, <i>// Processor ID</i></td></tr>
<tr><th id="198">198</th><td>  <b>nullptr</b>, <b>nullptr</b>, <var>0</var>, <var>0</var>, <i>// No instruction-level machine model.</i></td></tr>
<tr><th id="199">199</th><td>  R600_VLIW4_Itin,</td></tr>
<tr><th id="200">200</th><td>  <b>nullptr</b> <i>// No extra processor descriptor</i></td></tr>
<tr><th id="201">201</th><td>};</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><i>// Sorted (by key) array of values for CPU subtype.</i></td></tr>
<tr><th id="204">204</th><td><b>extern</b> <em>const</em> llvm::SubtargetSubTypeKV R600SubTypeKV[] = {</td></tr>
<tr><th id="205">205</th><td> { <q>"barts"</q>, { { { <var>0x8401ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;R600_VLIW5_ItinModel },</td></tr>
<tr><th id="206">206</th><td> { <q>"caicos"</q>, { { { <var>0x401ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;R600_VLIW5_ItinModel },</td></tr>
<tr><th id="207">207</th><td> { <q>"cayman"</q>, { { { <var>0x40aULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;R600_VLIW4_ItinModel },</td></tr>
<tr><th id="208">208</th><td> { <q>"cedar"</q>, { { { <var>0x28005ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;R600_VLIW5_ItinModel },</td></tr>
<tr><th id="209">209</th><td> { <q>"cypress"</q>, { { { <var>0x4800cULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;R600_VLIW5_ItinModel },</td></tr>
<tr><th id="210">210</th><td> { <q>"juniper"</q>, { { { <var>0x48004ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;R600_VLIW5_ItinModel },</td></tr>
<tr><th id="211">211</th><td> { <q>"r600"</q>, { { { <var>0x49000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;R600_VLIW5_ItinModel },</td></tr>
<tr><th id="212">212</th><td> { <q>"r630"</q>, { { { <var>0x29000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;R600_VLIW5_ItinModel },</td></tr>
<tr><th id="213">213</th><td> { <q>"redwood"</q>, { { { <var>0x48005ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;R600_VLIW5_ItinModel },</td></tr>
<tr><th id="214">214</th><td> { <q>"rs880"</q>, { { { <var>0x11000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;R600_VLIW5_ItinModel },</td></tr>
<tr><th id="215">215</th><td> { <q>"rv670"</q>, { { { <var>0x49000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;R600_VLIW5_ItinModel },</td></tr>
<tr><th id="216">216</th><td> { <q>"rv710"</q>, { { { <var>0x2c000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;R600_VLIW5_ItinModel },</td></tr>
<tr><th id="217">217</th><td> { <q>"rv730"</q>, { { { <var>0x2c000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;R600_VLIW5_ItinModel },</td></tr>
<tr><th id="218">218</th><td> { <q>"rv770"</q>, { { { <var>0x4c000ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;R600_VLIW5_ItinModel },</td></tr>
<tr><th id="219">219</th><td> { <q>"sumo"</q>, { { { <var>0x40005ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;R600_VLIW5_ItinModel },</td></tr>
<tr><th id="220">220</th><td> { <q>"turks"</q>, { { { <var>0x8401ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, { { { <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, <var>0x0ULL</var>, } } }, &amp;R600_VLIW5_ItinModel },</td></tr>
<tr><th id="221">221</th><td>};</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><b>namespace</b> R600_MC {</td></tr>
<tr><th id="224">224</th><td><em>unsigned</em> resolveVariantSchedClassImpl(<em>unsigned</em> SchedClass,</td></tr>
<tr><th id="225">225</th><td>    <em>const</em> MCInst *MI, <em>const</em> MCInstrInfo *MCII, <em>unsigned</em> CPUID) {</td></tr>
<tr><th id="226">226</th><td>  <i>// Don't know how to resolve this scheduling class.</i></td></tr>
<tr><th id="227">227</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="228">228</th><td>}</td></tr>
<tr><th id="229">229</th><td>} <i>// end namespace R600_MC</i></td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td><b>struct</b> R600GenMCSubtargetInfo : <b>public</b> MCSubtargetInfo {</td></tr>
<tr><th id="232">232</th><td>  R600GenMCSubtargetInfo(<em>const</em> Triple &amp;TT,</td></tr>
<tr><th id="233">233</th><td>    StringRef CPU, StringRef TuneCPU, StringRef FS,</td></tr>
<tr><th id="234">234</th><td>    ArrayRef&lt;SubtargetFeatureKV&gt; PF,</td></tr>
<tr><th id="235">235</th><td>    ArrayRef&lt;SubtargetSubTypeKV&gt; PD,</td></tr>
<tr><th id="236">236</th><td>    <em>const</em> MCWriteProcResEntry *WPR,</td></tr>
<tr><th id="237">237</th><td>    <em>const</em> MCWriteLatencyEntry *WL,</td></tr>
<tr><th id="238">238</th><td>    <em>const</em> MCReadAdvanceEntry *RA, <em>const</em> InstrStage *IS,</td></tr>
<tr><th id="239">239</th><td>    <em>const</em> <em>unsigned</em> *OC, <em>const</em> <em>unsigned</em> *FP) :</td></tr>
<tr><th id="240">240</th><td>      MCSubtargetInfo(TT, CPU, TuneCPU, FS, PF, PD,</td></tr>
<tr><th id="241">241</th><td>                      WPR, WL, RA, IS, OC, FP) { }</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>  <em>unsigned</em> resolveVariantSchedClass(<em>unsigned</em> SchedClass,</td></tr>
<tr><th id="244">244</th><td>      <em>const</em> MCInst *MI, <em>const</em> MCInstrInfo *MCII,</td></tr>
<tr><th id="245">245</th><td>      <em>unsigned</em> CPUID) <em>const</em> override {</td></tr>
<tr><th id="246">246</th><td>    <b>return</b> R600_MC::resolveVariantSchedClassImpl(SchedClass, MI, MCII, CPUID);</td></tr>
<tr><th id="247">247</th><td>  }</td></tr>
<tr><th id="248">248</th><td>};</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td><em>static</em> <b>inline</b> MCSubtargetInfo *createR600MCSubtargetInfoImpl(<em>const</em> Triple &amp;TT, StringRef CPU, StringRef TuneCPU, StringRef FS) {</td></tr>
<tr><th id="251">251</th><td>  <b>return</b> <b>new</b> R600GenMCSubtargetInfo(TT, CPU, TuneCPU, FS, R600FeatureKV, R600SubTypeKV, </td></tr>
<tr><th id="252">252</th><td>                      R600WriteProcResTable, R600WriteLatencyTable, R600ReadAdvanceTable, </td></tr>
<tr><th id="253">253</th><td>                      R600Stages, R600OperandCycles, R600ForwardingPaths);</td></tr>
<tr><th id="254">254</th><td>}</td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td><u>#<span data-ppcond="43">endif</span> // GET_SUBTARGETINFO_MC_DESC</u></td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td><u>#<span data-ppcond="261">ifdef</span> <span class="macro" data-ref="_M/GET_SUBTARGETINFO_TARGET_DESC">GET_SUBTARGETINFO_TARGET_DESC</span></u></td></tr>
<tr><th id="262">262</th><td><u>#undef GET_SUBTARGETINFO_TARGET_DESC</u></td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><u>#include "llvm/Support/Debug.h"</u></td></tr>
<tr><th id="265">265</th><td><u>#include "llvm/Support/raw_ostream.h"</u></td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td><i>// ParseSubtargetFeatures - Parses features string setting specified</i></td></tr>
<tr><th id="268">268</th><td><i>// subtarget options.</i></td></tr>
<tr><th id="269">269</th><td><em>void</em> llvm::R600Subtarget::ParseSubtargetFeatures(StringRef CPU, StringRef TuneCPU, StringRef FS) {</td></tr>
<tr><th id="270">270</th><td>  LLVM_DEBUG(dbgs() &lt;&lt; <q>"\nFeatures:"</q> &lt;&lt; FS);</td></tr>
<tr><th id="271">271</th><td>  LLVM_DEBUG(dbgs() &lt;&lt; <q>"\nCPU:"</q> &lt;&lt; CPU);</td></tr>
<tr><th id="272">272</th><td>  LLVM_DEBUG(dbgs() &lt;&lt; <q>"\nTuneCPU:"</q> &lt;&lt; TuneCPU &lt;&lt; <q>"\n\n"</q>);</td></tr>
<tr><th id="273">273</th><td>  InitMCProcessorInfo(CPU, TuneCPU, FS);</td></tr>
<tr><th id="274">274</th><td>  <em>const</em> FeatureBitset &amp;Bits = getFeatureBits();</td></tr>
<tr><th id="275">275</th><td>  <b>if</b> (Bits[R600::FeatureCFALUBug]) CFALUBug = <b>true</b>;</td></tr>
<tr><th id="276">276</th><td>  <b>if</b> (Bits[R600::FeatureCaymanISA]) CaymanISA = <b>true</b>;</td></tr>
<tr><th id="277">277</th><td>  <b>if</b> (Bits[R600::FeatureEvergreen] &amp;&amp; Gen &lt; R600Subtarget::EVERGREEN) Gen = R600Subtarget::EVERGREEN;</td></tr>
<tr><th id="278">278</th><td>  <b>if</b> (Bits[R600::FeatureFMA]) FMA = <b>true</b>;</td></tr>
<tr><th id="279">279</th><td>  <b>if</b> (Bits[R600::FeatureFP64]) FP64 = <b>true</b>;</td></tr>
<tr><th id="280">280</th><td>  <b>if</b> (Bits[R600::FeatureFetchLimit8] &amp;&amp; TexVTXClauseSize &lt; <var>8</var>) TexVTXClauseSize = <var>8</var>;</td></tr>
<tr><th id="281">281</th><td>  <b>if</b> (Bits[R600::FeatureFetchLimit16] &amp;&amp; TexVTXClauseSize &lt; <var>16</var>) TexVTXClauseSize = <var>16</var>;</td></tr>
<tr><th id="282">282</th><td>  <b>if</b> (Bits[R600::FeatureLocalMemorySize0] &amp;&amp; LocalMemorySize &lt; <var>0</var>) LocalMemorySize = <var>0</var>;</td></tr>
<tr><th id="283">283</th><td>  <b>if</b> (Bits[R600::FeatureLocalMemorySize32768] &amp;&amp; LocalMemorySize &lt; <var>32768</var>) LocalMemorySize = <var>32768</var>;</td></tr>
<tr><th id="284">284</th><td>  <b>if</b> (Bits[R600::FeatureLocalMemorySize65536] &amp;&amp; LocalMemorySize &lt; <var>65536</var>) LocalMemorySize = <var>65536</var>;</td></tr>
<tr><th id="285">285</th><td>  <b>if</b> (Bits[R600::FeatureNorthernIslands] &amp;&amp; Gen &lt; R600Subtarget::NORTHERN_ISLANDS) Gen = R600Subtarget::NORTHERN_ISLANDS;</td></tr>
<tr><th id="286">286</th><td>  <b>if</b> (Bits[R600::FeaturePromoteAlloca]) EnablePromoteAlloca = <b>true</b>;</td></tr>
<tr><th id="287">287</th><td>  <b>if</b> (Bits[R600::FeatureR600] &amp;&amp; Gen &lt; R600Subtarget::R600) Gen = R600Subtarget::R600;</td></tr>
<tr><th id="288">288</th><td>  <b>if</b> (Bits[R600::FeatureR600ALUInst]) R600ALUInst = <b>false</b>;</td></tr>
<tr><th id="289">289</th><td>  <b>if</b> (Bits[R600::FeatureR700] &amp;&amp; Gen &lt; R600Subtarget::R700) Gen = R600Subtarget::R700;</td></tr>
<tr><th id="290">290</th><td>  <b>if</b> (Bits[R600::FeatureVertexCache]) HasVertexCache = <b>true</b>;</td></tr>
<tr><th id="291">291</th><td>  <b>if</b> (Bits[R600::FeatureWavefrontSize16] &amp;&amp; WavefrontSizeLog2 &lt; <var>4</var>) WavefrontSizeLog2 = <var>4</var>;</td></tr>
<tr><th id="292">292</th><td>  <b>if</b> (Bits[R600::FeatureWavefrontSize32] &amp;&amp; WavefrontSizeLog2 &lt; <var>5</var>) WavefrontSizeLog2 = <var>5</var>;</td></tr>
<tr><th id="293">293</th><td>  <b>if</b> (Bits[R600::FeatureWavefrontSize64] &amp;&amp; WavefrontSizeLog2 &lt; <var>6</var>) WavefrontSizeLog2 = <var>6</var>;</td></tr>
<tr><th id="294">294</th><td>}</td></tr>
<tr><th id="295">295</th><td><u>#<span data-ppcond="261">endif</span> // GET_SUBTARGETINFO_TARGET_DESC</u></td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><u>#<span data-ppcond="298">ifdef</span> <a class="macro" href="../../../../llvm/lib/Target/AMDGPU/R600Subtarget.h.html#31" data-ref="_M/GET_SUBTARGETINFO_HEADER">GET_SUBTARGETINFO_HEADER</a></u></td></tr>
<tr><th id="299">299</th><td><u>#undef <a class="macro" href="../../../../llvm/lib/Target/AMDGPU/R600Subtarget.h.html#31" data-ref="_M/GET_SUBTARGETINFO_HEADER">GET_SUBTARGETINFO_HEADER</a></u></td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="302">302</th><td><b>class</b> <a class="type" href="../../../../llvm/include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DFAPacketizer" title='llvm::DFAPacketizer' data-ref="llvm::DFAPacketizer" data-ref-filename="llvm..DFAPacketizer" id="llvm::DFAPacketizer">DFAPacketizer</a>;</td></tr>
<tr><th id="303">303</th><td><b>namespace</b> <span class="namespace">R600_MC</span> {</td></tr>
<tr><th id="304">304</th><td><em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm7R600_MC28resolveVariantSchedClassImplEjPKNS_6MCInstEPKNS_11MCInstrInfoEj" title='llvm::R600_MC::resolveVariantSchedClassImpl' data-ref="_ZN4llvm7R600_MC28resolveVariantSchedClassImplEjPKNS_6MCInstEPKNS_11MCInstrInfoEj" data-ref-filename="_ZN4llvm7R600_MC28resolveVariantSchedClassImplEjPKNS_6MCInstEPKNS_11MCInstrInfoEj">resolveVariantSchedClassImpl</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="2251SchedClass" title='SchedClass' data-type='unsigned int' data-ref="2251SchedClass" data-ref-filename="2251SchedClass">SchedClass</dfn>, <em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> *<dfn class="local col2 decl" id="2252MI" title='MI' data-type='const llvm::MCInst *' data-ref="2252MI" data-ref-filename="2252MI">MI</dfn>, <em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo" data-ref-filename="llvm..MCInstrInfo">MCInstrInfo</a> *<dfn class="local col3 decl" id="2253MCII" title='MCII' data-type='const llvm::MCInstrInfo *' data-ref="2253MCII" data-ref-filename="2253MCII">MCII</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="2254CPUID" title='CPUID' data-type='unsigned int' data-ref="2254CPUID" data-ref-filename="2254CPUID">CPUID</dfn>);</td></tr>
<tr><th id="305">305</th><td>} <i>// end namespace R600_MC</i></td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td><b>struct</b> <dfn class="type def" id="llvm::R600GenSubtargetInfo" title='llvm::R600GenSubtargetInfo' data-ref="llvm::R600GenSubtargetInfo" data-ref-filename="llvm..R600GenSubtargetInfo">R600GenSubtargetInfo</dfn> : <b>public</b> <a class="type" href="../../../../llvm/include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo" data-ref-filename="llvm..TargetSubtargetInfo">TargetSubtargetInfo</a> {</td></tr>
<tr><th id="308">308</th><td>  <b>explicit</b> <dfn class="decl fn" id="_ZN4llvm20R600GenSubtargetInfoC1ERKNS_6TripleENS_9StringRefES4_S4_" title='llvm::R600GenSubtargetInfo::R600GenSubtargetInfo' data-ref="_ZN4llvm20R600GenSubtargetInfoC1ERKNS_6TripleENS_9StringRefES4_S4_" data-ref-filename="_ZN4llvm20R600GenSubtargetInfoC1ERKNS_6TripleENS_9StringRefES4_S4_">R600GenSubtargetInfo</dfn>(<em>const</em> <a class="type" href="../../../../llvm/include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple" data-ref-filename="llvm..Triple">Triple</a> &amp;<dfn class="local col5 decl" id="2255TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="2255TT" data-ref-filename="2255TT">TT</dfn>, <a class="type" href="../../../../llvm/include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col6 decl" id="2256CPU" title='CPU' data-type='llvm::StringRef' data-ref="2256CPU" data-ref-filename="2256CPU">CPU</dfn>, <a class="type" href="../../../../llvm/include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col7 decl" id="2257TuneCPU" title='TuneCPU' data-type='llvm::StringRef' data-ref="2257TuneCPU" data-ref-filename="2257TuneCPU">TuneCPU</dfn>, <a class="type" href="../../../../llvm/include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col8 decl" id="2258FS" title='FS' data-type='llvm::StringRef' data-ref="2258FS" data-ref-filename="2258FS">FS</dfn>);</td></tr>
<tr><th id="309">309</th><td><b>public</b>:</td></tr>
<tr><th id="310">310</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm20R600GenSubtargetInfo17resolveSchedClassEjPKNS_12MachineInstrEPKNS_16TargetSchedModelE" title='llvm::R600GenSubtargetInfo::resolveSchedClass' data-ref="_ZNK4llvm20R600GenSubtargetInfo17resolveSchedClassEjPKNS_12MachineInstrEPKNS_16TargetSchedModelE" data-ref-filename="_ZNK4llvm20R600GenSubtargetInfo17resolveSchedClassEjPKNS_12MachineInstrEPKNS_16TargetSchedModelE">resolveSchedClass</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="2259SchedClass" title='SchedClass' data-type='unsigned int' data-ref="2259SchedClass" data-ref-filename="2259SchedClass">SchedClass</dfn>,  <em>const</em> <a class="type" href="../../../../llvm/include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="2260DefMI" title='DefMI' data-type='const llvm::MachineInstr *' data-ref="2260DefMI" data-ref-filename="2260DefMI">DefMI</dfn>, <em>const</em> <a class="type" href="../../../../llvm/include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel" data-ref-filename="llvm..TargetSchedModel">TargetSchedModel</a> *<dfn class="local col1 decl" id="2261SchedModel" title='SchedModel' data-type='const llvm::TargetSchedModel *' data-ref="2261SchedModel" data-ref-filename="2261SchedModel">SchedModel</dfn>) <em>const</em> override;</td></tr>
<tr><th id="311">311</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm20R600GenSubtargetInfo24resolveVariantSchedClassEjPKNS_6MCInstEPKNS_11MCInstrInfoEj" title='llvm::R600GenSubtargetInfo::resolveVariantSchedClass' data-ref="_ZNK4llvm20R600GenSubtargetInfo24resolveVariantSchedClassEjPKNS_6MCInstEPKNS_11MCInstrInfoEj" data-ref-filename="_ZNK4llvm20R600GenSubtargetInfo24resolveVariantSchedClassEjPKNS_6MCInstEPKNS_11MCInstrInfoEj">resolveVariantSchedClass</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="2262SchedClass" title='SchedClass' data-type='unsigned int' data-ref="2262SchedClass" data-ref-filename="2262SchedClass">SchedClass</dfn>, <em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> *<dfn class="local col3 decl" id="2263MI" title='MI' data-type='const llvm::MCInst *' data-ref="2263MI" data-ref-filename="2263MI">MI</dfn>, <em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo" data-ref-filename="llvm..MCInstrInfo">MCInstrInfo</a> *<dfn class="local col4 decl" id="2264MCII" title='MCII' data-type='const llvm::MCInstrInfo *' data-ref="2264MCII" data-ref-filename="2264MCII">MCII</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="2265CPUID" title='CPUID' data-type='unsigned int' data-ref="2265CPUID" data-ref-filename="2265CPUID">CPUID</dfn>) <em>const</em> override;</td></tr>
<tr><th id="312">312</th><td>  <a class="type" href="../../../../llvm/include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DFAPacketizer" title='llvm::DFAPacketizer' data-ref="llvm::DFAPacketizer" data-ref-filename="llvm..DFAPacketizer">DFAPacketizer</a> *<dfn class="decl fn" id="_ZNK4llvm20R600GenSubtargetInfo19createDFAPacketizerEPKNS_18InstrItineraryDataE" title='llvm::R600GenSubtargetInfo::createDFAPacketizer' data-ref="_ZNK4llvm20R600GenSubtargetInfo19createDFAPacketizerEPKNS_18InstrItineraryDataE" data-ref-filename="_ZNK4llvm20R600GenSubtargetInfo19createDFAPacketizerEPKNS_18InstrItineraryDataE">createDFAPacketizer</dfn>(<em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col6 decl" id="2266IID" title='IID' data-type='const llvm::InstrItineraryData *' data-ref="2266IID" data-ref-filename="2266IID">IID</dfn>) <em>const</em>;</td></tr>
<tr><th id="313">313</th><td>};</td></tr>
<tr><th id="314">314</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td><u>#<span data-ppcond="298">endif</span> // GET_SUBTARGETINFO_HEADER</u></td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td><u>#<span data-ppcond="319">ifdef</span> <span class="macro" data-ref="_M/GET_SUBTARGETINFO_CTOR">GET_SUBTARGETINFO_CTOR</span></u></td></tr>
<tr><th id="320">320</th><td><u>#undef GET_SUBTARGETINFO_CTOR</u></td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><u>#include "llvm/CodeGen/TargetSchedule.h"</u></td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="325">325</th><td><b>extern</b> <em>const</em> llvm::SubtargetFeatureKV R600FeatureKV[];</td></tr>
<tr><th id="326">326</th><td><b>extern</b> <em>const</em> llvm::SubtargetSubTypeKV R600SubTypeKV[];</td></tr>
<tr><th id="327">327</th><td><b>extern</b> <em>const</em> llvm::MCWriteProcResEntry R600WriteProcResTable[];</td></tr>
<tr><th id="328">328</th><td><b>extern</b> <em>const</em> llvm::MCWriteLatencyEntry R600WriteLatencyTable[];</td></tr>
<tr><th id="329">329</th><td><b>extern</b> <em>const</em> llvm::MCReadAdvanceEntry R600ReadAdvanceTable[];</td></tr>
<tr><th id="330">330</th><td><b>extern</b> <em>const</em> llvm::InstrStage R600Stages[];</td></tr>
<tr><th id="331">331</th><td><b>extern</b> <em>const</em> <em>unsigned</em> R600OperandCycles[];</td></tr>
<tr><th id="332">332</th><td><b>extern</b> <em>const</em> <em>unsigned</em> R600ForwardingPaths[];</td></tr>
<tr><th id="333">333</th><td>R600GenSubtargetInfo::R600GenSubtargetInfo(<em>const</em> Triple &amp;TT, StringRef CPU, StringRef TuneCPU, StringRef FS)</td></tr>
<tr><th id="334">334</th><td>  : TargetSubtargetInfo(TT, CPU, TuneCPU, FS, makeArrayRef(R600FeatureKV, <var>19</var>), makeArrayRef(R600SubTypeKV, <var>16</var>), </td></tr>
<tr><th id="335">335</th><td>                        R600WriteProcResTable, R600WriteLatencyTable, R600ReadAdvanceTable, </td></tr>
<tr><th id="336">336</th><td>                        R600Stages, R600OperandCycles, R600ForwardingPaths) {}</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td><em>unsigned</em> R600GenSubtargetInfo</td></tr>
<tr><th id="339">339</th><td>::resolveSchedClass(<em>unsigned</em> SchedClass, <em>const</em> MachineInstr *MI, <em>const</em> TargetSchedModel *SchedModel) <em>const</em> {</td></tr>
<tr><th id="340">340</th><td>  report_fatal_error(<q>"Expected a variant SchedClass"</q>);</td></tr>
<tr><th id="341">341</th><td>} <i>// R600GenSubtargetInfo::resolveSchedClass</i></td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><em>unsigned</em> R600GenSubtargetInfo</td></tr>
<tr><th id="344">344</th><td>::resolveVariantSchedClass(<em>unsigned</em> SchedClass, <em>const</em> MCInst *MI, <em>const</em> MCInstrInfo *MCII, <em>unsigned</em> CPUID) <em>const</em> {</td></tr>
<tr><th id="345">345</th><td>  <b>return</b> R600_MC::resolveVariantSchedClassImpl(SchedClass, MI, MCII, CPUID);</td></tr>
<tr><th id="346">346</th><td>} <i>// R600GenSubtargetInfo::resolveVariantSchedClass</i></td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td><u>#<span data-ppcond="319">endif</span> // GET_SUBTARGETINFO_CTOR</u></td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td><u>#<span data-ppcond="353">ifdef</span> <span class="macro" data-ref="_M/GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS">GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS</span></u></td></tr>
<tr><th id="354">354</th><td><u>#undef GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS</u></td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td><u>#<span data-ppcond="353">endif</span> // GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS</u></td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td><u>#<span data-ppcond="359">ifdef</span> <span class="macro" data-ref="_M/GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS">GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS</span></u></td></tr>
<tr><th id="360">360</th><td><u>#undef GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS</u></td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td><u>#<span data-ppcond="359">endif</span> // GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS</u></td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/AMDGPU/AMDGPUAlwaysInlinePass.cpp.html'>llvm/llvm/lib/Target/AMDGPU/AMDGPUAlwaysInlinePass.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>