{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744304640954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744304640955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 10 13:04:00 2025 " "Processing started: Thu Apr 10 13:04:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744304640955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744304640955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744304640955 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744304641934 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744304641934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.sv" "" { Text "C:/Digital_Design_2/PRJ_Final/img_load_test/vga_controller.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744304654777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744304654777 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "test_pattern_gen.sv(27) " "Verilog HDL Compiler Directive error at test_pattern_gen.sv(27): missing Compiler Directive" {  } { { "test_pattern_gen.sv" "" { Text "C:/Digital_Design_2/PRJ_Final/img_load_test/test_pattern_gen.sv" 27 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Analysis & Synthesis" 0 -1 1744304654784 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \")\" test_pattern_gen.sv(27) " "Verilog HDL syntax error at test_pattern_gen.sv(27) near text: \",\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "test_pattern_gen.sv" "" { Text "C:/Digital_Design_2/PRJ_Final/img_load_test/test_pattern_gen.sv" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1744304654784 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "test_pattern_gen.sv(28) " "Verilog HDL Compiler Directive error at test_pattern_gen.sv(28): missing Compiler Directive" {  } { { "test_pattern_gen.sv" "" { Text "C:/Digital_Design_2/PRJ_Final/img_load_test/test_pattern_gen.sv" 28 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Analysis & Synthesis" 0 -1 1744304654785 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \")\" test_pattern_gen.sv(28) " "Verilog HDL syntax error at test_pattern_gen.sv(28) near text: \",\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "test_pattern_gen.sv" "" { Text "C:/Digital_Design_2/PRJ_Final/img_load_test/test_pattern_gen.sv" 28 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1744304654785 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "test_pattern_gen.sv(29) " "Verilog HDL Compiler Directive error at test_pattern_gen.sv(29): missing Compiler Directive" {  } { { "test_pattern_gen.sv" "" { Text "C:/Digital_Design_2/PRJ_Final/img_load_test/test_pattern_gen.sv" 29 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Analysis & Synthesis" 0 -1 1744304654785 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \")\" test_pattern_gen.sv(29) " "Verilog HDL syntax error at test_pattern_gen.sv(29) near text: \",\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "test_pattern_gen.sv" "" { Text "C:/Digital_Design_2/PRJ_Final/img_load_test/test_pattern_gen.sv" 29 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1744304654785 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "test_pattern_gen.sv(30) " "Verilog HDL Compiler Directive error at test_pattern_gen.sv(30): missing Compiler Directive" {  } { { "test_pattern_gen.sv" "" { Text "C:/Digital_Design_2/PRJ_Final/img_load_test/test_pattern_gen.sv" 30 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Analysis & Synthesis" 0 -1 1744304654785 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \")\" test_pattern_gen.sv(31) " "Verilog HDL syntax error at test_pattern_gen.sv(31) near text: \"\}\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "test_pattern_gen.sv" "" { Text "C:/Digital_Design_2/PRJ_Final/img_load_test/test_pattern_gen.sv" 31 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1744304654785 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "test_pattern_gen test_pattern_gen.sv(9) " "Ignored design unit \"test_pattern_gen\" at test_pattern_gen.sv(9) due to previous errors" {  } { { "test_pattern_gen.sv" "" { Text "C:/Digital_Design_2/PRJ_Final/img_load_test/test_pattern_gen.sv" 9 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1744304654786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_pattern_gen.sv 0 0 " "Found 0 design units, including 0 entities, in source file test_pattern_gen.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744304654786 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top.sv(56) " "Verilog HDL Module Instantiation warning at top.sv(56): ignored dangling comma in List of Port Connections" {  } { { "top.sv" "" { Text "C:/Digital_Design_2/PRJ_Final/img_load_test/top.sv" 56 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1744304654790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Digital_Design_2/PRJ_Final/img_load_test/top.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744304654791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744304654791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll_25_175.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll_25_175.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_25_175 " "Found entity 1: vga_pll_25_175" {  } { { "vga_pll_25_175.v" "" { Text "C:/Digital_Design_2/PRJ_Final/img_load_test/vga_pll_25_175.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744304654795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744304654795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll_25_175/vga_pll_25_175_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll_25_175/vga_pll_25_175_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_25_175_0002 " "Found entity 1: vga_pll_25_175_0002" {  } { { "vga_pll_25_175/vga_pll_25_175_0002.v" "" { Text "C:/Digital_Design_2/PRJ_Final/img_load_test/vga_pll_25_175/vga_pll_25_175_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744304654799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744304654799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "startup_screen_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file startup_screen_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 startup_screen_rom " "Found entity 1: startup_screen_rom" {  } { { "startup_screen_rom.v" "" { Text "C:/Digital_Design_2/PRJ_Final/img_load_test/startup_screen_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744304654804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744304654804 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744304655013 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 10 13:04:15 2025 " "Processing ended: Thu Apr 10 13:04:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744304655013 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744304655013 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744304655013 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744304655013 ""}
