VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {vorca}
  {Timing} {EARLY}
  {Slew Propagation} {WORST}
  {Operating Condition} {slow}
  {PVT Mode} {min}
  {Tree Type} {worst_case}
  {Process} {1.000}
  {Voltage} {0.900}
  {Temperature} {125.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v20.20-p001_1 ((64bit) 12/02/2020 16:07 (Linux 2.6.32-431.11.2.el6.x86_64))}
  {DATE} {April 11, 2025}
END_BANNER
PATH 1
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_0_data_reg_15_} {CK}
  ENDPT {f32_mux_0_data_reg_15_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.233}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.233}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.126}
    {} {Slack Time} {-0.107}
  END_SLK_CLC
  SLK -0.107
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {0.107} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {0.107} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.156} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.156} {} {} {} 
    INST {U15} {A} {v} {Y} {^} {} {INVX2} {0.077} {0.000} {0.075} {} {0.126} {0.233} {} {5} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n129} {} {0.000} {0.000} {0.075} {0.016} {0.126} {0.233} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {-0.107} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {-0.107} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.107} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {-0.107} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_0_data_reg_16_} {CK}
  ENDPT {f32_mux_0_data_reg_16_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.233}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.233}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.126}
    {} {Slack Time} {-0.107}
  END_SLK_CLC
  SLK -0.107
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {0.107} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {0.107} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.156} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.156} {} {} {} 
    INST {U15} {A} {v} {Y} {^} {} {INVX2} {0.077} {0.000} {0.075} {} {0.126} {0.233} {} {5} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n129} {} {0.000} {0.000} {0.075} {0.016} {0.126} {0.233} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {-0.107} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {-0.107} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.107} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {-0.107} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {o_reg_addr_reg_6_} {CK}
  ENDPT {o_reg_addr_reg_6_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.233}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.233}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.126}
    {} {Slack Time} {-0.107}
  END_SLK_CLC
  SLK -0.107
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {0.107} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {0.107} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.156} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.156} {} {} {} 
    INST {U15} {A} {v} {Y} {^} {} {INVX2} {0.077} {0.000} {0.075} {} {0.126} {0.233} {} {5} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n129} {} {0.000} {0.000} {0.075} {0.016} {0.126} {0.233} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {-0.107} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {-0.107} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.107} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.014} {0.000} {-0.107} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {n_write_reg} {CK}
  ENDPT {n_write_reg} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.233}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.233}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.126}
    {} {Slack Time} {-0.107}
  END_SLK_CLC
  SLK -0.107
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {0.107} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {0.107} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.156} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.156} {} {} {} 
    INST {U15} {A} {v} {Y} {^} {} {INVX2} {0.077} {0.000} {0.075} {} {0.126} {0.233} {} {5} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n129} {} {0.000} {0.000} {0.075} {0.016} {0.126} {0.233} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {-0.107} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.022} {0.000} {-0.107} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f_state_reg_2_} {CK}
  ENDPT {f_state_reg_2_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.233}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.233}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.126}
    {} {Slack Time} {-0.107}
  END_SLK_CLC
  SLK -0.107
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {0.107} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {0.107} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.156} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.156} {} {} {} 
    INST {U15} {A} {v} {Y} {^} {} {INVX2} {0.077} {0.000} {0.075} {} {0.126} {0.233} {} {5} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n129} {} {0.000} {0.000} {0.075} {0.016} {0.126} {0.233} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {-0.107} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.022} {0.000} {-0.107} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_adj_config_reg_0_} {CK}
  ENDPT {u_survik/o_adj_config_reg_0_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.231}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.231}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.125}
    {} {Slack Time} {-0.106}
  END_SLK_CLC
  SLK -0.106
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {0.106} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {0.106} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.155} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.155} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.231} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.231} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {-0.106} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {-0.106} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.106} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {-0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_adj_config_reg_1_} {CK}
  ENDPT {u_survik/o_adj_config_reg_1_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.231}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.231}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.125}
    {} {Slack Time} {-0.106}
  END_SLK_CLC
  SLK -0.106
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {0.106} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {0.106} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.155} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.155} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.231} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.231} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {-0.106} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {-0.106} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.106} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {-0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_adj_config_reg_2_} {CK}
  ENDPT {u_survik/o_adj_config_reg_2_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.231}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.231}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.125}
    {} {Slack Time} {-0.106}
  END_SLK_CLC
  SLK -0.106
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {0.106} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {0.106} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.155} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.155} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.231} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.231} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {-0.106} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {-0.106} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.106} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {-0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_adj_config_reg_3_} {CK}
  ENDPT {u_survik/o_adj_config_reg_3_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.231}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.231}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.125}
    {} {Slack Time} {-0.106}
  END_SLK_CLC
  SLK -0.106
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {0.106} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {0.106} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.155} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.155} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.231} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.231} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {-0.106} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {-0.106} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.106} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {-0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_adj_config_reg_4_} {CK}
  ENDPT {u_survik/o_adj_config_reg_4_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.231}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.231}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.125}
    {} {Slack Time} {-0.106}
  END_SLK_CLC
  SLK -0.106
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {0.106} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {0.106} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.155} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.155} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.231} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.231} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {-0.106} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {-0.106} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.106} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {-0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_adj_config_reg_5_} {CK}
  ENDPT {u_survik/o_adj_config_reg_5_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.231}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.231}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.125}
    {} {Slack Time} {-0.106}
  END_SLK_CLC
  SLK -0.106
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {0.106} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {0.106} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.155} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.155} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.231} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.231} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {-0.106} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {-0.106} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.106} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {-0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_adj_config_reg_6_} {CK}
  ENDPT {u_survik/o_adj_config_reg_6_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.231}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.231}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.125}
    {} {Slack Time} {-0.106}
  END_SLK_CLC
  SLK -0.106
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {0.106} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {0.106} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.155} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.155} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.231} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.231} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {-0.106} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {-0.106} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.106} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {-0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_adj_config_reg_7_} {CK}
  ENDPT {u_survik/o_adj_config_reg_7_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.231}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.231}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.125}
    {} {Slack Time} {-0.106}
  END_SLK_CLC
  SLK -0.106
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {0.106} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {0.106} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.155} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.155} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.231} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.231} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {-0.106} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {-0.106} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.106} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {-0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_adj_config_reg_8_} {CK}
  ENDPT {u_survik/o_adj_config_reg_8_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.231}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.231}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.125}
    {} {Slack Time} {-0.106}
  END_SLK_CLC
  SLK -0.106
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {0.106} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {0.106} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.155} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.155} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.231} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.231} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {-0.106} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {-0.106} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.106} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {-0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_adj_config_reg_9_} {CK}
  ENDPT {u_survik/o_adj_config_reg_9_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.231}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.231}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.125}
    {} {Slack Time} {-0.106}
  END_SLK_CLC
  SLK -0.106
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {0.106} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {0.106} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.155} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.155} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.231} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.231} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {-0.106} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {-0.106} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.106} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {-0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_adj_config_reg_10_} {CK}
  ENDPT {u_survik/o_adj_config_reg_10_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.231}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.231}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.125}
    {} {Slack Time} {-0.106}
  END_SLK_CLC
  SLK -0.106
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {0.106} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {0.106} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.155} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.155} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.231} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.231} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {-0.106} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {-0.106} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.106} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {-0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_0_data_reg_17_} {CK}
  ENDPT {f32_mux_0_data_reg_17_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.231}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.231}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.125}
    {} {Slack Time} {-0.106}
  END_SLK_CLC
  SLK -0.106
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {0.106} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {0.106} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.155} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.155} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.231} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.231} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {-0.106} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {-0.106} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.106} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {-0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {o_reg_addr_reg_5_} {CK}
  ENDPT {o_reg_addr_reg_5_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.231}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.231}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.125}
    {} {Slack Time} {-0.106}
  END_SLK_CLC
  SLK -0.106
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {0.106} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {0.106} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.155} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.155} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.231} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.231} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {-0.106} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {-0.106} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.106} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.014} {0.000} {-0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {o_reg_addr_reg_7_} {CK}
  ENDPT {o_reg_addr_reg_7_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.231}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.231}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.125}
    {} {Slack Time} {-0.106}
  END_SLK_CLC
  SLK -0.106
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {0.106} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {0.106} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.155} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.155} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.231} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.231} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {-0.106} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {-0.106} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.106} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.014} {0.000} {-0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f_ack_reg} {CK}
  ENDPT {f_ack_reg} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.231}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.231}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.125}
    {} {Slack Time} {-0.106}
  END_SLK_CLC
  SLK -0.106
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {0.106} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {0.106} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.155} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.155} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.231} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.231} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {-0.106} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.022} {0.000} {-0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f_state_reg_1_} {CK}
  ENDPT {f_state_reg_1_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.231}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.231}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.125}
    {} {Slack Time} {-0.106}
  END_SLK_CLC
  SLK -0.106
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {0.106} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {0.106} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.155} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.155} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.231} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.231} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {-0.106} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.022} {0.000} {-0.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_0_} {CK}
  ENDPT {u_survik/o_adj_config_reg_0_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_1_} {CK}
  ENDPT {u_survik/o_adj_config_reg_1_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_2_} {CK}
  ENDPT {u_survik/o_adj_config_reg_2_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_3_} {CK}
  ENDPT {u_survik/o_adj_config_reg_3_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_4_} {CK}
  ENDPT {u_survik/o_adj_config_reg_4_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_5_} {CK}
  ENDPT {u_survik/o_adj_config_reg_5_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_6_} {CK}
  ENDPT {u_survik/o_adj_config_reg_6_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_7_} {CK}
  ENDPT {u_survik/o_adj_config_reg_7_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_8_} {CK}
  ENDPT {u_survik/o_adj_config_reg_8_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_9_} {CK}
  ENDPT {u_survik/o_adj_config_reg_9_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_10_} {CK}
  ENDPT {u_survik/o_adj_config_reg_10_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_11_} {CK}
  ENDPT {u_survik/o_adj_config_reg_11_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_12_} {CK}
  ENDPT {u_survik/o_adj_config_reg_12_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_13_} {CK}
  ENDPT {u_survik/o_adj_config_reg_13_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_14_} {CK}
  ENDPT {u_survik/o_adj_config_reg_14_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_15_} {CK}
  ENDPT {u_survik/o_adj_config_reg_15_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_0_} {CK}
  ENDPT {u_survik/o_spare_config_reg_0_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_1_} {CK}
  ENDPT {u_survik/o_spare_config_reg_1_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_2_} {CK}
  ENDPT {u_survik/o_spare_config_reg_2_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_3_} {CK}
  ENDPT {u_survik/o_spare_config_reg_3_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_4_} {CK}
  ENDPT {u_survik/o_spare_config_reg_4_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_5_} {CK}
  ENDPT {u_survik/o_spare_config_reg_5_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_6_} {CK}
  ENDPT {u_survik/o_spare_config_reg_6_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_7_} {CK}
  ENDPT {u_survik/o_spare_config_reg_7_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_8_} {CK}
  ENDPT {u_survik/o_spare_config_reg_8_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_9_} {CK}
  ENDPT {u_survik/o_spare_config_reg_9_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_10_} {CK}
  ENDPT {u_survik/o_spare_config_reg_10_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_11_} {CK}
  ENDPT {u_survik/o_spare_config_reg_11_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_12_} {CK}
  ENDPT {u_survik/o_spare_config_reg_12_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_13_} {CK}
  ENDPT {u_survik/o_spare_config_reg_13_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_14_} {CK}
  ENDPT {u_survik/o_spare_config_reg_14_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_15_} {CK}
  ENDPT {u_survik/o_spare_config_reg_15_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_16_} {CK}
  ENDPT {u_survik/o_spare_config_reg_16_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_17_} {CK}
  ENDPT {u_survik/o_spare_config_reg_17_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_18_} {CK}
  ENDPT {u_survik/o_spare_config_reg_18_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_19_} {CK}
  ENDPT {u_survik/o_spare_config_reg_19_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_20_} {CK}
  ENDPT {u_survik/o_spare_config_reg_20_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_21_} {CK}
  ENDPT {u_survik/o_spare_config_reg_21_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_22_} {CK}
  ENDPT {u_survik/o_spare_config_reg_22_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_23_} {CK}
  ENDPT {u_survik/o_spare_config_reg_23_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_24_} {CK}
  ENDPT {u_survik/o_spare_config_reg_24_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_25_} {CK}
  ENDPT {u_survik/o_spare_config_reg_25_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_26_} {CK}
  ENDPT {u_survik/o_spare_config_reg_26_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_27_} {CK}
  ENDPT {u_survik/o_spare_config_reg_27_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_28_} {CK}
  ENDPT {u_survik/o_spare_config_reg_28_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_29_} {CK}
  ENDPT {u_survik/o_spare_config_reg_29_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_30_} {CK}
  ENDPT {u_survik/o_spare_config_reg_30_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_31_} {CK}
  ENDPT {u_survik/o_spare_config_reg_31_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_dbg_config_reg_0_} {CK}
  ENDPT {u_survik/o_dbg_config_reg_0_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.022} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_0_} {CK}
  ENDPT {f32_data_reg_0_} {SI} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_agg_su_count_a[31]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_agg_su_count_a[31]} {v} {} {} {i_agg_su_count_a[31]} {} {} {} {0.003} {0.003} {0.000} {-0.015} {} {2} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_agg_su_count_a[31]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_0_} {CK}
  ENDPT {f32_data_reg_0_} {SE} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_0_} {CK}
  ENDPT {f32_data_reg_0_} {D} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_data[0]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_data[0]} {v} {} {} {i_wr_data[0]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_data[0]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_1_} {CK}
  ENDPT {f32_data_reg_1_} {SE} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_1_} {CK}
  ENDPT {f32_data_reg_1_} {D} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_data[1]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_data[1]} {v} {} {} {i_wr_data[1]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_data[1]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_2_} {CK}
  ENDPT {f32_data_reg_2_} {SE} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_2_} {CK}
  ENDPT {f32_data_reg_2_} {D} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_data[2]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_data[2]} {v} {} {} {i_wr_data[2]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_data[2]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_3_} {CK}
  ENDPT {f32_data_reg_3_} {SE} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_3_} {CK}
  ENDPT {f32_data_reg_3_} {D} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_data[3]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_data[3]} {v} {} {} {i_wr_data[3]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_data[3]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_4_} {CK}
  ENDPT {f32_data_reg_4_} {SE} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_4_} {CK}
  ENDPT {f32_data_reg_4_} {D} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_data[4]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_data[4]} {v} {} {} {i_wr_data[4]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_data[4]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_5_} {CK}
  ENDPT {f32_data_reg_5_} {SE} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_5_} {CK}
  ENDPT {f32_data_reg_5_} {D} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_data[5]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_data[5]} {v} {} {} {i_wr_data[5]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_data[5]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_6_} {CK}
  ENDPT {f32_data_reg_6_} {SE} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84
PATH 85
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_6_} {CK}
  ENDPT {f32_data_reg_6_} {D} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_data[6]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_data[6]} {v} {} {} {i_wr_data[6]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_data[6]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 85
PATH 86
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_7_} {CK}
  ENDPT {f32_data_reg_7_} {SE} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 86
PATH 87
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_7_} {CK}
  ENDPT {f32_data_reg_7_} {D} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_data[7]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_data[7]} {v} {} {} {i_wr_data[7]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_data[7]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 87
PATH 88
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_8_} {CK}
  ENDPT {f32_data_reg_8_} {SE} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 88
PATH 89
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_8_} {CK}
  ENDPT {f32_data_reg_8_} {D} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_data[8]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_data[8]} {v} {} {} {i_wr_data[8]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_data[8]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 89
PATH 90
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_9_} {CK}
  ENDPT {f32_data_reg_9_} {SE} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 90
PATH 91
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_9_} {CK}
  ENDPT {f32_data_reg_9_} {D} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_data[9]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_data[9]} {v} {} {} {i_wr_data[9]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_data[9]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 91
PATH 92
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_10_} {CK}
  ENDPT {f32_data_reg_10_} {SE} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 92
PATH 93
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_10_} {CK}
  ENDPT {f32_data_reg_10_} {D} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_data[10]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_data[10]} {v} {} {} {i_wr_data[10]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_data[10]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 93
PATH 94
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_11_} {CK}
  ENDPT {f32_data_reg_11_} {SE} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 94
PATH 95
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_11_} {CK}
  ENDPT {f32_data_reg_11_} {D} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_data[11]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_data[11]} {v} {} {} {i_wr_data[11]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_data[11]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 95
PATH 96
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_12_} {CK}
  ENDPT {f32_data_reg_12_} {SE} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 96
PATH 97
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_12_} {CK}
  ENDPT {f32_data_reg_12_} {D} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_data[12]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_data[12]} {v} {} {} {i_wr_data[12]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_data[12]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 97
PATH 98
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_13_} {CK}
  ENDPT {f32_data_reg_13_} {SE} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 98
PATH 99
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_13_} {CK}
  ENDPT {f32_data_reg_13_} {D} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_data[13]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_data[13]} {v} {} {} {i_wr_data[13]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_data[13]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 99
PATH 100
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_14_} {CK}
  ENDPT {f32_data_reg_14_} {SE} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 100
PATH 101
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_14_} {CK}
  ENDPT {f32_data_reg_14_} {D} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_data[14]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_data[14]} {v} {} {} {i_wr_data[14]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_data[14]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 101
PATH 102
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_15_} {CK}
  ENDPT {f32_data_reg_15_} {SE} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 102
PATH 103
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_15_} {CK}
  ENDPT {f32_data_reg_15_} {D} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_data[15]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_data[15]} {v} {} {} {i_wr_data[15]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_data[15]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 103
PATH 104
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_16_} {CK}
  ENDPT {f32_data_reg_16_} {SE} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 104
PATH 105
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_16_} {CK}
  ENDPT {f32_data_reg_16_} {D} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_data[16]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_data[16]} {v} {} {} {i_wr_data[16]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_data[16]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 105
PATH 106
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_17_} {CK}
  ENDPT {f32_data_reg_17_} {SE} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 106
PATH 107
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_17_} {CK}
  ENDPT {f32_data_reg_17_} {D} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_data[17]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_data[17]} {v} {} {} {i_wr_data[17]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_data[17]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 107
PATH 108
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_18_} {CK}
  ENDPT {f32_data_reg_18_} {SE} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 108
PATH 109
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_18_} {CK}
  ENDPT {f32_data_reg_18_} {D} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_data[18]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_data[18]} {v} {} {} {i_wr_data[18]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_data[18]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 109
PATH 110
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_19_} {CK}
  ENDPT {f32_data_reg_19_} {SE} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 110
PATH 111
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_19_} {CK}
  ENDPT {f32_data_reg_19_} {D} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_data[19]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_data[19]} {v} {} {} {i_wr_data[19]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_data[19]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 111
PATH 112
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_20_} {CK}
  ENDPT {f32_data_reg_20_} {SE} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 112
PATH 113
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_20_} {CK}
  ENDPT {f32_data_reg_20_} {D} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_data[20]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_data[20]} {v} {} {} {i_wr_data[20]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_data[20]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 113
PATH 114
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_21_} {CK}
  ENDPT {f32_data_reg_21_} {SE} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 114
PATH 115
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_21_} {CK}
  ENDPT {f32_data_reg_21_} {D} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_data[21]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_data[21]} {v} {} {} {i_wr_data[21]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_data[21]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 115
PATH 116
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_22_} {CK}
  ENDPT {f32_data_reg_22_} {SE} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 116
PATH 117
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_22_} {CK}
  ENDPT {f32_data_reg_22_} {D} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_data[22]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_data[22]} {v} {} {} {i_wr_data[22]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_data[22]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 117
PATH 118
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_23_} {CK}
  ENDPT {f32_data_reg_23_} {SE} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 118
PATH 119
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_23_} {CK}
  ENDPT {f32_data_reg_23_} {D} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_data[23]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_data[23]} {v} {} {} {i_wr_data[23]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_data[23]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 119
PATH 120
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_24_} {CK}
  ENDPT {f32_data_reg_24_} {SE} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 120
PATH 121
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_24_} {CK}
  ENDPT {f32_data_reg_24_} {D} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_data[24]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_data[24]} {v} {} {} {i_wr_data[24]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_data[24]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 121
PATH 122
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_25_} {CK}
  ENDPT {f32_data_reg_25_} {SE} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 122
PATH 123
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_25_} {CK}
  ENDPT {f32_data_reg_25_} {D} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_data[25]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_data[25]} {v} {} {} {i_wr_data[25]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_data[25]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 123
PATH 124
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_26_} {CK}
  ENDPT {f32_data_reg_26_} {SE} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 124
PATH 125
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_26_} {CK}
  ENDPT {f32_data_reg_26_} {D} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_data[26]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_data[26]} {v} {} {} {i_wr_data[26]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_data[26]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 125
PATH 126
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_27_} {CK}
  ENDPT {f32_data_reg_27_} {SE} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 126
PATH 127
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_27_} {CK}
  ENDPT {f32_data_reg_27_} {D} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_data[27]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_data[27]} {v} {} {} {i_wr_data[27]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_data[27]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 127
PATH 128
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_28_} {CK}
  ENDPT {f32_data_reg_28_} {SE} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 128
PATH 129
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_28_} {CK}
  ENDPT {f32_data_reg_28_} {D} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_data[28]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_data[28]} {v} {} {} {i_wr_data[28]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_data[28]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 129
PATH 130
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_29_} {CK}
  ENDPT {f32_data_reg_29_} {SE} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 130
PATH 131
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_29_} {CK}
  ENDPT {f32_data_reg_29_} {D} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_data[29]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_data[29]} {v} {} {} {i_wr_data[29]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_data[29]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 131
PATH 132
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_30_} {CK}
  ENDPT {f32_data_reg_30_} {SE} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 132
PATH 133
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_30_} {CK}
  ENDPT {f32_data_reg_30_} {D} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_data[30]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_data[30]} {v} {} {} {i_wr_data[30]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_data[30]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 133
PATH 134
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_31_} {CK}
  ENDPT {f32_data_reg_31_} {SE} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 134
PATH 135
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_31_} {CK}
  ENDPT {f32_data_reg_31_} {D} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_data[31]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_data[31]} {v} {} {} {i_wr_data[31]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_data[31]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 135
PATH 136
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_15_} {CK}
  ENDPT {f32_mux_0_data_reg_15_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 136
PATH 137
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_14_} {CK}
  ENDPT {f32_mux_0_data_reg_14_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 137
PATH 138
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_13_} {CK}
  ENDPT {f32_mux_0_data_reg_13_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 138
PATH 139
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_12_} {CK}
  ENDPT {f32_mux_0_data_reg_12_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 139
PATH 140
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_11_} {CK}
  ENDPT {f32_mux_0_data_reg_11_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 140
PATH 141
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_10_} {CK}
  ENDPT {f32_mux_0_data_reg_10_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 141
PATH 142
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_9_} {CK}
  ENDPT {f32_mux_0_data_reg_9_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 142
PATH 143
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_8_} {CK}
  ENDPT {f32_mux_0_data_reg_8_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 143
PATH 144
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_7_} {CK}
  ENDPT {f32_mux_0_data_reg_7_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 144
PATH 145
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_6_} {CK}
  ENDPT {f32_mux_0_data_reg_6_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 145
PATH 146
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_5_} {CK}
  ENDPT {f32_mux_0_data_reg_5_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 146
PATH 147
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_4_} {CK}
  ENDPT {f32_mux_0_data_reg_4_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 147
PATH 148
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_3_} {CK}
  ENDPT {f32_mux_0_data_reg_3_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 148
PATH 149
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_2_} {CK}
  ENDPT {f32_mux_0_data_reg_2_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 149
PATH 150
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_1_} {CK}
  ENDPT {f32_mux_0_data_reg_1_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 150
PATH 151
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_0_} {CK}
  ENDPT {f32_mux_0_data_reg_0_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 151
PATH 152
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_16_} {CK}
  ENDPT {f32_mux_0_data_reg_16_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 152
PATH 153
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_17_} {CK}
  ENDPT {f32_mux_0_data_reg_17_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 153
PATH 154
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_18_} {CK}
  ENDPT {f32_mux_0_data_reg_18_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 154
PATH 155
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_19_} {CK}
  ENDPT {f32_mux_0_data_reg_19_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 155
PATH 156
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_20_} {CK}
  ENDPT {f32_mux_0_data_reg_20_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 156
PATH 157
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_21_} {CK}
  ENDPT {f32_mux_0_data_reg_21_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 157
PATH 158
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_22_} {CK}
  ENDPT {f32_mux_0_data_reg_22_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 158
PATH 159
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_23_} {CK}
  ENDPT {f32_mux_0_data_reg_23_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 159
PATH 160
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_24_} {CK}
  ENDPT {f32_mux_0_data_reg_24_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 160
PATH 161
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_25_} {CK}
  ENDPT {f32_mux_0_data_reg_25_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 161
PATH 162
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_26_} {CK}
  ENDPT {f32_mux_0_data_reg_26_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 162
PATH 163
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_27_} {CK}
  ENDPT {f32_mux_0_data_reg_27_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 163
PATH 164
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_28_} {CK}
  ENDPT {f32_mux_0_data_reg_28_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 164
PATH 165
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_29_} {CK}
  ENDPT {f32_mux_0_data_reg_29_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 165
PATH 166
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_30_} {CK}
  ENDPT {f32_mux_0_data_reg_30_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 166
PATH 167
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_31_} {CK}
  ENDPT {f32_mux_0_data_reg_31_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 167
PATH 168
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {o_reg_read_reg} {CK}
  ENDPT {o_reg_read_reg} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.022} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 168
PATH 169
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_31_} {CK}
  ENDPT {f32_mux_1_data_reg_31_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 169
PATH 170
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_30_} {CK}
  ENDPT {f32_mux_1_data_reg_30_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 170
PATH 171
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_29_} {CK}
  ENDPT {f32_mux_1_data_reg_29_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 171
PATH 172
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_28_} {CK}
  ENDPT {f32_mux_1_data_reg_28_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 172
PATH 173
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_27_} {CK}
  ENDPT {f32_mux_1_data_reg_27_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 173
PATH 174
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_26_} {CK}
  ENDPT {f32_mux_1_data_reg_26_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 174
PATH 175
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_25_} {CK}
  ENDPT {f32_mux_1_data_reg_25_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 175
PATH 176
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_24_} {CK}
  ENDPT {f32_mux_1_data_reg_24_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 176
PATH 177
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_23_} {CK}
  ENDPT {f32_mux_1_data_reg_23_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 177
PATH 178
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_22_} {CK}
  ENDPT {f32_mux_1_data_reg_22_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 178
PATH 179
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_21_} {CK}
  ENDPT {f32_mux_1_data_reg_21_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 179
PATH 180
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_20_} {CK}
  ENDPT {f32_mux_1_data_reg_20_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 180
PATH 181
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_19_} {CK}
  ENDPT {f32_mux_1_data_reg_19_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 181
PATH 182
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_18_} {CK}
  ENDPT {f32_mux_1_data_reg_18_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 182
PATH 183
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_17_} {CK}
  ENDPT {f32_mux_1_data_reg_17_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 183
PATH 184
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_16_} {CK}
  ENDPT {f32_mux_1_data_reg_16_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 184
PATH 185
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_15_} {CK}
  ENDPT {f32_mux_1_data_reg_15_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 185
PATH 186
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_14_} {CK}
  ENDPT {f32_mux_1_data_reg_14_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 186
PATH 187
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_13_} {CK}
  ENDPT {f32_mux_1_data_reg_13_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 187
PATH 188
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_12_} {CK}
  ENDPT {f32_mux_1_data_reg_12_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 188
PATH 189
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_11_} {CK}
  ENDPT {f32_mux_1_data_reg_11_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 189
PATH 190
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_10_} {CK}
  ENDPT {f32_mux_1_data_reg_10_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 190
PATH 191
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_9_} {CK}
  ENDPT {f32_mux_1_data_reg_9_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 191
PATH 192
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_8_} {CK}
  ENDPT {f32_mux_1_data_reg_8_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 192
PATH 193
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_7_} {CK}
  ENDPT {f32_mux_1_data_reg_7_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 193
PATH 194
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_6_} {CK}
  ENDPT {f32_mux_1_data_reg_6_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 194
PATH 195
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_5_} {CK}
  ENDPT {f32_mux_1_data_reg_5_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 195
PATH 196
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_4_} {CK}
  ENDPT {f32_mux_1_data_reg_4_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 196
PATH 197
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_3_} {CK}
  ENDPT {f32_mux_1_data_reg_3_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 197
PATH 198
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_2_} {CK}
  ENDPT {f32_mux_1_data_reg_2_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 198
PATH 199
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_1_} {CK}
  ENDPT {f32_mux_1_data_reg_1_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 199
PATH 200
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_0_} {CK}
  ENDPT {f32_mux_1_data_reg_0_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 200
PATH 201
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f_err_ack_reg} {CK}
  ENDPT {f_err_ack_reg} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.022} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 201
PATH 202
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {o_reg_addr_reg_0_} {CK}
  ENDPT {o_reg_addr_reg_0_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.014} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 202
PATH 203
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {o_reg_addr_reg_0_} {CK}
  ENDPT {o_reg_addr_reg_0_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_addr[0]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_addr[0]} {v} {} {} {i_addr[0]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_addr[0]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.014} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 203
PATH 204
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {o_reg_addr_reg_1_} {CK}
  ENDPT {o_reg_addr_reg_1_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.014} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 204
PATH 205
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {o_reg_addr_reg_1_} {CK}
  ENDPT {o_reg_addr_reg_1_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_addr[1]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_addr[1]} {v} {} {} {i_addr[1]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_addr[1]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.014} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 205
PATH 206
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {o_reg_addr_reg_2_} {CK}
  ENDPT {o_reg_addr_reg_2_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.014} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 206
PATH 207
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {o_reg_addr_reg_2_} {CK}
  ENDPT {o_reg_addr_reg_2_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_addr[2]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_addr[2]} {v} {} {} {i_addr[2]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_addr[2]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.014} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 207
PATH 208
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {o_reg_addr_reg_3_} {CK}
  ENDPT {o_reg_addr_reg_3_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.014} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 208
PATH 209
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {o_reg_addr_reg_3_} {CK}
  ENDPT {o_reg_addr_reg_3_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_addr[3]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_addr[3]} {v} {} {} {i_addr[3]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_addr[3]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.014} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 209
PATH 210
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {o_reg_addr_reg_4_} {CK}
  ENDPT {o_reg_addr_reg_4_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.014} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 210
PATH 211
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {o_reg_addr_reg_4_} {CK}
  ENDPT {o_reg_addr_reg_4_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_addr[4]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_addr[4]} {v} {} {} {i_addr[4]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_addr[4]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.014} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 211
PATH 212
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {o_reg_addr_reg_5_} {CK}
  ENDPT {o_reg_addr_reg_5_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.014} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 212
PATH 213
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {o_reg_addr_reg_5_} {CK}
  ENDPT {o_reg_addr_reg_5_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_addr[5]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_addr[5]} {v} {} {} {i_addr[5]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_addr[5]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.014} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 213
PATH 214
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {o_reg_addr_reg_6_} {CK}
  ENDPT {o_reg_addr_reg_6_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.014} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 214
PATH 215
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {o_reg_addr_reg_6_} {CK}
  ENDPT {o_reg_addr_reg_6_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_addr[6]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_addr[6]} {v} {} {} {i_addr[6]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_addr[6]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.014} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 215
PATH 216
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {o_reg_addr_reg_7_} {CK}
  ENDPT {o_reg_addr_reg_7_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.014} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 216
PATH 217
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {o_reg_addr_reg_7_} {CK}
  ENDPT {o_reg_addr_reg_7_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_addr[7]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_addr[7]} {v} {} {} {i_addr[7]} {} {} {} {0.003} {0.002} {0.000} {-0.015} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_addr[7]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.015} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.015} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.014} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 217
PATH 218
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {n_write_reg} {CK}
  ENDPT {n_write_reg} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.022} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 218
PATH 219
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f_ack_reg} {CK}
  ENDPT {f_ack_reg} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.022} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 219
PATH 220
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f_state_reg_2_} {CK}
  ENDPT {f_state_reg_2_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.022} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 220
PATH 221
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f_state_reg_1_} {CK}
  ENDPT {f_state_reg_1_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.022} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 221
PATH 222
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f_state_reg_0_} {CK}
  ENDPT {f_state_reg_0_} {SE} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {^} {} {} {scan_enable} {} {} {} {0.003} {0.404} {0.000} {-0.015} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.404} {0.000} {-0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.015} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.022} {0.000} {0.015} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 222
PATH 223
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f_state_reg_2_} {CK}
  ENDPT {f_state_reg_2_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_strb} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.024}
    {} {Slack Time} {0.023}
  END_SLK_CLC
  SLK 0.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_strb} {^} {} {} {i_wr_strb} {} {} {} {0.003} {0.009} {0.000} {-0.023} {} {4} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_strb} {} {0.000} {0.000} {0.003} {0.009} {0.000} {-0.023} {} {} {} 
    INST {U229} {B0} {^} {Y} {v} {} {AOI21X1} {0.024} {0.000} {0.022} {} {0.024} {0.001} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N407} {} {0.000} {0.000} {0.022} {0.002} {0.024} {0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.023} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.022} {0.000} {0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 223
PATH 224
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_adj_config_reg_12_} {CK}
  ENDPT {u_survik/o_adj_config_reg_12_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.234}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.234}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.272}
    {} {Slack Time} {0.038}
  END_SLK_CLC
  SLK 0.038
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.038} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.038} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.011} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.011} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.087} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.087} {} {} {} 
    INST {u_survik/U4} {A} {^} {Y} {v} {} {INVX2} {0.067} {0.000} {0.066} {} {0.192} {0.154} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n37} {} {0.000} {0.000} {0.066} {0.016} {0.192} {0.154} {} {} {} 
    INST {u_survik/U5} {A} {v} {Y} {^} {} {INVX6} {0.079} {0.000} {0.077} {} {0.272} {0.234} {} {15} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n38} {} {0.000} {0.000} {0.077} {0.049} {0.272} {0.234} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.038} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.038} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.038} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.038} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 224
PATH 225
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_adj_config_reg_13_} {CK}
  ENDPT {u_survik/o_adj_config_reg_13_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.234}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.234}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.272}
    {} {Slack Time} {0.038}
  END_SLK_CLC
  SLK 0.038
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.038} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.038} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.011} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.011} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.087} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.087} {} {} {} 
    INST {u_survik/U4} {A} {^} {Y} {v} {} {INVX2} {0.067} {0.000} {0.066} {} {0.192} {0.154} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n37} {} {0.000} {0.000} {0.066} {0.016} {0.192} {0.154} {} {} {} 
    INST {u_survik/U5} {A} {v} {Y} {^} {} {INVX6} {0.079} {0.000} {0.077} {} {0.272} {0.234} {} {15} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n38} {} {0.000} {0.000} {0.077} {0.049} {0.272} {0.234} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.038} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.038} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.038} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.038} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 225
PATH 226
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_adj_config_reg_14_} {CK}
  ENDPT {u_survik/o_adj_config_reg_14_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.234}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.234}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.272}
    {} {Slack Time} {0.038}
  END_SLK_CLC
  SLK 0.038
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.038} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.038} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.011} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.011} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.087} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.087} {} {} {} 
    INST {u_survik/U4} {A} {^} {Y} {v} {} {INVX2} {0.067} {0.000} {0.066} {} {0.192} {0.154} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n37} {} {0.000} {0.000} {0.066} {0.016} {0.192} {0.154} {} {} {} 
    INST {u_survik/U5} {A} {v} {Y} {^} {} {INVX6} {0.079} {0.000} {0.077} {} {0.272} {0.234} {} {15} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n38} {} {0.000} {0.000} {0.077} {0.049} {0.272} {0.234} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.038} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.038} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.038} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.038} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 226
PATH 227
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_adj_config_reg_15_} {CK}
  ENDPT {u_survik/o_adj_config_reg_15_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.234}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.234}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.272}
    {} {Slack Time} {0.038}
  END_SLK_CLC
  SLK 0.038
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.038} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.038} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.011} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.011} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.087} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.087} {} {} {} 
    INST {u_survik/U4} {A} {^} {Y} {v} {} {INVX2} {0.067} {0.000} {0.066} {} {0.192} {0.154} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n37} {} {0.000} {0.000} {0.066} {0.016} {0.192} {0.154} {} {} {} 
    INST {u_survik/U5} {A} {v} {Y} {^} {} {INVX6} {0.079} {0.000} {0.077} {} {0.272} {0.234} {} {15} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n38} {} {0.000} {0.000} {0.077} {0.049} {0.272} {0.234} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.038} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.038} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.038} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.038} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 227
PATH 228
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_spare_config_reg_0_} {CK}
  ENDPT {u_survik/o_spare_config_reg_0_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.234}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.234}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.272}
    {} {Slack Time} {0.038}
  END_SLK_CLC
  SLK 0.038
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.038} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.038} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.011} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.011} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.087} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.087} {} {} {} 
    INST {u_survik/U4} {A} {^} {Y} {v} {} {INVX2} {0.067} {0.000} {0.066} {} {0.192} {0.154} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n37} {} {0.000} {0.000} {0.066} {0.016} {0.192} {0.154} {} {} {} 
    INST {u_survik/U5} {A} {v} {Y} {^} {} {INVX6} {0.079} {0.000} {0.077} {} {0.272} {0.234} {} {15} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n38} {} {0.000} {0.000} {0.077} {0.049} {0.272} {0.234} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.038} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.038} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.038} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.038} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 228
PATH 229
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_spare_config_reg_1_} {CK}
  ENDPT {u_survik/o_spare_config_reg_1_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.234}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.234}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.272}
    {} {Slack Time} {0.038}
  END_SLK_CLC
  SLK 0.038
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.038} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.038} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.011} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.011} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.087} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.087} {} {} {} 
    INST {u_survik/U4} {A} {^} {Y} {v} {} {INVX2} {0.067} {0.000} {0.066} {} {0.192} {0.154} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n37} {} {0.000} {0.000} {0.066} {0.016} {0.192} {0.154} {} {} {} 
    INST {u_survik/U5} {A} {v} {Y} {^} {} {INVX6} {0.079} {0.000} {0.077} {} {0.272} {0.234} {} {15} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n38} {} {0.000} {0.000} {0.077} {0.049} {0.272} {0.234} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.038} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.038} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.038} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.038} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 229
PATH 230
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_spare_config_reg_2_} {CK}
  ENDPT {u_survik/o_spare_config_reg_2_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.234}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.234}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.272}
    {} {Slack Time} {0.038}
  END_SLK_CLC
  SLK 0.038
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.038} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.038} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.011} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.011} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.087} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.087} {} {} {} 
    INST {u_survik/U4} {A} {^} {Y} {v} {} {INVX2} {0.067} {0.000} {0.066} {} {0.192} {0.154} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n37} {} {0.000} {0.000} {0.066} {0.016} {0.192} {0.154} {} {} {} 
    INST {u_survik/U5} {A} {v} {Y} {^} {} {INVX6} {0.079} {0.000} {0.077} {} {0.272} {0.234} {} {15} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n38} {} {0.000} {0.000} {0.077} {0.049} {0.272} {0.234} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.038} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.038} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.038} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.038} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 230
PATH 231
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_spare_config_reg_10_} {CK}
  ENDPT {u_survik/o_spare_config_reg_10_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.234}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.234}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.272}
    {} {Slack Time} {0.038}
  END_SLK_CLC
  SLK 0.038
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.038} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.038} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.011} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.011} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.087} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.087} {} {} {} 
    INST {u_survik/U4} {A} {^} {Y} {v} {} {INVX2} {0.067} {0.000} {0.066} {} {0.192} {0.154} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n37} {} {0.000} {0.000} {0.066} {0.016} {0.192} {0.154} {} {} {} 
    INST {u_survik/U5} {A} {v} {Y} {^} {} {INVX6} {0.079} {0.000} {0.077} {} {0.272} {0.234} {} {15} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n38} {} {0.000} {0.000} {0.077} {0.049} {0.272} {0.234} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.038} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.038} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.038} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.038} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 231
PATH 232
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_spare_config_reg_11_} {CK}
  ENDPT {u_survik/o_spare_config_reg_11_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.234}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.234}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.272}
    {} {Slack Time} {0.038}
  END_SLK_CLC
  SLK 0.038
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.038} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.038} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.011} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.011} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.087} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.087} {} {} {} 
    INST {u_survik/U4} {A} {^} {Y} {v} {} {INVX2} {0.067} {0.000} {0.066} {} {0.192} {0.154} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n37} {} {0.000} {0.000} {0.066} {0.016} {0.192} {0.154} {} {} {} 
    INST {u_survik/U5} {A} {v} {Y} {^} {} {INVX6} {0.079} {0.000} {0.077} {} {0.272} {0.234} {} {15} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n38} {} {0.000} {0.000} {0.077} {0.049} {0.272} {0.234} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.038} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.038} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.038} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.038} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 232
PATH 233
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_spare_config_reg_16_} {CK}
  ENDPT {u_survik/o_spare_config_reg_16_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.234}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.234}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.272}
    {} {Slack Time} {0.038}
  END_SLK_CLC
  SLK 0.038
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.038} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.038} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.011} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.011} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.087} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.087} {} {} {} 
    INST {u_survik/U4} {A} {^} {Y} {v} {} {INVX2} {0.067} {0.000} {0.066} {} {0.192} {0.154} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n37} {} {0.000} {0.000} {0.066} {0.016} {0.192} {0.154} {} {} {} 
    INST {u_survik/U5} {A} {v} {Y} {^} {} {INVX6} {0.079} {0.000} {0.077} {} {0.272} {0.234} {} {15} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n38} {} {0.000} {0.000} {0.077} {0.049} {0.272} {0.234} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.038} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.038} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.038} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.038} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 233
PATH 234
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_spare_config_reg_17_} {CK}
  ENDPT {u_survik/o_spare_config_reg_17_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.234}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.234}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.272}
    {} {Slack Time} {0.038}
  END_SLK_CLC
  SLK 0.038
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.038} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.038} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.011} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.011} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.087} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.087} {} {} {} 
    INST {u_survik/U4} {A} {^} {Y} {v} {} {INVX2} {0.067} {0.000} {0.066} {} {0.192} {0.154} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n37} {} {0.000} {0.000} {0.066} {0.016} {0.192} {0.154} {} {} {} 
    INST {u_survik/U5} {A} {v} {Y} {^} {} {INVX6} {0.079} {0.000} {0.077} {} {0.272} {0.234} {} {15} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n38} {} {0.000} {0.000} {0.077} {0.049} {0.272} {0.234} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.038} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.038} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.038} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.038} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 234
PATH 235
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_spare_config_reg_24_} {CK}
  ENDPT {u_survik/o_spare_config_reg_24_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.234}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.234}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.272}
    {} {Slack Time} {0.038}
  END_SLK_CLC
  SLK 0.038
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.038} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.038} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.011} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.011} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.087} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.087} {} {} {} 
    INST {u_survik/U4} {A} {^} {Y} {v} {} {INVX2} {0.067} {0.000} {0.066} {} {0.192} {0.154} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n37} {} {0.000} {0.000} {0.066} {0.016} {0.192} {0.154} {} {} {} 
    INST {u_survik/U5} {A} {v} {Y} {^} {} {INVX6} {0.079} {0.000} {0.077} {} {0.272} {0.234} {} {15} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n38} {} {0.000} {0.000} {0.077} {0.049} {0.272} {0.234} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.038} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.038} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.038} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.038} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 235
PATH 236
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_spare_config_reg_25_} {CK}
  ENDPT {u_survik/o_spare_config_reg_25_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.234}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.234}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.272}
    {} {Slack Time} {0.038}
  END_SLK_CLC
  SLK 0.038
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.038} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.038} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.011} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.011} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.087} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.087} {} {} {} 
    INST {u_survik/U4} {A} {^} {Y} {v} {} {INVX2} {0.067} {0.000} {0.066} {} {0.192} {0.154} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n37} {} {0.000} {0.000} {0.066} {0.016} {0.192} {0.154} {} {} {} 
    INST {u_survik/U5} {A} {v} {Y} {^} {} {INVX6} {0.079} {0.000} {0.077} {} {0.272} {0.234} {} {15} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n38} {} {0.000} {0.000} {0.077} {0.049} {0.272} {0.234} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.038} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.038} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.038} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.038} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 236
PATH 237
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_spare_config_reg_30_} {CK}
  ENDPT {u_survik/o_spare_config_reg_30_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.234}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.234}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.272}
    {} {Slack Time} {0.038}
  END_SLK_CLC
  SLK 0.038
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.038} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.038} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.011} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.011} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.087} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.087} {} {} {} 
    INST {u_survik/U4} {A} {^} {Y} {v} {} {INVX2} {0.067} {0.000} {0.066} {} {0.192} {0.154} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n37} {} {0.000} {0.000} {0.066} {0.016} {0.192} {0.154} {} {} {} 
    INST {u_survik/U5} {A} {v} {Y} {^} {} {INVX6} {0.079} {0.000} {0.077} {} {0.272} {0.234} {} {15} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n38} {} {0.000} {0.000} {0.077} {0.049} {0.272} {0.234} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.038} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.038} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.038} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.038} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 237
PATH 238
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_spare_config_reg_31_} {CK}
  ENDPT {u_survik/o_spare_config_reg_31_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.234}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.234}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.272}
    {} {Slack Time} {0.038}
  END_SLK_CLC
  SLK 0.038
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.038} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.038} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {0.011} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {0.011} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.087} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.087} {} {} {} 
    INST {u_survik/U4} {A} {^} {Y} {v} {} {INVX2} {0.067} {0.000} {0.066} {} {0.192} {0.154} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n37} {} {0.000} {0.000} {0.066} {0.016} {0.192} {0.154} {} {} {} 
    INST {u_survik/U5} {A} {v} {Y} {^} {} {INVX6} {0.079} {0.000} {0.077} {} {0.272} {0.234} {} {15} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n38} {} {0.000} {0.000} {0.077} {0.049} {0.272} {0.234} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.038} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.038} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.038} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.038} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 238
PATH 239
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_adj_config_reg_11_} {CK}
  ENDPT {u_survik/o_adj_config_reg_11_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.293}
    {} {Slack Time} {0.061}
  END_SLK_CLC
  SLK 0.061
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.061} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.061} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.012} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.012} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.064} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.064} {} {} {} 
    INST {u_survik/U3} {A} {^} {Y} {^} {} {BUFX8} {0.168} {0.000} {0.100} {} {0.293} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n39} {} {0.000} {0.000} {0.100} {0.075} {0.293} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.061} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.061} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.061} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 239
PATH 240
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_spare_config_reg_3_} {CK}
  ENDPT {u_survik/o_spare_config_reg_3_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.293}
    {} {Slack Time} {0.061}
  END_SLK_CLC
  SLK 0.061
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.061} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.061} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.012} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.012} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.064} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.064} {} {} {} 
    INST {u_survik/U3} {A} {^} {Y} {^} {} {BUFX8} {0.168} {0.000} {0.100} {} {0.293} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n39} {} {0.000} {0.000} {0.100} {0.075} {0.293} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.061} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.061} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.061} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 240
PATH 241
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_spare_config_reg_4_} {CK}
  ENDPT {u_survik/o_spare_config_reg_4_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.293}
    {} {Slack Time} {0.061}
  END_SLK_CLC
  SLK 0.061
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.061} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.061} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.012} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.012} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.064} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.064} {} {} {} 
    INST {u_survik/U3} {A} {^} {Y} {^} {} {BUFX8} {0.168} {0.000} {0.100} {} {0.293} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n39} {} {0.000} {0.000} {0.100} {0.075} {0.293} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.061} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.061} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.061} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 241
PATH 242
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_spare_config_reg_5_} {CK}
  ENDPT {u_survik/o_spare_config_reg_5_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.293}
    {} {Slack Time} {0.061}
  END_SLK_CLC
  SLK 0.061
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.061} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.061} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.012} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.012} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.064} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.064} {} {} {} 
    INST {u_survik/U3} {A} {^} {Y} {^} {} {BUFX8} {0.168} {0.000} {0.100} {} {0.293} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n39} {} {0.000} {0.000} {0.100} {0.075} {0.293} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.061} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.061} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.061} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 242
PATH 243
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_spare_config_reg_6_} {CK}
  ENDPT {u_survik/o_spare_config_reg_6_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.293}
    {} {Slack Time} {0.061}
  END_SLK_CLC
  SLK 0.061
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.061} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.061} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.012} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.012} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.064} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.064} {} {} {} 
    INST {u_survik/U3} {A} {^} {Y} {^} {} {BUFX8} {0.168} {0.000} {0.100} {} {0.293} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n39} {} {0.000} {0.000} {0.100} {0.075} {0.293} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.061} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.061} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.061} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 243
PATH 244
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_spare_config_reg_7_} {CK}
  ENDPT {u_survik/o_spare_config_reg_7_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.293}
    {} {Slack Time} {0.061}
  END_SLK_CLC
  SLK 0.061
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.061} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.061} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.012} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.012} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.064} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.064} {} {} {} 
    INST {u_survik/U3} {A} {^} {Y} {^} {} {BUFX8} {0.168} {0.000} {0.100} {} {0.293} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n39} {} {0.000} {0.000} {0.100} {0.075} {0.293} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.061} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.061} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.061} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 244
PATH 245
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_spare_config_reg_8_} {CK}
  ENDPT {u_survik/o_spare_config_reg_8_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.293}
    {} {Slack Time} {0.061}
  END_SLK_CLC
  SLK 0.061
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.061} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.061} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.012} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.012} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.064} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.064} {} {} {} 
    INST {u_survik/U3} {A} {^} {Y} {^} {} {BUFX8} {0.168} {0.000} {0.100} {} {0.293} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n39} {} {0.000} {0.000} {0.100} {0.075} {0.293} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.061} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.061} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.061} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 245
PATH 246
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_spare_config_reg_9_} {CK}
  ENDPT {u_survik/o_spare_config_reg_9_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.293}
    {} {Slack Time} {0.061}
  END_SLK_CLC
  SLK 0.061
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.061} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.061} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.012} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.012} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.064} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.064} {} {} {} 
    INST {u_survik/U3} {A} {^} {Y} {^} {} {BUFX8} {0.168} {0.000} {0.100} {} {0.293} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n39} {} {0.000} {0.000} {0.100} {0.075} {0.293} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.061} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.061} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.061} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 246
PATH 247
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_spare_config_reg_12_} {CK}
  ENDPT {u_survik/o_spare_config_reg_12_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.293}
    {} {Slack Time} {0.061}
  END_SLK_CLC
  SLK 0.061
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.061} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.061} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.012} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.012} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.064} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.064} {} {} {} 
    INST {u_survik/U3} {A} {^} {Y} {^} {} {BUFX8} {0.168} {0.000} {0.100} {} {0.293} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n39} {} {0.000} {0.000} {0.100} {0.075} {0.293} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.061} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.061} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.061} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 247
PATH 248
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_spare_config_reg_13_} {CK}
  ENDPT {u_survik/o_spare_config_reg_13_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.293}
    {} {Slack Time} {0.061}
  END_SLK_CLC
  SLK 0.061
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.061} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.061} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.012} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.012} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.064} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.064} {} {} {} 
    INST {u_survik/U3} {A} {^} {Y} {^} {} {BUFX8} {0.168} {0.000} {0.100} {} {0.293} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n39} {} {0.000} {0.000} {0.100} {0.075} {0.293} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.061} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.061} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.061} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 248
PATH 249
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_spare_config_reg_14_} {CK}
  ENDPT {u_survik/o_spare_config_reg_14_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.293}
    {} {Slack Time} {0.061}
  END_SLK_CLC
  SLK 0.061
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.061} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.061} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.012} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.012} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.064} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.064} {} {} {} 
    INST {u_survik/U3} {A} {^} {Y} {^} {} {BUFX8} {0.168} {0.000} {0.100} {} {0.293} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n39} {} {0.000} {0.000} {0.100} {0.075} {0.293} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.061} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.061} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.061} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 249
PATH 250
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_spare_config_reg_15_} {CK}
  ENDPT {u_survik/o_spare_config_reg_15_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.293}
    {} {Slack Time} {0.061}
  END_SLK_CLC
  SLK 0.061
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.061} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.061} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.012} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.012} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.064} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.064} {} {} {} 
    INST {u_survik/U3} {A} {^} {Y} {^} {} {BUFX8} {0.168} {0.000} {0.100} {} {0.293} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n39} {} {0.000} {0.000} {0.100} {0.075} {0.293} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.061} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.061} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.061} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 250
PATH 251
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_spare_config_reg_18_} {CK}
  ENDPT {u_survik/o_spare_config_reg_18_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.293}
    {} {Slack Time} {0.061}
  END_SLK_CLC
  SLK 0.061
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.061} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.061} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.012} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.012} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.064} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.064} {} {} {} 
    INST {u_survik/U3} {A} {^} {Y} {^} {} {BUFX8} {0.168} {0.000} {0.100} {} {0.293} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n39} {} {0.000} {0.000} {0.100} {0.075} {0.293} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.061} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.061} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.061} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 251
PATH 252
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_spare_config_reg_19_} {CK}
  ENDPT {u_survik/o_spare_config_reg_19_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.293}
    {} {Slack Time} {0.061}
  END_SLK_CLC
  SLK 0.061
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.061} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.061} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.012} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.012} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.064} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.064} {} {} {} 
    INST {u_survik/U3} {A} {^} {Y} {^} {} {BUFX8} {0.168} {0.000} {0.100} {} {0.293} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n39} {} {0.000} {0.000} {0.100} {0.075} {0.293} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.061} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.061} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.061} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 252
PATH 253
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_spare_config_reg_20_} {CK}
  ENDPT {u_survik/o_spare_config_reg_20_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.293}
    {} {Slack Time} {0.061}
  END_SLK_CLC
  SLK 0.061
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.061} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.061} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.012} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.012} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.064} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.064} {} {} {} 
    INST {u_survik/U3} {A} {^} {Y} {^} {} {BUFX8} {0.168} {0.000} {0.100} {} {0.293} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n39} {} {0.000} {0.000} {0.100} {0.075} {0.293} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.061} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.061} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.061} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 253
PATH 254
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_spare_config_reg_21_} {CK}
  ENDPT {u_survik/o_spare_config_reg_21_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.293}
    {} {Slack Time} {0.061}
  END_SLK_CLC
  SLK 0.061
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.061} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.061} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.012} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.012} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.064} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.064} {} {} {} 
    INST {u_survik/U3} {A} {^} {Y} {^} {} {BUFX8} {0.168} {0.000} {0.100} {} {0.293} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n39} {} {0.000} {0.000} {0.100} {0.075} {0.293} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.061} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.061} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.061} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 254
PATH 255
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_spare_config_reg_22_} {CK}
  ENDPT {u_survik/o_spare_config_reg_22_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.293}
    {} {Slack Time} {0.061}
  END_SLK_CLC
  SLK 0.061
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.061} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.061} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.012} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.012} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.064} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.064} {} {} {} 
    INST {u_survik/U3} {A} {^} {Y} {^} {} {BUFX8} {0.168} {0.000} {0.100} {} {0.293} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n39} {} {0.000} {0.000} {0.100} {0.075} {0.293} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.061} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.061} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.061} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 255
PATH 256
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_spare_config_reg_23_} {CK}
  ENDPT {u_survik/o_spare_config_reg_23_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.293}
    {} {Slack Time} {0.061}
  END_SLK_CLC
  SLK 0.061
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.061} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.061} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.012} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.012} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.064} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.064} {} {} {} 
    INST {u_survik/U3} {A} {^} {Y} {^} {} {BUFX8} {0.168} {0.000} {0.100} {} {0.293} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n39} {} {0.000} {0.000} {0.100} {0.075} {0.293} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.061} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.061} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.061} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 256
PATH 257
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_spare_config_reg_26_} {CK}
  ENDPT {u_survik/o_spare_config_reg_26_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.293}
    {} {Slack Time} {0.061}
  END_SLK_CLC
  SLK 0.061
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.061} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.061} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.012} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.012} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.064} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.064} {} {} {} 
    INST {u_survik/U3} {A} {^} {Y} {^} {} {BUFX8} {0.168} {0.000} {0.100} {} {0.293} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n39} {} {0.000} {0.000} {0.100} {0.075} {0.293} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.061} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.061} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.061} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 257
PATH 258
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_spare_config_reg_27_} {CK}
  ENDPT {u_survik/o_spare_config_reg_27_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.293}
    {} {Slack Time} {0.061}
  END_SLK_CLC
  SLK 0.061
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.061} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.061} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.012} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.012} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.064} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.064} {} {} {} 
    INST {u_survik/U3} {A} {^} {Y} {^} {} {BUFX8} {0.168} {0.000} {0.100} {} {0.293} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n39} {} {0.000} {0.000} {0.100} {0.075} {0.293} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.061} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.061} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.061} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 258
PATH 259
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_spare_config_reg_28_} {CK}
  ENDPT {u_survik/o_spare_config_reg_28_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.293}
    {} {Slack Time} {0.061}
  END_SLK_CLC
  SLK 0.061
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.061} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.061} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.012} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.012} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.064} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.064} {} {} {} 
    INST {u_survik/U3} {A} {^} {Y} {^} {} {BUFX8} {0.168} {0.000} {0.100} {} {0.293} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n39} {} {0.000} {0.000} {0.100} {0.075} {0.293} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.061} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.061} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.061} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 259
PATH 260
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_spare_config_reg_29_} {CK}
  ENDPT {u_survik/o_spare_config_reg_29_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.293}
    {} {Slack Time} {0.061}
  END_SLK_CLC
  SLK 0.061
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.061} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.061} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.012} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.012} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.064} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.064} {} {} {} 
    INST {u_survik/U3} {A} {^} {Y} {^} {} {BUFX8} {0.168} {0.000} {0.100} {} {0.293} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n39} {} {0.000} {0.000} {0.100} {0.075} {0.293} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.061} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.061} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.061} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 260
PATH 261
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {u_survik/o_dbg_config_reg_0_} {CK}
  ENDPT {u_survik/o_dbg_config_reg_0_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.293}
    {} {Slack Time} {0.061}
  END_SLK_CLC
  SLK 0.061
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.061} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.061} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.012} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.012} {} {} {} 
    INST {U74} {A} {v} {Y} {^} {} {INVX8} {0.076} {0.000} {0.073} {} {0.125} {0.064} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.073} {0.063} {0.125} {0.064} {} {} {} 
    INST {u_survik/U3} {A} {^} {Y} {^} {} {BUFX8} {0.168} {0.000} {0.100} {} {0.293} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n39} {} {0.000} {0.000} {0.100} {0.075} {0.293} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.061} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.022} {0.000} {0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 261
PATH 262
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_0_data_reg_14_} {CK}
  ENDPT {f32_mux_0_data_reg_14_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U17} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n861} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 262
PATH 263
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_0_data_reg_13_} {CK}
  ENDPT {f32_mux_0_data_reg_13_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U18} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n860} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 263
PATH 264
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_0_data_reg_12_} {CK}
  ENDPT {f32_mux_0_data_reg_12_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U19} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n859} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 264
PATH 265
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_0_data_reg_11_} {CK}
  ENDPT {f32_mux_0_data_reg_11_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U17} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n861} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 265
PATH 266
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_0_data_reg_10_} {CK}
  ENDPT {f32_mux_0_data_reg_10_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U18} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n860} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 266
PATH 267
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_0_data_reg_9_} {CK}
  ENDPT {f32_mux_0_data_reg_9_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U19} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n859} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 267
PATH 268
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_0_data_reg_8_} {CK}
  ENDPT {f32_mux_0_data_reg_8_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U17} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n861} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 268
PATH 269
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_0_data_reg_7_} {CK}
  ENDPT {f32_mux_0_data_reg_7_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U18} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n860} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 269
PATH 270
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_0_data_reg_6_} {CK}
  ENDPT {f32_mux_0_data_reg_6_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U19} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n859} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 270
PATH 271
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_0_data_reg_5_} {CK}
  ENDPT {f32_mux_0_data_reg_5_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U17} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n861} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 271
PATH 272
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_0_data_reg_4_} {CK}
  ENDPT {f32_mux_0_data_reg_4_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U18} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n860} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 272
PATH 273
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_0_data_reg_3_} {CK}
  ENDPT {f32_mux_0_data_reg_3_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U19} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n859} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 273
PATH 274
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_0_data_reg_2_} {CK}
  ENDPT {f32_mux_0_data_reg_2_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U17} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n861} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 274
PATH 275
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_0_data_reg_1_} {CK}
  ENDPT {f32_mux_0_data_reg_1_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U18} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n860} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 275
PATH 276
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_0_data_reg_0_} {CK}
  ENDPT {f32_mux_0_data_reg_0_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U19} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n859} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 276
PATH 277
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_0_data_reg_18_} {CK}
  ENDPT {f32_mux_0_data_reg_18_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U17} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n861} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 277
PATH 278
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_0_data_reg_19_} {CK}
  ENDPT {f32_mux_0_data_reg_19_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U17} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n861} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 278
PATH 279
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_0_data_reg_20_} {CK}
  ENDPT {f32_mux_0_data_reg_20_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U17} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n861} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 279
PATH 280
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_0_data_reg_21_} {CK}
  ENDPT {f32_mux_0_data_reg_21_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U17} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n861} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 280
PATH 281
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_0_data_reg_22_} {CK}
  ENDPT {f32_mux_0_data_reg_22_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U17} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n861} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 281
PATH 282
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_0_data_reg_23_} {CK}
  ENDPT {f32_mux_0_data_reg_23_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U17} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n861} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 282
PATH 283
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_0_data_reg_24_} {CK}
  ENDPT {f32_mux_0_data_reg_24_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U17} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n861} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 283
PATH 284
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_0_data_reg_25_} {CK}
  ENDPT {f32_mux_0_data_reg_25_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U17} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n861} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 284
PATH 285
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_0_data_reg_26_} {CK}
  ENDPT {f32_mux_0_data_reg_26_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U17} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n861} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 285
PATH 286
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_0_data_reg_27_} {CK}
  ENDPT {f32_mux_0_data_reg_27_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U17} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n861} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 286
PATH 287
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_0_data_reg_28_} {CK}
  ENDPT {f32_mux_0_data_reg_28_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U17} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n861} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 287
PATH 288
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_0_data_reg_29_} {CK}
  ENDPT {f32_mux_0_data_reg_29_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U17} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n861} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 288
PATH 289
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_0_data_reg_30_} {CK}
  ENDPT {f32_mux_0_data_reg_30_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U17} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n861} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 289
PATH 290
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_0_data_reg_31_} {CK}
  ENDPT {f32_mux_0_data_reg_31_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U17} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n861} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 290
PATH 291
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {o_reg_read_reg} {CK}
  ENDPT {o_reg_read_reg} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U17} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n861} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.022} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 291
PATH 292
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_1_data_reg_31_} {CK}
  ENDPT {f32_mux_1_data_reg_31_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U17} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n861} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 292
PATH 293
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_1_data_reg_30_} {CK}
  ENDPT {f32_mux_1_data_reg_30_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U17} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n861} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 293
PATH 294
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_1_data_reg_29_} {CK}
  ENDPT {f32_mux_1_data_reg_29_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U17} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n861} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 294
PATH 295
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_1_data_reg_28_} {CK}
  ENDPT {f32_mux_1_data_reg_28_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U18} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n860} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 295
PATH 296
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_1_data_reg_27_} {CK}
  ENDPT {f32_mux_1_data_reg_27_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U18} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n860} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 296
PATH 297
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_1_data_reg_26_} {CK}
  ENDPT {f32_mux_1_data_reg_26_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U18} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n860} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 297
PATH 298
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_1_data_reg_25_} {CK}
  ENDPT {f32_mux_1_data_reg_25_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U18} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n860} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 298
PATH 299
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_1_data_reg_24_} {CK}
  ENDPT {f32_mux_1_data_reg_24_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U18} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n860} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 299
PATH 300
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_1_data_reg_23_} {CK}
  ENDPT {f32_mux_1_data_reg_23_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U18} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n860} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 300
PATH 301
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_1_data_reg_22_} {CK}
  ENDPT {f32_mux_1_data_reg_22_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U18} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n860} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 301
PATH 302
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_1_data_reg_21_} {CK}
  ENDPT {f32_mux_1_data_reg_21_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U18} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n860} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 302
PATH 303
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_1_data_reg_20_} {CK}
  ENDPT {f32_mux_1_data_reg_20_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U18} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n860} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 303
PATH 304
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_1_data_reg_19_} {CK}
  ENDPT {f32_mux_1_data_reg_19_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U18} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n860} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 304
PATH 305
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_1_data_reg_18_} {CK}
  ENDPT {f32_mux_1_data_reg_18_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U18} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n860} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 305
PATH 306
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_1_data_reg_17_} {CK}
  ENDPT {f32_mux_1_data_reg_17_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U18} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n860} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 306
PATH 307
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_1_data_reg_16_} {CK}
  ENDPT {f32_mux_1_data_reg_16_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U18} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n860} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 307
PATH 308
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_1_data_reg_15_} {CK}
  ENDPT {f32_mux_1_data_reg_15_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U18} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n860} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 308
PATH 309
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_1_data_reg_14_} {CK}
  ENDPT {f32_mux_1_data_reg_14_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U18} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n860} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 309
PATH 310
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_1_data_reg_13_} {CK}
  ENDPT {f32_mux_1_data_reg_13_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U18} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n860} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 310
PATH 311
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_1_data_reg_12_} {CK}
  ENDPT {f32_mux_1_data_reg_12_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U18} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n860} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 311
PATH 312
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_1_data_reg_11_} {CK}
  ENDPT {f32_mux_1_data_reg_11_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U19} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n859} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 312
PATH 313
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_1_data_reg_10_} {CK}
  ENDPT {f32_mux_1_data_reg_10_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U19} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n859} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 313
PATH 314
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_1_data_reg_9_} {CK}
  ENDPT {f32_mux_1_data_reg_9_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U19} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n859} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 314
PATH 315
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_1_data_reg_8_} {CK}
  ENDPT {f32_mux_1_data_reg_8_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U19} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n859} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 315
PATH 316
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_1_data_reg_7_} {CK}
  ENDPT {f32_mux_1_data_reg_7_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U19} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n859} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 316
PATH 317
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_1_data_reg_6_} {CK}
  ENDPT {f32_mux_1_data_reg_6_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U19} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n859} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 317
PATH 318
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_1_data_reg_5_} {CK}
  ENDPT {f32_mux_1_data_reg_5_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U19} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n859} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 318
PATH 319
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_1_data_reg_4_} {CK}
  ENDPT {f32_mux_1_data_reg_4_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U19} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n859} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 319
PATH 320
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_1_data_reg_3_} {CK}
  ENDPT {f32_mux_1_data_reg_3_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U19} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n859} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 320
PATH 321
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_1_data_reg_2_} {CK}
  ENDPT {f32_mux_1_data_reg_2_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U19} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n859} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 321
PATH 322
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_1_data_reg_1_} {CK}
  ENDPT {f32_mux_1_data_reg_1_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U19} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n859} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 322
PATH 323
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f32_mux_1_data_reg_0_} {CK}
  ENDPT {f32_mux_1_data_reg_0_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U19} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n859} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 323
PATH 324
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f_err_ack_reg} {CK}
  ENDPT {f_err_ack_reg} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U19} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n859} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.022} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 324
PATH 325
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {o_reg_addr_reg_0_} {CK}
  ENDPT {o_reg_addr_reg_0_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U19} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n859} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.014} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 325
PATH 326
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {o_reg_addr_reg_1_} {CK}
  ENDPT {o_reg_addr_reg_1_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U19} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n859} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.014} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 326
PATH 327
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {o_reg_addr_reg_2_} {CK}
  ENDPT {o_reg_addr_reg_2_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U19} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n859} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.014} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 327
PATH 328
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {o_reg_addr_reg_3_} {CK}
  ENDPT {o_reg_addr_reg_3_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U19} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n859} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.014} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 328
PATH 329
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {o_reg_addr_reg_4_} {CK}
  ENDPT {o_reg_addr_reg_4_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U19} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n859} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.062} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.062} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.014} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 329
PATH 330
  VIEW  default
  CHECK_TYPE {Removal Check}
  REF {f_state_reg_0_} {CK}
  ENDPT {f_state_reg_0_} {RN} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_reset_} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Removal} {0.232}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.232}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.294}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_reset_} {^} {} {} {i_reset_} {} {} {} {0.003} {0.011} {0.000} {-0.062} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_reset_} {} {0.000} {0.000} {0.003} {0.011} {0.000} {-0.062} {} {} {} 
    INST {U13} {A} {^} {Y} {v} {} {INVX4} {0.049} {0.000} {0.061} {} {0.049} {-0.013} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.061} {0.031} {0.049} {-0.013} {} {} {} 
    INST {U14} {A} {v} {Y} {^} {} {INVX2} {0.076} {0.000} {0.074} {} {0.125} {0.063} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.074} {0.016} {0.125} {0.063} {} {} {} 
    INST {U18} {A} {^} {Y} {^} {} {BUFX8} {0.169} {0.000} {0.100} {} {0.294} {0.232} {} {23} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n860} {} {0.000} {0.000} {0.100} {0.075} {0.294} {0.232} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.062} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.022} {0.000} {0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 330
PATH 331
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {n_write_reg} {CK}
  ENDPT {n_write_reg} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_strb} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.099}
    {} {Slack Time} {0.084}
  END_SLK_CLC
  SLK 0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_strb} {v} {} {} {i_wr_strb} {} {} {} {0.003} {0.009} {0.000} {-0.084} {} {4} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_strb} {} {0.000} {0.000} {0.003} {0.009} {0.000} {-0.084} {} {} {} 
    INST {U231} {B0} {v} {Y} {v} {} {AO21X1} {0.099} {0.000} {0.039} {} {0.099} {0.015} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n842} {} {0.000} {0.000} {0.039} {0.002} {0.099} {0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.084} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.022} {0.000} {0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 331
PATH 332
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_27_} {CK}
  ENDPT {f32_mux_0_data_reg_27_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_spare_config[27]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.016}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.016}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.105}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_spare_config[27]} {v} {} {} {i_spare_config[27]} {} {} {} {0.003} {0.003} {0.000} {-0.089} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_spare_config[27]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.089} {} {} {} 
    INST {U283} {B1} {v} {Y} {^} {} {AOI22X1} {0.051} {0.000} {0.057} {} {0.051} {-0.038} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n211} {} {0.000} {0.000} {0.057} {0.003} {0.051} {-0.038} {} {} {} 
    INST {U103} {B} {^} {Y} {v} {} {NAND2X1} {0.054} {0.000} {0.048} {} {0.105} {0.016} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N449} {} {0.000} {0.000} {0.048} {0.002} {0.105} {0.016} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.089} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.089} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.089} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 332
PATH 333
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_28_} {CK}
  ENDPT {f32_mux_0_data_reg_28_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_spare_config[28]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.016}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.016}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.105}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_spare_config[28]} {v} {} {} {i_spare_config[28]} {} {} {} {0.003} {0.003} {0.000} {-0.089} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_spare_config[28]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.089} {} {} {} 
    INST {U288} {B1} {v} {Y} {^} {} {AOI22X1} {0.051} {0.000} {0.057} {} {0.051} {-0.038} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n219} {} {0.000} {0.000} {0.057} {0.003} {0.051} {-0.038} {} {} {} 
    INST {U104} {B} {^} {Y} {v} {} {NAND2X1} {0.054} {0.000} {0.048} {} {0.105} {0.016} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N450} {} {0.000} {0.000} {0.048} {0.002} {0.105} {0.016} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.089} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.089} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.089} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 333
PATH 334
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_29_} {CK}
  ENDPT {f32_mux_0_data_reg_29_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_spare_config[29]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.016}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.016}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.105}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_spare_config[29]} {v} {} {} {i_spare_config[29]} {} {} {} {0.003} {0.003} {0.000} {-0.089} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_spare_config[29]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.089} {} {} {} 
    INST {U287} {B1} {v} {Y} {^} {} {AOI22X1} {0.051} {0.000} {0.057} {} {0.051} {-0.038} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n215} {} {0.000} {0.000} {0.057} {0.003} {0.051} {-0.038} {} {} {} 
    INST {U105} {B} {^} {Y} {v} {} {NAND2X1} {0.054} {0.000} {0.048} {} {0.105} {0.016} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N451} {} {0.000} {0.000} {0.048} {0.002} {0.105} {0.016} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.089} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.089} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.089} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 334
PATH 335
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_30_} {CK}
  ENDPT {f32_mux_0_data_reg_30_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_spare_config[30]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.016}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.016}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.105}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_spare_config[30]} {v} {} {} {i_spare_config[30]} {} {} {} {0.003} {0.003} {0.000} {-0.089} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_spare_config[30]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.089} {} {} {} 
    INST {U285} {B1} {v} {Y} {^} {} {AOI22X1} {0.051} {0.000} {0.057} {} {0.051} {-0.038} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n213} {} {0.000} {0.000} {0.057} {0.003} {0.051} {-0.038} {} {} {} 
    INST {U106} {B} {^} {Y} {v} {} {NAND2X1} {0.054} {0.000} {0.048} {} {0.105} {0.016} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N452} {} {0.000} {0.000} {0.048} {0.002} {0.105} {0.016} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.089} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.089} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.089} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 335
PATH 336
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {clk_gate_data} {CK}
  ENDPT {clk_gate_data} {SE} {TLATNTSCAX12} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.109}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.109}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.109}
  END_SLK_CLC
  SLK 0.109
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.109} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.109} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.109} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.109} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 336
PATH 337
  VIEW  default
  CHECK_TYPE {Clock Gating Hold Check}
  REF {clk_gate_data} {CK}
  ENDPT {clk_gate_data} {E} {TLATNTSCAX12} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_strb} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Clock Gating Hold} {-0.109}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.109}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.109}
  END_SLK_CLC
  SLK 0.109
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_strb} {v} {} {} {i_wr_strb} {} {} {} {0.003} {0.009} {0.000} {-0.109} {} {4} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_strb} {} {0.000} {0.000} {0.003} {0.009} {0.000} {-0.109} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.109} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.109} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 337
PATH 338
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {clk_gate_addr} {CK}
  ENDPT {clk_gate_addr} {SE} {TLATNTSCAX12} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.109}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.109}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.109}
  END_SLK_CLC
  SLK 0.109
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.109} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.109} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.109} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.109} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 338
PATH 339
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {clk_gate_mux} {CK}
  ENDPT {clk_gate_mux} {SE} {TLATNTSCAX12} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.109}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.109}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.109}
  END_SLK_CLC
  SLK 0.109
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.109} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.109} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.109} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.109} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 339
PATH 340
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/clk_gate_config} {CK}
  ENDPT {u_survik/clk_gate_config} {SE} {TLATNTSCAX12} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.109}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.109}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.109}
  END_SLK_CLC
  SLK 0.109
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.109} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.109} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.109} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.109} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 340
PATH 341
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/clk_gate_spare_config} {CK}
  ENDPT {u_survik/clk_gate_spare_config} {SE} {TLATNTSCAX12} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {scan_enable} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.109}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.109}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.000}
    {} {Slack Time} {0.109}
  END_SLK_CLC
  SLK 0.109
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {scan_enable} {v} {} {} {scan_enable} {} {} {} {0.003} {0.397} {0.000} {-0.109} {} {165} {(0.00, 0.00) } 
    NET {} {} {} {} {} {scan_enable} {} {0.000} {0.000} {0.003} {0.397} {0.000} {-0.109} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.109} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.109} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 341
PATH 342
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_0_} {CK}
  ENDPT {f32_mux_0_data_reg_0_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_2[0]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.015}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.015}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.134}
    {} {Slack Time} {0.119}
  END_SLK_CLC
  SLK 0.119
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_2[0]} {v} {} {} {i_hisbuf2_2[0]} {} {} {} {0.003} {0.002} {0.000} {-0.119} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_2[0]} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.119} {} {} {} 
    INST {U845} {A1} {v} {Y} {v} {} {AO21X1} {0.134} {0.000} {0.039} {} {0.134} {0.015} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N422} {} {0.000} {0.000} {0.039} {0.002} {0.134} {0.015} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.119} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.119} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.119} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.119} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 342
PATH 343
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f_ack_reg} {CK}
  ENDPT {f_ack_reg} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_strb} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.140}
    {} {Slack Time} {0.135}
  END_SLK_CLC
  SLK 0.135
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_strb} {^} {} {} {i_wr_strb} {} {} {} {0.003} {0.009} {0.000} {-0.135} {} {4} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_strb} {} {0.000} {0.000} {0.003} {0.009} {0.000} {-0.135} {} {} {} 
    INST {U223} {B} {^} {Y} {v} {} {NOR2X1} {0.054} {0.000} {0.066} {} {0.053} {-0.081} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n150} {} {0.000} {0.000} {0.066} {0.008} {0.053} {-0.081} {} {} {} 
    INST {U225} {A} {v} {Y} {^} {} {INVX2} {0.053} {0.000} {0.044} {} {0.106} {-0.029} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N410} {} {0.000} {0.000} {0.044} {0.007} {0.106} {-0.029} {} {} {} 
    INST {U230} {B} {^} {Y} {v} {} {NOR2X1} {0.033} {0.000} {0.027} {} {0.140} {0.005} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N408} {} {0.000} {0.000} {0.027} {0.002} {0.140} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.135} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.022} {0.000} {0.135} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 343
PATH 344
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f_state_reg_1_} {CK}
  ENDPT {f_state_reg_1_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_strb} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.005}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.140}
    {} {Slack Time} {0.135}
  END_SLK_CLC
  SLK 0.135
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_strb} {^} {} {} {i_wr_strb} {} {} {} {0.003} {0.009} {0.000} {-0.135} {} {4} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_strb} {} {0.000} {0.000} {0.003} {0.009} {0.000} {-0.135} {} {} {} 
    INST {U223} {B} {^} {Y} {v} {} {NOR2X1} {0.054} {0.000} {0.066} {} {0.053} {-0.081} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n150} {} {0.000} {0.000} {0.066} {0.008} {0.053} {-0.081} {} {} {} 
    INST {U225} {A} {v} {Y} {^} {} {INVX2} {0.053} {0.000} {0.044} {} {0.106} {-0.029} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N410} {} {0.000} {0.000} {0.044} {0.007} {0.106} {-0.029} {} {} {} 
    INST {U226} {B} {^} {Y} {v} {} {NOR2X1} {0.033} {0.000} {0.027} {} {0.140} {0.005} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N406} {} {0.000} {0.000} {0.027} {0.002} {0.140} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.135} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.022} {0.000} {0.135} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 344
PATH 345
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_24_} {CK}
  ENDPT {f32_mux_0_data_reg_24_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf3_1[24]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.018}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.018}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {0.139}
  END_SLK_CLC
  SLK 0.139
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf3_1[24]} {v} {} {} {i_hisbuf3_1[24]} {} {} {} {0.003} {0.003} {0.000} {-0.139} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf3_1[24]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.139} {} {} {} 
    INST {U211} {B1} {v} {Y} {^} {} {AOI22X1} {0.052} {0.000} {0.058} {} {0.052} {-0.087} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n139} {} {0.000} {0.000} {0.058} {0.003} {0.052} {-0.087} {} {} {} 
    INST {U212} {C0} {^} {Y} {v} {} {OAI211X1} {0.069} {0.000} {0.069} {} {0.120} {-0.018} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N446} {} {0.000} {0.000} {0.069} {0.002} {0.120} {-0.018} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.139} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.139} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.139} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.139} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 345
PATH 346
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_25_} {CK}
  ENDPT {f32_mux_0_data_reg_25_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf3_1[25]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.018}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.018}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {0.139}
  END_SLK_CLC
  SLK 0.139
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf3_1[25]} {v} {} {} {i_hisbuf3_1[25]} {} {} {} {0.003} {0.003} {0.000} {-0.139} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf3_1[25]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.139} {} {} {} 
    INST {U221} {B1} {v} {Y} {^} {} {AOI22X1} {0.052} {0.000} {0.058} {} {0.052} {-0.087} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n147} {} {0.000} {0.000} {0.058} {0.003} {0.052} {-0.087} {} {} {} 
    INST {U222} {C0} {^} {Y} {v} {} {OAI211X1} {0.069} {0.000} {0.069} {} {0.120} {-0.018} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N447} {} {0.000} {0.000} {0.069} {0.002} {0.120} {-0.018} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.139} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.139} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.139} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.139} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 346
PATH 347
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_26_} {CK}
  ENDPT {f32_mux_0_data_reg_26_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf3_1[26]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.018}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.018}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {0.139}
  END_SLK_CLC
  SLK 0.139
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf3_1[26]} {v} {} {} {i_hisbuf3_1[26]} {} {} {} {0.003} {0.003} {0.000} {-0.139} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf3_1[26]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.139} {} {} {} 
    INST {U216} {B1} {v} {Y} {^} {} {AOI22X1} {0.052} {0.000} {0.058} {} {0.052} {-0.087} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n143} {} {0.000} {0.000} {0.058} {0.003} {0.052} {-0.087} {} {} {} 
    INST {U217} {C0} {^} {Y} {v} {} {OAI211X1} {0.069} {0.000} {0.069} {} {0.120} {-0.018} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N448} {} {0.000} {0.000} {0.069} {0.002} {0.120} {-0.018} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.139} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.139} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.139} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.139} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 347
PATH 348
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_31_} {CK}
  ENDPT {f32_mux_0_data_reg_31_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf3_1[27]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.018}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.018}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {0.139}
  END_SLK_CLC
  SLK 0.139
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf3_1[27]} {v} {} {} {i_hisbuf3_1[27]} {} {} {} {0.003} {0.003} {0.000} {-0.139} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf3_1[27]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.139} {} {} {} 
    INST {U205} {B1} {v} {Y} {^} {} {AOI22X1} {0.052} {0.000} {0.058} {} {0.052} {-0.087} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n135} {} {0.000} {0.000} {0.058} {0.003} {0.052} {-0.087} {} {} {} 
    INST {U206} {C0} {^} {Y} {v} {} {OAI211X1} {0.069} {0.000} {0.069} {} {0.120} {-0.018} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N453} {} {0.000} {0.000} {0.069} {0.002} {0.120} {-0.018} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.139} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.139} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.139} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.139} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 348
PATH 349
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_11_} {CK}
  ENDPT {f32_data_reg_11_} {SI} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {raw_scan_en} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.004}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.150}
    {} {Slack Time} {0.154}
  END_SLK_CLC
  SLK 0.154
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {raw_scan_en} {v} {} {} {raw_scan_en} {} {} {} {0.003} {0.002} {0.000} {-0.154} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {raw_scan_en} {} {0.000} {0.000} {0.003} {0.002} {0.000} {-0.154} {} {} {} 
    INST {f32_data_reg_11__ti_over_mux} {S0} {v} {Y} {v} {} {MX2X2} {0.150} {0.000} {0.060} {} {0.150} {-0.004} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n1} {} {0.000} {0.000} {0.060} {0.002} {0.150} {-0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.154} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.154} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.154} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.154} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 349
PATH 350
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_23_} {CK}
  ENDPT {f32_mux_1_data_reg_23_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_4[23]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_4[23]} {v} {} {} {i_hisbuf2_4[23]} {} {} {} {0.003} {0.003} {0.000} {-0.163} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_4[23]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.163} {} {} {} 
    INST {U116} {B} {v} {Y} {^} {} {NAND2X1} {0.034} {0.000} {0.035} {} {0.035} {-0.129} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n399} {} {0.000} {0.000} {0.035} {0.003} {0.035} {-0.129} {} {} {} 
    INST {U115} {A} {^} {Y} {v} {} {NAND3X1} {0.086} {0.000} {0.084} {} {0.120} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N477} {} {0.000} {0.000} {0.084} {0.002} {0.120} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.163} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.163} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.163} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 350
PATH 351
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_22_} {CK}
  ENDPT {f32_mux_1_data_reg_22_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_4[22]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_4[22]} {v} {} {} {i_hisbuf2_4[22]} {} {} {} {0.003} {0.003} {0.000} {-0.163} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_4[22]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.163} {} {} {} 
    INST {U118} {B} {v} {Y} {^} {} {NAND2X1} {0.034} {0.000} {0.035} {} {0.035} {-0.129} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n412} {} {0.000} {0.000} {0.035} {0.003} {0.035} {-0.129} {} {} {} 
    INST {U117} {A} {^} {Y} {v} {} {NAND3X1} {0.086} {0.000} {0.084} {} {0.120} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N476} {} {0.000} {0.000} {0.084} {0.002} {0.120} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.163} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.163} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.163} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 351
PATH 352
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_21_} {CK}
  ENDPT {f32_mux_1_data_reg_21_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_4[21]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_4[21]} {v} {} {} {i_hisbuf2_4[21]} {} {} {} {0.003} {0.003} {0.000} {-0.163} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_4[21]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.163} {} {} {} 
    INST {U120} {B} {v} {Y} {^} {} {NAND2X1} {0.034} {0.000} {0.035} {} {0.035} {-0.129} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n559} {} {0.000} {0.000} {0.035} {0.003} {0.035} {-0.129} {} {} {} 
    INST {U119} {A} {^} {Y} {v} {} {NAND3X1} {0.086} {0.000} {0.084} {} {0.120} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N475} {} {0.000} {0.000} {0.084} {0.002} {0.120} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.163} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.163} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.163} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 352
PATH 353
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_20_} {CK}
  ENDPT {f32_mux_1_data_reg_20_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_4[20]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_4[20]} {v} {} {} {i_hisbuf2_4[20]} {} {} {} {0.003} {0.003} {0.000} {-0.163} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_4[20]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.163} {} {} {} 
    INST {U122} {B} {v} {Y} {^} {} {NAND2X1} {0.034} {0.000} {0.035} {} {0.035} {-0.129} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n546} {} {0.000} {0.000} {0.035} {0.003} {0.035} {-0.129} {} {} {} 
    INST {U121} {A} {^} {Y} {v} {} {NAND3X1} {0.086} {0.000} {0.084} {} {0.120} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N474} {} {0.000} {0.000} {0.084} {0.002} {0.120} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.163} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.163} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.163} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 353
PATH 354
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_19_} {CK}
  ENDPT {f32_mux_1_data_reg_19_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_4[19]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_4[19]} {v} {} {} {i_hisbuf2_4[19]} {} {} {} {0.003} {0.003} {0.000} {-0.163} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_4[19]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.163} {} {} {} 
    INST {U124} {B} {v} {Y} {^} {} {NAND2X1} {0.034} {0.000} {0.035} {} {0.035} {-0.129} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n520} {} {0.000} {0.000} {0.035} {0.003} {0.035} {-0.129} {} {} {} 
    INST {U123} {A} {^} {Y} {v} {} {NAND3X1} {0.086} {0.000} {0.084} {} {0.120} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N473} {} {0.000} {0.000} {0.084} {0.002} {0.120} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.163} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.163} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.163} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 354
PATH 355
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_18_} {CK}
  ENDPT {f32_mux_1_data_reg_18_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_4[18]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_4[18]} {v} {} {} {i_hisbuf2_4[18]} {} {} {} {0.003} {0.003} {0.000} {-0.163} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_4[18]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.163} {} {} {} 
    INST {U126} {B} {v} {Y} {^} {} {NAND2X1} {0.034} {0.000} {0.035} {} {0.035} {-0.129} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n533} {} {0.000} {0.000} {0.035} {0.003} {0.035} {-0.129} {} {} {} 
    INST {U125} {A} {^} {Y} {v} {} {NAND3X1} {0.086} {0.000} {0.084} {} {0.120} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N472} {} {0.000} {0.000} {0.084} {0.002} {0.120} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.163} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.163} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.163} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 355
PATH 356
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_17_} {CK}
  ENDPT {f32_mux_1_data_reg_17_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_4[17]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_4[17]} {v} {} {} {i_hisbuf2_4[17]} {} {} {} {0.003} {0.003} {0.000} {-0.163} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_4[17]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.163} {} {} {} 
    INST {U128} {B} {v} {Y} {^} {} {NAND2X1} {0.034} {0.000} {0.035} {} {0.035} {-0.129} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n573} {} {0.000} {0.000} {0.035} {0.003} {0.035} {-0.129} {} {} {} 
    INST {U127} {A} {^} {Y} {v} {} {NAND3X1} {0.086} {0.000} {0.084} {} {0.120} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N471} {} {0.000} {0.000} {0.084} {0.002} {0.120} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.163} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.163} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.163} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 356
PATH 357
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_16_} {CK}
  ENDPT {f32_mux_1_data_reg_16_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_4[16]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_4[16]} {v} {} {} {i_hisbuf2_4[16]} {} {} {} {0.003} {0.003} {0.000} {-0.163} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_4[16]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.163} {} {} {} 
    INST {U130} {B} {v} {Y} {^} {} {NAND2X1} {0.034} {0.000} {0.035} {} {0.035} {-0.129} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n586} {} {0.000} {0.000} {0.035} {0.003} {0.035} {-0.129} {} {} {} 
    INST {U129} {A} {^} {Y} {v} {} {NAND3X1} {0.086} {0.000} {0.084} {} {0.120} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N470} {} {0.000} {0.000} {0.084} {0.002} {0.120} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.163} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.163} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.163} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 357
PATH 358
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_15_} {CK}
  ENDPT {f32_mux_1_data_reg_15_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_4[15]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_4[15]} {v} {} {} {i_hisbuf2_4[15]} {} {} {} {0.003} {0.003} {0.000} {-0.163} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_4[15]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.163} {} {} {} 
    INST {U132} {B} {v} {Y} {^} {} {NAND2X1} {0.034} {0.000} {0.035} {} {0.035} {-0.129} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n600} {} {0.000} {0.000} {0.035} {0.003} {0.035} {-0.129} {} {} {} 
    INST {U131} {A} {^} {Y} {v} {} {NAND3X1} {0.086} {0.000} {0.084} {} {0.120} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N469} {} {0.000} {0.000} {0.084} {0.002} {0.120} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.163} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.163} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.163} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 358
PATH 359
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_14_} {CK}
  ENDPT {f32_mux_1_data_reg_14_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_4[14]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_4[14]} {v} {} {} {i_hisbuf2_4[14]} {} {} {} {0.003} {0.003} {0.000} {-0.163} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_4[14]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.163} {} {} {} 
    INST {U134} {B} {v} {Y} {^} {} {NAND2X1} {0.034} {0.000} {0.035} {} {0.035} {-0.129} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n690} {} {0.000} {0.000} {0.035} {0.003} {0.035} {-0.129} {} {} {} 
    INST {U133} {A} {^} {Y} {v} {} {NAND3X1} {0.086} {0.000} {0.084} {} {0.120} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N468} {} {0.000} {0.000} {0.084} {0.002} {0.120} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.163} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.163} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.163} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 359
PATH 360
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_13_} {CK}
  ENDPT {f32_mux_1_data_reg_13_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_4[13]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_4[13]} {v} {} {} {i_hisbuf2_4[13]} {} {} {} {0.003} {0.003} {0.000} {-0.163} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_4[13]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.163} {} {} {} 
    INST {U136} {B} {v} {Y} {^} {} {NAND2X1} {0.034} {0.000} {0.035} {} {0.035} {-0.129} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n749} {} {0.000} {0.000} {0.035} {0.003} {0.035} {-0.129} {} {} {} 
    INST {U135} {A} {^} {Y} {v} {} {NAND3X1} {0.086} {0.000} {0.084} {} {0.120} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N467} {} {0.000} {0.000} {0.084} {0.002} {0.120} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.163} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.163} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.163} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 360
PATH 361
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_12_} {CK}
  ENDPT {f32_mux_1_data_reg_12_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_4[12]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_4[12]} {v} {} {} {i_hisbuf2_4[12]} {} {} {} {0.003} {0.003} {0.000} {-0.163} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_4[12]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.163} {} {} {} 
    INST {U138} {B} {v} {Y} {^} {} {NAND2X1} {0.034} {0.000} {0.035} {} {0.035} {-0.129} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n703} {} {0.000} {0.000} {0.035} {0.003} {0.035} {-0.129} {} {} {} 
    INST {U137} {A} {^} {Y} {v} {} {NAND3X1} {0.086} {0.000} {0.084} {} {0.120} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N466} {} {0.000} {0.000} {0.084} {0.002} {0.120} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.163} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.163} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.163} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 361
PATH 362
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_11_} {CK}
  ENDPT {f32_mux_1_data_reg_11_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_4[11]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_4[11]} {v} {} {} {i_hisbuf2_4[11]} {} {} {} {0.003} {0.003} {0.000} {-0.163} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_4[11]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.163} {} {} {} 
    INST {U140} {B} {v} {Y} {^} {} {NAND2X1} {0.034} {0.000} {0.035} {} {0.035} {-0.129} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n735} {} {0.000} {0.000} {0.035} {0.003} {0.035} {-0.129} {} {} {} 
    INST {U139} {A} {^} {Y} {v} {} {NAND3X1} {0.086} {0.000} {0.084} {} {0.120} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N465} {} {0.000} {0.000} {0.084} {0.002} {0.120} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.163} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.163} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.163} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 362
PATH 363
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_10_} {CK}
  ENDPT {f32_mux_1_data_reg_10_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_4[10]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_4[10]} {v} {} {} {i_hisbuf2_4[10]} {} {} {} {0.003} {0.003} {0.000} {-0.163} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_4[10]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.163} {} {} {} 
    INST {U142} {B} {v} {Y} {^} {} {NAND2X1} {0.034} {0.000} {0.035} {} {0.035} {-0.129} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n772} {} {0.000} {0.000} {0.035} {0.003} {0.035} {-0.129} {} {} {} 
    INST {U141} {A} {^} {Y} {v} {} {NAND3X1} {0.086} {0.000} {0.084} {} {0.120} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N464} {} {0.000} {0.000} {0.084} {0.002} {0.120} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.163} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.163} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.163} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 363
PATH 364
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_9_} {CK}
  ENDPT {f32_mux_1_data_reg_9_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_4[9]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_4[9]} {v} {} {} {i_hisbuf2_4[9]} {} {} {} {0.003} {0.003} {0.000} {-0.163} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_4[9]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.163} {} {} {} 
    INST {U144} {B} {v} {Y} {^} {} {NAND2X1} {0.034} {0.000} {0.035} {} {0.035} {-0.129} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n720} {} {0.000} {0.000} {0.035} {0.003} {0.035} {-0.129} {} {} {} 
    INST {U143} {A} {^} {Y} {v} {} {NAND3X1} {0.086} {0.000} {0.084} {} {0.120} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N463} {} {0.000} {0.000} {0.084} {0.002} {0.120} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.163} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.163} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.163} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 364
PATH 365
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_8_} {CK}
  ENDPT {f32_mux_1_data_reg_8_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_4[8]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_4[8]} {v} {} {} {i_hisbuf2_4[8]} {} {} {} {0.003} {0.003} {0.000} {-0.163} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_4[8]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.163} {} {} {} 
    INST {U146} {B} {v} {Y} {^} {} {NAND2X1} {0.034} {0.000} {0.035} {} {0.035} {-0.129} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n467} {} {0.000} {0.000} {0.035} {0.003} {0.035} {-0.129} {} {} {} 
    INST {U145} {A} {^} {Y} {v} {} {NAND3X1} {0.086} {0.000} {0.084} {} {0.120} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N462} {} {0.000} {0.000} {0.084} {0.002} {0.120} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.163} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.163} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.163} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 365
PATH 366
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_7_} {CK}
  ENDPT {f32_mux_1_data_reg_7_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_4[7]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_4[7]} {v} {} {} {i_hisbuf2_4[7]} {} {} {} {0.003} {0.003} {0.000} {-0.163} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_4[7]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.163} {} {} {} 
    INST {U148} {B} {v} {Y} {^} {} {NAND2X1} {0.034} {0.000} {0.035} {} {0.035} {-0.129} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n438} {} {0.000} {0.000} {0.035} {0.003} {0.035} {-0.129} {} {} {} 
    INST {U147} {A} {^} {Y} {v} {} {NAND3X1} {0.086} {0.000} {0.084} {} {0.120} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N461} {} {0.000} {0.000} {0.084} {0.002} {0.120} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.163} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.163} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.163} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 366
PATH 367
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_6_} {CK}
  ENDPT {f32_mux_1_data_reg_6_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_4[6]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_4[6]} {v} {} {} {i_hisbuf2_4[6]} {} {} {} {0.003} {0.003} {0.000} {-0.163} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_4[6]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.163} {} {} {} 
    INST {U150} {B} {v} {Y} {^} {} {NAND2X1} {0.034} {0.000} {0.035} {} {0.035} {-0.129} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n425} {} {0.000} {0.000} {0.035} {0.003} {0.035} {-0.129} {} {} {} 
    INST {U149} {A} {^} {Y} {v} {} {NAND3X1} {0.086} {0.000} {0.084} {} {0.120} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N460} {} {0.000} {0.000} {0.084} {0.002} {0.120} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.163} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.163} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.163} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 367
PATH 368
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_5_} {CK}
  ENDPT {f32_mux_1_data_reg_5_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_4[5]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_4[5]} {v} {} {} {i_hisbuf2_4[5]} {} {} {} {0.003} {0.003} {0.000} {-0.163} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_4[5]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.163} {} {} {} 
    INST {U672} {B} {v} {Y} {^} {} {NAND2X1} {0.034} {0.000} {0.035} {} {0.035} {-0.129} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n626} {} {0.000} {0.000} {0.035} {0.003} {0.035} {-0.129} {} {} {} 
    INST {U151} {A} {^} {Y} {v} {} {NAND3X1} {0.086} {0.000} {0.084} {} {0.120} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N459} {} {0.000} {0.000} {0.084} {0.002} {0.120} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.163} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.163} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.163} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 368
PATH 369
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_4_} {CK}
  ENDPT {f32_mux_1_data_reg_4_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_4[4]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_4[4]} {v} {} {} {i_hisbuf2_4[4]} {} {} {} {0.003} {0.003} {0.000} {-0.163} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_4[4]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.163} {} {} {} 
    INST {U153} {B} {v} {Y} {^} {} {NAND2X1} {0.034} {0.000} {0.035} {} {0.035} {-0.129} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n677} {} {0.000} {0.000} {0.035} {0.003} {0.035} {-0.129} {} {} {} 
    INST {U152} {A} {^} {Y} {v} {} {NAND3X1} {0.086} {0.000} {0.084} {} {0.120} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N458} {} {0.000} {0.000} {0.084} {0.002} {0.120} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.163} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.163} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.163} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 369
PATH 370
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_3_} {CK}
  ENDPT {f32_mux_1_data_reg_3_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_4[3]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_4[3]} {v} {} {} {i_hisbuf2_4[3]} {} {} {} {0.003} {0.003} {0.000} {-0.163} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_4[3]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.163} {} {} {} 
    INST {U155} {B} {v} {Y} {^} {} {NAND2X1} {0.034} {0.000} {0.035} {} {0.035} {-0.129} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n639} {} {0.000} {0.000} {0.035} {0.003} {0.035} {-0.129} {} {} {} 
    INST {U154} {A} {^} {Y} {v} {} {NAND3X1} {0.086} {0.000} {0.084} {} {0.120} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N457} {} {0.000} {0.000} {0.084} {0.002} {0.120} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.163} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.163} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.163} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 370
PATH 371
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_2_} {CK}
  ENDPT {f32_mux_1_data_reg_2_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_4[2]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_4[2]} {v} {} {} {i_hisbuf2_4[2]} {} {} {} {0.003} {0.003} {0.000} {-0.163} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_4[2]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.163} {} {} {} 
    INST {U157} {B} {v} {Y} {^} {} {NAND2X1} {0.034} {0.000} {0.035} {} {0.035} {-0.129} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n655} {} {0.000} {0.000} {0.035} {0.003} {0.035} {-0.129} {} {} {} 
    INST {U156} {A} {^} {Y} {v} {} {NAND3X1} {0.086} {0.000} {0.084} {} {0.120} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N456} {} {0.000} {0.000} {0.084} {0.002} {0.120} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.163} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.163} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.163} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 371
PATH 372
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_1_} {CK}
  ENDPT {f32_mux_1_data_reg_1_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_4[1]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_4[1]} {v} {} {} {i_hisbuf2_4[1]} {} {} {} {0.003} {0.003} {0.000} {-0.163} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_4[1]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.163} {} {} {} 
    INST {U520} {B} {v} {Y} {^} {} {NAND2X1} {0.034} {0.000} {0.035} {} {0.035} {-0.129} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n451} {} {0.000} {0.000} {0.035} {0.003} {0.035} {-0.129} {} {} {} 
    INST {U158} {A} {^} {Y} {v} {} {NAND3X1} {0.086} {0.000} {0.084} {} {0.120} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N455} {} {0.000} {0.000} {0.084} {0.002} {0.120} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.163} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.163} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.163} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 372
PATH 373
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_0_} {CK}
  ENDPT {f32_mux_1_data_reg_0_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_4[0]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.120}
    {} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_4[0]} {v} {} {} {i_hisbuf2_4[0]} {} {} {} {0.003} {0.003} {0.000} {-0.163} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_4[0]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.163} {} {} {} 
    INST {U160} {B} {v} {Y} {^} {} {NAND2X1} {0.034} {0.000} {0.035} {} {0.035} {-0.129} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n613} {} {0.000} {0.000} {0.035} {0.003} {0.035} {-0.129} {} {} {} 
    INST {U159} {A} {^} {Y} {v} {} {NAND3X1} {0.086} {0.000} {0.084} {} {0.120} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N454} {} {0.000} {0.000} {0.084} {0.002} {0.120} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.163} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.163} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.163} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 373
PATH 374
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_30_} {CK}
  ENDPT {f32_mux_1_data_reg_30_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_7[30]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.131}
    {} {Slack Time} {0.173}
  END_SLK_CLC
  SLK 0.173
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_7[30]} {v} {} {} {i_hisbuf2_7[30]} {} {} {} {0.003} {0.003} {0.000} {-0.173} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_7[30]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.173} {} {} {} 
    INST {U535} {B1} {v} {Y} {^} {} {AOI22X1} {0.051} {0.000} {0.057} {} {0.051} {-0.122} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n452} {} {0.000} {0.000} {0.057} {0.003} {0.051} {-0.122} {} {} {} 
    INST {U108} {C} {^} {Y} {v} {} {NAND3X1} {0.079} {0.000} {0.083} {} {0.131} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N484} {} {0.000} {0.000} {0.083} {0.002} {0.131} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.173} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.173} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.173} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.173} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 374
PATH 375
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_29_} {CK}
  ENDPT {f32_mux_1_data_reg_29_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_7[29]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.131}
    {} {Slack Time} {0.173}
  END_SLK_CLC
  SLK 0.173
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_7[29]} {v} {} {} {i_hisbuf2_7[29]} {} {} {} {0.003} {0.003} {0.000} {-0.173} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_7[29]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.173} {} {} {} 
    INST {U191} {B1} {v} {Y} {^} {} {AOI22X1} {0.051} {0.000} {0.057} {} {0.051} {-0.122} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n471} {} {0.000} {0.000} {0.057} {0.003} {0.051} {-0.122} {} {} {} 
    INST {U109} {C} {^} {Y} {v} {} {NAND3X1} {0.079} {0.000} {0.083} {} {0.131} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N483} {} {0.000} {0.000} {0.083} {0.002} {0.131} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.173} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.173} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.173} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.173} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 375
PATH 376
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_28_} {CK}
  ENDPT {f32_mux_1_data_reg_28_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_7[28]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.131}
    {} {Slack Time} {0.173}
  END_SLK_CLC
  SLK 0.173
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_7[28]} {v} {} {} {i_hisbuf2_7[28]} {} {} {} {0.003} {0.003} {0.000} {-0.173} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_7[28]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.173} {} {} {} 
    INST {U551} {B1} {v} {Y} {^} {} {AOI22X1} {0.051} {0.000} {0.057} {} {0.051} {-0.122} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n468} {} {0.000} {0.000} {0.057} {0.003} {0.051} {-0.122} {} {} {} 
    INST {U110} {C} {^} {Y} {v} {} {NAND3X1} {0.079} {0.000} {0.083} {} {0.131} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N482} {} {0.000} {0.000} {0.083} {0.002} {0.131} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.173} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.173} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.173} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.173} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 376
PATH 377
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_27_} {CK}
  ENDPT {f32_mux_1_data_reg_27_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_7[27]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.131}
    {} {Slack Time} {0.173}
  END_SLK_CLC
  SLK 0.173
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_7[27]} {v} {} {} {i_hisbuf2_7[27]} {} {} {} {0.003} {0.003} {0.000} {-0.173} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_7[27]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.173} {} {} {} 
    INST {U556} {B1} {v} {Y} {^} {} {AOI22X1} {0.051} {0.000} {0.057} {} {0.051} {-0.122} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n475} {} {0.000} {0.000} {0.057} {0.003} {0.051} {-0.122} {} {} {} 
    INST {U111} {C} {^} {Y} {v} {} {NAND3X1} {0.079} {0.000} {0.083} {} {0.131} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N481} {} {0.000} {0.000} {0.083} {0.002} {0.131} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.173} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.173} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.173} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.173} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 377
PATH 378
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f_state_reg_0_} {CK}
  ENDPT {f_state_reg_0_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_strb} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.081}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.081}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.099}
    {} {Slack Time} {0.180}
  END_SLK_CLC
  SLK 0.180
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_strb} {^} {} {} {i_wr_strb} {} {} {} {0.003} {0.009} {0.000} {-0.180} {} {4} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_strb} {} {0.000} {0.000} {0.003} {0.009} {0.000} {-0.180} {} {} {} 
    INST {U223} {B} {^} {Y} {v} {} {NOR2X1} {0.054} {0.000} {0.066} {} {0.053} {-0.127} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n150} {} {0.000} {0.000} {0.066} {0.008} {0.053} {-0.127} {} {} {} 
    INST {U224} {B} {v} {Y} {^} {} {NAND2X1} {0.046} {0.000} {0.036} {} {0.099} {-0.081} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N405} {} {0.000} {0.000} {0.036} {0.002} {0.099} {-0.081} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.180} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.022} {0.000} {0.180} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 378
PATH 379
  VIEW  default
  CHECK_TYPE {Clock Gating Hold Check}
  REF {clk_gate_addr} {CK}
  ENDPT {clk_gate_addr} {E} {TLATNTSCAX12} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_wr_strb} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Clock Gating Hold} {-0.074}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.106}
    {} {Slack Time} {0.181}
  END_SLK_CLC
  SLK 0.181
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_wr_strb} {^} {} {} {i_wr_strb} {} {} {} {0.003} {0.009} {0.000} {-0.181} {} {4} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_wr_strb} {} {0.000} {0.000} {0.003} {0.009} {0.000} {-0.181} {} {} {} 
    INST {U223} {B} {^} {Y} {v} {} {NOR2X1} {0.054} {0.000} {0.066} {} {0.053} {-0.127} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n150} {} {0.000} {0.000} {0.066} {0.008} {0.053} {-0.127} {} {} {} 
    INST {U225} {A} {v} {Y} {^} {} {INVX2} {0.053} {0.000} {0.044} {} {0.106} {-0.074} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N410} {} {0.000} {0.000} {0.044} {0.007} {0.106} {-0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.181} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.181} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 379
PATH 380
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_16_} {CK}
  ENDPT {f32_mux_0_data_reg_16_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf0_2[16]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.181}
  END_SLK_CLC
  SLK 0.181
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf0_2[16]} {v} {} {} {i_hisbuf0_2[16]} {} {} {} {0.003} {0.003} {0.000} {-0.181} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf0_2[16]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.181} {} {} {} 
    INST {U823} {B1} {v} {Y} {^} {} {AOI22X1} {0.050} {0.000} {0.055} {} {0.050} {-0.131} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n828} {} {0.000} {0.000} {0.055} {0.003} {0.050} {-0.131} {} {} {} 
    INST {U93} {A} {^} {Y} {v} {} {NAND3X1} {0.089} {0.000} {0.083} {} {0.138} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N438} {} {0.000} {0.000} {0.083} {0.002} {0.138} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.181} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.181} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.181} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.181} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 380
PATH 381
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_17_} {CK}
  ENDPT {f32_mux_0_data_reg_17_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf0_2[17]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.181}
  END_SLK_CLC
  SLK 0.181
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf0_2[17]} {v} {} {} {i_hisbuf0_2[17]} {} {} {} {0.003} {0.003} {0.000} {-0.181} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf0_2[17]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.181} {} {} {} 
    INST {U426} {B1} {v} {Y} {^} {} {AOI22X1} {0.050} {0.000} {0.055} {} {0.050} {-0.131} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n348} {} {0.000} {0.000} {0.055} {0.003} {0.050} {-0.131} {} {} {} 
    INST {U94} {A} {^} {Y} {v} {} {NAND3X1} {0.089} {0.000} {0.083} {} {0.138} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N439} {} {0.000} {0.000} {0.083} {0.002} {0.138} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.181} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.181} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.181} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.181} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 381
PATH 382
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_18_} {CK}
  ENDPT {f32_mux_0_data_reg_18_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf0_2[18]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.181}
  END_SLK_CLC
  SLK 0.181
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf0_2[18]} {v} {} {} {i_hisbuf0_2[18]} {} {} {} {0.003} {0.003} {0.000} {-0.181} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf0_2[18]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.181} {} {} {} 
    INST {U795} {B1} {v} {Y} {^} {} {AOI22X1} {0.050} {0.000} {0.055} {} {0.050} {-0.131} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n792} {} {0.000} {0.000} {0.055} {0.003} {0.050} {-0.131} {} {} {} 
    INST {U95} {A} {^} {Y} {v} {} {NAND3X1} {0.089} {0.000} {0.083} {} {0.138} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N440} {} {0.000} {0.000} {0.083} {0.002} {0.138} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.181} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.181} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.181} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.181} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 382
PATH 383
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_19_} {CK}
  ENDPT {f32_mux_0_data_reg_19_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf0_2[19]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.181}
  END_SLK_CLC
  SLK 0.181
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf0_2[19]} {v} {} {} {i_hisbuf0_2[19]} {} {} {} {0.003} {0.003} {0.000} {-0.181} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf0_2[19]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.181} {} {} {} 
    INST {U804} {B1} {v} {Y} {^} {} {AOI22X1} {0.050} {0.000} {0.055} {} {0.050} {-0.131} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n802} {} {0.000} {0.000} {0.055} {0.003} {0.050} {-0.131} {} {} {} 
    INST {U97} {A} {^} {Y} {v} {} {NAND3X1} {0.089} {0.000} {0.083} {} {0.138} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N441} {} {0.000} {0.000} {0.083} {0.002} {0.138} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.181} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.181} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.181} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.181} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 383
PATH 384
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_20_} {CK}
  ENDPT {f32_mux_0_data_reg_20_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf0_2[20]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.181}
  END_SLK_CLC
  SLK 0.181
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf0_2[20]} {v} {} {} {i_hisbuf0_2[20]} {} {} {} {0.003} {0.003} {0.000} {-0.181} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf0_2[20]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.181} {} {} {} 
    INST {U814} {B1} {v} {Y} {^} {} {AOI22X1} {0.050} {0.000} {0.055} {} {0.050} {-0.131} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n813} {} {0.000} {0.000} {0.055} {0.003} {0.050} {-0.131} {} {} {} 
    INST {U98} {A} {^} {Y} {v} {} {NAND3X1} {0.089} {0.000} {0.083} {} {0.138} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N442} {} {0.000} {0.000} {0.083} {0.002} {0.138} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.181} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.181} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.181} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.181} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 384
PATH 385
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_21_} {CK}
  ENDPT {f32_mux_0_data_reg_21_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf0_2[21]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.181}
  END_SLK_CLC
  SLK 0.181
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf0_2[21]} {v} {} {} {i_hisbuf0_2[21]} {} {} {} {0.003} {0.003} {0.000} {-0.181} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf0_2[21]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.181} {} {} {} 
    INST {U436} {B1} {v} {Y} {^} {} {AOI22X1} {0.050} {0.000} {0.055} {} {0.050} {-0.131} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n358} {} {0.000} {0.000} {0.055} {0.003} {0.050} {-0.131} {} {} {} 
    INST {U99} {A} {^} {Y} {v} {} {NAND3X1} {0.089} {0.000} {0.083} {} {0.138} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N443} {} {0.000} {0.000} {0.083} {0.002} {0.138} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.181} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.181} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.181} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.181} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 385
PATH 386
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_22_} {CK}
  ENDPT {f32_mux_0_data_reg_22_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf0_2[22]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.181}
  END_SLK_CLC
  SLK 0.181
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf0_2[22]} {v} {} {} {i_hisbuf0_2[22]} {} {} {} {0.003} {0.003} {0.000} {-0.181} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf0_2[22]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.181} {} {} {} 
    INST {U445} {B1} {v} {Y} {^} {} {AOI22X1} {0.050} {0.000} {0.055} {} {0.050} {-0.131} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n368} {} {0.000} {0.000} {0.055} {0.003} {0.050} {-0.131} {} {} {} 
    INST {U100} {A} {^} {Y} {v} {} {NAND3X1} {0.089} {0.000} {0.083} {} {0.138} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N444} {} {0.000} {0.000} {0.083} {0.002} {0.138} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.181} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.181} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.181} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.181} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 386
PATH 387
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_23_} {CK}
  ENDPT {f32_mux_0_data_reg_23_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf0_2[23]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.181}
  END_SLK_CLC
  SLK 0.181
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf0_2[23]} {v} {} {} {i_hisbuf0_2[23]} {} {} {} {0.003} {0.003} {0.000} {-0.181} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf0_2[23]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.181} {} {} {} 
    INST {U787} {B1} {v} {Y} {^} {} {AOI22X1} {0.050} {0.000} {0.055} {} {0.050} {-0.131} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n782} {} {0.000} {0.000} {0.055} {0.003} {0.050} {-0.131} {} {} {} 
    INST {U101} {A} {^} {Y} {v} {} {NAND3X1} {0.089} {0.000} {0.083} {} {0.138} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N445} {} {0.000} {0.000} {0.083} {0.002} {0.138} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.181} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.181} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.181} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.181} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 387
PATH 388
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_31_} {CK}
  ENDPT {f32_mux_1_data_reg_31_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_7[31]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.181}
  END_SLK_CLC
  SLK 0.181
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_7[31]} {v} {} {} {i_hisbuf2_7[31]} {} {} {} {0.003} {0.003} {0.000} {-0.181} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_7[31]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.181} {} {} {} 
    INST {U575} {B1} {v} {Y} {^} {} {AOI22X1} {0.051} {0.000} {0.057} {} {0.051} {-0.130} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n506} {} {0.000} {0.000} {0.057} {0.003} {0.051} {-0.130} {} {} {} 
    INST {U107} {B} {^} {Y} {v} {} {NAND3X1} {0.087} {0.000} {0.084} {} {0.138} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N485} {} {0.000} {0.000} {0.084} {0.002} {0.138} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.181} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.181} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.181} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.181} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 388
PATH 389
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_26_} {CK}
  ENDPT {f32_mux_1_data_reg_26_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_7[26]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.181}
  END_SLK_CLC
  SLK 0.181
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_7[26]} {v} {} {} {i_hisbuf2_7[26]} {} {} {} {0.003} {0.003} {0.000} {-0.181} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_7[26]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.181} {} {} {} 
    INST {U564} {B1} {v} {Y} {^} {} {AOI22X1} {0.051} {0.000} {0.057} {} {0.051} {-0.130} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n490} {} {0.000} {0.000} {0.057} {0.003} {0.051} {-0.130} {} {} {} 
    INST {U112} {B} {^} {Y} {v} {} {NAND3X1} {0.087} {0.000} {0.084} {} {0.138} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N480} {} {0.000} {0.000} {0.084} {0.002} {0.138} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.181} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.181} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.181} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.181} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 389
PATH 390
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_25_} {CK}
  ENDPT {f32_mux_1_data_reg_25_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_7[25]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.181}
  END_SLK_CLC
  SLK 0.181
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_7[25]} {v} {} {} {i_hisbuf2_7[25]} {} {} {} {0.003} {0.003} {0.000} {-0.181} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_7[25]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.181} {} {} {} 
    INST {U558} {B1} {v} {Y} {^} {} {AOI22X1} {0.051} {0.000} {0.057} {} {0.051} {-0.130} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n483} {} {0.000} {0.000} {0.057} {0.003} {0.051} {-0.130} {} {} {} 
    INST {U113} {B} {^} {Y} {v} {} {NAND3X1} {0.087} {0.000} {0.084} {} {0.138} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N479} {} {0.000} {0.000} {0.084} {0.002} {0.138} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.181} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.181} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.181} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.181} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 390
PATH 391
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_24_} {CK}
  ENDPT {f32_mux_1_data_reg_24_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_7[24]} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.043}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.043}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.138}
    {} {Slack Time} {0.181}
  END_SLK_CLC
  SLK 0.181
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_7[24]} {v} {} {} {i_hisbuf2_7[24]} {} {} {} {0.003} {0.003} {0.000} {-0.181} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_7[24]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.181} {} {} {} 
    INST {U569} {B1} {v} {Y} {^} {} {AOI22X1} {0.051} {0.000} {0.057} {} {0.051} {-0.130} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n498} {} {0.000} {0.000} {0.057} {0.003} {0.051} {-0.130} {} {} {} 
    INST {U114} {B} {^} {Y} {v} {} {NAND3X1} {0.087} {0.000} {0.084} {} {0.138} {-0.043} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N478} {} {0.000} {0.000} {0.084} {0.002} {0.138} {-0.043} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.181} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.181} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.181} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.181} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 391
PATH 392
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_2_} {CK}
  ENDPT {f32_mux_0_data_reg_2_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf3_2[2]} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.077}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.077}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.109}
    {} {Slack Time} {0.186}
  END_SLK_CLC
  SLK 0.186
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf3_2[2]} {^} {} {} {i_hisbuf3_2[2]} {} {} {} {0.003} {0.003} {0.000} {-0.186} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf3_2[2]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.186} {} {} {} 
    INST {U280} {B1} {^} {Y} {v} {} {AOI22X1} {0.056} {0.000} {0.063} {} {0.056} {-0.130} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n206} {} {0.000} {0.000} {0.063} {0.003} {0.056} {-0.130} {} {} {} 
    INST {U91} {D} {v} {Y} {^} {} {NAND4X1} {0.053} {0.000} {0.041} {} {0.109} {-0.077} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N424} {} {0.000} {0.000} {0.041} {0.002} {0.109} {-0.077} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.186} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.186} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.186} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.186} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 392
PATH 393
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_1_} {CK}
  ENDPT {f32_mux_0_data_reg_1_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf3_2[1]} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.077}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.077}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.109}
    {} {Slack Time} {0.186}
  END_SLK_CLC
  SLK 0.186
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf3_2[1]} {^} {} {} {i_hisbuf3_2[1]} {} {} {} {0.003} {0.003} {0.000} {-0.186} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf3_2[1]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.186} {} {} {} 
    INST {U272} {B1} {^} {Y} {v} {} {AOI22X1} {0.056} {0.000} {0.063} {} {0.056} {-0.130} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n195} {} {0.000} {0.000} {0.063} {0.003} {0.056} {-0.130} {} {} {} 
    INST {U92} {D} {v} {Y} {^} {} {NAND4X1} {0.053} {0.000} {0.041} {} {0.109} {-0.077} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N423} {} {0.000} {0.000} {0.041} {0.002} {0.109} {-0.077} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.186} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.186} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.186} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.186} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 393
PATH 394
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_15_} {CK}
  ENDPT {f32_mux_0_data_reg_15_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_1[15]} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.086}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.086}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.193}
    {} {Slack Time} {0.279}
  END_SLK_CLC
  SLK 0.279
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_1[15]} {^} {} {} {i_hisbuf2_1[15]} {} {} {} {0.003} {0.003} {0.000} {-0.279} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_1[15]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.279} {} {} {} 
    INST {U296} {B0} {^} {Y} {v} {} {AOI22X1} {0.048} {0.000} {0.047} {} {0.048} {-0.231} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n225} {} {0.000} {0.000} {0.047} {0.002} {0.048} {-0.231} {} {} {} 
    INST {U297} {D} {v} {Y} {v} {} {AND4X1} {0.106} {0.000} {0.042} {} {0.154} {-0.125} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n229} {} {0.000} {0.000} {0.042} {0.003} {0.154} {-0.125} {} {} {} 
    INST {U78} {B0} {v} {Y} {^} {} {OAI21X1} {0.039} {0.000} {0.030} {} {0.193} {-0.086} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N437} {} {0.000} {0.000} {0.030} {0.002} {0.193} {-0.086} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.279} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.279} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.279} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.279} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 394
PATH 395
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_14_} {CK}
  ENDPT {f32_mux_0_data_reg_14_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_1[14]} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.086}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.086}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.193}
    {} {Slack Time} {0.279}
  END_SLK_CLC
  SLK 0.279
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_1[14]} {^} {} {} {i_hisbuf2_1[14]} {} {} {} {0.003} {0.003} {0.000} {-0.279} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_1[14]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.279} {} {} {} 
    INST {U383} {B0} {^} {Y} {v} {} {AOI22X1} {0.048} {0.000} {0.047} {} {0.048} {-0.231} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n316} {} {0.000} {0.000} {0.047} {0.002} {0.048} {-0.231} {} {} {} 
    INST {U384} {D} {v} {Y} {v} {} {AND4X1} {0.106} {0.000} {0.042} {} {0.154} {-0.125} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n320} {} {0.000} {0.000} {0.042} {0.003} {0.154} {-0.125} {} {} {} 
    INST {U79} {B0} {v} {Y} {^} {} {OAI21X1} {0.039} {0.000} {0.030} {} {0.193} {-0.086} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N436} {} {0.000} {0.000} {0.030} {0.002} {0.193} {-0.086} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.279} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.279} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.279} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.279} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 395
PATH 396
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_13_} {CK}
  ENDPT {f32_mux_0_data_reg_13_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_1[13]} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.086}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.086}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.193}
    {} {Slack Time} {0.279}
  END_SLK_CLC
  SLK 0.279
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_1[13]} {^} {} {} {i_hisbuf2_1[13]} {} {} {} {0.003} {0.003} {0.000} {-0.279} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_1[13]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.279} {} {} {} 
    INST {U373} {B0} {^} {Y} {v} {} {AOI22X1} {0.048} {0.000} {0.047} {} {0.048} {-0.231} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n305} {} {0.000} {0.000} {0.047} {0.002} {0.048} {-0.231} {} {} {} 
    INST {U374} {D} {v} {Y} {v} {} {AND4X1} {0.106} {0.000} {0.042} {} {0.154} {-0.125} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n309} {} {0.000} {0.000} {0.042} {0.003} {0.154} {-0.125} {} {} {} 
    INST {U80} {B0} {v} {Y} {^} {} {OAI21X1} {0.039} {0.000} {0.030} {} {0.193} {-0.086} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N435} {} {0.000} {0.000} {0.030} {0.002} {0.193} {-0.086} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.279} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.279} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.279} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.279} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 396
PATH 397
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_12_} {CK}
  ENDPT {f32_mux_0_data_reg_12_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_1[12]} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.086}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.086}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.193}
    {} {Slack Time} {0.279}
  END_SLK_CLC
  SLK 0.279
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_1[12]} {^} {} {} {i_hisbuf2_1[12]} {} {} {} {0.003} {0.003} {0.000} {-0.279} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_1[12]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.279} {} {} {} 
    INST {U363} {B0} {^} {Y} {v} {} {AOI22X1} {0.048} {0.000} {0.047} {} {0.048} {-0.231} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n295} {} {0.000} {0.000} {0.047} {0.002} {0.048} {-0.231} {} {} {} 
    INST {U364} {D} {v} {Y} {v} {} {AND4X1} {0.106} {0.000} {0.042} {} {0.154} {-0.125} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n299} {} {0.000} {0.000} {0.042} {0.003} {0.154} {-0.125} {} {} {} 
    INST {U81} {B0} {v} {Y} {^} {} {OAI21X1} {0.039} {0.000} {0.030} {} {0.193} {-0.086} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N434} {} {0.000} {0.000} {0.030} {0.002} {0.193} {-0.086} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.279} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.279} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.279} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.279} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 397
PATH 398
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_11_} {CK}
  ENDPT {f32_mux_0_data_reg_11_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_1[11]} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.086}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.086}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.193}
    {} {Slack Time} {0.279}
  END_SLK_CLC
  SLK 0.279
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_1[11]} {^} {} {} {i_hisbuf2_1[11]} {} {} {} {0.003} {0.003} {0.000} {-0.279} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_1[11]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.279} {} {} {} 
    INST {U305} {B0} {^} {Y} {v} {} {AOI22X1} {0.048} {0.000} {0.047} {} {0.048} {-0.231} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n235} {} {0.000} {0.000} {0.047} {0.002} {0.048} {-0.231} {} {} {} 
    INST {U306} {D} {v} {Y} {v} {} {AND4X1} {0.106} {0.000} {0.042} {} {0.154} {-0.125} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n239} {} {0.000} {0.000} {0.042} {0.003} {0.154} {-0.125} {} {} {} 
    INST {U82} {B0} {v} {Y} {^} {} {OAI21X1} {0.039} {0.000} {0.030} {} {0.193} {-0.086} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N433} {} {0.000} {0.000} {0.030} {0.002} {0.193} {-0.086} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.279} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.279} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.279} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.279} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 398
PATH 399
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_10_} {CK}
  ENDPT {f32_mux_0_data_reg_10_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_1[10]} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.086}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.086}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.193}
    {} {Slack Time} {0.279}
  END_SLK_CLC
  SLK 0.279
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_1[10]} {^} {} {} {i_hisbuf2_1[10]} {} {} {} {0.003} {0.003} {0.000} {-0.279} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_1[10]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.279} {} {} {} 
    INST {U393} {B0} {^} {Y} {v} {} {AOI22X1} {0.048} {0.000} {0.047} {} {0.048} {-0.231} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n329} {} {0.000} {0.000} {0.047} {0.002} {0.048} {-0.231} {} {} {} 
    INST {U394} {D} {v} {Y} {v} {} {AND4X1} {0.106} {0.000} {0.042} {} {0.154} {-0.125} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n333} {} {0.000} {0.000} {0.042} {0.003} {0.154} {-0.125} {} {} {} 
    INST {U83} {B0} {v} {Y} {^} {} {OAI21X1} {0.039} {0.000} {0.030} {} {0.193} {-0.086} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N432} {} {0.000} {0.000} {0.030} {0.002} {0.193} {-0.086} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.279} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.279} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.279} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.279} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 399
PATH 400
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_9_} {CK}
  ENDPT {f32_mux_0_data_reg_9_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_1[9]} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.086}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.086}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.193}
    {} {Slack Time} {0.279}
  END_SLK_CLC
  SLK 0.279
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_1[9]} {^} {} {} {i_hisbuf2_1[9]} {} {} {} {0.003} {0.003} {0.000} {-0.279} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_1[9]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.279} {} {} {} 
    INST {U324} {B0} {^} {Y} {v} {} {AOI22X1} {0.048} {0.000} {0.047} {} {0.048} {-0.231} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n255} {} {0.000} {0.000} {0.047} {0.002} {0.048} {-0.231} {} {} {} 
    INST {U325} {D} {v} {Y} {v} {} {AND4X1} {0.106} {0.000} {0.042} {} {0.154} {-0.125} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n259} {} {0.000} {0.000} {0.042} {0.003} {0.154} {-0.125} {} {} {} 
    INST {U84} {B0} {v} {Y} {^} {} {OAI21X1} {0.039} {0.000} {0.030} {} {0.193} {-0.086} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N431} {} {0.000} {0.000} {0.030} {0.002} {0.193} {-0.086} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.279} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.279} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.279} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.279} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 400
PATH 401
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_8_} {CK}
  ENDPT {f32_mux_0_data_reg_8_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_1[8]} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.086}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.086}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.193}
    {} {Slack Time} {0.279}
  END_SLK_CLC
  SLK 0.279
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_1[8]} {^} {} {} {i_hisbuf2_1[8]} {} {} {} {0.003} {0.003} {0.000} {-0.279} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_1[8]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.279} {} {} {} 
    INST {U344} {B0} {^} {Y} {v} {} {AOI22X1} {0.048} {0.000} {0.047} {} {0.048} {-0.231} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n275} {} {0.000} {0.000} {0.047} {0.002} {0.048} {-0.231} {} {} {} 
    INST {U345} {D} {v} {Y} {v} {} {AND4X1} {0.106} {0.000} {0.042} {} {0.154} {-0.125} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n279} {} {0.000} {0.000} {0.042} {0.003} {0.154} {-0.125} {} {} {} 
    INST {U85} {B0} {v} {Y} {^} {} {OAI21X1} {0.039} {0.000} {0.030} {} {0.193} {-0.086} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N430} {} {0.000} {0.000} {0.030} {0.002} {0.193} {-0.086} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.279} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.279} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.279} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.279} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 401
PATH 402
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_7_} {CK}
  ENDPT {f32_mux_0_data_reg_7_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_1[7]} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.086}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.086}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.193}
    {} {Slack Time} {0.279}
  END_SLK_CLC
  SLK 0.279
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_1[7]} {^} {} {} {i_hisbuf2_1[7]} {} {} {} {0.003} {0.003} {0.000} {-0.279} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_1[7]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.279} {} {} {} 
    INST {U314} {B0} {^} {Y} {v} {} {AOI22X1} {0.048} {0.000} {0.047} {} {0.048} {-0.231} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n245} {} {0.000} {0.000} {0.047} {0.002} {0.048} {-0.231} {} {} {} 
    INST {U315} {D} {v} {Y} {v} {} {AND4X1} {0.106} {0.000} {0.042} {} {0.154} {-0.125} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n249} {} {0.000} {0.000} {0.042} {0.003} {0.154} {-0.125} {} {} {} 
    INST {U86} {B0} {v} {Y} {^} {} {OAI21X1} {0.039} {0.000} {0.030} {} {0.193} {-0.086} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N429} {} {0.000} {0.000} {0.030} {0.002} {0.193} {-0.086} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.279} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.279} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.279} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.279} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 402
PATH 403
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_6_} {CK}
  ENDPT {f32_mux_0_data_reg_6_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_1[6]} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.086}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.086}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.193}
    {} {Slack Time} {0.279}
  END_SLK_CLC
  SLK 0.279
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_1[6]} {^} {} {} {i_hisbuf2_1[6]} {} {} {} {0.003} {0.003} {0.000} {-0.279} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_1[6]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.279} {} {} {} 
    INST {U334} {B0} {^} {Y} {v} {} {AOI22X1} {0.048} {0.000} {0.047} {} {0.048} {-0.231} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n265} {} {0.000} {0.000} {0.047} {0.002} {0.048} {-0.231} {} {} {} 
    INST {U335} {D} {v} {Y} {v} {} {AND4X1} {0.106} {0.000} {0.042} {} {0.154} {-0.125} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n269} {} {0.000} {0.000} {0.042} {0.003} {0.154} {-0.125} {} {} {} 
    INST {U87} {B0} {v} {Y} {^} {} {OAI21X1} {0.039} {0.000} {0.030} {} {0.193} {-0.086} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N428} {} {0.000} {0.000} {0.030} {0.002} {0.193} {-0.086} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.279} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.279} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.279} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.279} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 403
PATH 404
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_5_} {CK}
  ENDPT {f32_mux_0_data_reg_5_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_1[5]} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.086}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.086}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.193}
    {} {Slack Time} {0.279}
  END_SLK_CLC
  SLK 0.279
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_1[5]} {^} {} {} {i_hisbuf2_1[5]} {} {} {} {0.003} {0.003} {0.000} {-0.279} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_1[5]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.279} {} {} {} 
    INST {U184} {B0} {^} {Y} {v} {} {AOI22X1} {0.048} {0.000} {0.047} {} {0.048} {-0.231} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n285} {} {0.000} {0.000} {0.047} {0.002} {0.048} {-0.231} {} {} {} 
    INST {U354} {D} {v} {Y} {v} {} {AND4X1} {0.106} {0.000} {0.042} {} {0.154} {-0.125} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n289} {} {0.000} {0.000} {0.042} {0.003} {0.154} {-0.125} {} {} {} 
    INST {U88} {B0} {v} {Y} {^} {} {OAI21X1} {0.039} {0.000} {0.030} {} {0.193} {-0.086} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N427} {} {0.000} {0.000} {0.030} {0.002} {0.193} {-0.086} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.279} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.279} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.279} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.279} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 404
PATH 405
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_4_} {CK}
  ENDPT {f32_mux_0_data_reg_4_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_1[4]} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.086}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.086}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.193}
    {} {Slack Time} {0.279}
  END_SLK_CLC
  SLK 0.279
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_1[4]} {^} {} {} {i_hisbuf2_1[4]} {} {} {} {0.003} {0.003} {0.000} {-0.279} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_1[4]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.279} {} {} {} 
    INST {U261} {B0} {^} {Y} {v} {} {AOI22X1} {0.048} {0.000} {0.047} {} {0.048} {-0.231} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n181} {} {0.000} {0.000} {0.047} {0.002} {0.048} {-0.231} {} {} {} 
    INST {U262} {D} {v} {Y} {v} {} {AND4X1} {0.106} {0.000} {0.042} {} {0.154} {-0.125} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n185} {} {0.000} {0.000} {0.042} {0.003} {0.154} {-0.125} {} {} {} 
    INST {U89} {B0} {v} {Y} {^} {} {OAI21X1} {0.039} {0.000} {0.030} {} {0.193} {-0.086} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N426} {} {0.000} {0.000} {0.030} {0.002} {0.193} {-0.086} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.279} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.279} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.279} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.279} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 405
PATH 406
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_3_} {CK}
  ENDPT {f32_mux_0_data_reg_3_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {i_hisbuf2_1[3]} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.086}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.086}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.193}
    {} {Slack Time} {0.279}
  END_SLK_CLC
  SLK 0.279
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {i_hisbuf2_1[3]} {^} {} {} {i_hisbuf2_1[3]} {} {} {} {0.003} {0.003} {0.000} {-0.279} {} {1} {(0.00, 0.00) } 
    NET {} {} {} {} {} {i_hisbuf2_1[3]} {} {0.000} {0.000} {0.003} {0.003} {0.000} {-0.279} {} {} {} 
    INST {U252} {B0} {^} {Y} {v} {} {AOI22X1} {0.048} {0.000} {0.047} {} {0.048} {-0.231} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n171} {} {0.000} {0.000} {0.047} {0.002} {0.048} {-0.231} {} {} {} 
    INST {U253} {D} {v} {Y} {v} {} {AND4X1} {0.106} {0.000} {0.042} {} {0.154} {-0.125} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n175} {} {0.000} {0.000} {0.042} {0.003} {0.154} {-0.125} {} {} {} 
    INST {U90} {B0} {v} {Y} {^} {} {OAI21X1} {0.039} {0.000} {0.030} {} {0.193} {-0.086} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N425} {} {0.000} {0.000} {0.030} {0.002} {0.193} {-0.086} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.279} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.279} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.279} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.279} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 406
PATH 407
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_0_} {CK}
  ENDPT {u_survik/o_adj_config_reg_0_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {o_reg_read_reg} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.019}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.019}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.314}
  END_SLK_CLC
  SLK 0.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.021} {0.000} {-0.314} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {o_reg_read_reg} {CK} {^} {Q} {v} {} {SDFFRX1} {0.334} {0.000} {0.046} {} {0.334} {0.019} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_reg_read} {} {0.000} {0.000} {0.046} {0.002} {0.334} {0.019} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.314} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.314} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.314} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 407
PATH 408
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_1_} {CK}
  ENDPT {u_survik/o_spare_config_reg_1_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_spare_config_reg_0_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.019}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.019}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.314}
  END_SLK_CLC
  SLK 0.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.050} {0.000} {-0.314} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_spare_config_reg_0_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.334} {0.000} {0.046} {} {0.334} {0.019} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_spare_config[0]} {} {0.000} {0.000} {0.046} {0.002} {0.334} {0.019} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.314} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 408
PATH 409
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_2_} {CK}
  ENDPT {u_survik/o_spare_config_reg_2_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_spare_config_reg_1_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.019}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.019}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.314}
  END_SLK_CLC
  SLK 0.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.050} {0.000} {-0.314} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_spare_config_reg_1_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.334} {0.000} {0.046} {} {0.334} {0.019} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_spare_config[1]} {} {0.000} {0.000} {0.046} {0.002} {0.334} {0.019} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.314} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 409
PATH 410
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_3_} {CK}
  ENDPT {u_survik/o_spare_config_reg_3_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_spare_config_reg_2_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.019}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.019}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.314}
  END_SLK_CLC
  SLK 0.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.050} {0.000} {-0.314} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_spare_config_reg_2_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.334} {0.000} {0.046} {} {0.334} {0.019} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_spare_config[2]} {} {0.000} {0.000} {0.046} {0.002} {0.334} {0.019} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.314} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 410
PATH 411
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_4_} {CK}
  ENDPT {u_survik/o_spare_config_reg_4_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_spare_config_reg_3_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.019}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.019}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.314}
  END_SLK_CLC
  SLK 0.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.050} {0.000} {-0.314} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_spare_config_reg_3_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.334} {0.000} {0.046} {} {0.334} {0.019} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_spare_config[3]} {} {0.000} {0.000} {0.046} {0.002} {0.334} {0.019} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.314} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 411
PATH 412
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_5_} {CK}
  ENDPT {u_survik/o_spare_config_reg_5_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_spare_config_reg_4_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.019}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.019}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.314}
  END_SLK_CLC
  SLK 0.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.050} {0.000} {-0.314} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_spare_config_reg_4_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.334} {0.000} {0.046} {} {0.334} {0.019} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_spare_config[4]} {} {0.000} {0.000} {0.046} {0.002} {0.334} {0.019} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.314} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 412
PATH 413
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_6_} {CK}
  ENDPT {u_survik/o_spare_config_reg_6_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_spare_config_reg_5_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.019}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.019}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.314}
  END_SLK_CLC
  SLK 0.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.050} {0.000} {-0.314} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_spare_config_reg_5_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.334} {0.000} {0.046} {} {0.334} {0.019} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_spare_config[5]} {} {0.000} {0.000} {0.046} {0.002} {0.334} {0.019} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.314} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 413
PATH 414
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_7_} {CK}
  ENDPT {u_survik/o_spare_config_reg_7_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_spare_config_reg_6_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.019}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.019}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.314}
  END_SLK_CLC
  SLK 0.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.050} {0.000} {-0.314} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_spare_config_reg_6_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.334} {0.000} {0.046} {} {0.334} {0.019} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_spare_config[6]} {} {0.000} {0.000} {0.046} {0.002} {0.334} {0.019} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.314} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 414
PATH 415
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_8_} {CK}
  ENDPT {u_survik/o_spare_config_reg_8_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_spare_config_reg_7_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.019}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.019}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.314}
  END_SLK_CLC
  SLK 0.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.050} {0.000} {-0.314} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_spare_config_reg_7_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.334} {0.000} {0.046} {} {0.334} {0.019} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_spare_config[7]} {} {0.000} {0.000} {0.046} {0.002} {0.334} {0.019} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.314} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 415
PATH 416
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_9_} {CK}
  ENDPT {u_survik/o_spare_config_reg_9_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_spare_config_reg_8_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.019}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.019}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.314}
  END_SLK_CLC
  SLK 0.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.050} {0.000} {-0.314} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_spare_config_reg_8_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.334} {0.000} {0.046} {} {0.334} {0.019} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_spare_config[8]} {} {0.000} {0.000} {0.046} {0.002} {0.334} {0.019} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.314} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 416
PATH 417
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_10_} {CK}
  ENDPT {u_survik/o_spare_config_reg_10_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_spare_config_reg_9_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.019}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.019}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.314}
  END_SLK_CLC
  SLK 0.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.050} {0.000} {-0.314} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_spare_config_reg_9_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.334} {0.000} {0.046} {} {0.334} {0.019} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_spare_config[9]} {} {0.000} {0.000} {0.046} {0.002} {0.334} {0.019} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.314} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 417
PATH 418
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_11_} {CK}
  ENDPT {u_survik/o_spare_config_reg_11_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_spare_config_reg_10_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.019}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.019}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.314}
  END_SLK_CLC
  SLK 0.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.050} {0.000} {-0.314} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_spare_config_reg_10_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.334} {0.000} {0.046} {} {0.334} {0.019} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_spare_config[10]} {} {0.000} {0.000} {0.046} {0.002} {0.334} {0.019} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.314} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 418
PATH 419
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_12_} {CK}
  ENDPT {u_survik/o_spare_config_reg_12_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_spare_config_reg_11_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.019}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.019}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.314}
  END_SLK_CLC
  SLK 0.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.050} {0.000} {-0.314} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_spare_config_reg_11_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.334} {0.000} {0.046} {} {0.334} {0.019} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_spare_config[11]} {} {0.000} {0.000} {0.046} {0.002} {0.334} {0.019} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.314} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 419
PATH 420
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_13_} {CK}
  ENDPT {u_survik/o_spare_config_reg_13_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_spare_config_reg_12_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.019}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.019}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.314}
  END_SLK_CLC
  SLK 0.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.050} {0.000} {-0.314} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_spare_config_reg_12_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.334} {0.000} {0.046} {} {0.334} {0.019} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_spare_config[12]} {} {0.000} {0.000} {0.046} {0.002} {0.334} {0.019} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.314} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 420
PATH 421
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_14_} {CK}
  ENDPT {u_survik/o_spare_config_reg_14_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_spare_config_reg_13_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.019}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.019}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.314}
  END_SLK_CLC
  SLK 0.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.050} {0.000} {-0.314} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_spare_config_reg_13_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.334} {0.000} {0.046} {} {0.334} {0.019} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_spare_config[13]} {} {0.000} {0.000} {0.046} {0.002} {0.334} {0.019} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.314} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 421
PATH 422
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_15_} {CK}
  ENDPT {u_survik/o_spare_config_reg_15_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_spare_config_reg_14_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.019}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.019}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.314}
  END_SLK_CLC
  SLK 0.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.050} {0.000} {-0.314} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_spare_config_reg_14_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.334} {0.000} {0.046} {} {0.334} {0.019} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_spare_config[14]} {} {0.000} {0.000} {0.046} {0.002} {0.334} {0.019} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.314} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 422
PATH 423
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_16_} {CK}
  ENDPT {u_survik/o_spare_config_reg_16_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_spare_config_reg_15_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.019}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.019}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.314}
  END_SLK_CLC
  SLK 0.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.050} {0.000} {-0.314} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_spare_config_reg_15_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.334} {0.000} {0.046} {} {0.334} {0.019} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_spare_config[15]} {} {0.000} {0.000} {0.046} {0.002} {0.334} {0.019} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.314} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 423
PATH 424
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_17_} {CK}
  ENDPT {u_survik/o_spare_config_reg_17_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_spare_config_reg_16_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.019}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.019}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.314}
  END_SLK_CLC
  SLK 0.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.050} {0.000} {-0.314} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_spare_config_reg_16_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.334} {0.000} {0.046} {} {0.334} {0.019} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_spare_config[16]} {} {0.000} {0.000} {0.046} {0.002} {0.334} {0.019} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.314} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 424
PATH 425
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_18_} {CK}
  ENDPT {u_survik/o_spare_config_reg_18_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_spare_config_reg_17_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.019}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.019}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.314}
  END_SLK_CLC
  SLK 0.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.050} {0.000} {-0.314} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_spare_config_reg_17_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.334} {0.000} {0.046} {} {0.334} {0.019} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_spare_config[17]} {} {0.000} {0.000} {0.046} {0.002} {0.334} {0.019} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.314} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 425
PATH 426
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_19_} {CK}
  ENDPT {u_survik/o_spare_config_reg_19_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_spare_config_reg_18_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.019}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.019}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.314}
  END_SLK_CLC
  SLK 0.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.050} {0.000} {-0.314} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_spare_config_reg_18_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.334} {0.000} {0.046} {} {0.334} {0.019} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_spare_config[18]} {} {0.000} {0.000} {0.046} {0.002} {0.334} {0.019} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.314} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 426
PATH 427
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_20_} {CK}
  ENDPT {u_survik/o_spare_config_reg_20_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_spare_config_reg_19_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.019}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.019}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.314}
  END_SLK_CLC
  SLK 0.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.050} {0.000} {-0.314} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_spare_config_reg_19_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.334} {0.000} {0.046} {} {0.334} {0.019} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_spare_config[19]} {} {0.000} {0.000} {0.046} {0.002} {0.334} {0.019} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.314} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 427
PATH 428
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_21_} {CK}
  ENDPT {u_survik/o_spare_config_reg_21_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_spare_config_reg_20_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.019}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.019}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.314}
  END_SLK_CLC
  SLK 0.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.050} {0.000} {-0.314} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_spare_config_reg_20_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.334} {0.000} {0.046} {} {0.334} {0.019} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_spare_config[20]} {} {0.000} {0.000} {0.046} {0.002} {0.334} {0.019} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.314} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 428
PATH 429
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_22_} {CK}
  ENDPT {u_survik/o_spare_config_reg_22_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_spare_config_reg_21_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.019}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.019}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.314}
  END_SLK_CLC
  SLK 0.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.050} {0.000} {-0.314} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_spare_config_reg_21_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.334} {0.000} {0.046} {} {0.334} {0.019} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_spare_config[21]} {} {0.000} {0.000} {0.046} {0.002} {0.334} {0.019} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.314} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 429
PATH 430
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_23_} {CK}
  ENDPT {u_survik/o_spare_config_reg_23_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_spare_config_reg_22_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.019}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.019}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.314}
  END_SLK_CLC
  SLK 0.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.050} {0.000} {-0.314} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_spare_config_reg_22_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.334} {0.000} {0.046} {} {0.334} {0.019} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_spare_config[22]} {} {0.000} {0.000} {0.046} {0.002} {0.334} {0.019} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.314} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 430
PATH 431
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_24_} {CK}
  ENDPT {u_survik/o_spare_config_reg_24_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_spare_config_reg_23_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.019}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.019}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.314}
  END_SLK_CLC
  SLK 0.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.050} {0.000} {-0.314} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_spare_config_reg_23_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.334} {0.000} {0.046} {} {0.334} {0.019} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_spare_config[23]} {} {0.000} {0.000} {0.046} {0.002} {0.334} {0.019} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.314} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 431
PATH 432
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_25_} {CK}
  ENDPT {u_survik/o_spare_config_reg_25_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_spare_config_reg_24_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.019}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.019}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.314}
  END_SLK_CLC
  SLK 0.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.050} {0.000} {-0.314} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_spare_config_reg_24_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.334} {0.000} {0.046} {} {0.334} {0.019} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_spare_config[24]} {} {0.000} {0.000} {0.046} {0.002} {0.334} {0.019} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.314} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 432
PATH 433
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_26_} {CK}
  ENDPT {u_survik/o_spare_config_reg_26_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_spare_config_reg_25_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.019}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.019}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.314}
  END_SLK_CLC
  SLK 0.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.050} {0.000} {-0.314} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_spare_config_reg_25_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.334} {0.000} {0.046} {} {0.334} {0.019} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_spare_config[25]} {} {0.000} {0.000} {0.046} {0.002} {0.334} {0.019} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.314} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 433
PATH 434
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_27_} {CK}
  ENDPT {u_survik/o_spare_config_reg_27_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_spare_config_reg_26_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.019}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.019}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.314}
  END_SLK_CLC
  SLK 0.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.050} {0.000} {-0.314} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_spare_config_reg_26_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.334} {0.000} {0.046} {} {0.334} {0.019} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_spare_config[26]} {} {0.000} {0.000} {0.046} {0.002} {0.334} {0.019} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.314} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 434
PATH 435
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_28_} {CK}
  ENDPT {u_survik/o_spare_config_reg_28_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_spare_config_reg_27_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.019}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.019}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.314}
  END_SLK_CLC
  SLK 0.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.050} {0.000} {-0.314} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_spare_config_reg_27_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.334} {0.000} {0.046} {} {0.334} {0.019} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_spare_config[27]} {} {0.000} {0.000} {0.046} {0.002} {0.334} {0.019} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.314} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 435
PATH 436
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_29_} {CK}
  ENDPT {u_survik/o_spare_config_reg_29_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_spare_config_reg_28_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.019}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.019}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.314}
  END_SLK_CLC
  SLK 0.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.050} {0.000} {-0.314} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_spare_config_reg_28_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.334} {0.000} {0.046} {} {0.334} {0.019} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_spare_config[28]} {} {0.000} {0.000} {0.046} {0.002} {0.334} {0.019} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.314} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 436
PATH 437
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_30_} {CK}
  ENDPT {u_survik/o_spare_config_reg_30_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_spare_config_reg_29_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.019}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.019}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.314}
  END_SLK_CLC
  SLK 0.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.050} {0.000} {-0.314} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_spare_config_reg_29_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.334} {0.000} {0.046} {} {0.334} {0.019} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_spare_config[29]} {} {0.000} {0.000} {0.046} {0.002} {0.334} {0.019} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.314} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 437
PATH 438
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_31_} {CK}
  ENDPT {u_survik/o_spare_config_reg_31_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_spare_config_reg_30_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.019}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.019}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.314}
  END_SLK_CLC
  SLK 0.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.050} {0.000} {-0.314} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_spare_config_reg_30_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.334} {0.000} {0.046} {} {0.334} {0.019} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_spare_config[30]} {} {0.000} {0.000} {0.046} {0.002} {0.334} {0.019} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.314} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.314} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.314} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.314} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 438
PATH 439
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_16_} {CK}
  ENDPT {u_survik/o_spare_config_reg_16_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_16_} {Q} {SDFFX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.000}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.331}
  END_SLK_CLC
  SLK 0.331
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.331} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_16_} {CK} {^} {Q} {v} {} {SDFFX1} {0.331} {0.000} {0.058} {} {0.331} {-0.000} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_109_} {} {0.000} {0.000} {0.058} {0.003} {0.331} {-0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.331} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 439
PATH 440
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_17_} {CK}
  ENDPT {u_survik/o_spare_config_reg_17_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_17_} {Q} {SDFFX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.000}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.331}
  END_SLK_CLC
  SLK 0.331
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.331} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_17_} {CK} {^} {Q} {v} {} {SDFFX1} {0.331} {0.000} {0.058} {} {0.331} {-0.000} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_108_} {} {0.000} {0.000} {0.058} {0.003} {0.331} {-0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.331} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 440
PATH 441
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_18_} {CK}
  ENDPT {u_survik/o_spare_config_reg_18_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_18_} {Q} {SDFFX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.000}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.331}
  END_SLK_CLC
  SLK 0.331
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.331} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_18_} {CK} {^} {Q} {v} {} {SDFFX1} {0.331} {0.000} {0.058} {} {0.331} {-0.000} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_107_} {} {0.000} {0.000} {0.058} {0.003} {0.331} {-0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.331} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 441
PATH 442
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_19_} {CK}
  ENDPT {u_survik/o_spare_config_reg_19_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_19_} {Q} {SDFFX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.000}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.331}
  END_SLK_CLC
  SLK 0.331
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.331} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_19_} {CK} {^} {Q} {v} {} {SDFFX1} {0.331} {0.000} {0.058} {} {0.331} {-0.000} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_106_} {} {0.000} {0.000} {0.058} {0.003} {0.331} {-0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.331} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 442
PATH 443
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_20_} {CK}
  ENDPT {u_survik/o_spare_config_reg_20_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_20_} {Q} {SDFFX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.000}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.331}
  END_SLK_CLC
  SLK 0.331
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.331} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_20_} {CK} {^} {Q} {v} {} {SDFFX1} {0.331} {0.000} {0.058} {} {0.331} {-0.000} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_105_} {} {0.000} {0.000} {0.058} {0.003} {0.331} {-0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.331} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 443
PATH 444
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_21_} {CK}
  ENDPT {u_survik/o_spare_config_reg_21_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_21_} {Q} {SDFFX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.000}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.331}
  END_SLK_CLC
  SLK 0.331
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.331} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_21_} {CK} {^} {Q} {v} {} {SDFFX1} {0.331} {0.000} {0.058} {} {0.331} {-0.000} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_104_} {} {0.000} {0.000} {0.058} {0.003} {0.331} {-0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.331} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 444
PATH 445
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_22_} {CK}
  ENDPT {u_survik/o_spare_config_reg_22_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_22_} {Q} {SDFFX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.000}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.331}
  END_SLK_CLC
  SLK 0.331
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.331} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_22_} {CK} {^} {Q} {v} {} {SDFFX1} {0.331} {0.000} {0.058} {} {0.331} {-0.000} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_103_} {} {0.000} {0.000} {0.058} {0.003} {0.331} {-0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.331} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 445
PATH 446
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_23_} {CK}
  ENDPT {u_survik/o_spare_config_reg_23_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_23_} {Q} {SDFFX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.000}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.331}
  END_SLK_CLC
  SLK 0.331
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.331} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_23_} {CK} {^} {Q} {v} {} {SDFFX1} {0.331} {0.000} {0.058} {} {0.331} {-0.000} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_102_} {} {0.000} {0.000} {0.058} {0.003} {0.331} {-0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.331} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 446
PATH 447
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_24_} {CK}
  ENDPT {u_survik/o_spare_config_reg_24_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_24_} {Q} {SDFFX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.000}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.331}
  END_SLK_CLC
  SLK 0.331
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.331} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_24_} {CK} {^} {Q} {v} {} {SDFFX1} {0.331} {0.000} {0.058} {} {0.331} {-0.000} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_101_} {} {0.000} {0.000} {0.058} {0.003} {0.331} {-0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.331} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 447
PATH 448
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_25_} {CK}
  ENDPT {u_survik/o_spare_config_reg_25_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_25_} {Q} {SDFFX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.000}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.331}
  END_SLK_CLC
  SLK 0.331
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.331} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_25_} {CK} {^} {Q} {v} {} {SDFFX1} {0.331} {0.000} {0.058} {} {0.331} {-0.000} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_100_} {} {0.000} {0.000} {0.058} {0.003} {0.331} {-0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.331} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 448
PATH 449
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_26_} {CK}
  ENDPT {u_survik/o_spare_config_reg_26_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_26_} {Q} {SDFFX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.000}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.331}
  END_SLK_CLC
  SLK 0.331
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.331} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_26_} {CK} {^} {Q} {v} {} {SDFFX1} {0.331} {0.000} {0.058} {} {0.331} {-0.000} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_99_} {} {0.000} {0.000} {0.058} {0.003} {0.331} {-0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.331} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 449
PATH 450
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_27_} {CK}
  ENDPT {u_survik/o_spare_config_reg_27_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_27_} {Q} {SDFFX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.000}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.331}
  END_SLK_CLC
  SLK 0.331
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.331} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_27_} {CK} {^} {Q} {v} {} {SDFFX1} {0.331} {0.000} {0.058} {} {0.331} {-0.000} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_98_} {} {0.000} {0.000} {0.058} {0.003} {0.331} {-0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.331} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 450
PATH 451
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_28_} {CK}
  ENDPT {u_survik/o_spare_config_reg_28_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_28_} {Q} {SDFFX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.000}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.331}
  END_SLK_CLC
  SLK 0.331
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.331} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_28_} {CK} {^} {Q} {v} {} {SDFFX1} {0.331} {0.000} {0.058} {} {0.331} {-0.000} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_97_} {} {0.000} {0.000} {0.058} {0.003} {0.331} {-0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.331} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 451
PATH 452
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_29_} {CK}
  ENDPT {u_survik/o_spare_config_reg_29_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_29_} {Q} {SDFFX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.000}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.331}
  END_SLK_CLC
  SLK 0.331
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.331} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_29_} {CK} {^} {Q} {v} {} {SDFFX1} {0.331} {0.000} {0.058} {} {0.331} {-0.000} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_96_} {} {0.000} {0.000} {0.058} {0.003} {0.331} {-0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.331} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 452
PATH 453
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_30_} {CK}
  ENDPT {u_survik/o_spare_config_reg_30_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_30_} {Q} {SDFFX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.000}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.331}
  END_SLK_CLC
  SLK 0.331
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.331} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_30_} {CK} {^} {Q} {v} {} {SDFFX1} {0.331} {0.000} {0.058} {} {0.331} {-0.000} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_95_} {} {0.000} {0.000} {0.058} {0.003} {0.331} {-0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.331} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 453
PATH 454
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_17_} {CK}
  ENDPT {f32_data_reg_17_} {SI} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_16_} {Q} {SDFFX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.000}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.331}
  END_SLK_CLC
  SLK 0.331
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.331} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_16_} {CK} {^} {Q} {v} {} {SDFFX1} {0.331} {0.000} {0.058} {} {0.331} {-0.000} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_109_} {} {0.000} {0.000} {0.058} {0.003} {0.331} {-0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 454
PATH 455
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_18_} {CK}
  ENDPT {f32_data_reg_18_} {SI} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_17_} {Q} {SDFFX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.000}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.331}
  END_SLK_CLC
  SLK 0.331
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.331} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_17_} {CK} {^} {Q} {v} {} {SDFFX1} {0.331} {0.000} {0.058} {} {0.331} {-0.000} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_108_} {} {0.000} {0.000} {0.058} {0.003} {0.331} {-0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 455
PATH 456
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_19_} {CK}
  ENDPT {f32_data_reg_19_} {SI} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_18_} {Q} {SDFFX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.000}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.331}
  END_SLK_CLC
  SLK 0.331
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.331} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_18_} {CK} {^} {Q} {v} {} {SDFFX1} {0.331} {0.000} {0.058} {} {0.331} {-0.000} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_107_} {} {0.000} {0.000} {0.058} {0.003} {0.331} {-0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 456
PATH 457
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_20_} {CK}
  ENDPT {f32_data_reg_20_} {SI} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_19_} {Q} {SDFFX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.000}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.331}
  END_SLK_CLC
  SLK 0.331
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.331} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_19_} {CK} {^} {Q} {v} {} {SDFFX1} {0.331} {0.000} {0.058} {} {0.331} {-0.000} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_106_} {} {0.000} {0.000} {0.058} {0.003} {0.331} {-0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 457
PATH 458
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_21_} {CK}
  ENDPT {f32_data_reg_21_} {SI} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_20_} {Q} {SDFFX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.000}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.331}
  END_SLK_CLC
  SLK 0.331
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.331} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_20_} {CK} {^} {Q} {v} {} {SDFFX1} {0.331} {0.000} {0.058} {} {0.331} {-0.000} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_105_} {} {0.000} {0.000} {0.058} {0.003} {0.331} {-0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 458
PATH 459
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_22_} {CK}
  ENDPT {f32_data_reg_22_} {SI} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_21_} {Q} {SDFFX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.000}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.331}
  END_SLK_CLC
  SLK 0.331
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.331} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_21_} {CK} {^} {Q} {v} {} {SDFFX1} {0.331} {0.000} {0.058} {} {0.331} {-0.000} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_104_} {} {0.000} {0.000} {0.058} {0.003} {0.331} {-0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 459
PATH 460
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_23_} {CK}
  ENDPT {f32_data_reg_23_} {SI} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_22_} {Q} {SDFFX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.000}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.331}
  END_SLK_CLC
  SLK 0.331
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.331} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_22_} {CK} {^} {Q} {v} {} {SDFFX1} {0.331} {0.000} {0.058} {} {0.331} {-0.000} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_103_} {} {0.000} {0.000} {0.058} {0.003} {0.331} {-0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 460
PATH 461
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_24_} {CK}
  ENDPT {f32_data_reg_24_} {SI} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_23_} {Q} {SDFFX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.000}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.331}
  END_SLK_CLC
  SLK 0.331
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.331} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_23_} {CK} {^} {Q} {v} {} {SDFFX1} {0.331} {0.000} {0.058} {} {0.331} {-0.000} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_102_} {} {0.000} {0.000} {0.058} {0.003} {0.331} {-0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 461
PATH 462
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_25_} {CK}
  ENDPT {f32_data_reg_25_} {SI} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_24_} {Q} {SDFFX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.000}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.331}
  END_SLK_CLC
  SLK 0.331
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.331} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_24_} {CK} {^} {Q} {v} {} {SDFFX1} {0.331} {0.000} {0.058} {} {0.331} {-0.000} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_101_} {} {0.000} {0.000} {0.058} {0.003} {0.331} {-0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 462
PATH 463
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_26_} {CK}
  ENDPT {f32_data_reg_26_} {SI} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_25_} {Q} {SDFFX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.000}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.331}
  END_SLK_CLC
  SLK 0.331
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.331} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_25_} {CK} {^} {Q} {v} {} {SDFFX1} {0.331} {0.000} {0.058} {} {0.331} {-0.000} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_100_} {} {0.000} {0.000} {0.058} {0.003} {0.331} {-0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 463
PATH 464
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_27_} {CK}
  ENDPT {f32_data_reg_27_} {SI} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_26_} {Q} {SDFFX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.000}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.331}
  END_SLK_CLC
  SLK 0.331
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.331} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_26_} {CK} {^} {Q} {v} {} {SDFFX1} {0.331} {0.000} {0.058} {} {0.331} {-0.000} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_99_} {} {0.000} {0.000} {0.058} {0.003} {0.331} {-0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 464
PATH 465
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_28_} {CK}
  ENDPT {f32_data_reg_28_} {SI} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_27_} {Q} {SDFFX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.000}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.331}
  END_SLK_CLC
  SLK 0.331
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.331} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_27_} {CK} {^} {Q} {v} {} {SDFFX1} {0.331} {0.000} {0.058} {} {0.331} {-0.000} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_98_} {} {0.000} {0.000} {0.058} {0.003} {0.331} {-0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 465
PATH 466
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_29_} {CK}
  ENDPT {f32_data_reg_29_} {SI} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_28_} {Q} {SDFFX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.000}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.331}
  END_SLK_CLC
  SLK 0.331
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.331} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_28_} {CK} {^} {Q} {v} {} {SDFFX1} {0.331} {0.000} {0.058} {} {0.331} {-0.000} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_97_} {} {0.000} {0.000} {0.058} {0.003} {0.331} {-0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 466
PATH 467
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_30_} {CK}
  ENDPT {f32_data_reg_30_} {SI} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_29_} {Q} {SDFFX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.000}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.331}
  END_SLK_CLC
  SLK 0.331
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.331} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_29_} {CK} {^} {Q} {v} {} {SDFFX1} {0.331} {0.000} {0.058} {} {0.331} {-0.000} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_96_} {} {0.000} {0.000} {0.058} {0.003} {0.331} {-0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 467
PATH 468
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_31_} {CK}
  ENDPT {f32_data_reg_31_} {SI} {SDFFX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_30_} {Q} {SDFFX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.000}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.000}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.331}
  END_SLK_CLC
  SLK 0.331
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.331} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_30_} {CK} {^} {Q} {v} {} {SDFFX1} {0.331} {0.000} {0.058} {} {0.331} {-0.000} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_95_} {} {0.000} {0.000} {0.058} {0.003} {0.331} {-0.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.331} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.331} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.331} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 468
PATH 469
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_31_} {CK}
  ENDPT {u_survik/o_spare_config_reg_31_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_31_} {Q} {SDFFX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.332}
  END_SLK_CLC
  SLK 0.332
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.332} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.332} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.332} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.332} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_31_} {CK} {^} {Q} {v} {} {SDFFX1} {0.331} {0.000} {0.058} {} {0.331} {-0.001} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_94_} {} {0.000} {0.000} {0.058} {0.003} {0.331} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.332} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.332} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.332} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.332} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 469
PATH 470
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_10_} {CK}
  ENDPT {u_survik/o_adj_config_reg_10_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_10_} {Q} {SDFFX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.332}
    {} {Slack Time} {0.333}
  END_SLK_CLC
  SLK 0.333
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.333} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.333} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.333} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.333} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_10_} {CK} {^} {Q} {v} {} {SDFFX1} {0.332} {0.000} {0.059} {} {0.332} {-0.001} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {test_so1} {} {0.000} {0.000} {0.059} {0.003} {0.332} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.333} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.333} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.333} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.333} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 470
PATH 471
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_10_} {CK}
  ENDPT {u_survik/o_spare_config_reg_10_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_10_} {Q} {SDFFX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.332}
    {} {Slack Time} {0.333}
  END_SLK_CLC
  SLK 0.333
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.333} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.333} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.333} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.333} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_10_} {CK} {^} {Q} {v} {} {SDFFX1} {0.332} {0.000} {0.059} {} {0.332} {-0.001} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {test_so1} {} {0.000} {0.000} {0.059} {0.003} {0.332} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.333} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.333} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.333} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.333} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 471
PATH 472
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_0_} {CK}
  ENDPT {f32_mux_0_data_reg_0_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_31_} {Q} {SDFFX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.333}
  END_SLK_CLC
  SLK 0.333
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.333} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.333} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.333} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.333} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_31_} {CK} {^} {Q} {v} {} {SDFFX1} {0.331} {0.000} {0.058} {} {0.331} {-0.002} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_94_} {} {0.000} {0.000} {0.058} {0.003} {0.331} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.333} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.333} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.333} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.333} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 472
PATH 473
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_1_} {CK}
  ENDPT {u_survik/o_adj_config_reg_1_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_1_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_1_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_124_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 473
PATH 474
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_2_} {CK}
  ENDPT {u_survik/o_adj_config_reg_2_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_2_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_2_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_123_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 474
PATH 475
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_3_} {CK}
  ENDPT {u_survik/o_adj_config_reg_3_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_3_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_3_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_122_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 475
PATH 476
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_4_} {CK}
  ENDPT {u_survik/o_adj_config_reg_4_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_4_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_4_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_121_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 476
PATH 477
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_5_} {CK}
  ENDPT {u_survik/o_adj_config_reg_5_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_5_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_5_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_120_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 477
PATH 478
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_6_} {CK}
  ENDPT {u_survik/o_adj_config_reg_6_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_6_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_6_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_119_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 478
PATH 479
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_7_} {CK}
  ENDPT {u_survik/o_adj_config_reg_7_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_7_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_7_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_118_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 479
PATH 480
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_8_} {CK}
  ENDPT {u_survik/o_adj_config_reg_8_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_8_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_8_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_117_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 480
PATH 481
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_9_} {CK}
  ENDPT {u_survik/o_adj_config_reg_9_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_9_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_9_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_116_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 481
PATH 482
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_11_} {CK}
  ENDPT {u_survik/o_adj_config_reg_11_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_11_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_11_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_114_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 482
PATH 483
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_13_} {CK}
  ENDPT {u_survik/o_adj_config_reg_13_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_13_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_13_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_112_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 483
PATH 484
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_14_} {CK}
  ENDPT {u_survik/o_adj_config_reg_14_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_14_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_14_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_111_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 484
PATH 485
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_15_} {CK}
  ENDPT {u_survik/o_adj_config_reg_15_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_15_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_15_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_110_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 485
PATH 486
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_1_} {CK}
  ENDPT {u_survik/o_spare_config_reg_1_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_1_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_1_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_124_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 486
PATH 487
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_2_} {CK}
  ENDPT {u_survik/o_spare_config_reg_2_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_2_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_2_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_123_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 487
PATH 488
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_3_} {CK}
  ENDPT {u_survik/o_spare_config_reg_3_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_3_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_3_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_122_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 488
PATH 489
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_4_} {CK}
  ENDPT {u_survik/o_spare_config_reg_4_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_4_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_4_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_121_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 489
PATH 490
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_5_} {CK}
  ENDPT {u_survik/o_spare_config_reg_5_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_5_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_5_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_120_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 490
PATH 491
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_6_} {CK}
  ENDPT {u_survik/o_spare_config_reg_6_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_6_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_6_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_119_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 491
PATH 492
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_7_} {CK}
  ENDPT {u_survik/o_spare_config_reg_7_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_7_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_7_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_118_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 492
PATH 493
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_8_} {CK}
  ENDPT {u_survik/o_spare_config_reg_8_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_8_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_8_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_117_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 493
PATH 494
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_9_} {CK}
  ENDPT {u_survik/o_spare_config_reg_9_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_9_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_9_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_116_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 494
PATH 495
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_11_} {CK}
  ENDPT {u_survik/o_spare_config_reg_11_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_11_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_11_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_114_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 495
PATH 496
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_13_} {CK}
  ENDPT {u_survik/o_spare_config_reg_13_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_13_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_13_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_112_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 496
PATH 497
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_14_} {CK}
  ENDPT {u_survik/o_spare_config_reg_14_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_14_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_14_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_111_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 497
PATH 498
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_15_} {CK}
  ENDPT {u_survik/o_spare_config_reg_15_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_15_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_15_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_110_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 498
PATH 499
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_2_} {CK}
  ENDPT {f32_data_reg_2_} {SI} {SDFFX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_1_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_1_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_124_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 499
PATH 500
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_3_} {CK}
  ENDPT {f32_data_reg_3_} {SI} {SDFFX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_2_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_2_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_123_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 500
PATH 501
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_4_} {CK}
  ENDPT {f32_data_reg_4_} {SI} {SDFFX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_3_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_3_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_122_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 501
PATH 502
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_5_} {CK}
  ENDPT {f32_data_reg_5_} {SI} {SDFFX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_4_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_4_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_121_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 502
PATH 503
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_6_} {CK}
  ENDPT {f32_data_reg_6_} {SI} {SDFFX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_5_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_5_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_120_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 503
PATH 504
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_7_} {CK}
  ENDPT {f32_data_reg_7_} {SI} {SDFFX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_6_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_6_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_119_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 504
PATH 505
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_8_} {CK}
  ENDPT {f32_data_reg_8_} {SI} {SDFFX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_7_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_7_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_118_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 505
PATH 506
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_9_} {CK}
  ENDPT {f32_data_reg_9_} {SI} {SDFFX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_8_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_8_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_117_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 506
PATH 507
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_10_} {CK}
  ENDPT {f32_data_reg_10_} {SI} {SDFFX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_9_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_9_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_116_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 507
PATH 508
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_12_} {CK}
  ENDPT {f32_data_reg_12_} {SI} {SDFFX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_11_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_11_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_114_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 508
PATH 509
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_14_} {CK}
  ENDPT {f32_data_reg_14_} {SI} {SDFFX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_13_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_13_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_112_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 509
PATH 510
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_15_} {CK}
  ENDPT {f32_data_reg_15_} {SI} {SDFFX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_14_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_14_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_111_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 510
PATH 511
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_16_} {CK}
  ENDPT {f32_data_reg_16_} {SI} {SDFFX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_15_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.296}
    {} {Slack Time} {0.343}
  END_SLK_CLC
  SLK 0.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_15_} {CK} {^} {Q} {^} {} {SDFFX1} {0.296} {0.000} {0.073} {} {0.296} {-0.047} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_110_} {} {0.000} {0.000} {0.073} {0.005} {0.296} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.343} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.343} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.343} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 511
PATH 512
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_12_} {CK}
  ENDPT {u_survik/o_adj_config_reg_12_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_12_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.039}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.039}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.309}
    {} {Slack Time} {0.347}
  END_SLK_CLC
  SLK 0.347
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.347} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.347} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.347} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.347} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_12_} {CK} {^} {Q} {^} {} {SDFFX1} {0.309} {0.000} {0.086} {} {0.309} {-0.039} {} {4} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_113_} {} {0.000} {0.000} {0.086} {0.007} {0.309} {-0.039} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.347} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.347} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.347} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.347} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 512
PATH 513
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_12_} {CK}
  ENDPT {u_survik/o_spare_config_reg_12_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_12_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.039}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.039}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.309}
    {} {Slack Time} {0.347}
  END_SLK_CLC
  SLK 0.347
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.347} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.347} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.347} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.347} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_12_} {CK} {^} {Q} {^} {} {SDFFX1} {0.309} {0.000} {0.086} {} {0.309} {-0.039} {} {4} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_113_} {} {0.000} {0.000} {0.086} {0.007} {0.309} {-0.039} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.347} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.347} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.347} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.347} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 513
PATH 514
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_13_} {CK}
  ENDPT {f32_data_reg_13_} {SI} {SDFFX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_12_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.039}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.039}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.309}
    {} {Slack Time} {0.347}
  END_SLK_CLC
  SLK 0.347
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.347} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.347} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.347} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.347} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_12_} {CK} {^} {Q} {^} {} {SDFFX1} {0.309} {0.000} {0.086} {} {0.309} {-0.039} {} {4} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_113_} {} {0.000} {0.000} {0.086} {0.007} {0.309} {-0.039} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.347} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.347} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.347} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.347} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 514
PATH 515
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_15_} {CK}
  ENDPT {f32_mux_0_data_reg_15_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_0_data_reg_14_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_0_data_reg_14_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.001} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_0_data[14]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 515
PATH 516
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_14_} {CK}
  ENDPT {f32_mux_0_data_reg_14_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_0_data_reg_13_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_0_data_reg_13_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.001} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_0_data[13]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 516
PATH 517
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_13_} {CK}
  ENDPT {f32_mux_0_data_reg_13_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_0_data_reg_12_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_0_data_reg_12_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.001} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_0_data[12]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 517
PATH 518
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_12_} {CK}
  ENDPT {f32_mux_0_data_reg_12_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_0_data_reg_11_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_0_data_reg_11_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.001} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_0_data[11]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 518
PATH 519
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_11_} {CK}
  ENDPT {f32_mux_0_data_reg_11_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_0_data_reg_10_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_0_data_reg_10_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.001} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_0_data[10]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 519
PATH 520
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_10_} {CK}
  ENDPT {f32_mux_0_data_reg_10_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_0_data_reg_9_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_0_data_reg_9_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.001} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_0_data[9]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 520
PATH 521
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_9_} {CK}
  ENDPT {f32_mux_0_data_reg_9_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_0_data_reg_8_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_0_data_reg_8_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.001} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_0_data[8]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 521
PATH 522
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_8_} {CK}
  ENDPT {f32_mux_0_data_reg_8_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_0_data_reg_7_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_0_data_reg_7_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.001} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_0_data[7]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 522
PATH 523
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_7_} {CK}
  ENDPT {f32_mux_0_data_reg_7_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_0_data_reg_6_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_0_data_reg_6_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.001} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_0_data[6]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 523
PATH 524
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_6_} {CK}
  ENDPT {f32_mux_0_data_reg_6_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_0_data_reg_5_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_0_data_reg_5_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.001} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_0_data[5]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 524
PATH 525
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_5_} {CK}
  ENDPT {f32_mux_0_data_reg_5_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_0_data_reg_4_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_0_data_reg_4_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.001} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_0_data[4]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 525
PATH 526
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_4_} {CK}
  ENDPT {f32_mux_0_data_reg_4_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_0_data_reg_3_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_0_data_reg_3_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.001} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_0_data[3]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 526
PATH 527
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_3_} {CK}
  ENDPT {f32_mux_0_data_reg_3_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_0_data_reg_2_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_0_data_reg_2_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.001} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_0_data[2]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 527
PATH 528
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_2_} {CK}
  ENDPT {f32_mux_0_data_reg_2_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_0_data_reg_1_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_0_data_reg_1_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.001} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_0_data[1]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 528
PATH 529
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_1_} {CK}
  ENDPT {f32_mux_0_data_reg_1_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_0_data_reg_0_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_0_data_reg_0_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.001} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_0_data[0]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 529
PATH 530
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_16_} {CK}
  ENDPT {f32_mux_0_data_reg_16_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_0_data_reg_15_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_0_data_reg_15_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.001} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_0_data[15]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 530
PATH 531
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_17_} {CK}
  ENDPT {f32_mux_0_data_reg_17_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_0_data_reg_16_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_0_data_reg_16_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.001} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_0_data[16]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 531
PATH 532
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_18_} {CK}
  ENDPT {f32_mux_0_data_reg_18_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_0_data_reg_17_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_0_data_reg_17_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.001} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_0_data[17]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 532
PATH 533
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_19_} {CK}
  ENDPT {f32_mux_0_data_reg_19_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_0_data_reg_18_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_0_data_reg_18_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.001} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_0_data[18]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 533
PATH 534
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_20_} {CK}
  ENDPT {f32_mux_0_data_reg_20_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_0_data_reg_19_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_0_data_reg_19_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.001} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_0_data[19]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 534
PATH 535
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_21_} {CK}
  ENDPT {f32_mux_0_data_reg_21_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_0_data_reg_20_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_0_data_reg_20_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.001} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_0_data[20]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 535
PATH 536
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_22_} {CK}
  ENDPT {f32_mux_0_data_reg_22_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_0_data_reg_21_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_0_data_reg_21_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.001} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_0_data[21]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 536
PATH 537
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_23_} {CK}
  ENDPT {f32_mux_0_data_reg_23_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_0_data_reg_22_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_0_data_reg_22_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.001} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_0_data[22]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 537
PATH 538
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_24_} {CK}
  ENDPT {f32_mux_0_data_reg_24_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_0_data_reg_23_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_0_data_reg_23_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.001} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_0_data[23]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 538
PATH 539
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_25_} {CK}
  ENDPT {f32_mux_0_data_reg_25_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_0_data_reg_24_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_0_data_reg_24_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.001} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_0_data[24]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 539
PATH 540
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_26_} {CK}
  ENDPT {f32_mux_0_data_reg_26_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_0_data_reg_25_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_0_data_reg_25_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.001} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_0_data[25]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 540
PATH 541
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_27_} {CK}
  ENDPT {f32_mux_0_data_reg_27_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_0_data_reg_26_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_0_data_reg_26_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.001} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_0_data[26]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 541
PATH 542
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_28_} {CK}
  ENDPT {f32_mux_0_data_reg_28_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_0_data_reg_27_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_0_data_reg_27_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.001} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_0_data[27]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 542
PATH 543
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_29_} {CK}
  ENDPT {f32_mux_0_data_reg_29_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_0_data_reg_28_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_0_data_reg_28_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.001} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_0_data[28]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 543
PATH 544
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_30_} {CK}
  ENDPT {f32_mux_0_data_reg_30_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_0_data_reg_29_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_0_data_reg_29_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.001} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_0_data[29]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 544
PATH 545
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_0_data_reg_31_} {CK}
  ENDPT {f32_mux_0_data_reg_31_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_0_data_reg_30_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_0_data_reg_30_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.001} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_0_data[30]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 545
PATH 546
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_0_} {CK}
  ENDPT {f32_mux_1_data_reg_0_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_0_data_reg_31_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.001}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_0_data_reg_31_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.001} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_0_data[31]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 546
PATH 547
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_31_} {CK}
  ENDPT {f32_mux_1_data_reg_31_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_1_data_reg_30_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_1_data_reg_30_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.002} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_1_data[30]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 547
PATH 548
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_30_} {CK}
  ENDPT {f32_mux_1_data_reg_30_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_1_data_reg_29_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_1_data_reg_29_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.002} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_1_data[29]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 548
PATH 549
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_29_} {CK}
  ENDPT {f32_mux_1_data_reg_29_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_1_data_reg_28_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_1_data_reg_28_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.002} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_1_data[28]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 549
PATH 550
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_28_} {CK}
  ENDPT {f32_mux_1_data_reg_28_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_1_data_reg_27_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_1_data_reg_27_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.002} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_1_data[27]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 550
PATH 551
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_27_} {CK}
  ENDPT {f32_mux_1_data_reg_27_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_1_data_reg_26_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_1_data_reg_26_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.002} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_1_data[26]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 551
PATH 552
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_26_} {CK}
  ENDPT {f32_mux_1_data_reg_26_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_1_data_reg_25_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_1_data_reg_25_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.002} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_1_data[25]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 552
PATH 553
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_25_} {CK}
  ENDPT {f32_mux_1_data_reg_25_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_1_data_reg_24_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_1_data_reg_24_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.002} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_1_data[24]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 553
PATH 554
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_24_} {CK}
  ENDPT {f32_mux_1_data_reg_24_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_1_data_reg_23_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_1_data_reg_23_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.002} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_1_data[23]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 554
PATH 555
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_23_} {CK}
  ENDPT {f32_mux_1_data_reg_23_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_1_data_reg_22_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_1_data_reg_22_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.002} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_1_data[22]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 555
PATH 556
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_22_} {CK}
  ENDPT {f32_mux_1_data_reg_22_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_1_data_reg_21_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_1_data_reg_21_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.002} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_1_data[21]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 556
PATH 557
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_21_} {CK}
  ENDPT {f32_mux_1_data_reg_21_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_1_data_reg_20_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_1_data_reg_20_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.002} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_1_data[20]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 557
PATH 558
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_20_} {CK}
  ENDPT {f32_mux_1_data_reg_20_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_1_data_reg_19_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_1_data_reg_19_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.002} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_1_data[19]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 558
PATH 559
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_19_} {CK}
  ENDPT {f32_mux_1_data_reg_19_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_1_data_reg_18_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_1_data_reg_18_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.002} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_1_data[18]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 559
PATH 560
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_18_} {CK}
  ENDPT {f32_mux_1_data_reg_18_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_1_data_reg_17_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_1_data_reg_17_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.002} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_1_data[17]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 560
PATH 561
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_17_} {CK}
  ENDPT {f32_mux_1_data_reg_17_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_1_data_reg_16_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_1_data_reg_16_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.002} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_1_data[16]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 561
PATH 562
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_16_} {CK}
  ENDPT {f32_mux_1_data_reg_16_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_1_data_reg_15_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_1_data_reg_15_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.002} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_1_data[15]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 562
PATH 563
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_15_} {CK}
  ENDPT {f32_mux_1_data_reg_15_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_1_data_reg_14_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_1_data_reg_14_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.002} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_1_data[14]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 563
PATH 564
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_14_} {CK}
  ENDPT {f32_mux_1_data_reg_14_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_1_data_reg_13_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_1_data_reg_13_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.002} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_1_data[13]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 564
PATH 565
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_13_} {CK}
  ENDPT {f32_mux_1_data_reg_13_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_1_data_reg_12_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_1_data_reg_12_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.002} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_1_data[12]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 565
PATH 566
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_12_} {CK}
  ENDPT {f32_mux_1_data_reg_12_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_1_data_reg_11_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_1_data_reg_11_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.002} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_1_data[11]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 566
PATH 567
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_11_} {CK}
  ENDPT {f32_mux_1_data_reg_11_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_1_data_reg_10_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_1_data_reg_10_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.002} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_1_data[10]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 567
PATH 568
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_10_} {CK}
  ENDPT {f32_mux_1_data_reg_10_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_1_data_reg_9_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_1_data_reg_9_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.002} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_1_data[9]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 568
PATH 569
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_9_} {CK}
  ENDPT {f32_mux_1_data_reg_9_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_1_data_reg_8_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_1_data_reg_8_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.002} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_1_data[8]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 569
PATH 570
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_8_} {CK}
  ENDPT {f32_mux_1_data_reg_8_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_1_data_reg_7_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_1_data_reg_7_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.002} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_1_data[7]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 570
PATH 571
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_7_} {CK}
  ENDPT {f32_mux_1_data_reg_7_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_1_data_reg_6_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_1_data_reg_6_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.002} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_1_data[6]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 571
PATH 572
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_6_} {CK}
  ENDPT {f32_mux_1_data_reg_6_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_1_data_reg_5_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_1_data_reg_5_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.002} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_1_data[5]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 572
PATH 573
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_5_} {CK}
  ENDPT {f32_mux_1_data_reg_5_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_1_data_reg_4_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_1_data_reg_4_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.002} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_1_data[4]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 573
PATH 574
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_4_} {CK}
  ENDPT {f32_mux_1_data_reg_4_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_1_data_reg_3_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_1_data_reg_3_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.002} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_1_data[3]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 574
PATH 575
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_3_} {CK}
  ENDPT {f32_mux_1_data_reg_3_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_1_data_reg_2_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_1_data_reg_2_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.002} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_1_data[2]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 575
PATH 576
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_2_} {CK}
  ENDPT {f32_mux_1_data_reg_2_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_1_data_reg_1_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_1_data_reg_1_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.002} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_1_data[1]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 576
PATH 577
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_mux_1_data_reg_1_} {CK}
  ENDPT {f32_mux_1_data_reg_1_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_1_data_reg_0_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_1_data_reg_0_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.002} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_1_data[0]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.109} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 577
PATH 578
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f_ack_reg} {CK}
  ENDPT {f_ack_reg} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_mux_1_data_reg_31_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.348} {} {} {} 
    INST {clk_gate_mux} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.348} {} {64} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121966} {} {0.000} {0.000} {0.000} {0.099} {0.000} {-0.348} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_mux_1_data_reg_31_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.002} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f32_mux_1_data[31]} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.348} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.022} {0.000} {0.348} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 578
PATH 579
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_0_} {CK}
  ENDPT {u_survik/o_adj_config_reg_0_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_0_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.039}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.039}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.310}
    {} {Slack Time} {0.349}
  END_SLK_CLC
  SLK 0.349
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.349} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.349} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.349} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.349} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_0_} {CK} {^} {Q} {^} {} {SDFFX1} {0.310} {0.000} {0.087} {} {0.310} {-0.039} {} {4} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_125_} {} {0.000} {0.000} {0.087} {0.007} {0.310} {-0.039} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.349} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.349} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.349} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.349} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 579
PATH 580
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_0_} {CK}
  ENDPT {u_survik/o_spare_config_reg_0_} {D} {SDFFRX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_0_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.039}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.039}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.310}
    {} {Slack Time} {0.349}
  END_SLK_CLC
  SLK 0.349
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.349} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.349} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.349} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.349} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_0_} {CK} {^} {Q} {^} {} {SDFFX1} {0.310} {0.000} {0.087} {} {0.310} {-0.039} {} {4} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_125_} {} {0.000} {0.000} {0.087} {0.007} {0.310} {-0.039} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.349} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.349} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.349} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.349} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 580
PATH 581
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f32_data_reg_1_} {CK}
  ENDPT {f32_data_reg_1_} {SI} {SDFFX1} {^} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_0_} {Q} {SDFFX1} {^} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.039}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.039}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.310}
    {} {Slack Time} {0.349}
  END_SLK_CLC
  SLK 0.349
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.349} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.349} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.349} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.349} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_0_} {CK} {^} {Q} {^} {} {SDFFX1} {0.310} {0.000} {0.087} {} {0.310} {-0.039} {} {4} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_125_} {} {0.000} {0.000} {0.087} {0.007} {0.310} {-0.039} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.349} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.349} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.349} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.057} {0.000} {0.349} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 581
PATH 582
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f_state_reg_0_} {CK}
  ENDPT {f_state_reg_0_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f_err_ack_reg} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.350}
  END_SLK_CLC
  SLK 0.350
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.350} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.021} {0.000} {-0.350} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f_err_ack_reg} {CK} {^} {Q} {v} {} {SDFFRX1} {0.347} {0.000} {0.058} {} {0.347} {-0.002} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f_err_ack} {} {0.000} {0.000} {0.058} {0.003} {0.347} {-0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.350} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.022} {0.000} {0.350} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 582
PATH 583
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {o_reg_addr_reg_1_} {CK}
  ENDPT {o_reg_addr_reg_1_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {o_reg_addr_reg_0_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.004}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.348}
    {} {Slack Time} {0.352}
  END_SLK_CLC
  SLK 0.352
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.352} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.352} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.352} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.012} {0.000} {-0.352} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {o_reg_addr_reg_0_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.348} {0.000} {0.059} {} {0.348} {-0.004} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n863} {} {0.000} {0.000} {0.059} {0.003} {0.348} {-0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.352} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.352} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.352} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.014} {0.000} {0.352} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 583
PATH 584
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {o_reg_addr_reg_2_} {CK}
  ENDPT {o_reg_addr_reg_2_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {o_reg_addr_reg_1_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.004}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.348}
    {} {Slack Time} {0.352}
  END_SLK_CLC
  SLK 0.352
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.352} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.352} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.352} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.012} {0.000} {-0.352} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {o_reg_addr_reg_1_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.348} {0.000} {0.059} {} {0.348} {-0.004} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n862} {} {0.000} {0.000} {0.059} {0.003} {0.348} {-0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.352} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.352} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.352} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.014} {0.000} {0.352} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 584
PATH 585
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f_state_reg_2_} {CK}
  ENDPT {f_state_reg_2_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f_state_reg_1_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.004}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.348}
    {} {Slack Time} {0.352}
  END_SLK_CLC
  SLK 0.352
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.352} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.021} {0.000} {-0.352} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f_state_reg_1_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.348} {0.000} {0.059} {} {0.348} {-0.004} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f_state[1]} {} {0.000} {0.000} {0.059} {0.003} {0.348} {-0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.352} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.022} {0.000} {0.352} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 585
PATH 586
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_1_} {CK}
  ENDPT {u_survik/o_adj_config_reg_1_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_adj_config_reg_0_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.004}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.348}
    {} {Slack Time} {0.352}
  END_SLK_CLC
  SLK 0.352
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.352} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.352} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.352} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.025} {0.000} {-0.352} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_adj_config_reg_0_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.348} {0.000} {0.059} {} {0.348} {-0.004} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_adj_config[0]} {} {0.000} {0.000} {0.059} {0.003} {0.348} {-0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.352} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.352} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.352} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.352} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 586
PATH 587
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_2_} {CK}
  ENDPT {u_survik/o_adj_config_reg_2_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_adj_config_reg_1_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.004}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.348}
    {} {Slack Time} {0.352}
  END_SLK_CLC
  SLK 0.352
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.352} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.352} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.352} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.025} {0.000} {-0.352} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_adj_config_reg_1_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.348} {0.000} {0.059} {} {0.348} {-0.004} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_adj_config[1]} {} {0.000} {0.000} {0.059} {0.003} {0.348} {-0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.352} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.352} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.352} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.352} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 587
PATH 588
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_3_} {CK}
  ENDPT {u_survik/o_adj_config_reg_3_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_adj_config_reg_2_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.004}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.348}
    {} {Slack Time} {0.352}
  END_SLK_CLC
  SLK 0.352
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.352} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.352} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.352} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.025} {0.000} {-0.352} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_adj_config_reg_2_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.348} {0.000} {0.059} {} {0.348} {-0.004} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_adj_config[2]} {} {0.000} {0.000} {0.059} {0.003} {0.348} {-0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.352} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.352} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.352} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.352} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 588
PATH 589
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_4_} {CK}
  ENDPT {u_survik/o_adj_config_reg_4_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_adj_config_reg_3_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.004}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.348}
    {} {Slack Time} {0.352}
  END_SLK_CLC
  SLK 0.352
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.352} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.352} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.352} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.025} {0.000} {-0.352} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_adj_config_reg_3_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.348} {0.000} {0.059} {} {0.348} {-0.004} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_adj_config[3]} {} {0.000} {0.000} {0.059} {0.003} {0.348} {-0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.352} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.352} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.352} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.352} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 589
PATH 590
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {o_reg_read_reg} {CK}
  ENDPT {o_reg_read_reg} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {o_reg_addr_reg_7_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.004}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.348}
    {} {Slack Time} {0.352}
  END_SLK_CLC
  SLK 0.352
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.352} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.352} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.352} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.012} {0.000} {-0.352} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {o_reg_addr_reg_7_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.348} {0.000} {0.059} {} {0.348} {-0.004} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_reg_addr[7]} {} {0.000} {0.000} {0.059} {0.003} {0.348} {-0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.352} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.022} {0.000} {0.352} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 590
PATH 591
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {o_reg_addr_reg_3_} {CK}
  ENDPT {o_reg_addr_reg_3_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {o_reg_addr_reg_2_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.004}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.348}
    {} {Slack Time} {0.352}
  END_SLK_CLC
  SLK 0.352
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.352} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.352} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.352} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.012} {0.000} {-0.352} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {o_reg_addr_reg_2_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.348} {0.000} {0.059} {} {0.348} {-0.004} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_reg_addr[2]} {} {0.000} {0.000} {0.059} {0.003} {0.348} {-0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.352} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.352} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.352} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.014} {0.000} {0.352} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 591
PATH 592
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {o_reg_addr_reg_4_} {CK}
  ENDPT {o_reg_addr_reg_4_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {o_reg_addr_reg_3_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.004}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.348}
    {} {Slack Time} {0.352}
  END_SLK_CLC
  SLK 0.352
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.352} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.352} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.352} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.012} {0.000} {-0.352} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {o_reg_addr_reg_3_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.348} {0.000} {0.059} {} {0.348} {-0.004} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_reg_addr[3]} {} {0.000} {0.000} {0.059} {0.003} {0.348} {-0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.352} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.352} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.352} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.014} {0.000} {0.352} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 592
PATH 593
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {o_reg_addr_reg_5_} {CK}
  ENDPT {o_reg_addr_reg_5_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {o_reg_addr_reg_4_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.004}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.348}
    {} {Slack Time} {0.352}
  END_SLK_CLC
  SLK 0.352
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.352} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.352} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.352} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.012} {0.000} {-0.352} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {o_reg_addr_reg_4_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.348} {0.000} {0.059} {} {0.348} {-0.004} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_reg_addr[4]} {} {0.000} {0.000} {0.059} {0.003} {0.348} {-0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.352} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.352} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.352} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.014} {0.000} {0.352} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 593
PATH 594
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {o_reg_addr_reg_6_} {CK}
  ENDPT {o_reg_addr_reg_6_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {o_reg_addr_reg_5_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.004}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.348}
    {} {Slack Time} {0.352}
  END_SLK_CLC
  SLK 0.352
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.352} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.352} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.352} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.012} {0.000} {-0.352} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {o_reg_addr_reg_5_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.348} {0.000} {0.059} {} {0.348} {-0.004} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_reg_addr[5]} {} {0.000} {0.000} {0.059} {0.003} {0.348} {-0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.352} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.352} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.352} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.014} {0.000} {0.352} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 594
PATH 595
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {o_reg_addr_reg_7_} {CK}
  ENDPT {o_reg_addr_reg_7_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {o_reg_addr_reg_6_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.004}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.348}
    {} {Slack Time} {0.352}
  END_SLK_CLC
  SLK 0.352
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.352} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.352} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.352} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.012} {0.000} {-0.352} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {o_reg_addr_reg_6_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.348} {0.000} {0.059} {} {0.348} {-0.004} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_reg_addr[6]} {} {0.000} {0.000} {0.059} {0.003} {0.348} {-0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.352} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.352} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.352} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.014} {0.000} {0.352} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 595
PATH 596
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_5_} {CK}
  ENDPT {u_survik/o_adj_config_reg_5_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_adj_config_reg_4_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.016}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.016}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.355}
    {} {Slack Time} {0.372}
  END_SLK_CLC
  SLK 0.372
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.372} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.372} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.372} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.025} {0.000} {-0.372} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_adj_config_reg_4_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.355} {0.000} {0.066} {} {0.355} {-0.016} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_adj_config[4]} {} {0.000} {0.000} {0.066} {0.004} {0.355} {-0.016} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.372} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.372} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.372} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.372} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 596
PATH 597
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_6_} {CK}
  ENDPT {u_survik/o_adj_config_reg_6_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_adj_config_reg_5_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.016}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.016}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.355}
    {} {Slack Time} {0.372}
  END_SLK_CLC
  SLK 0.372
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.372} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.372} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.372} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.025} {0.000} {-0.372} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_adj_config_reg_5_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.355} {0.000} {0.066} {} {0.355} {-0.016} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_adj_config[5]} {} {0.000} {0.000} {0.066} {0.004} {0.355} {-0.016} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.372} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.372} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.372} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.372} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 597
PATH 598
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_7_} {CK}
  ENDPT {u_survik/o_adj_config_reg_7_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_adj_config_reg_6_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.016}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.016}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.355}
    {} {Slack Time} {0.372}
  END_SLK_CLC
  SLK 0.372
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.372} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.372} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.372} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.025} {0.000} {-0.372} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_adj_config_reg_6_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.355} {0.000} {0.066} {} {0.355} {-0.016} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_adj_config[6]} {} {0.000} {0.000} {0.066} {0.004} {0.355} {-0.016} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.372} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.372} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.372} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.372} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 598
PATH 599
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_8_} {CK}
  ENDPT {u_survik/o_adj_config_reg_8_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_adj_config_reg_7_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.016}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.016}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.355}
    {} {Slack Time} {0.372}
  END_SLK_CLC
  SLK 0.372
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.372} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.372} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.372} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.025} {0.000} {-0.372} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_adj_config_reg_7_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.355} {0.000} {0.066} {} {0.355} {-0.016} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_adj_config[7]} {} {0.000} {0.000} {0.066} {0.004} {0.355} {-0.016} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.372} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.372} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.372} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.372} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 599
PATH 600
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_9_} {CK}
  ENDPT {u_survik/o_adj_config_reg_9_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_adj_config_reg_8_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.016}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.016}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.355}
    {} {Slack Time} {0.372}
  END_SLK_CLC
  SLK 0.372
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.372} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.372} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.372} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.025} {0.000} {-0.372} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_adj_config_reg_8_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.355} {0.000} {0.066} {} {0.355} {-0.016} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_adj_config[8]} {} {0.000} {0.000} {0.066} {0.004} {0.355} {-0.016} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.372} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.372} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.372} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.372} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 600
PATH 601
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_10_} {CK}
  ENDPT {u_survik/o_adj_config_reg_10_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_adj_config_reg_9_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.016}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.016}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.355}
    {} {Slack Time} {0.372}
  END_SLK_CLC
  SLK 0.372
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.372} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.372} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.372} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.025} {0.000} {-0.372} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_adj_config_reg_9_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.355} {0.000} {0.066} {} {0.355} {-0.016} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_adj_config[9]} {} {0.000} {0.000} {0.066} {0.004} {0.355} {-0.016} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.372} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.372} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.372} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.372} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 601
PATH 602
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_11_} {CK}
  ENDPT {u_survik/o_adj_config_reg_11_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_adj_config_reg_10_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.016}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.016}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.355}
    {} {Slack Time} {0.372}
  END_SLK_CLC
  SLK 0.372
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.372} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.372} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.372} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.025} {0.000} {-0.372} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_adj_config_reg_10_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.355} {0.000} {0.066} {} {0.355} {-0.016} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_adj_config[10]} {} {0.000} {0.000} {0.066} {0.004} {0.355} {-0.016} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.372} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.372} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.372} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.372} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 602
PATH 603
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_12_} {CK}
  ENDPT {u_survik/o_adj_config_reg_12_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_adj_config_reg_11_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.016}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.016}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.355}
    {} {Slack Time} {0.372}
  END_SLK_CLC
  SLK 0.372
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.372} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.372} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.372} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.025} {0.000} {-0.372} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_adj_config_reg_11_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.355} {0.000} {0.066} {} {0.355} {-0.016} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_adj_config[11]} {} {0.000} {0.000} {0.066} {0.004} {0.355} {-0.016} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.372} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.372} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.372} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.372} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 603
PATH 604
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_13_} {CK}
  ENDPT {u_survik/o_adj_config_reg_13_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_adj_config_reg_12_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.016}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.016}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.355}
    {} {Slack Time} {0.372}
  END_SLK_CLC
  SLK 0.372
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.372} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.372} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.372} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.025} {0.000} {-0.372} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_adj_config_reg_12_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.355} {0.000} {0.066} {} {0.355} {-0.016} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_adj_config[12]} {} {0.000} {0.000} {0.066} {0.004} {0.355} {-0.016} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.372} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.372} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.372} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.372} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 604
PATH 605
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_14_} {CK}
  ENDPT {u_survik/o_adj_config_reg_14_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_adj_config_reg_13_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.016}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.016}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.355}
    {} {Slack Time} {0.372}
  END_SLK_CLC
  SLK 0.372
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.372} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.372} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.372} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.025} {0.000} {-0.372} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_adj_config_reg_13_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.355} {0.000} {0.066} {} {0.355} {-0.016} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_adj_config[13]} {} {0.000} {0.000} {0.066} {0.004} {0.355} {-0.016} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.372} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.372} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.372} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.372} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 605
PATH 606
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_adj_config_reg_15_} {CK}
  ENDPT {u_survik/o_adj_config_reg_15_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_adj_config_reg_14_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.016}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.016}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.355}
    {} {Slack Time} {0.372}
  END_SLK_CLC
  SLK 0.372
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.372} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.372} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.372} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.025} {0.000} {-0.372} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_adj_config_reg_14_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.355} {0.000} {0.066} {} {0.355} {-0.016} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_adj_config[14]} {} {0.000} {0.000} {0.066} {0.004} {0.355} {-0.016} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.372} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.372} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.372} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.027} {0.000} {0.372} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 606
PATH 607
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_dbg_config_reg_0_} {CK}
  ENDPT {u_survik/o_dbg_config_reg_0_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_adj_config_reg_15_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.016}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.016}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.355}
    {} {Slack Time} {0.372}
  END_SLK_CLC
  SLK 0.372
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.372} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.372} {} {} {} 
    INST {u_survik/clk_gate_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.372} {} {16} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net122000} {} {0.000} {0.000} {0.000} {0.025} {0.000} {-0.372} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_adj_config_reg_15_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.355} {0.000} {0.066} {} {0.355} {-0.016} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_adj_config[15]} {} {0.000} {0.000} {0.066} {0.004} {0.355} {-0.016} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.372} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.022} {0.000} {0.372} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 607
PATH 608
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f_state_reg_1_} {CK}
  ENDPT {f_state_reg_1_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f_state_reg_0_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.017}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.017}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.356}
    {} {Slack Time} {0.372}
  END_SLK_CLC
  SLK 0.372
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.372} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.021} {0.000} {-0.372} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f_state_reg_0_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.356} {0.000} {0.066} {} {0.356} {-0.017} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f_state[0]} {} {0.000} {0.000} {0.066} {0.005} {0.356} {-0.017} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.372} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.022} {0.000} {0.372} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 608
PATH 609
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_spare_config_reg_0_} {CK}
  ENDPT {u_survik/o_spare_config_reg_0_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {u_survik/o_dbg_config_reg_0_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.037}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.037}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.367}
    {} {Slack Time} {0.404}
  END_SLK_CLC
  SLK 0.404
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.404} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.021} {0.000} {-0.404} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_survik/o_dbg_config_reg_0_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.367} {0.000} {0.077} {} {0.367} {-0.037} {} {4} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {o_dbg_config[0]} {} {0.000} {0.000} {0.077} {0.006} {0.367} {-0.037} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.404} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.404} {} {} {} 
    INST {u_survik/clk_gate_spare_config} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.404} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/net121994} {} {0.000} {0.000} {0.000} {0.055} {0.000} {0.404} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 609
PATH 610
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f_err_ack_reg} {CK}
  ENDPT {f_err_ack_reg} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f_ack_reg} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.047}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.047}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.372}
    {} {Slack Time} {0.419}
  END_SLK_CLC
  SLK 0.419
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.419} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.021} {0.000} {-0.419} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f_ack_reg} {CK} {^} {Q} {v} {} {SDFFRX1} {0.372} {0.000} {0.083} {} {0.372} {-0.047} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f_ack} {} {0.000} {0.000} {0.083} {0.007} {0.372} {-0.047} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.419} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.022} {0.000} {0.419} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 610
PATH 611
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {o_reg_addr_reg_0_} {CK}
  ENDPT {o_reg_addr_reg_0_} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {n_write_reg} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.038}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.038}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.382}
    {} {Slack Time} {0.420}
  END_SLK_CLC
  SLK 0.420
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.420} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.021} {0.000} {-0.420} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {n_write_reg} {CK} {^} {Q} {v} {} {SDFFRX1} {0.382} {0.000} {0.093} {} {0.382} {-0.038} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_write} {} {0.000} {0.000} {0.093} {0.009} {0.382} {-0.038} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.420} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.420} {} {} {} 
    INST {clk_gate_addr} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {0.420} {} {8} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121972} {} {0.000} {0.000} {0.000} {0.014} {0.000} {0.420} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 611
PATH 612
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {n_write_reg} {CK}
  ENDPT {n_write_reg} {SI} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f_state_reg_2_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {-0.030}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.030}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.390}
    {} {Slack Time} {0.420}
  END_SLK_CLC
  SLK 0.420
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.420} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.021} {0.000} {-0.420} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f_state_reg_2_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.390} {0.000} {0.102} {} {0.390} {-0.030} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f_state[2]} {} {0.000} {0.000} {0.102} {0.010} {0.390} {-0.030} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.420} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.022} {0.000} {0.420} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 612
PATH 613
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {o_reg_read_reg} {CK}
  ENDPT {o_reg_read_reg} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {test_se} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.013}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.013}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.479}
    {} {Slack Time} {0.465}
  END_SLK_CLC
  SLK 0.465
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {test_se} {v} {} {} {test_se} {} {} {} {0.003} {0.021} {0.000} {-0.465} {} {12} {(0.00, 0.00) } 
    NET {} {} {} {} {} {test_se} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.465} {} {} {} 
    INST {o_reg_addr_reg_7__scan_iso_or} {B} {v} {Y} {v} {} {AND2X1} {0.212} {0.000} {0.214} {} {0.212} {-0.253} {} {7} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {scan_iso_or5} {} {0.000} {0.000} {0.214} {0.029} {0.212} {-0.253} {} {} {} 
    INST {U71} {A0} {v} {Y} {^} {} {OAI31X1} {0.224} {0.000} {0.063} {} {0.437} {-0.029} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n157} {} {0.000} {0.000} {0.063} {0.006} {0.437} {-0.029} {} {} {} 
    INST {U233} {A} {^} {Y} {v} {} {NOR2X1} {0.042} {0.000} {0.037} {} {0.479} {0.013} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N420} {} {0.000} {0.000} {0.037} {0.002} {0.479} {0.013} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.465} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.022} {0.000} {0.465} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 613
PATH 614
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {u_survik/o_dbg_config_reg_0_} {CK}
  ENDPT {u_survik/o_dbg_config_reg_0_} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f32_data_reg_0_} {Q} {SDFFX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.018}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.018}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.519}
    {} {Slack Time} {0.502}
  END_SLK_CLC
  SLK 0.502
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.502} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.502} {} {} {} 
    INST {clk_gate_data} {CK} {^} {ECK} {^} {} {TLATNTSCAX12} {0.000} {0.000} {0.000} {} {0.000} {-0.502} {} {32} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {net121977} {} {0.000} {0.000} {0.000} {0.051} {0.000} {-0.502} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f32_data_reg_0_} {CK} {^} {Q} {v} {} {SDFFX1} {0.355} {0.000} {0.081} {} {0.355} {-0.147} {} {4} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n_125_} {} {0.000} {0.000} {0.081} {0.007} {0.355} {-0.147} {} {} {} 
    INST {u_survik/U7} {B} {v} {Y} {v} {} {MX2X1} {0.165} {0.000} {0.047} {} {0.519} {0.017} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {u_survik/n51} {} {0.000} {0.000} {0.047} {0.002} {0.519} {0.018} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.502} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.022} {0.000} {0.502} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 614
PATH 615
  VIEW  default
  CHECK_TYPE {Hold Check}
  REF {f_err_ack_reg} {CK}
  ENDPT {f_err_ack_reg} {D} {SDFFRX1} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {test_se} {} {v} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.009}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.009}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.514}
    {} {Slack Time} {0.504}
  END_SLK_CLC
  SLK 0.504
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {test_se} {v} {} {} {test_se} {} {} {} {0.003} {0.021} {0.000} {-0.504} {} {12} {(0.00, 0.00) } 
    NET {} {} {} {} {} {test_se} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.504} {} {} {} 
    INST {o_reg_addr_reg_7__scan_iso_or} {B} {v} {Y} {v} {} {AND2X1} {0.212} {0.000} {0.214} {} {0.212} {-0.292} {} {7} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {scan_iso_or5} {} {0.000} {0.000} {0.214} {0.029} {0.212} {-0.292} {} {} {} 
    INST {U72} {A0} {v} {Y} {^} {} {AOI21X1} {0.128} {0.000} {0.064} {} {0.341} {-0.164} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n155} {} {0.000} {0.000} {0.064} {0.003} {0.341} {-0.164} {} {} {} 
    INST {U71} {B0} {^} {Y} {v} {} {OAI31X1} {0.070} {0.000} {0.071} {} {0.411} {-0.093} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n157} {} {0.000} {0.000} {0.071} {0.006} {0.411} {-0.093} {} {} {} 
    INST {U235} {A} {v} {Y} {v} {} {AND2X1} {0.103} {0.000} {0.032} {} {0.514} {0.009} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N409} {} {0.000} {0.000} {0.032} {0.002} {0.514} {0.009} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.504} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.022} {0.000} {0.504} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 615
PATH 616
  VIEW  default
  CHECK_TYPE {Clock Gating Hold Check}
  REF {clk_gate_mux} {CK}
  ENDPT {clk_gate_mux} {E} {TLATNTSCAX12} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {f_state_reg_2_} {Q} {SDFFRX1} {v} {leading} {sclk} {sclk(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Clock Gating Hold} {-0.074}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.074}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.553}
    {} {Slack Time} {0.627}
  END_SLK_CLC
  SLK 0.627
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.021} {0.000} {-0.627} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.000} {0.021} {0.000} {-0.627} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {f_state_reg_2_} {CK} {^} {Q} {v} {} {SDFFRX1} {0.390} {0.000} {0.102} {} {0.390} {-0.237} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {f_state[2]} {} {0.000} {0.000} {0.102} {0.010} {0.390} {-0.237} {} {} {} 
    INST {U227} {B} {v} {Y} {^} {} {NAND2BX1} {0.125} {0.000} {0.125} {} {0.515} {-0.112} {} {4} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n156} {} {0.000} {0.000} {0.125} {0.013} {0.515} {-0.112} {} {} {} 
    INST {U234} {A} {^} {Y} {v} {} {INVX2} {0.038} {0.000} {0.044} {} {0.553} {-0.074} {} {2} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {N421} {} {0.000} {0.000} {0.044} {0.003} {0.553} {-0.074} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.627} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.627} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 616
PATH 617
  VIEW  default
  CHECK_TYPE {Clock Gating Hold Check}
  REF {u_survik/clk_gate_config} {CK}
  ENDPT {u_survik/clk_gate_config} {E} {TLATNTSCAX12} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {test_se} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Clock Gating Hold} {-0.080}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.080}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.573}
    {} {Slack Time} {0.653}
  END_SLK_CLC
  SLK 0.653
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {test_se} {^} {} {} {test_se} {} {} {} {0.003} {0.021} {0.000} {-0.653} {} {12} {(0.00, 0.00) } 
    NET {} {} {} {} {} {test_se} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.653} {} {} {} 
    INST {o_reg_addr_reg_7__scan_iso_or} {B} {^} {Y} {^} {} {AND2X1} {0.284} {0.000} {0.260} {} {0.284} {-0.369} {} {7} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {scan_iso_or5} {} {0.000} {0.000} {0.260} {0.029} {0.284} {-0.369} {} {} {} 
    INST {U34} {A} {^} {Y} {v} {} {NOR2X4} {0.148} {0.000} {0.105} {} {0.432} {-0.221} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n852} {} {0.000} {0.000} {0.105} {0.052} {0.432} {-0.221} {} {} {} 
    INST {U68} {A} {v} {Y} {^} {} {NAND2X1} {0.102} {0.000} {0.082} {} {0.534} {-0.119} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n187} {} {0.000} {0.000} {0.082} {0.008} {0.534} {-0.119} {} {} {} 
    INST {U76} {B} {^} {Y} {v} {} {NOR2X1} {0.039} {0.000} {0.037} {} {0.573} {-0.080} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {w_load_adj_config} {} {0.000} {0.000} {0.037} {0.002} {0.573} {-0.080} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.653} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.653} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 617
PATH 618
  VIEW  default
  CHECK_TYPE {Clock Gating Hold Check}
  REF {u_survik/clk_gate_spare_config} {CK}
  ENDPT {u_survik/clk_gate_spare_config} {E} {TLATNTSCAX12} {v} {leading} {sclk} {sclk(C)(P) }
  BEGINPT {} {test_se} {} {^} {leading} {@} {@(D)(P) *}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Clock Gating Hold} {-0.084}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {-0.084}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.573}
    {} {Slack Time} {0.658}
  END_SLK_CLC
  SLK 0.658
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {test_se} {^} {} {} {test_se} {} {} {} {0.003} {0.021} {0.000} {-0.658} {} {12} {(0.00, 0.00) } 
    NET {} {} {} {} {} {test_se} {} {0.000} {0.000} {0.003} {0.021} {0.000} {-0.658} {} {} {} 
    INST {o_reg_addr_reg_7__scan_iso_or} {B} {^} {Y} {^} {} {AND2X1} {0.284} {0.000} {0.260} {} {0.284} {-0.374} {} {7} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {scan_iso_or5} {} {0.000} {0.000} {0.260} {0.029} {0.284} {-0.374} {} {} {} 
    INST {U34} {A} {^} {Y} {v} {} {NOR2X4} {0.148} {0.000} {0.105} {} {0.432} {-0.226} {} {18} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n852} {} {0.000} {0.000} {0.105} {0.052} {0.432} {-0.226} {} {} {} 
    INST {U68} {A} {v} {Y} {^} {} {NAND2X1} {0.102} {0.000} {0.082} {} {0.534} {-0.124} {} {3} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {n187} {} {0.000} {0.000} {0.082} {0.008} {0.534} {-0.124} {} {} {} 
    INST {U77} {B} {^} {Y} {v} {} {NOR2X1} {0.039} {0.000} {0.032} {} {0.573} {-0.084} {} {1} {(0.00, 0.00) (0.00, 0.00)} 
    NET {} {} {} {} {} {w_load_spare_config} {} {0.000} {0.000} {0.032} {0.002} {0.573} {-0.084} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.000} {0.022} {0.000} {0.658} {} {13} {(0.00, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.022} {0.000} {0.658} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 618

