

================================================================
== Vivado HLS Report for 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s'
================================================================
* Date:           Tue Jan 10 13:51:53 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.790 ns |   0.42 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        4|        4| 13.320 ns | 13.320 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     141|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        1|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|      27|    -|
|Register         |        -|      -|      49|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        1|      0|      49|     168|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2940|   3600|  866400|  433200|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |sigmoid_table10_U  |sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    +-------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                                                              |        1|  0|   0|    0|  1024|   10|     1|        10240|
    +-------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln106_fu_179_p2               |     +    |      0|  0|  20|          10|          13|
    |add_ln700_fu_162_p2               |     +    |      0|  0|  20|           1|          13|
    |icmp_ln108_fu_203_p2              |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln850_fu_138_p2              |   icmp   |      0|  0|  18|          26|           5|
    |icmp_ln851_fu_156_p2              |   icmp   |      0|  0|  13|          10|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |or_ln107_fu_231_p2                |    or    |      0|  0|   2|           1|           1|
    |select_ln107_1_fu_235_p3          |  select  |      0|  0|  10|           1|          10|
    |select_ln107_fu_223_p3            |  select  |      0|  0|   2|           1|           2|
    |select_ln850_fu_173_p3            |  select  |      0|  0|  13|           1|          13|
    |select_ln851_fu_168_p3            |  select  |      0|  0|  13|           1|          13|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln106_fu_212_p2               |    xor   |      0|  0|  11|          10|          11|
    |xor_ln107_fu_218_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 141|          70|          90|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done                   |   9|          2|    1|          2|
    |data_V_data_V_blk_n       |   9|          2|    1|          2|
    |res_V_data_V_TDATA_blk_n  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  27|          6|    3|          6|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln700_reg_269        |  13|   0|   13|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |icmp_ln108_reg_285       |   1|   0|    1|          0|
    |icmp_ln850_reg_259       |   1|   0|    1|          0|
    |icmp_ln851_reg_264       |   1|   0|    1|          0|
    |select_ln850_reg_274     |  13|   0|   13|          0|
    |sext_ln850_reg_253       |  13|   0|   13|          0|
    |tmp_2_reg_279            |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  49|   0|   49|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> | return value |
|ap_start               |  in |    1| ap_ctrl_hs | sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> | return value |
|ap_done                | out |    1| ap_ctrl_hs | sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> | return value |
|ap_idle                | out |    1| ap_ctrl_hs | sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> | return value |
|ap_ready               | out |    1| ap_ctrl_hs | sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> | return value |
|data_V_data_V_dout     |  in |   16|   ap_fifo  |                    data_V_data_V                   |    pointer   |
|data_V_data_V_empty_n  |  in |    1|   ap_fifo  |                    data_V_data_V                   |    pointer   |
|data_V_data_V_read     | out |    1|   ap_fifo  |                    data_V_data_V                   |    pointer   |
|res_V_data_V_TREADY    |  in |    1|    axis    |                    res_V_data_V                    |    pointer   |
|res_V_data_V_TDATA     | out |   16|    axis    |                    res_V_data_V                    |    pointer   |
|res_V_data_V_TVALID    | out |    1|    axis    |                    res_V_data_V                    |    pointer   |
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+

