<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.11.3.469

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Thu Oct 29 15:47:07 2020


Command Line:  synthesis -f LOUD_BOX_impl1_lattice.synproj -gui -msgset /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = top1.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/brane2/LATT_DEMO_PROJ/LOUD_BOX (searchpath added)
-p /usr/local/diamond/3.11_x64/ispfpga/xo2c00/data (searchpath added)
-p /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/impl1 (searchpath added)
-p /home/brane2/LATT_DEMO_PROJ/LOUD_BOX (searchpath added)
Verilog design file = /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/RING_MOD.v
Verilog design file = /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v
Verilog design file = /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/SHOUT1.v
Verilog design file = /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v
Verilog design file = /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PLL1.v
Verilog design file = /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/LFSR1.v
Verilog design file = /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PS_SHOUT1.v
Verilog design file = /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/DIS_SHOUT1.v
Verilog design file = /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PLL2.v
Verilog design file = /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TABLE_3_1.v
Verilog design file = /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TABLE_3_2.v
Verilog design file = /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/LEDS_DIV12.v
Verilog design file = /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/IOT_SHOUT.v
Verilog design file = /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/BRAIN_SHOUT.v
NGD file = LOUD_BOX_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/RING_MOD.v. VERI-1482
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/RING_MOD.v(19): redeclaration of ansi port ref_clk is not allowed. VERI-1372
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/RING_MOD.v(20): redeclaration of ansi port rng_out is not allowed. VERI-1372
Analyzing Verilog file /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v. VERI-1482
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(28): redeclaration of ansi port xor_out is not allowed. VERI-1372
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(33): redeclaration of ansi port reset is not allowed. VERI-1372
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(37): redeclaration of ansi port leds is not allowed. VERI-1372
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(38): redeclaration of ansi port led7 is not allowed. VERI-1372
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(63): clk_120 is already declared. VERI-1116
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(63): second declaration of clk_120 ignored. VERI-1329
INFO - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(61): clk_120 is declared here. VERI-1310
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(117): redeclaration of ansi port debug1 is not allowed. VERI-1372
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(130): literal value truncated to fit in 2 bits. VERI-1208
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(132): literal value truncated to fit in 2 bits. VERI-1208
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(46): identifier clk_240_0 is used before its declaration. VERI-1875
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(118): identifier usb_clkf is used before its declaration. VERI-1875
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(126): identifier usb_clkf is used before its declaration. VERI-1875
Analyzing Verilog file /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/SHOUT1.v. VERI-1482
Analyzing Verilog file /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v. VERI-1482
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(20): redeclaration of ansi port debug1 is not allowed. VERI-1372
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(21): redeclaration of ansi port rnd is not allowed. VERI-1372
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(25): redeclaration of ansi port dout_p is not allowed. VERI-1372
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(25): redeclaration of ansi port dout_n is not allowed. VERI-1372
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(52): clk_in_p is already declared. VERI-1116
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(52): second declaration of clk_in_p ignored. VERI-1329
INFO - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(24): clk_in_p is declared here. VERI-1310
Analyzing Verilog file /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PLL1.v. VERI-1482
Analyzing Verilog file /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/LFSR1.v. VERI-1482
Analyzing Verilog file /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PS_SHOUT1.v. VERI-1482
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PS_SHOUT1.v(13): redeclaration of ansi port rnd_in is not allowed. VERI-1372
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PS_SHOUT1.v(23): rnd_del is already declared. VERI-1116
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PS_SHOUT1.v(23): second declaration of rnd_del ignored. VERI-1329
INFO - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PS_SHOUT1.v(18): rnd_del is declared here. VERI-1310
Analyzing Verilog file /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/DIS_SHOUT1.v. VERI-1482
Analyzing Verilog file /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PLL2.v. VERI-1482
Analyzing Verilog file /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TABLE_3_1.v. VERI-1482
Analyzing Verilog file /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TABLE_3_2.v. VERI-1482
Analyzing Verilog file /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/LEDS_DIV12.v. VERI-1482
Analyzing Verilog file /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/IOT_SHOUT.v. VERI-1482
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/IOT_SHOUT.v(7): redeclaration of ansi port rand is not allowed. VERI-1372
Analyzing Verilog file /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/BRAIN_SHOUT.v. VERI-1482
Analyzing Verilog file /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): top1
INFO - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(1): compiling module top1. VERI-1018
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(47): expression size 32 truncated to fit in target size 2. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(83): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(86): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(89): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(92): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(95): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(98): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(101): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(114): index 8 is out of range [7:0] for xor_out. VERI-1216
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(115): index 9 is out of range [7:0] for xor_out. VERI-1216
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(127): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(195): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(196): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(197): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(198): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(236): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(242): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(248): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(254): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(266): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(267): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(268): expression size 32 truncated to fit in target size 3. VERI-1209
INFO - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(12): compiling module usb1_shout. VERI-1018
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(80): expression size 32 truncated to fit in target size 5. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(86): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(91): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(96): expression size 5 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(101): expression size 5 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(108): expression size 5 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(131): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(136): expression size 32 truncated to fit in target size 11. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(159): expression size 32 truncated to fit in target size 2. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(172): expression size 32 truncated to fit in target size 5. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(280): actual bit length 2 differs from formal bit length 4 for port debug1. VERI-1330
INFO - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(12): compiling module usb1_shout(int_speed=1). VERI-1018
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(80): expression size 32 truncated to fit in target size 5. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(86): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(91): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(96): expression size 5 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(101): expression size 5 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(108): expression size 5 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(131): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(136): expression size 32 truncated to fit in target size 11. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(159): expression size 32 truncated to fit in target size 2. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(172): expression size 32 truncated to fit in target size 5. VERI-1209
INFO - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PS_SHOUT1.v(8): compiling module ps_shout. VERI-1018
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PS_SHOUT1.v(43): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PS_SHOUT1.v(50): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PS_SHOUT1.v(56): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PS_SHOUT1.v(62): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PS_SHOUT1.v(68): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PS_SHOUT1.v(74): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PS_SHOUT1.v(80): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PS_SHOUT1.v(86): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PS_SHOUT1.v(92): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PS_SHOUT1.v(97): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PS_SHOUT1.v(101): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/DIS_SHOUT1.v(1): compiling module dis_shout. VERI-1018
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/DIS_SHOUT1.v(41): expression size 32 truncated to fit in target size 20. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/DIS_SHOUT1.v(44): expression size 32 truncated to fit in target size 21. VERI-1209
INFO - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/DIS_SHOUT1.v(1): compiling module dis_shout(pix_width=960,line_height=540,hsync=8,h_fp=12,h_bp=20,vsync=4,v_fp=28,v_bp=8). VERI-1018
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/DIS_SHOUT1.v(41): expression size 32 truncated to fit in target size 20. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/DIS_SHOUT1.v(44): expression size 32 truncated to fit in target size 21. VERI-1209
INFO - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/IOT_SHOUT.v(1): compiling module iot_shout. VERI-1018
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/IOT_SHOUT.v(37): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/IOT_SHOUT.v(45): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/IOT_SHOUT.v(52): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/RING_MOD.v(14): compiling module ring_rnd. VERI-1018
INFO - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TABLE_3_1.v(8): compiling module TABLE_3_1. VERI-1018
INFO - synthesis: /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1051): compiling module ROM16X1A(initval=16'b0100010111). VERI-1018
INFO - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/LEDS_DIV12.v(8): compiling module LEDS_DIV12. VERI-1018
INFO - synthesis: /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(187): compiling module FD1P3DX. VERI-1018
INFO - synthesis: /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1124): compiling module VLO. VERI-1018
INFO - synthesis: /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1120): compiling module VHI. VERI-1018
INFO - synthesis: /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(138): compiling module FADD2B. VERI-1018
INFO - synthesis: /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(129): compiling module CU2. VERI-1018
INFO - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PLL1.v(8): compiling module PLL1. VERI-1018
INFO - synthesis: /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1730): compiling module EHXPLLJ(CLKFB_DIV=20,CLKOP_DIV=2,CLKOS_DIV=3,CLKOS2_DIV=3,CLKOS3_DIV=7,CLKOP_CPHASE=1,CLKOS_CPHASE=2,CLKOS2_CPHASE=2,CLKOS3_CPHASE=6,CLKOS_FPHASE=6,PLL_LOCK_MODE=2). VERI-1018
INFO - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/PLL2.v(8): compiling module PLL2. VERI-1018
INFO - synthesis: /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1730): compiling module EHXPLLJ(CLKFB_DIV=12,CLKOP_DIV=2,CLKOS_DIV=2,CLKOS2_DIV=2,CLKOS3_DIV=2,CLKOP_CPHASE=1,CLKOS_CPHASE=1,CLKOS2_CPHASE=1,CLKOS3_CPHASE=1,CLKOS_FPHASE=2,CLKOS2_FPHASE=4,CLKOS3_FPHASE=6,PLL_LOCK_MODE=2). VERI-1018
INFO - synthesis: /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1793): compiling module OSCH(NOM_FREQ=2.08). VERI-1018
INFO - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/BRAIN_SHOUT.v(1): compiling module brain_shout. VERI-1018
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(58): net clk100_r does not have a driver. VDB-1002
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(280): input port clk_pol is not connected on this instance. VDB-1013
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(281): input port clk_pol is not connected on this instance. VDB-1013
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(282): input port clk_pol is not connected on this instance. VDB-1013
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(283): input port clk_pol is not connected on this instance. VDB-1013
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(284): input port clk_pol is not connected on this instance. VDB-1013
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/TOP.v(285): input port clk_pol is not connected on this instance. VDB-1013
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = top1.
WARNING - synthesis: I/O Port key1 's net has no driver and is unused.
WARNING - synthesis: I/O Port key2 's net has no driver and is unused.
WARNING - synthesis: I/O Port debug5 's net has no driver and is unused.
WARNING - synthesis: I/O Port debug6 's net has no driver and is unused.
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(13): net \usb_l1/clk_pol does not have a driver. VDB-1002
######## Missing driver on net debug5. Patching with GND.
######## Missing driver on net debug6. Patching with GND.
######## Missing driver on net clk100_r. Patching with GND.
######## Missing driver on net \usb_l1/clk_pol. Patching with GND.
######## Missing driver on net \usb_l2/clk_pol. Patching with GND.
######## Missing driver on net \usb_l3/clk_pol. Patching with GND.
######## Missing driver on net \usb_l4/clk_pol. Patching with GND.
######## Missing driver on net \usb_f1/clk_pol. Patching with GND.
######## Missing driver on net \usb_f2/clk_pol. Patching with GND.
WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/IOT_SHOUT.v(57): Register \iot_400/shout_r_28 clock is stuck at Zero. VDB-5035



WARNING - synthesis: I/O Port key1 's net has no driver and is unused.
WARNING - synthesis: I/O Port key2 's net has no driver and is unused.
Combinational loop found : 1

	Net rng1_clk[0] 

	Instance \rng1/ref_clk[0]_keep_buf 

	Net \rng1/ref_clk[0] 

	Instance \rng1/r2_c1/mem_0_0 

	Net \rng1/ref_clk[2]_N_keep 

	Instance \rng1/ref_clk[2]_I_keep_buf 

	Net n1433 

	Instance \rng1/ref_clk[2]_keep_buf 

	Net \rng1/ref_clk[2] 

	Instance \rng1/r2_c3/mem_0_0 

	Net n1435 

	Instance \rng1/ref_clk[1]_keep_buf 

	Net \rng1/ref_clk[1] 

	Instance \rng1/r2_c2/mem_0_0 

Combinational loop found : 2

	Net \rng1/r1_2_keep 

	Instance \rng1/r1_2_keep_buf 

	Net \rng1/ref_clk[0] 

	Instance \rng1/r2_c1/mem_0_0 

	Net \rng1/ref_clk[2]_N_keep 

	Instance \rng1/ref_clk[2]_I_keep_buf 

	Net n1433 

	Instance \rng1/ref_clk[2]_keep_buf 

	Net \rng1/ref_clk[2] 

	Instance \rng1/r2_c3/mem_0_0 

	Net n1435 

	Instance \rng1/ref_clk[1]_keep_buf 

	Net \rng1/ref_clk[1] 

	Instance \rng1/r2_c2/mem_0_0 

	Net \rng1/r1_2 

	Instance \rng1/r1_c2/mem_0_0 

	Net \rng1/r1_1_keep 

	Instance \rng1/r1_1_keep_buf 

	Net \rng1/r1_1 

	Instance \rng1/r1_c1/mem_0_0 

	Net \rng1/r1_5_N_keep 

	Instance \rng1/r1_5_I_keep_buf 

	Net \rng1/r1_5_keep 

	Instance \rng1/r1_5_keep_buf 

	Net \rng1/r1_5 

	Instance \rng1/r1_c5/mem_0_0 

	Net \rng1/r1_4_keep 

	Instance \rng1/r1_4_keep_buf 

	Net \rng1/r1_4 

	Instance \rng1/r1_c4/mem_0_0 

	Net \rng1/r1_3_keep 

	Instance \rng1/r1_3_keep_buf 

	Net \rng1/r1_3 

	Instance \rng1/r1_c3/mem_0_0 

WARNING - synthesis: /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/USB_SHOUT1.v(189): Register \usb_l1/data_size_i0 is stuck at Zero. VDB-5013
GSR instance connected to net \i2514/n1.
######## Converted FF type for instance \leds_div12/FF_10 due to shared LSR/GSR.
######## Converted FF type for instance \leds_div12/FF_9 due to shared LSR/GSR.
######## Converted FF type for instance \leds_div12/FF_8 due to shared LSR/GSR.
######## Converted FF type for instance \leds_div12/FF_7 due to shared LSR/GSR.
######## Converted FF type for instance \leds_div12/FF_6 due to shared LSR/GSR.
######## Converted FF type for instance \leds_div12/FF_5 due to shared LSR/GSR.
######## Converted FF type for instance \leds_div12/FF_4 due to shared LSR/GSR.
######## Converted FF type for instance \leds_div12/FF_3 due to shared LSR/GSR.
######## Converted FF type for instance \leds_div12/FF_2 due to shared LSR/GSR.
######## Converted FF type for instance \leds_div12/FF_1 due to shared LSR/GSR.
######## Converted FF type for instance \leds_div12/FF_0 due to shared LSR/GSR.
######## Converted FF type for instance \leds_div12/FF_11 due to shared LSR/GSR.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in top1_drc.log.
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'key1' has no load.
WARNING - synthesis: input pad net 'key1' has no legal load.
WARNING - synthesis: logical net 'key2' has no load.
WARNING - synthesis: input pad net 'key2' has no legal load.
WARNING - synthesis: logical net 'n1444' has no load.
WARNING - synthesis: logical net 'n1450' has no load.
WARNING - synthesis: logical net 'n1453' has no load.
WARNING - synthesis: logical net 'n1455' has no load.
WARNING - synthesis: DRC complete with 8 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file LOUD_BOX_impl1.ngd.

################### Begin Area Report (top1)######################
Number of register bits => 485 of 7209 (6 % )
CCU2D => 183
CU2 => 6
EHXPLLJ => 2
FADD2B => 1
FD1P3AX => 186
FD1P3IX => 127
FD1P3JX => 9
FD1S3AX => 38
FD1S3AY => 1
FD1S3IX => 108
FD1S3JX => 16
GSR => 1
IB => 5
INV => 6
LUT4 => 870
OB => 60
OSCH => 1
PFUMX => 49
ROM16X1A => 8
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 26
  Net : main_pll/clk_266_0, loads : 54
  Net : main_pll/clk_266_1, loads : 46
  Net : sec_pll/clk_240_0, loads : 45
  Net : debug2_c_0, loads : 41
  Net : clk_in_p_adj_705, loads : 38
  Net : usb_clo_2_2, loads : 37
  Net : sec_pll/clk_240_2, loads : 35
  Net : clk_in_p_adj_706, loads : 36
  Net : clk_in_p_adj_713, loads : 36
  Net : ps4_ck, loads : 15
  Net : clk60_cnt_1, loads : 13
  Net : usb_clkf_2, loads : 10
  Net : rng1/r2_c1/ref_clk_0, loads : 10
  Net : leds_div12/leds_div_10, loads : 9
  Net : main_pll/clk_400, loads : 8
  Net : pll1_cnt400_1, loads : 6
  Net : osc_out, loads : 4
  Net : ps1_ck, loads : 3
  Net : rng1/r2_c2/ref_clk_1, loads : 3
  Net : ps3_ck, loads : 3
  Net : ps2_ck, loads : 3
  Net : rng1/r2_c3/ref_clk_2, loads : 2
  Net : clk_in_c, loads : 2
  Net : main_pll/clk_114, loads : 1
  Net : sec_pll/n1450, loads : 0
  Net : sec_pll/n1453, loads : 0
Clock Enable Nets
Number of Clock Enables: 108
Top 10 highest fanout Clock Enables:
  Net : dis1/clk_266_0_keep_enable_21, loads : 41
  Net : dis2/clk_266_1_keep_enable_21, loads : 41
  Net : usb_l3/debug2_c_0_enable_12, loads : 6
  Net : usb_f2/clk_in_p_enable_12, loads : 6
  Net : usb_f1/clk_in_p_enable_16, loads : 6
  Net : usb_l4/clk_in_p_enable_13, loads : 6
  Net : usb_l2/clk_in_p_enable_12, loads : 6
  Net : ps4/clk_dis_N_442, loads : 6
  Net : usb_l1/clk_in_p_enable_14, loads : 6
  Net : usb_l2/clk_in_p_enable_20, loads : 5
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : reset_N, loads : 324
  Net : usb_l1/state_0, loads : 50
  Net : usb_l2/state_0, loads : 48
  Net : usb_l4/state_0_adj_687, loads : 46
  Net : usb_f1/state_0, loads : 45
  Net : usb_f2/state_0, loads : 45
  Net : usb_l3/state_0, loads : 41
  Net : dis2/clk_266_1_keep_enable_21, loads : 41
  Net : dis1/clk_266_0_keep_enable_21, loads : 41
  Net : usb_l1/state_1, loads : 32
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk21 [get_nets \rng1/ref_clk[2]]       |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk20 [get_nets pll1_cnt400[1]]         |  200.000 MHz|  192.790 MHz|     3 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk19 [get_nets \rng1/ref_clk[1]]       |  200.000 MHz|  128.107 MHz|     2 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk18 [get_nets ps2_ck]                 |  200.000 MHz|  116.279 MHz|     5 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk17 [get_nets clk_266_1]              |  200.000 MHz|   93.950 MHz|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk16 [get_nets ps1_ck]                 |  200.000 MHz|  117.398 MHz|     5 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk15 [get_nets clk_in_p_adj_706]       |  200.000 MHz|   91.861 MHz|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk14 [get_nets clk_in_p_adj_713]       |  200.000 MHz|   92.413 MHz|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk13 [get_nets clk_in_p_adj_705]       |  200.000 MHz|   96.348 MHz|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk12 [get_nets clk_266_0]              |  200.000 MHz|   93.950 MHz|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk11 [get_nets usb_clo[2][2]]          |  200.000 MHz|  129.232 MHz|     5 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk10 [get_nets clk60_cnt[1]]           |  200.000 MHz|  261.986 MHz|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk9 [get_nets clk_240_2]               |  200.000 MHz|   85.310 MHz|     7 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk8 [get_nets osc_out]                 |  200.000 MHz|  232.288 MHz|     3  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk7 [get_nets clk_400]                 |  200.000 MHz|  220.167 MHz|     5  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk6 [get_nets debug2_c_0]              |  200.000 MHz|   92.413 MHz|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk5 [get_nets clk_240_0]               |  200.000 MHz|   81.633 MHz|     7 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets usb_clkf[2]]             |  200.000 MHz|  298.240 MHz|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets \rng1/ref_clk[0]]        |  200.000 MHz|  220.167 MHz|     5  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets leds_div[10]]            |  200.000 MHz|  181.719 MHz|     3 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets ps4_ck]                  |  200.000 MHz|   98.532 MHz|     7 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets ps3_ck]                  |  200.000 MHz|  117.398 MHz|     5 *
                                        |             |             |
--------------------------------------------------------------------------------


16 constraints not met.


Peak Memory Usage: 198.945  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 3.372  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
