.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* ADC_Bypass */
.set ADC_Bypass__0__DR, CYREG_GPIO_PRT1_DR
.set ADC_Bypass__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set ADC_Bypass__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set ADC_Bypass__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set ADC_Bypass__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set ADC_Bypass__0__HSIOM_MASK, 0xF0000000
.set ADC_Bypass__0__HSIOM_SHIFT, 28
.set ADC_Bypass__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set ADC_Bypass__0__INTR, CYREG_GPIO_PRT1_INTR
.set ADC_Bypass__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set ADC_Bypass__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set ADC_Bypass__0__MASK, 0x80
.set ADC_Bypass__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ADC_Bypass__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ADC_Bypass__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ADC_Bypass__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ADC_Bypass__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ADC_Bypass__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ADC_Bypass__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ADC_Bypass__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ADC_Bypass__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ADC_Bypass__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ADC_Bypass__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ADC_Bypass__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ADC_Bypass__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ADC_Bypass__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ADC_Bypass__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ADC_Bypass__0__PC, CYREG_GPIO_PRT1_PC
.set ADC_Bypass__0__PC2, CYREG_GPIO_PRT1_PC2
.set ADC_Bypass__0__PORT, 1
.set ADC_Bypass__0__PS, CYREG_GPIO_PRT1_PS
.set ADC_Bypass__0__SHIFT, 7
.set ADC_Bypass__DR, CYREG_GPIO_PRT1_DR
.set ADC_Bypass__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set ADC_Bypass__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set ADC_Bypass__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set ADC_Bypass__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set ADC_Bypass__INTR, CYREG_GPIO_PRT1_INTR
.set ADC_Bypass__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set ADC_Bypass__INTSTAT, CYREG_GPIO_PRT1_INTR
.set ADC_Bypass__MASK, 0x80
.set ADC_Bypass__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ADC_Bypass__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ADC_Bypass__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ADC_Bypass__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ADC_Bypass__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ADC_Bypass__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ADC_Bypass__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ADC_Bypass__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ADC_Bypass__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ADC_Bypass__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ADC_Bypass__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ADC_Bypass__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ADC_Bypass__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ADC_Bypass__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ADC_Bypass__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ADC_Bypass__PC, CYREG_GPIO_PRT1_PC
.set ADC_Bypass__PC2, CYREG_GPIO_PRT1_PC2
.set ADC_Bypass__PORT, 1
.set ADC_Bypass__PS, CYREG_GPIO_PRT1_PS
.set ADC_Bypass__SHIFT, 7

/* ADC_cy_psoc4_sar */
.set ADC_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS

/* ADC_cy_psoc4_sarmux_8 */
.set ADC_cy_psoc4_sarmux_8__CH_0_PIN, 0
.set ADC_cy_psoc4_sarmux_8__CH_0_PORT, 0
.set ADC_cy_psoc4_sarmux_8__CH_1_PIN, 1
.set ADC_cy_psoc4_sarmux_8__CH_1_PORT, 0
.set ADC_cy_psoc4_sarmux_8__CH_2_PIN, 2
.set ADC_cy_psoc4_sarmux_8__CH_2_PORT, 0
.set ADC_cy_psoc4_sarmux_8__CH_3_PIN, 3
.set ADC_cy_psoc4_sarmux_8__CH_3_PORT, 7
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
.set ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG, CYREG_SAR_INJ_CHAN_CONFIG
.set ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT, CYREG_SAR_INJ_RESULT
.set ADC_cy_psoc4_sarmux_8__SAR_START_CTRL, CYREG_SAR_START_CTRL

/* ADC_intClock */
.set ADC_intClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL10
.set ADC_intClock__DIV_ID, 0x00000043
.set ADC_intClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL3
.set ADC_intClock__PA_DIV_ID, 0x000000FF

/* ADC_IRQ */
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_IRQ__INTC_MASK, 0x10000
.set ADC_IRQ__INTC_NUMBER, 16
.set ADC_IRQ__INTC_PRIOR_MASK, 0xC0
.set ADC_IRQ__INTC_PRIOR_NUM, 3
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* UART_Recv_ISR */
.set UART_Recv_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set UART_Recv_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set UART_Recv_ISR__INTC_MASK, 0x100
.set UART_Recv_ISR__INTC_NUMBER, 8
.set UART_Recv_ISR__INTC_PRIOR_MASK, 0xC0
.set UART_Recv_ISR__INTC_PRIOR_NUM, 3
.set UART_Recv_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set UART_Recv_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set UART_Recv_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* UART_rx */
.set UART_rx__0__DR, CYREG_GPIO_PRT4_DR
.set UART_rx__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set UART_rx__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set UART_rx__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set UART_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set UART_rx__0__HSIOM_MASK, 0x0000000F
.set UART_rx__0__HSIOM_SHIFT, 0
.set UART_rx__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set UART_rx__0__INTR, CYREG_GPIO_PRT4_INTR
.set UART_rx__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set UART_rx__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set UART_rx__0__MASK, 0x01
.set UART_rx__0__PC, CYREG_GPIO_PRT4_PC
.set UART_rx__0__PC2, CYREG_GPIO_PRT4_PC2
.set UART_rx__0__PORT, 4
.set UART_rx__0__PS, CYREG_GPIO_PRT4_PS
.set UART_rx__0__SHIFT, 0
.set UART_rx__DR, CYREG_GPIO_PRT4_DR
.set UART_rx__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set UART_rx__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set UART_rx__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set UART_rx__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set UART_rx__INTR, CYREG_GPIO_PRT4_INTR
.set UART_rx__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set UART_rx__INTSTAT, CYREG_GPIO_PRT4_INTR
.set UART_rx__MASK, 0x01
.set UART_rx__PC, CYREG_GPIO_PRT4_PC
.set UART_rx__PC2, CYREG_GPIO_PRT4_PC2
.set UART_rx__PORT, 4
.set UART_rx__PS, CYREG_GPIO_PRT4_PS
.set UART_rx__SHIFT, 0

/* UART_SCB */
.set UART_SCB__CTRL, CYREG_SCB0_CTRL
.set UART_SCB__EZ_DATA0, CYREG_SCB0_EZ_DATA0
.set UART_SCB__EZ_DATA1, CYREG_SCB0_EZ_DATA1
.set UART_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set UART_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set UART_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set UART_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set UART_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set UART_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set UART_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set UART_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set UART_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set UART_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set UART_SCB__EZ_DATA2, CYREG_SCB0_EZ_DATA2
.set UART_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set UART_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set UART_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set UART_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set UART_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set UART_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set UART_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set UART_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set UART_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set UART_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set UART_SCB__EZ_DATA3, CYREG_SCB0_EZ_DATA3
.set UART_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set UART_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set UART_SCB__EZ_DATA4, CYREG_SCB0_EZ_DATA4
.set UART_SCB__EZ_DATA5, CYREG_SCB0_EZ_DATA5
.set UART_SCB__EZ_DATA6, CYREG_SCB0_EZ_DATA6
.set UART_SCB__EZ_DATA7, CYREG_SCB0_EZ_DATA7
.set UART_SCB__EZ_DATA8, CYREG_SCB0_EZ_DATA8
.set UART_SCB__EZ_DATA9, CYREG_SCB0_EZ_DATA9
.set UART_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set UART_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set UART_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set UART_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set UART_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set UART_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set UART_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set UART_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set UART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set UART_SCB__INTR_M, CYREG_SCB0_INTR_M
.set UART_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set UART_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set UART_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set UART_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set UART_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set UART_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set UART_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set UART_SCB__INTR_S, CYREG_SCB0_INTR_S
.set UART_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set UART_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set UART_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set UART_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set UART_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set UART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set UART_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set UART_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set UART_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set UART_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set UART_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set UART_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set UART_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set UART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set UART_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set UART_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set UART_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set UART_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set UART_SCB__SS0_POSISTION, 0
.set UART_SCB__SS1_POSISTION, 1
.set UART_SCB__SS2_POSISTION, 2
.set UART_SCB__SS3_POSISTION, 3
.set UART_SCB__STATUS, CYREG_SCB0_STATUS
.set UART_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set UART_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set UART_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set UART_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set UART_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set UART_SCB__UART_FLOW_CTRL, CYREG_SCB0_UART_FLOW_CTRL
.set UART_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set UART_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set UART_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL

/* UART_SCBCLK */
.set UART_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL2
.set UART_SCBCLK__DIV_ID, 0x00000044
.set UART_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL4
.set UART_SCBCLK__PA_DIV_ID, 0x000000FF

/* UART_tx */
.set UART_tx__0__DR, CYREG_GPIO_PRT4_DR
.set UART_tx__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set UART_tx__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set UART_tx__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set UART_tx__0__HSIOM_MASK, 0x000000F0
.set UART_tx__0__HSIOM_SHIFT, 4
.set UART_tx__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set UART_tx__0__INTR, CYREG_GPIO_PRT4_INTR
.set UART_tx__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set UART_tx__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set UART_tx__0__MASK, 0x02
.set UART_tx__0__PC, CYREG_GPIO_PRT4_PC
.set UART_tx__0__PC2, CYREG_GPIO_PRT4_PC2
.set UART_tx__0__PORT, 4
.set UART_tx__0__PS, CYREG_GPIO_PRT4_PS
.set UART_tx__0__SHIFT, 1
.set UART_tx__DR, CYREG_GPIO_PRT4_DR
.set UART_tx__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set UART_tx__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set UART_tx__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set UART_tx__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set UART_tx__INTR, CYREG_GPIO_PRT4_INTR
.set UART_tx__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set UART_tx__INTSTAT, CYREG_GPIO_PRT4_INTR
.set UART_tx__MASK, 0x02
.set UART_tx__PC, CYREG_GPIO_PRT4_PC
.set UART_tx__PC2, CYREG_GPIO_PRT4_PC2
.set UART_tx__PORT, 4
.set UART_tx__PS, CYREG_GPIO_PRT4_PS
.set UART_tx__SHIFT, 1

/* SD_CS */
.set SD_CS__0__DR, CYREG_GPIO_PRT1_DR
.set SD_CS__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SD_CS__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SD_CS__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SD_CS__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SD_CS__0__HSIOM_MASK, 0x0000F000
.set SD_CS__0__HSIOM_SHIFT, 12
.set SD_CS__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SD_CS__0__INTR, CYREG_GPIO_PRT1_INTR
.set SD_CS__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SD_CS__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SD_CS__0__MASK, 0x08
.set SD_CS__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SD_CS__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SD_CS__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SD_CS__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SD_CS__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SD_CS__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SD_CS__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SD_CS__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SD_CS__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SD_CS__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SD_CS__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SD_CS__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SD_CS__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SD_CS__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SD_CS__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SD_CS__0__PC, CYREG_GPIO_PRT1_PC
.set SD_CS__0__PC2, CYREG_GPIO_PRT1_PC2
.set SD_CS__0__PORT, 1
.set SD_CS__0__PS, CYREG_GPIO_PRT1_PS
.set SD_CS__0__SHIFT, 3
.set SD_CS__DR, CYREG_GPIO_PRT1_DR
.set SD_CS__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SD_CS__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SD_CS__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SD_CS__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SD_CS__INTR, CYREG_GPIO_PRT1_INTR
.set SD_CS__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SD_CS__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SD_CS__MASK, 0x08
.set SD_CS__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SD_CS__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SD_CS__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SD_CS__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SD_CS__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SD_CS__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SD_CS__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SD_CS__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SD_CS__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SD_CS__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SD_CS__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SD_CS__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SD_CS__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SD_CS__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SD_CS__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SD_CS__PC, CYREG_GPIO_PRT1_PC
.set SD_CS__PC2, CYREG_GPIO_PRT1_PC2
.set SD_CS__PORT, 1
.set SD_CS__PS, CYREG_GPIO_PRT1_PS
.set SD_CS__SHIFT, 3

/* SPI_PI_miso_s */
.set SPI_PI_miso_s__0__DR, CYREG_GPIO_PRT6_DR
.set SPI_PI_miso_s__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set SPI_PI_miso_s__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set SPI_PI_miso_s__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set SPI_PI_miso_s__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set SPI_PI_miso_s__0__HSIOM_MASK, 0x000000F0
.set SPI_PI_miso_s__0__HSIOM_SHIFT, 4
.set SPI_PI_miso_s__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set SPI_PI_miso_s__0__INTR, CYREG_GPIO_PRT6_INTR
.set SPI_PI_miso_s__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set SPI_PI_miso_s__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set SPI_PI_miso_s__0__MASK, 0x02
.set SPI_PI_miso_s__0__PC, CYREG_GPIO_PRT6_PC
.set SPI_PI_miso_s__0__PC2, CYREG_GPIO_PRT6_PC2
.set SPI_PI_miso_s__0__PORT, 6
.set SPI_PI_miso_s__0__PS, CYREG_GPIO_PRT6_PS
.set SPI_PI_miso_s__0__SHIFT, 1
.set SPI_PI_miso_s__DR, CYREG_GPIO_PRT6_DR
.set SPI_PI_miso_s__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set SPI_PI_miso_s__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set SPI_PI_miso_s__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set SPI_PI_miso_s__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set SPI_PI_miso_s__INTR, CYREG_GPIO_PRT6_INTR
.set SPI_PI_miso_s__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set SPI_PI_miso_s__INTSTAT, CYREG_GPIO_PRT6_INTR
.set SPI_PI_miso_s__MASK, 0x02
.set SPI_PI_miso_s__PC, CYREG_GPIO_PRT6_PC
.set SPI_PI_miso_s__PC2, CYREG_GPIO_PRT6_PC2
.set SPI_PI_miso_s__PORT, 6
.set SPI_PI_miso_s__PS, CYREG_GPIO_PRT6_PS
.set SPI_PI_miso_s__SHIFT, 1

/* SPI_PI_mosi_s */
.set SPI_PI_mosi_s__0__DR, CYREG_GPIO_PRT6_DR
.set SPI_PI_mosi_s__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set SPI_PI_mosi_s__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set SPI_PI_mosi_s__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set SPI_PI_mosi_s__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set SPI_PI_mosi_s__0__HSIOM_MASK, 0x0000000F
.set SPI_PI_mosi_s__0__HSIOM_SHIFT, 0
.set SPI_PI_mosi_s__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set SPI_PI_mosi_s__0__INTR, CYREG_GPIO_PRT6_INTR
.set SPI_PI_mosi_s__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set SPI_PI_mosi_s__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set SPI_PI_mosi_s__0__MASK, 0x01
.set SPI_PI_mosi_s__0__PC, CYREG_GPIO_PRT6_PC
.set SPI_PI_mosi_s__0__PC2, CYREG_GPIO_PRT6_PC2
.set SPI_PI_mosi_s__0__PORT, 6
.set SPI_PI_mosi_s__0__PS, CYREG_GPIO_PRT6_PS
.set SPI_PI_mosi_s__0__SHIFT, 0
.set SPI_PI_mosi_s__DR, CYREG_GPIO_PRT6_DR
.set SPI_PI_mosi_s__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set SPI_PI_mosi_s__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set SPI_PI_mosi_s__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set SPI_PI_mosi_s__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set SPI_PI_mosi_s__INTR, CYREG_GPIO_PRT6_INTR
.set SPI_PI_mosi_s__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set SPI_PI_mosi_s__INTSTAT, CYREG_GPIO_PRT6_INTR
.set SPI_PI_mosi_s__MASK, 0x01
.set SPI_PI_mosi_s__PC, CYREG_GPIO_PRT6_PC
.set SPI_PI_mosi_s__PC2, CYREG_GPIO_PRT6_PC2
.set SPI_PI_mosi_s__PORT, 6
.set SPI_PI_mosi_s__PS, CYREG_GPIO_PRT6_PS
.set SPI_PI_mosi_s__SHIFT, 0

/* SPI_PI_SCB */
.set SPI_PI_SCB__CTRL, CYREG_SCB3_CTRL
.set SPI_PI_SCB__EZ_DATA0, CYREG_SCB3_EZ_DATA0
.set SPI_PI_SCB__EZ_DATA1, CYREG_SCB3_EZ_DATA1
.set SPI_PI_SCB__EZ_DATA10, CYREG_SCB3_EZ_DATA10
.set SPI_PI_SCB__EZ_DATA11, CYREG_SCB3_EZ_DATA11
.set SPI_PI_SCB__EZ_DATA12, CYREG_SCB3_EZ_DATA12
.set SPI_PI_SCB__EZ_DATA13, CYREG_SCB3_EZ_DATA13
.set SPI_PI_SCB__EZ_DATA14, CYREG_SCB3_EZ_DATA14
.set SPI_PI_SCB__EZ_DATA15, CYREG_SCB3_EZ_DATA15
.set SPI_PI_SCB__EZ_DATA16, CYREG_SCB3_EZ_DATA16
.set SPI_PI_SCB__EZ_DATA17, CYREG_SCB3_EZ_DATA17
.set SPI_PI_SCB__EZ_DATA18, CYREG_SCB3_EZ_DATA18
.set SPI_PI_SCB__EZ_DATA19, CYREG_SCB3_EZ_DATA19
.set SPI_PI_SCB__EZ_DATA2, CYREG_SCB3_EZ_DATA2
.set SPI_PI_SCB__EZ_DATA20, CYREG_SCB3_EZ_DATA20
.set SPI_PI_SCB__EZ_DATA21, CYREG_SCB3_EZ_DATA21
.set SPI_PI_SCB__EZ_DATA22, CYREG_SCB3_EZ_DATA22
.set SPI_PI_SCB__EZ_DATA23, CYREG_SCB3_EZ_DATA23
.set SPI_PI_SCB__EZ_DATA24, CYREG_SCB3_EZ_DATA24
.set SPI_PI_SCB__EZ_DATA25, CYREG_SCB3_EZ_DATA25
.set SPI_PI_SCB__EZ_DATA26, CYREG_SCB3_EZ_DATA26
.set SPI_PI_SCB__EZ_DATA27, CYREG_SCB3_EZ_DATA27
.set SPI_PI_SCB__EZ_DATA28, CYREG_SCB3_EZ_DATA28
.set SPI_PI_SCB__EZ_DATA29, CYREG_SCB3_EZ_DATA29
.set SPI_PI_SCB__EZ_DATA3, CYREG_SCB3_EZ_DATA3
.set SPI_PI_SCB__EZ_DATA30, CYREG_SCB3_EZ_DATA30
.set SPI_PI_SCB__EZ_DATA31, CYREG_SCB3_EZ_DATA31
.set SPI_PI_SCB__EZ_DATA4, CYREG_SCB3_EZ_DATA4
.set SPI_PI_SCB__EZ_DATA5, CYREG_SCB3_EZ_DATA5
.set SPI_PI_SCB__EZ_DATA6, CYREG_SCB3_EZ_DATA6
.set SPI_PI_SCB__EZ_DATA7, CYREG_SCB3_EZ_DATA7
.set SPI_PI_SCB__EZ_DATA8, CYREG_SCB3_EZ_DATA8
.set SPI_PI_SCB__EZ_DATA9, CYREG_SCB3_EZ_DATA9
.set SPI_PI_SCB__I2C_CFG, CYREG_SCB3_I2C_CFG
.set SPI_PI_SCB__I2C_CTRL, CYREG_SCB3_I2C_CTRL
.set SPI_PI_SCB__I2C_M_CMD, CYREG_SCB3_I2C_M_CMD
.set SPI_PI_SCB__I2C_S_CMD, CYREG_SCB3_I2C_S_CMD
.set SPI_PI_SCB__I2C_STATUS, CYREG_SCB3_I2C_STATUS
.set SPI_PI_SCB__INTR_CAUSE, CYREG_SCB3_INTR_CAUSE
.set SPI_PI_SCB__INTR_I2C_EC, CYREG_SCB3_INTR_I2C_EC
.set SPI_PI_SCB__INTR_I2C_EC_MASK, CYREG_SCB3_INTR_I2C_EC_MASK
.set SPI_PI_SCB__INTR_I2C_EC_MASKED, CYREG_SCB3_INTR_I2C_EC_MASKED
.set SPI_PI_SCB__INTR_M, CYREG_SCB3_INTR_M
.set SPI_PI_SCB__INTR_M_MASK, CYREG_SCB3_INTR_M_MASK
.set SPI_PI_SCB__INTR_M_MASKED, CYREG_SCB3_INTR_M_MASKED
.set SPI_PI_SCB__INTR_M_SET, CYREG_SCB3_INTR_M_SET
.set SPI_PI_SCB__INTR_RX, CYREG_SCB3_INTR_RX
.set SPI_PI_SCB__INTR_RX_MASK, CYREG_SCB3_INTR_RX_MASK
.set SPI_PI_SCB__INTR_RX_MASKED, CYREG_SCB3_INTR_RX_MASKED
.set SPI_PI_SCB__INTR_RX_SET, CYREG_SCB3_INTR_RX_SET
.set SPI_PI_SCB__INTR_S, CYREG_SCB3_INTR_S
.set SPI_PI_SCB__INTR_S_MASK, CYREG_SCB3_INTR_S_MASK
.set SPI_PI_SCB__INTR_S_MASKED, CYREG_SCB3_INTR_S_MASKED
.set SPI_PI_SCB__INTR_S_SET, CYREG_SCB3_INTR_S_SET
.set SPI_PI_SCB__INTR_SPI_EC, CYREG_SCB3_INTR_SPI_EC
.set SPI_PI_SCB__INTR_SPI_EC_MASK, CYREG_SCB3_INTR_SPI_EC_MASK
.set SPI_PI_SCB__INTR_SPI_EC_MASKED, CYREG_SCB3_INTR_SPI_EC_MASKED
.set SPI_PI_SCB__INTR_TX, CYREG_SCB3_INTR_TX
.set SPI_PI_SCB__INTR_TX_MASK, CYREG_SCB3_INTR_TX_MASK
.set SPI_PI_SCB__INTR_TX_MASKED, CYREG_SCB3_INTR_TX_MASKED
.set SPI_PI_SCB__INTR_TX_SET, CYREG_SCB3_INTR_TX_SET
.set SPI_PI_SCB__RX_CTRL, CYREG_SCB3_RX_CTRL
.set SPI_PI_SCB__RX_FIFO_CTRL, CYREG_SCB3_RX_FIFO_CTRL
.set SPI_PI_SCB__RX_FIFO_RD, CYREG_SCB3_RX_FIFO_RD
.set SPI_PI_SCB__RX_FIFO_RD_SILENT, CYREG_SCB3_RX_FIFO_RD_SILENT
.set SPI_PI_SCB__RX_FIFO_STATUS, CYREG_SCB3_RX_FIFO_STATUS
.set SPI_PI_SCB__RX_MATCH, CYREG_SCB3_RX_MATCH
.set SPI_PI_SCB__SPI_CTRL, CYREG_SCB3_SPI_CTRL
.set SPI_PI_SCB__SPI_STATUS, CYREG_SCB3_SPI_STATUS
.set SPI_PI_SCB__SS0_POSISTION, 0
.set SPI_PI_SCB__SS1_POSISTION, 1
.set SPI_PI_SCB__SS2_POSISTION, 2
.set SPI_PI_SCB__SS3_POSISTION, 3
.set SPI_PI_SCB__STATUS, CYREG_SCB3_STATUS
.set SPI_PI_SCB__TX_CTRL, CYREG_SCB3_TX_CTRL
.set SPI_PI_SCB__TX_FIFO_CTRL, CYREG_SCB3_TX_FIFO_CTRL
.set SPI_PI_SCB__TX_FIFO_STATUS, CYREG_SCB3_TX_FIFO_STATUS
.set SPI_PI_SCB__TX_FIFO_WR, CYREG_SCB3_TX_FIFO_WR
.set SPI_PI_SCB__UART_CTRL, CYREG_SCB3_UART_CTRL
.set SPI_PI_SCB__UART_FLOW_CTRL, CYREG_SCB3_UART_FLOW_CTRL
.set SPI_PI_SCB__UART_RX_CTRL, CYREG_SCB3_UART_RX_CTRL
.set SPI_PI_SCB__UART_RX_STATUS, CYREG_SCB3_UART_RX_STATUS
.set SPI_PI_SCB__UART_TX_CTRL, CYREG_SCB3_UART_TX_CTRL

/* SPI_PI_SCBCLK */
.set SPI_PI_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL5
.set SPI_PI_SCBCLK__DIV_ID, 0x00000041
.set SPI_PI_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set SPI_PI_SCBCLK__PA_DIV_ID, 0x000000FF

/* SPI_PI_sclk_s */
.set SPI_PI_sclk_s__0__DR, CYREG_GPIO_PRT6_DR
.set SPI_PI_sclk_s__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set SPI_PI_sclk_s__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set SPI_PI_sclk_s__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set SPI_PI_sclk_s__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set SPI_PI_sclk_s__0__HSIOM_MASK, 0x00000F00
.set SPI_PI_sclk_s__0__HSIOM_SHIFT, 8
.set SPI_PI_sclk_s__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set SPI_PI_sclk_s__0__INTR, CYREG_GPIO_PRT6_INTR
.set SPI_PI_sclk_s__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set SPI_PI_sclk_s__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set SPI_PI_sclk_s__0__MASK, 0x04
.set SPI_PI_sclk_s__0__PC, CYREG_GPIO_PRT6_PC
.set SPI_PI_sclk_s__0__PC2, CYREG_GPIO_PRT6_PC2
.set SPI_PI_sclk_s__0__PORT, 6
.set SPI_PI_sclk_s__0__PS, CYREG_GPIO_PRT6_PS
.set SPI_PI_sclk_s__0__SHIFT, 2
.set SPI_PI_sclk_s__DR, CYREG_GPIO_PRT6_DR
.set SPI_PI_sclk_s__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set SPI_PI_sclk_s__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set SPI_PI_sclk_s__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set SPI_PI_sclk_s__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set SPI_PI_sclk_s__INTR, CYREG_GPIO_PRT6_INTR
.set SPI_PI_sclk_s__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set SPI_PI_sclk_s__INTSTAT, CYREG_GPIO_PRT6_INTR
.set SPI_PI_sclk_s__MASK, 0x04
.set SPI_PI_sclk_s__PC, CYREG_GPIO_PRT6_PC
.set SPI_PI_sclk_s__PC2, CYREG_GPIO_PRT6_PC2
.set SPI_PI_sclk_s__PORT, 6
.set SPI_PI_sclk_s__PS, CYREG_GPIO_PRT6_PS
.set SPI_PI_sclk_s__SHIFT, 2

/* SPI_PI_ss_s */
.set SPI_PI_ss_s__0__DR, CYREG_GPIO_PRT2_DR
.set SPI_PI_ss_s__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SPI_PI_ss_s__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SPI_PI_ss_s__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SPI_PI_ss_s__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SPI_PI_ss_s__0__HSIOM_MASK, 0xF0000000
.set SPI_PI_ss_s__0__HSIOM_SHIFT, 28
.set SPI_PI_ss_s__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_PI_ss_s__0__INTR, CYREG_GPIO_PRT2_INTR
.set SPI_PI_ss_s__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_PI_ss_s__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SPI_PI_ss_s__0__MASK, 0x80
.set SPI_PI_ss_s__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SPI_PI_ss_s__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SPI_PI_ss_s__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SPI_PI_ss_s__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SPI_PI_ss_s__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SPI_PI_ss_s__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SPI_PI_ss_s__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SPI_PI_ss_s__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SPI_PI_ss_s__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SPI_PI_ss_s__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SPI_PI_ss_s__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SPI_PI_ss_s__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SPI_PI_ss_s__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SPI_PI_ss_s__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SPI_PI_ss_s__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SPI_PI_ss_s__0__PC, CYREG_GPIO_PRT2_PC
.set SPI_PI_ss_s__0__PC2, CYREG_GPIO_PRT2_PC2
.set SPI_PI_ss_s__0__PORT, 2
.set SPI_PI_ss_s__0__PS, CYREG_GPIO_PRT2_PS
.set SPI_PI_ss_s__0__SHIFT, 7
.set SPI_PI_ss_s__DR, CYREG_GPIO_PRT2_DR
.set SPI_PI_ss_s__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SPI_PI_ss_s__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SPI_PI_ss_s__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SPI_PI_ss_s__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_PI_ss_s__INTR, CYREG_GPIO_PRT2_INTR
.set SPI_PI_ss_s__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_PI_ss_s__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SPI_PI_ss_s__MASK, 0x80
.set SPI_PI_ss_s__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SPI_PI_ss_s__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SPI_PI_ss_s__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SPI_PI_ss_s__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SPI_PI_ss_s__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SPI_PI_ss_s__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SPI_PI_ss_s__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SPI_PI_ss_s__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SPI_PI_ss_s__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SPI_PI_ss_s__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SPI_PI_ss_s__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SPI_PI_ss_s__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SPI_PI_ss_s__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SPI_PI_ss_s__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SPI_PI_ss_s__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SPI_PI_ss_s__PC, CYREG_GPIO_PRT2_PC
.set SPI_PI_ss_s__PC2, CYREG_GPIO_PRT2_PC2
.set SPI_PI_ss_s__PORT, 2
.set SPI_PI_ss_s__PS, CYREG_GPIO_PRT2_PS
.set SPI_PI_ss_s__SHIFT, 7

/* SPI_SD_BSPIM */
.set SPI_SD_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set SPI_SD_BSPIM_BitCounter__CONTROL_REG, CYREG_UDB_W8_CTL3
.set SPI_SD_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set SPI_SD_BSPIM_BitCounter__COUNT_REG, CYREG_UDB_W8_CTL3
.set SPI_SD_BSPIM_BitCounter__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set SPI_SD_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set SPI_SD_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set SPI_SD_BSPIM_BitCounter__PERIOD_REG, CYREG_UDB_W8_MSK3
.set SPI_SD_BSPIM_BitCounter_ST__MASK_REG, CYREG_UDB_W8_MSK3
.set SPI_SD_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set SPI_SD_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set SPI_SD_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set SPI_SD_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST3
.set SPI_SD_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST3
.set SPI_SD_BSPIM_BitCounter_ST__STATUS_REG, CYREG_UDB_W8_ST3
.set SPI_SD_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set SPI_SD_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_UDB_W16_ST0
.set SPI_SD_BSPIM_RxStsReg__32BIT_MASK_REG, CYREG_UDB_W32_MSK
.set SPI_SD_BSPIM_RxStsReg__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set SPI_SD_BSPIM_RxStsReg__32BIT_STATUS_REG, CYREG_UDB_W32_ST
.set SPI_SD_BSPIM_RxStsReg__4__MASK, 0x10
.set SPI_SD_BSPIM_RxStsReg__4__POS, 4
.set SPI_SD_BSPIM_RxStsReg__5__MASK, 0x20
.set SPI_SD_BSPIM_RxStsReg__5__POS, 5
.set SPI_SD_BSPIM_RxStsReg__6__MASK, 0x40
.set SPI_SD_BSPIM_RxStsReg__6__POS, 6
.set SPI_SD_BSPIM_RxStsReg__MASK, 0x70
.set SPI_SD_BSPIM_RxStsReg__MASK_REG, CYREG_UDB_W8_MSK0
.set SPI_SD_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set SPI_SD_BSPIM_RxStsReg__STATUS_REG, CYREG_UDB_W8_ST0
.set SPI_SD_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_UDB_CAT16_A3
.set SPI_SD_BSPIM_sR8_Dp_u0__A0_REG, CYREG_UDB_W8_A03
.set SPI_SD_BSPIM_sR8_Dp_u0__A1_REG, CYREG_UDB_W8_A13
.set SPI_SD_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_UDB_CAT16_D3
.set SPI_SD_BSPIM_sR8_Dp_u0__D0_REG, CYREG_UDB_W8_D03
.set SPI_SD_BSPIM_sR8_Dp_u0__D1_REG, CYREG_UDB_W8_D13
.set SPI_SD_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set SPI_SD_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_UDB_CAT16_F3
.set SPI_SD_BSPIM_sR8_Dp_u0__F0_REG, CYREG_UDB_W8_F03
.set SPI_SD_BSPIM_sR8_Dp_u0__F1_REG, CYREG_UDB_W8_F13
.set SPI_SD_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set SPI_SD_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set SPI_SD_BSPIM_TxStsReg__0__MASK, 0x01
.set SPI_SD_BSPIM_TxStsReg__0__POS, 0
.set SPI_SD_BSPIM_TxStsReg__1__MASK, 0x02
.set SPI_SD_BSPIM_TxStsReg__1__POS, 1
.set SPI_SD_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set SPI_SD_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_UDB_W16_ST2
.set SPI_SD_BSPIM_TxStsReg__2__MASK, 0x04
.set SPI_SD_BSPIM_TxStsReg__2__POS, 2
.set SPI_SD_BSPIM_TxStsReg__3__MASK, 0x08
.set SPI_SD_BSPIM_TxStsReg__3__POS, 3
.set SPI_SD_BSPIM_TxStsReg__4__MASK, 0x10
.set SPI_SD_BSPIM_TxStsReg__4__POS, 4
.set SPI_SD_BSPIM_TxStsReg__MASK, 0x1F
.set SPI_SD_BSPIM_TxStsReg__MASK_REG, CYREG_UDB_W8_MSK2
.set SPI_SD_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set SPI_SD_BSPIM_TxStsReg__STATUS_REG, CYREG_UDB_W8_ST2

/* Sens_1 */
.set Sens_1__0__DR, CYREG_GPIO_PRT2_DR
.set Sens_1__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Sens_1__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Sens_1__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Sens_1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Sens_1__0__HSIOM_MASK, 0x0000000F
.set Sens_1__0__HSIOM_SHIFT, 0
.set Sens_1__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Sens_1__0__INTR, CYREG_GPIO_PRT2_INTR
.set Sens_1__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Sens_1__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Sens_1__0__MASK, 0x01
.set Sens_1__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Sens_1__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Sens_1__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Sens_1__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Sens_1__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Sens_1__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Sens_1__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Sens_1__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Sens_1__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Sens_1__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Sens_1__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Sens_1__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Sens_1__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Sens_1__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Sens_1__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Sens_1__0__PC, CYREG_GPIO_PRT2_PC
.set Sens_1__0__PC2, CYREG_GPIO_PRT2_PC2
.set Sens_1__0__PORT, 2
.set Sens_1__0__PS, CYREG_GPIO_PRT2_PS
.set Sens_1__0__SHIFT, 0
.set Sens_1__DR, CYREG_GPIO_PRT2_DR
.set Sens_1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Sens_1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Sens_1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Sens_1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Sens_1__INTR, CYREG_GPIO_PRT2_INTR
.set Sens_1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Sens_1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Sens_1__MASK, 0x01
.set Sens_1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Sens_1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Sens_1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Sens_1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Sens_1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Sens_1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Sens_1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Sens_1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Sens_1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Sens_1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Sens_1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Sens_1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Sens_1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Sens_1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Sens_1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Sens_1__PC, CYREG_GPIO_PRT2_PC
.set Sens_1__PC2, CYREG_GPIO_PRT2_PC2
.set Sens_1__PORT, 2
.set Sens_1__PS, CYREG_GPIO_PRT2_PS
.set Sens_1__SHIFT, 0

/* Sens_2 */
.set Sens_2__0__DR, CYREG_GPIO_PRT2_DR
.set Sens_2__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Sens_2__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Sens_2__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Sens_2__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Sens_2__0__HSIOM_MASK, 0x000000F0
.set Sens_2__0__HSIOM_SHIFT, 4
.set Sens_2__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Sens_2__0__INTR, CYREG_GPIO_PRT2_INTR
.set Sens_2__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Sens_2__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Sens_2__0__MASK, 0x02
.set Sens_2__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Sens_2__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Sens_2__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Sens_2__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Sens_2__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Sens_2__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Sens_2__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Sens_2__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Sens_2__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Sens_2__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Sens_2__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Sens_2__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Sens_2__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Sens_2__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Sens_2__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Sens_2__0__PC, CYREG_GPIO_PRT2_PC
.set Sens_2__0__PC2, CYREG_GPIO_PRT2_PC2
.set Sens_2__0__PORT, 2
.set Sens_2__0__PS, CYREG_GPIO_PRT2_PS
.set Sens_2__0__SHIFT, 1
.set Sens_2__DR, CYREG_GPIO_PRT2_DR
.set Sens_2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Sens_2__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Sens_2__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Sens_2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Sens_2__INTR, CYREG_GPIO_PRT2_INTR
.set Sens_2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Sens_2__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Sens_2__MASK, 0x02
.set Sens_2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Sens_2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Sens_2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Sens_2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Sens_2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Sens_2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Sens_2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Sens_2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Sens_2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Sens_2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Sens_2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Sens_2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Sens_2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Sens_2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Sens_2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Sens_2__PC, CYREG_GPIO_PRT2_PC
.set Sens_2__PC2, CYREG_GPIO_PRT2_PC2
.set Sens_2__PORT, 2
.set Sens_2__PS, CYREG_GPIO_PRT2_PS
.set Sens_2__SHIFT, 1

/* Sens_3 */
.set Sens_3__0__DR, CYREG_GPIO_PRT2_DR
.set Sens_3__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Sens_3__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Sens_3__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Sens_3__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Sens_3__0__HSIOM_MASK, 0x00000F00
.set Sens_3__0__HSIOM_SHIFT, 8
.set Sens_3__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Sens_3__0__INTR, CYREG_GPIO_PRT2_INTR
.set Sens_3__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Sens_3__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Sens_3__0__MASK, 0x04
.set Sens_3__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Sens_3__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Sens_3__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Sens_3__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Sens_3__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Sens_3__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Sens_3__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Sens_3__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Sens_3__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Sens_3__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Sens_3__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Sens_3__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Sens_3__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Sens_3__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Sens_3__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Sens_3__0__PC, CYREG_GPIO_PRT2_PC
.set Sens_3__0__PC2, CYREG_GPIO_PRT2_PC2
.set Sens_3__0__PORT, 2
.set Sens_3__0__PS, CYREG_GPIO_PRT2_PS
.set Sens_3__0__SHIFT, 2
.set Sens_3__DR, CYREG_GPIO_PRT2_DR
.set Sens_3__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Sens_3__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Sens_3__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Sens_3__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Sens_3__INTR, CYREG_GPIO_PRT2_INTR
.set Sens_3__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Sens_3__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Sens_3__MASK, 0x04
.set Sens_3__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Sens_3__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Sens_3__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Sens_3__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Sens_3__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Sens_3__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Sens_3__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Sens_3__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Sens_3__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Sens_3__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Sens_3__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Sens_3__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Sens_3__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Sens_3__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Sens_3__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Sens_3__PC, CYREG_GPIO_PRT2_PC
.set Sens_3__PC2, CYREG_GPIO_PRT2_PC2
.set Sens_3__PORT, 2
.set Sens_3__PS, CYREG_GPIO_PRT2_PS
.set Sens_3__SHIFT, 2

/* Sens_4 */
.set Sens_4__0__DR, CYREG_GPIO_PRT0_DR
.set Sens_4__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Sens_4__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Sens_4__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Sens_4__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Sens_4__0__HSIOM_MASK, 0x0000000F
.set Sens_4__0__HSIOM_SHIFT, 0
.set Sens_4__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Sens_4__0__INTR, CYREG_GPIO_PRT0_INTR
.set Sens_4__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Sens_4__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Sens_4__0__MASK, 0x01
.set Sens_4__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set Sens_4__0__OUT_SEL_SHIFT, 0
.set Sens_4__0__OUT_SEL_VAL, 0
.set Sens_4__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Sens_4__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Sens_4__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Sens_4__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Sens_4__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Sens_4__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Sens_4__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Sens_4__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Sens_4__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Sens_4__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Sens_4__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Sens_4__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Sens_4__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Sens_4__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Sens_4__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Sens_4__0__PC, CYREG_GPIO_PRT0_PC
.set Sens_4__0__PC2, CYREG_GPIO_PRT0_PC2
.set Sens_4__0__PORT, 0
.set Sens_4__0__PS, CYREG_GPIO_PRT0_PS
.set Sens_4__0__SHIFT, 0
.set Sens_4__DR, CYREG_GPIO_PRT0_DR
.set Sens_4__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Sens_4__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Sens_4__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Sens_4__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Sens_4__INTR, CYREG_GPIO_PRT0_INTR
.set Sens_4__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Sens_4__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Sens_4__MASK, 0x01
.set Sens_4__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Sens_4__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Sens_4__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Sens_4__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Sens_4__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Sens_4__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Sens_4__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Sens_4__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Sens_4__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Sens_4__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Sens_4__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Sens_4__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Sens_4__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Sens_4__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Sens_4__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Sens_4__PC, CYREG_GPIO_PRT0_PC
.set Sens_4__PC2, CYREG_GPIO_PRT0_PC2
.set Sens_4__PORT, 0
.set Sens_4__PS, CYREG_GPIO_PRT0_PS
.set Sens_4__SHIFT, 0

/* I2C_RTC_SCB */
.set I2C_RTC_SCB__CTRL, CYREG_SCB1_CTRL
.set I2C_RTC_SCB__EZ_DATA0, CYREG_SCB1_EZ_DATA0
.set I2C_RTC_SCB__EZ_DATA1, CYREG_SCB1_EZ_DATA1
.set I2C_RTC_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set I2C_RTC_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set I2C_RTC_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set I2C_RTC_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set I2C_RTC_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set I2C_RTC_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set I2C_RTC_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set I2C_RTC_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set I2C_RTC_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set I2C_RTC_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set I2C_RTC_SCB__EZ_DATA2, CYREG_SCB1_EZ_DATA2
.set I2C_RTC_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set I2C_RTC_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set I2C_RTC_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set I2C_RTC_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set I2C_RTC_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set I2C_RTC_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set I2C_RTC_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set I2C_RTC_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set I2C_RTC_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set I2C_RTC_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set I2C_RTC_SCB__EZ_DATA3, CYREG_SCB1_EZ_DATA3
.set I2C_RTC_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set I2C_RTC_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set I2C_RTC_SCB__EZ_DATA4, CYREG_SCB1_EZ_DATA4
.set I2C_RTC_SCB__EZ_DATA5, CYREG_SCB1_EZ_DATA5
.set I2C_RTC_SCB__EZ_DATA6, CYREG_SCB1_EZ_DATA6
.set I2C_RTC_SCB__EZ_DATA7, CYREG_SCB1_EZ_DATA7
.set I2C_RTC_SCB__EZ_DATA8, CYREG_SCB1_EZ_DATA8
.set I2C_RTC_SCB__EZ_DATA9, CYREG_SCB1_EZ_DATA9
.set I2C_RTC_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set I2C_RTC_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set I2C_RTC_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set I2C_RTC_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set I2C_RTC_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set I2C_RTC_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set I2C_RTC_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set I2C_RTC_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set I2C_RTC_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set I2C_RTC_SCB__INTR_M, CYREG_SCB1_INTR_M
.set I2C_RTC_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set I2C_RTC_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set I2C_RTC_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set I2C_RTC_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set I2C_RTC_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set I2C_RTC_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set I2C_RTC_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set I2C_RTC_SCB__INTR_S, CYREG_SCB1_INTR_S
.set I2C_RTC_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set I2C_RTC_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set I2C_RTC_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set I2C_RTC_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set I2C_RTC_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set I2C_RTC_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set I2C_RTC_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set I2C_RTC_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set I2C_RTC_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set I2C_RTC_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set I2C_RTC_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set I2C_RTC_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set I2C_RTC_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set I2C_RTC_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set I2C_RTC_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set I2C_RTC_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set I2C_RTC_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set I2C_RTC_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set I2C_RTC_SCB__SS0_POSISTION, 0
.set I2C_RTC_SCB__SS1_POSISTION, 1
.set I2C_RTC_SCB__SS2_POSISTION, 2
.set I2C_RTC_SCB__SS3_POSISTION, 3
.set I2C_RTC_SCB__STATUS, CYREG_SCB1_STATUS
.set I2C_RTC_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set I2C_RTC_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set I2C_RTC_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set I2C_RTC_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set I2C_RTC_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set I2C_RTC_SCB__UART_FLOW_CTRL, CYREG_SCB1_UART_FLOW_CTRL
.set I2C_RTC_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set I2C_RTC_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set I2C_RTC_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL

/* I2C_RTC_SCB_IRQ */
.set I2C_RTC_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set I2C_RTC_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set I2C_RTC_SCB_IRQ__INTC_MASK, 0x200
.set I2C_RTC_SCB_IRQ__INTC_NUMBER, 9
.set I2C_RTC_SCB_IRQ__INTC_PRIOR_MASK, 0xC000
.set I2C_RTC_SCB_IRQ__INTC_PRIOR_NUM, 3
.set I2C_RTC_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set I2C_RTC_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set I2C_RTC_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* I2C_RTC_SCBCLK */
.set I2C_RTC_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL3
.set I2C_RTC_SCBCLK__DIV_ID, 0x00000042
.set I2C_RTC_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set I2C_RTC_SCBCLK__PA_DIV_ID, 0x000000FF

/* I2C_RTC_scl */
.set I2C_RTC_scl__0__DR, CYREG_GPIO_PRT3_DR
.set I2C_RTC_scl__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set I2C_RTC_scl__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set I2C_RTC_scl__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set I2C_RTC_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set I2C_RTC_scl__0__HSIOM_MASK, 0x0000000F
.set I2C_RTC_scl__0__HSIOM_SHIFT, 0
.set I2C_RTC_scl__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2C_RTC_scl__0__INTR, CYREG_GPIO_PRT3_INTR
.set I2C_RTC_scl__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2C_RTC_scl__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set I2C_RTC_scl__0__MASK, 0x01
.set I2C_RTC_scl__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set I2C_RTC_scl__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set I2C_RTC_scl__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set I2C_RTC_scl__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set I2C_RTC_scl__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set I2C_RTC_scl__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set I2C_RTC_scl__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set I2C_RTC_scl__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set I2C_RTC_scl__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set I2C_RTC_scl__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set I2C_RTC_scl__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set I2C_RTC_scl__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set I2C_RTC_scl__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set I2C_RTC_scl__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set I2C_RTC_scl__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set I2C_RTC_scl__0__PC, CYREG_GPIO_PRT3_PC
.set I2C_RTC_scl__0__PC2, CYREG_GPIO_PRT3_PC2
.set I2C_RTC_scl__0__PORT, 3
.set I2C_RTC_scl__0__PS, CYREG_GPIO_PRT3_PS
.set I2C_RTC_scl__0__SHIFT, 0
.set I2C_RTC_scl__DR, CYREG_GPIO_PRT3_DR
.set I2C_RTC_scl__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set I2C_RTC_scl__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set I2C_RTC_scl__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set I2C_RTC_scl__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2C_RTC_scl__INTR, CYREG_GPIO_PRT3_INTR
.set I2C_RTC_scl__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2C_RTC_scl__INTSTAT, CYREG_GPIO_PRT3_INTR
.set I2C_RTC_scl__MASK, 0x01
.set I2C_RTC_scl__PA__CFG0, CYREG_UDB_PA3_CFG0
.set I2C_RTC_scl__PA__CFG1, CYREG_UDB_PA3_CFG1
.set I2C_RTC_scl__PA__CFG10, CYREG_UDB_PA3_CFG10
.set I2C_RTC_scl__PA__CFG11, CYREG_UDB_PA3_CFG11
.set I2C_RTC_scl__PA__CFG12, CYREG_UDB_PA3_CFG12
.set I2C_RTC_scl__PA__CFG13, CYREG_UDB_PA3_CFG13
.set I2C_RTC_scl__PA__CFG14, CYREG_UDB_PA3_CFG14
.set I2C_RTC_scl__PA__CFG2, CYREG_UDB_PA3_CFG2
.set I2C_RTC_scl__PA__CFG3, CYREG_UDB_PA3_CFG3
.set I2C_RTC_scl__PA__CFG4, CYREG_UDB_PA3_CFG4
.set I2C_RTC_scl__PA__CFG5, CYREG_UDB_PA3_CFG5
.set I2C_RTC_scl__PA__CFG6, CYREG_UDB_PA3_CFG6
.set I2C_RTC_scl__PA__CFG7, CYREG_UDB_PA3_CFG7
.set I2C_RTC_scl__PA__CFG8, CYREG_UDB_PA3_CFG8
.set I2C_RTC_scl__PA__CFG9, CYREG_UDB_PA3_CFG9
.set I2C_RTC_scl__PC, CYREG_GPIO_PRT3_PC
.set I2C_RTC_scl__PC2, CYREG_GPIO_PRT3_PC2
.set I2C_RTC_scl__PORT, 3
.set I2C_RTC_scl__PS, CYREG_GPIO_PRT3_PS
.set I2C_RTC_scl__SHIFT, 0

/* I2C_RTC_sda */
.set I2C_RTC_sda__0__DR, CYREG_GPIO_PRT3_DR
.set I2C_RTC_sda__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set I2C_RTC_sda__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set I2C_RTC_sda__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set I2C_RTC_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set I2C_RTC_sda__0__HSIOM_MASK, 0x000000F0
.set I2C_RTC_sda__0__HSIOM_SHIFT, 4
.set I2C_RTC_sda__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2C_RTC_sda__0__INTR, CYREG_GPIO_PRT3_INTR
.set I2C_RTC_sda__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2C_RTC_sda__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set I2C_RTC_sda__0__MASK, 0x02
.set I2C_RTC_sda__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set I2C_RTC_sda__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set I2C_RTC_sda__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set I2C_RTC_sda__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set I2C_RTC_sda__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set I2C_RTC_sda__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set I2C_RTC_sda__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set I2C_RTC_sda__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set I2C_RTC_sda__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set I2C_RTC_sda__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set I2C_RTC_sda__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set I2C_RTC_sda__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set I2C_RTC_sda__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set I2C_RTC_sda__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set I2C_RTC_sda__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set I2C_RTC_sda__0__PC, CYREG_GPIO_PRT3_PC
.set I2C_RTC_sda__0__PC2, CYREG_GPIO_PRT3_PC2
.set I2C_RTC_sda__0__PORT, 3
.set I2C_RTC_sda__0__PS, CYREG_GPIO_PRT3_PS
.set I2C_RTC_sda__0__SHIFT, 1
.set I2C_RTC_sda__DR, CYREG_GPIO_PRT3_DR
.set I2C_RTC_sda__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set I2C_RTC_sda__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set I2C_RTC_sda__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set I2C_RTC_sda__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2C_RTC_sda__INTR, CYREG_GPIO_PRT3_INTR
.set I2C_RTC_sda__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2C_RTC_sda__INTSTAT, CYREG_GPIO_PRT3_INTR
.set I2C_RTC_sda__MASK, 0x02
.set I2C_RTC_sda__PA__CFG0, CYREG_UDB_PA3_CFG0
.set I2C_RTC_sda__PA__CFG1, CYREG_UDB_PA3_CFG1
.set I2C_RTC_sda__PA__CFG10, CYREG_UDB_PA3_CFG10
.set I2C_RTC_sda__PA__CFG11, CYREG_UDB_PA3_CFG11
.set I2C_RTC_sda__PA__CFG12, CYREG_UDB_PA3_CFG12
.set I2C_RTC_sda__PA__CFG13, CYREG_UDB_PA3_CFG13
.set I2C_RTC_sda__PA__CFG14, CYREG_UDB_PA3_CFG14
.set I2C_RTC_sda__PA__CFG2, CYREG_UDB_PA3_CFG2
.set I2C_RTC_sda__PA__CFG3, CYREG_UDB_PA3_CFG3
.set I2C_RTC_sda__PA__CFG4, CYREG_UDB_PA3_CFG4
.set I2C_RTC_sda__PA__CFG5, CYREG_UDB_PA3_CFG5
.set I2C_RTC_sda__PA__CFG6, CYREG_UDB_PA3_CFG6
.set I2C_RTC_sda__PA__CFG7, CYREG_UDB_PA3_CFG7
.set I2C_RTC_sda__PA__CFG8, CYREG_UDB_PA3_CFG8
.set I2C_RTC_sda__PA__CFG9, CYREG_UDB_PA3_CFG9
.set I2C_RTC_sda__PC, CYREG_GPIO_PRT3_PC
.set I2C_RTC_sda__PC2, CYREG_GPIO_PRT3_PC2
.set I2C_RTC_sda__PORT, 3
.set I2C_RTC_sda__PS, CYREG_GPIO_PRT3_PS
.set I2C_RTC_sda__SHIFT, 1

/* SD_MISO */
.set SD_MISO__0__DR, CYREG_GPIO_PRT1_DR
.set SD_MISO__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SD_MISO__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SD_MISO__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SD_MISO__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SD_MISO__0__HSIOM_MASK, 0x000000F0
.set SD_MISO__0__HSIOM_SHIFT, 4
.set SD_MISO__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SD_MISO__0__INTR, CYREG_GPIO_PRT1_INTR
.set SD_MISO__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SD_MISO__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SD_MISO__0__MASK, 0x02
.set SD_MISO__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SD_MISO__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SD_MISO__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SD_MISO__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SD_MISO__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SD_MISO__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SD_MISO__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SD_MISO__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SD_MISO__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SD_MISO__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SD_MISO__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SD_MISO__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SD_MISO__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SD_MISO__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SD_MISO__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SD_MISO__0__PC, CYREG_GPIO_PRT1_PC
.set SD_MISO__0__PC2, CYREG_GPIO_PRT1_PC2
.set SD_MISO__0__PORT, 1
.set SD_MISO__0__PS, CYREG_GPIO_PRT1_PS
.set SD_MISO__0__SHIFT, 1
.set SD_MISO__DR, CYREG_GPIO_PRT1_DR
.set SD_MISO__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SD_MISO__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SD_MISO__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SD_MISO__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SD_MISO__INTR, CYREG_GPIO_PRT1_INTR
.set SD_MISO__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SD_MISO__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SD_MISO__MASK, 0x02
.set SD_MISO__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SD_MISO__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SD_MISO__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SD_MISO__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SD_MISO__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SD_MISO__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SD_MISO__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SD_MISO__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SD_MISO__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SD_MISO__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SD_MISO__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SD_MISO__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SD_MISO__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SD_MISO__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SD_MISO__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SD_MISO__PC, CYREG_GPIO_PRT1_PC
.set SD_MISO__PC2, CYREG_GPIO_PRT1_PC2
.set SD_MISO__PORT, 1
.set SD_MISO__PS, CYREG_GPIO_PRT1_PS
.set SD_MISO__SHIFT, 1

/* SD_MOSI */
.set SD_MOSI__0__DR, CYREG_GPIO_PRT1_DR
.set SD_MOSI__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SD_MOSI__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SD_MOSI__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SD_MOSI__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SD_MOSI__0__HSIOM_MASK, 0x0000000F
.set SD_MOSI__0__HSIOM_SHIFT, 0
.set SD_MOSI__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SD_MOSI__0__INTR, CYREG_GPIO_PRT1_INTR
.set SD_MOSI__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SD_MOSI__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SD_MOSI__0__MASK, 0x01
.set SD_MOSI__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set SD_MOSI__0__OUT_SEL_SHIFT, 0
.set SD_MOSI__0__OUT_SEL_VAL, 2
.set SD_MOSI__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SD_MOSI__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SD_MOSI__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SD_MOSI__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SD_MOSI__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SD_MOSI__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SD_MOSI__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SD_MOSI__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SD_MOSI__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SD_MOSI__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SD_MOSI__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SD_MOSI__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SD_MOSI__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SD_MOSI__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SD_MOSI__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SD_MOSI__0__PC, CYREG_GPIO_PRT1_PC
.set SD_MOSI__0__PC2, CYREG_GPIO_PRT1_PC2
.set SD_MOSI__0__PORT, 1
.set SD_MOSI__0__PS, CYREG_GPIO_PRT1_PS
.set SD_MOSI__0__SHIFT, 0
.set SD_MOSI__DR, CYREG_GPIO_PRT1_DR
.set SD_MOSI__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SD_MOSI__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SD_MOSI__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SD_MOSI__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SD_MOSI__INTR, CYREG_GPIO_PRT1_INTR
.set SD_MOSI__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SD_MOSI__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SD_MOSI__MASK, 0x01
.set SD_MOSI__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SD_MOSI__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SD_MOSI__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SD_MOSI__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SD_MOSI__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SD_MOSI__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SD_MOSI__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SD_MOSI__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SD_MOSI__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SD_MOSI__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SD_MOSI__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SD_MOSI__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SD_MOSI__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SD_MOSI__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SD_MOSI__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SD_MOSI__PC, CYREG_GPIO_PRT1_PC
.set SD_MOSI__PC2, CYREG_GPIO_PRT1_PC2
.set SD_MOSI__PORT, 1
.set SD_MOSI__PS, CYREG_GPIO_PRT1_PS
.set SD_MOSI__SHIFT, 0

/* SD_SCLK */
.set SD_SCLK__0__DR, CYREG_GPIO_PRT1_DR
.set SD_SCLK__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SD_SCLK__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SD_SCLK__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SD_SCLK__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SD_SCLK__0__HSIOM_MASK, 0x00000F00
.set SD_SCLK__0__HSIOM_SHIFT, 8
.set SD_SCLK__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SD_SCLK__0__INTR, CYREG_GPIO_PRT1_INTR
.set SD_SCLK__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SD_SCLK__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SD_SCLK__0__MASK, 0x04
.set SD_SCLK__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set SD_SCLK__0__OUT_SEL_SHIFT, 4
.set SD_SCLK__0__OUT_SEL_VAL, 0
.set SD_SCLK__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SD_SCLK__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SD_SCLK__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SD_SCLK__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SD_SCLK__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SD_SCLK__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SD_SCLK__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SD_SCLK__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SD_SCLK__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SD_SCLK__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SD_SCLK__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SD_SCLK__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SD_SCLK__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SD_SCLK__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SD_SCLK__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SD_SCLK__0__PC, CYREG_GPIO_PRT1_PC
.set SD_SCLK__0__PC2, CYREG_GPIO_PRT1_PC2
.set SD_SCLK__0__PORT, 1
.set SD_SCLK__0__PS, CYREG_GPIO_PRT1_PS
.set SD_SCLK__0__SHIFT, 2
.set SD_SCLK__DR, CYREG_GPIO_PRT1_DR
.set SD_SCLK__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SD_SCLK__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SD_SCLK__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SD_SCLK__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SD_SCLK__INTR, CYREG_GPIO_PRT1_INTR
.set SD_SCLK__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SD_SCLK__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SD_SCLK__MASK, 0x04
.set SD_SCLK__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SD_SCLK__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SD_SCLK__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SD_SCLK__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SD_SCLK__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SD_SCLK__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SD_SCLK__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SD_SCLK__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SD_SCLK__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SD_SCLK__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SD_SCLK__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SD_SCLK__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SD_SCLK__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SD_SCLK__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SD_SCLK__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SD_SCLK__PC, CYREG_GPIO_PRT1_PC
.set SD_SCLK__PC2, CYREG_GPIO_PRT1_PC2
.set SD_SCLK__PORT, 1
.set SD_SCLK__PS, CYREG_GPIO_PRT1_PS
.set SD_SCLK__SHIFT, 2

/* SD_LED_B */
.set SD_LED_B__0__DR, CYREG_GPIO_PRT6_DR
.set SD_LED_B__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set SD_LED_B__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set SD_LED_B__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set SD_LED_B__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set SD_LED_B__0__HSIOM_MASK, 0x00F00000
.set SD_LED_B__0__HSIOM_SHIFT, 20
.set SD_LED_B__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set SD_LED_B__0__INTR, CYREG_GPIO_PRT6_INTR
.set SD_LED_B__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set SD_LED_B__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set SD_LED_B__0__MASK, 0x20
.set SD_LED_B__0__PC, CYREG_GPIO_PRT6_PC
.set SD_LED_B__0__PC2, CYREG_GPIO_PRT6_PC2
.set SD_LED_B__0__PORT, 6
.set SD_LED_B__0__PS, CYREG_GPIO_PRT6_PS
.set SD_LED_B__0__SHIFT, 5
.set SD_LED_B__DR, CYREG_GPIO_PRT6_DR
.set SD_LED_B__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set SD_LED_B__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set SD_LED_B__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set SD_LED_B__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set SD_LED_B__INTR, CYREG_GPIO_PRT6_INTR
.set SD_LED_B__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set SD_LED_B__INTSTAT, CYREG_GPIO_PRT6_INTR
.set SD_LED_B__MASK, 0x20
.set SD_LED_B__PC, CYREG_GPIO_PRT6_PC
.set SD_LED_B__PC2, CYREG_GPIO_PRT6_PC2
.set SD_LED_B__PORT, 6
.set SD_LED_B__PS, CYREG_GPIO_PRT6_PS
.set SD_LED_B__SHIFT, 5

/* SD_LED_G */
.set SD_LED_G__0__DR, CYREG_GPIO_PRT2_DR
.set SD_LED_G__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SD_LED_G__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SD_LED_G__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SD_LED_G__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SD_LED_G__0__HSIOM_MASK, 0x0F000000
.set SD_LED_G__0__HSIOM_SHIFT, 24
.set SD_LED_G__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SD_LED_G__0__INTR, CYREG_GPIO_PRT2_INTR
.set SD_LED_G__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SD_LED_G__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SD_LED_G__0__MASK, 0x40
.set SD_LED_G__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SD_LED_G__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SD_LED_G__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SD_LED_G__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SD_LED_G__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SD_LED_G__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SD_LED_G__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SD_LED_G__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SD_LED_G__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SD_LED_G__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SD_LED_G__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SD_LED_G__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SD_LED_G__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SD_LED_G__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SD_LED_G__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SD_LED_G__0__PC, CYREG_GPIO_PRT2_PC
.set SD_LED_G__0__PC2, CYREG_GPIO_PRT2_PC2
.set SD_LED_G__0__PORT, 2
.set SD_LED_G__0__PS, CYREG_GPIO_PRT2_PS
.set SD_LED_G__0__SHIFT, 6
.set SD_LED_G__DR, CYREG_GPIO_PRT2_DR
.set SD_LED_G__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SD_LED_G__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SD_LED_G__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SD_LED_G__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SD_LED_G__INTR, CYREG_GPIO_PRT2_INTR
.set SD_LED_G__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SD_LED_G__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SD_LED_G__MASK, 0x40
.set SD_LED_G__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SD_LED_G__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SD_LED_G__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SD_LED_G__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SD_LED_G__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SD_LED_G__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SD_LED_G__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SD_LED_G__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SD_LED_G__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SD_LED_G__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SD_LED_G__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SD_LED_G__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SD_LED_G__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SD_LED_G__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SD_LED_G__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SD_LED_G__PC, CYREG_GPIO_PRT2_PC
.set SD_LED_G__PC2, CYREG_GPIO_PRT2_PC2
.set SD_LED_G__PORT, 2
.set SD_LED_G__PS, CYREG_GPIO_PRT2_PS
.set SD_LED_G__SHIFT, 6

/* SD_LED_R */
.set SD_LED_R__0__DR, CYREG_GPIO_PRT0_DR
.set SD_LED_R__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SD_LED_R__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SD_LED_R__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SD_LED_R__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SD_LED_R__0__HSIOM_MASK, 0x0F000000
.set SD_LED_R__0__HSIOM_SHIFT, 24
.set SD_LED_R__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SD_LED_R__0__INTR, CYREG_GPIO_PRT0_INTR
.set SD_LED_R__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SD_LED_R__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SD_LED_R__0__MASK, 0x40
.set SD_LED_R__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SD_LED_R__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SD_LED_R__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SD_LED_R__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SD_LED_R__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SD_LED_R__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SD_LED_R__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SD_LED_R__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SD_LED_R__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SD_LED_R__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SD_LED_R__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SD_LED_R__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SD_LED_R__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SD_LED_R__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SD_LED_R__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SD_LED_R__0__PC, CYREG_GPIO_PRT0_PC
.set SD_LED_R__0__PC2, CYREG_GPIO_PRT0_PC2
.set SD_LED_R__0__PORT, 0
.set SD_LED_R__0__PS, CYREG_GPIO_PRT0_PS
.set SD_LED_R__0__SHIFT, 6
.set SD_LED_R__DR, CYREG_GPIO_PRT0_DR
.set SD_LED_R__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SD_LED_R__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SD_LED_R__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SD_LED_R__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SD_LED_R__INTR, CYREG_GPIO_PRT0_INTR
.set SD_LED_R__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SD_LED_R__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SD_LED_R__MASK, 0x40
.set SD_LED_R__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SD_LED_R__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SD_LED_R__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SD_LED_R__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SD_LED_R__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SD_LED_R__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SD_LED_R__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SD_LED_R__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SD_LED_R__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SD_LED_R__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SD_LED_R__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SD_LED_R__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SD_LED_R__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SD_LED_R__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SD_LED_R__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SD_LED_R__PC, CYREG_GPIO_PRT0_PC
.set SD_LED_R__PC2, CYREG_GPIO_PRT0_PC2
.set SD_LED_R__PORT, 0
.set SD_LED_R__PS, CYREG_GPIO_PRT0_PS
.set SD_LED_R__SHIFT, 6

/* Button_Stop */
.set Button_Stop__0__DR, CYREG_GPIO_PRT0_DR
.set Button_Stop__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Button_Stop__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Button_Stop__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Button_Stop__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Button_Stop__0__HSIOM_MASK, 0xF0000000
.set Button_Stop__0__HSIOM_SHIFT, 28
.set Button_Stop__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Button_Stop__0__INTR, CYREG_GPIO_PRT0_INTR
.set Button_Stop__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Button_Stop__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Button_Stop__0__MASK, 0x80
.set Button_Stop__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Button_Stop__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Button_Stop__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Button_Stop__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Button_Stop__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Button_Stop__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Button_Stop__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Button_Stop__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Button_Stop__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Button_Stop__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Button_Stop__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Button_Stop__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Button_Stop__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Button_Stop__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Button_Stop__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Button_Stop__0__PC, CYREG_GPIO_PRT0_PC
.set Button_Stop__0__PC2, CYREG_GPIO_PRT0_PC2
.set Button_Stop__0__PORT, 0
.set Button_Stop__0__PS, CYREG_GPIO_PRT0_PS
.set Button_Stop__0__SHIFT, 7
.set Button_Stop__DR, CYREG_GPIO_PRT0_DR
.set Button_Stop__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Button_Stop__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Button_Stop__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Button_Stop__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Button_Stop__INTR, CYREG_GPIO_PRT0_INTR
.set Button_Stop__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Button_Stop__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Button_Stop__MASK, 0x80
.set Button_Stop__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Button_Stop__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Button_Stop__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Button_Stop__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Button_Stop__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Button_Stop__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Button_Stop__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Button_Stop__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Button_Stop__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Button_Stop__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Button_Stop__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Button_Stop__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Button_Stop__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Button_Stop__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Button_Stop__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Button_Stop__PC, CYREG_GPIO_PRT0_PC
.set Button_Stop__PC2, CYREG_GPIO_PRT0_PC2
.set Button_Stop__PORT, 0
.set Button_Stop__PS, CYREG_GPIO_PRT0_PS
.set Button_Stop__SHIFT, 7
.set Button_Stop__SNAP, CYREG_GPIO_PRT0_INTR

/* Button_Stop_ISR */
.set Button_Stop_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set Button_Stop_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set Button_Stop_ISR__INTC_MASK, 0x01
.set Button_Stop_ISR__INTC_NUMBER, 0
.set Button_Stop_ISR__INTC_PRIOR_MASK, 0xC0
.set Button_Stop_ISR__INTC_PRIOR_NUM, 3
.set Button_Stop_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set Button_Stop_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set Button_Stop_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Clock_SD_SPI */
.set Clock_SD_SPI__CTRL_REGISTER, CYREG_PERI_PCLK_CTL19
.set Clock_SD_SPI__DIV_ID, 0x00000040
.set Clock_SD_SPI__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set Clock_SD_SPI__PA_DIV_ID, 0x000000FF

/* SPI_Recv_ISR */
.set SPI_Recv_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set SPI_Recv_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set SPI_Recv_ISR__INTC_MASK, 0x800
.set SPI_Recv_ISR__INTC_NUMBER, 11
.set SPI_Recv_ISR__INTC_PRIOR_MASK, 0xC0000000
.set SPI_Recv_ISR__INTC_PRIOR_NUM, 3
.set SPI_Recv_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set SPI_Recv_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set SPI_Recv_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Timer_Millis_ISR */
.set Timer_Millis_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set Timer_Millis_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set Timer_Millis_ISR__INTC_MASK, 0x02
.set Timer_Millis_ISR__INTC_NUMBER, 1
.set Timer_Millis_ISR__INTC_PRIOR_MASK, 0xC000
.set Timer_Millis_ISR__INTC_PRIOR_NUM, 3
.set Timer_Millis_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set Timer_Millis_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set Timer_Millis_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Timer_Millis_TimerUDB */
.set Timer_Millis_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_Millis_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_Millis_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set Timer_Millis_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST1
.set Timer_Millis_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_Millis_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_Millis_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_Millis_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_Millis_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_Millis_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_UDB_W8_MSK1
.set Timer_Millis_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set Timer_Millis_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set Timer_Millis_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set Timer_Millis_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST1
.set Timer_Millis_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST1
.set Timer_Millis_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_UDB_W8_ST1
.set Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL1
.set Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL1
.set Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL1
.set Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL1
.set Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK1
.set Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK1
.set Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK1
.set Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK1
.set Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL1
.set Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST1
.set Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL1
.set Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST1
.set Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK1
.set Timer_Millis_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A00
.set Timer_Millis_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A10
.set Timer_Millis_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D00
.set Timer_Millis_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D10
.set Timer_Millis_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set Timer_Millis_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F00
.set Timer_Millis_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F10
.set Timer_Millis_TimerUDB_sT16_timerdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A0
.set Timer_Millis_TimerUDB_sT16_timerdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A1
.set Timer_Millis_TimerUDB_sT16_timerdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D0
.set Timer_Millis_TimerUDB_sT16_timerdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D1
.set Timer_Millis_TimerUDB_sT16_timerdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set Timer_Millis_TimerUDB_sT16_timerdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F0
.set Timer_Millis_TimerUDB_sT16_timerdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F1
.set Timer_Millis_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A0
.set Timer_Millis_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_UDB_W8_A00
.set Timer_Millis_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_UDB_W8_A10
.set Timer_Millis_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D0
.set Timer_Millis_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_UDB_W8_D00
.set Timer_Millis_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_UDB_W8_D10
.set Timer_Millis_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set Timer_Millis_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F0
.set Timer_Millis_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_UDB_W8_F00
.set Timer_Millis_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_UDB_W8_F10
.set Timer_Millis_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_UDB_W16_A01
.set Timer_Millis_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_UDB_W16_A11
.set Timer_Millis_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_UDB_W16_D01
.set Timer_Millis_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_UDB_W16_D11
.set Timer_Millis_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set Timer_Millis_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_UDB_W16_F01
.set Timer_Millis_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_UDB_W16_F11
.set Timer_Millis_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A1
.set Timer_Millis_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_UDB_W8_A01
.set Timer_Millis_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_UDB_W8_A11
.set Timer_Millis_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D1
.set Timer_Millis_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_UDB_W8_D01
.set Timer_Millis_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_UDB_W8_D11
.set Timer_Millis_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set Timer_Millis_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F1
.set Timer_Millis_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_UDB_W8_F01
.set Timer_Millis_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_UDB_W8_F11
.set Timer_Millis_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set Timer_Millis_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_GEN4, 2
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 12
.set CYDEV_CHIP_DIE_PSOC4A, 5
.set CYDEV_CHIP_DIE_PSOC5LP, 11
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x112D11A1
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 5
.set CYDEV_CHIP_MEMBER_4C, 9
.set CYDEV_CHIP_MEMBER_4D, 3
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 6
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4L, 8
.set CYDEV_CHIP_MEMBER_4M, 7
.set CYDEV_CHIP_MEMBER_5A, 11
.set CYDEV_CHIP_MEMBER_5B, 10
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4M
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_GEN4_ES, 17
.set CYDEV_CHIP_REV_GEN4_ES2, 33
.set CYDEV_CHIP_REV_GEN4_PRODUCTION, 17
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4M_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 13
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8can_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
