Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 16 19:28:35 2018
| Host         : frofro running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RAT_wrapper_control_sets_placed.rpt
| Design       : RAT_wrapper
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      6 |            1 |
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              62 |            8 |
| Yes          | No                    | No                     |              32 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              52 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------+-------------------------------+------------------+----------------+
|   Clock Signal   |         Enable Signal         |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+------------------+-------------------------------+-------------------------------+------------------+----------------+
|  sseg/my_clk/CLK |                               |                               |                2 |              4 |
|  CLK_IBUF_BUFG   |                               |                               |                2 |              6 |
|  CLK_IBUF_BUFG   | CPU/PROGR/E[0]                |                               |                2 |             16 |
|  CLK_IBUF_BUFG   | CPU/PROGR/r_SEV_SEG_reg[0][0] |                               |                3 |             16 |
|  s_clk_sig_BUFG  | CPU/PROGR/int_incr_reg[7][0]  | CPU/CONTU/SR[0]               |                2 |             16 |
|  s_clk_sig_BUFG  | db/bounce_counter/s_count_inc | db/bounce_counter/s_count_rst |                3 |             16 |
|  s_clk_sig_BUFG  | CPU/CONTU/E[0]                | CPU/CONTU/SR[0]               |                7 |             20 |
|  s_clk_sig_BUFG  |                               |                               |                9 |             30 |
|  s_clk_sig_BUFG  | CPU/PROGR/RF_WR               |                               |                2 |             32 |
|  CLK_IBUF_BUFG   |                               | sseg/my_clk/tmp_clk           |                8 |             62 |
|  s_clk_sig_BUFG  | CPU/PROGR/SCR_WE              |                               |               10 |             80 |
+------------------+-------------------------------+-------------------------------+------------------+----------------+


