set search_path "$search_path /mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_lvt/db_ccs
../src/ "
. /opt/synopsys/2016/icc/libraries/syn /opt/synopsys/2016/icc/minpower/syn /opt/synopsys/2016/icc/dw/syn_ver /opt/synopsys/2016/icc/dw/sim_ver /mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_lvt/db_ccs
../src/ 
set target_library "saed32lvt_ss0p95v25c.db"
saed32lvt_ss0p95v25c.db
set link_library "* $target_library"
* saed32lvt_ss0p95v25c.db
sh rm -rf fpu.mw
start_gui
set techfile "/mnt/class_data/ecec574-w2019/PDKs/SAED32nm/tech/milkyway/saed32nm_1p9m_mw.tf"
/mnt/class_data/ecec574-w2019/PDKs/SAED32nm/tech/milkyway/saed32nm_1p9m_mw.tf
set ref_lib "/mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m"
/mnt/class_data/ecec574-w2019/PDKs/SAED32nm/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m
set lib_name "fpu"
fpu
set design_data ../dc_synth/output/fpu.ddc
../dc_synth/output/fpu.ddc
set cell_name "fpu"
fpu
import_designs $design_data -format ddc -top $cell_name
Error: No Milkyway library is open. (UID-666)
0
set mw_logic0_net VSS
VSS
set mw_logic1_net VDDA
VDDA
set libdir "/mnt/class_data/ecec574-w2019/PDKs/SAED32nm/tech/star_rcxt"
/mnt/class_data/ecec574-w2019/PDKs/SAED32nm/tech/star_rcxt
set tlupmax "$libdir/saed32nm_1p9m_Cmax.tluplus"
/mnt/class_data/ecec574-w2019/PDKs/SAED32nm/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus
set tlunom "$libdir/saed32nm_1p9m_nominal.tluplus"
/mnt/class_data/ecec574-w2019/PDKs/SAED32nm/tech/star_rcxt/saed32nm_1p9m_nominal.tluplus
set tlupmin "$libdir/saed32nm_1p9m_Cmin.tluplus"
/mnt/class_data/ecec574-w2019/PDKs/SAED32nm/tech/star_rcxt/saed32nm_1p9m_Cmin.tluplus
set tech2itf "$libdir/saed32nm_tf_itf_tluplus.map"
/mnt/class_data/ecec574-w2019/PDKs/SAED32nm/tech/star_rcxt/saed32nm_tf_itf_tluplus.map
set_tlu_plus_files -max_tluplus $tlunom -tech2itf_map $tech2itf
1
create_mw_lib $lib_name.mw                  -technology $techfile                  -mw_reference_library $ref_lib
Start to load technology file /mnt/class_data/ecec574-w2019/PDKs/SAED32nm/tech/milkyway/saed32nm_1p9m_mw.tf.
Warning: Layer 'M1' attribute 'uShapeDepthThreshold' has a value of 0. (TFCHK-064)
Warning: LayerExt 'M1' is missing the attribute 'denseWireMinWidth'. (line 646) (TFCHK-014)
Warning: LayerExt 'M1' is missing the attribute 'denseWireMinLength'. (line 646) (TFCHK-014)
Warning: Layer 'VIA1' attribute 'cutWidthTbl' is assigned a list with an incorrect number of elements. (line 675) (TFCHK-033)
Warning: Layer 'VIA1' attribute 'cutHeightTbl' is assigned a list with an incorrect number of elements. (line 676) (TFCHK-033)
Warning: Layer 'VIA2' attribute 'cutNameTbl' is assigned a list with an incorrect number of elements. (line 760) (TFCHK-033)
Warning: Layer 'VIA2' attribute 'cutWidthTbl' is assigned a list with an incorrect number of elements. (line 761) (TFCHK-033)
Warning: Layer 'VIA2' attribute 'cutHeightTbl' is assigned a list with an incorrect number of elements. (line 762) (TFCHK-033)
Warning: Layer 'VIA3' attribute 'cutNameTbl' is assigned a list with an incorrect number of elements. (line 842) (TFCHK-033)
Warning: Layer 'VIA3' attribute 'cutWidthTbl' is assigned a list with an incorrect number of elements. (line 843) (TFCHK-033)
Warning: Layer 'VIA3' attribute 'cutHeightTbl' is assigned a list with an incorrect number of elements. (line 844) (TFCHK-033)
Warning: Layer 'VIA4' attribute 'cutNameTbl' is assigned a list with an incorrect number of elements. (line 921) (TFCHK-033)
Warning: Layer 'VIA4' attribute 'cutWidthTbl' is assigned a list with an incorrect number of elements. (line 922) (TFCHK-033)
Warning: Layer 'VIA4' attribute 'cutHeightTbl' is assigned a list with an incorrect number of elements. (line 923) (TFCHK-033)
Warning: Layer 'VIA5' attribute 'cutNameTbl' is assigned a list with an incorrect number of elements. (line 999) (TFCHK-033)
Warning: Layer 'VIA5' attribute 'cutWidthTbl' is assigned a list with an incorrect number of elements. (line 1000) (TFCHK-033)
Warning: Layer 'VIA5' attribute 'cutHeightTbl' is assigned a list with an incorrect number of elements. (line 1001) (TFCHK-033)
Warning: Layer 'VIA6' attribute 'cutNameTbl' is assigned a list with an incorrect number of elements. (line 1077) (TFCHK-033)
Warning: Layer 'VIA6' attribute 'cutWidthTbl' is assigned a list with an incorrect number of elements. (line 1078) (TFCHK-033)
Warning: Layer 'VIA6' attribute 'cutHeightTbl' is assigned a list with an incorrect number of elements. (line 1079) (TFCHK-033)
Warning: Layer 'VIA7' attribute 'cutNameTbl' is assigned a list with an incorrect number of elements. (line 1156) (TFCHK-033)
Warning: Layer 'VIA7' attribute 'cutWidthTbl' is assigned a list with an incorrect number of elements. (line 1157) (TFCHK-033)
Warning: Layer 'VIA7' attribute 'cutHeightTbl' is assigned a list with an incorrect number of elements. (line 1158) (TFCHK-033)
Warning: Layer 'M1' has a pitch 0.152 that does not match the recommended wire-to-via pitch 0.13 or 0.105. (TFCHK-049)
Warning: Layer 'M2' has a pitch 0.152 that does not match the recommended wire-to-via pitch 0.164 or 0.139. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.304 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M4' has a pitch 0.304 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M5' has a pitch 0.608 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M6' has a pitch 0.608 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M7' has a pitch 1.216 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M8' has a pitch 1.216 that does not match the recommended wire-to-via pitch 0.179 or 0.164. (TFCHK-049)
Warning: Layer 'M9' has a pitch 2.432 that does not match the recommended wire-to-via pitch 1.74. (TFCHK-049)
Warning: Layer 'MRDL' has a pitch 4.864 that does not match the recommended wire-to-via pitch 4.5. (TFCHK-049)
Warning: Layer 'MRDL' has a pitch 4.864 that does not match the doubled pitch 2.432 or tripled pitch 3.648. (TFCHK-050)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /mnt/class_data/ecec574-w2019/PDKs/SAED32nm/tech/milkyway/saed32nm_1p9m_mw.tf has been loaded successfully.
open_mw_lib $lib_name.mw
{fpu.mw}
read_verilog ../dc_synth/output/fpu.v
Error: Cannot read file '../dc_synth/output/fpu.v'. (UID-58)
0
uniquify_fp_mw_cel
Error: Current design is not defined. (UID-4)
Error: 0
        Use error_info for more info. (CMD-013)
link
Error: Current design is not defined. (UID-4)
0
read_sdc ../dc_synth/const/fpu.sdc
0
save_mw_cel -as fpu_initial
Error: Cannot get cellId for the current design. (UIG-2)
0
0
