{"system": "system", "u_e203_soc_top": "e203_soc_top", "u_e203_subsys_top": "e203_subsys_top", "u_e203_subsys_main": "e203_subsys_main", "u_e203_cpu_top": "e203_cpu_top", "u_e203_cpu": "e203_cpu_top", "u_e203_itcm_ctrl": "e203_itcm_ctrl", "u_sram_icb_ctrl": "sirv_sram_icb_ctrl_DW32_MW4_AW14_AW_LSB2_USR_W1", "u_byp_icb_cmd_buf": "sirv_gnrl_bypbuf_DP1_DW52", "u_bypbuf_fifo": "sirv_gnrl_fifo_CUT_READY1_DP1_DW52", "dp_gt0_fifo_rf_0__fifo_rf_dffl": "sirv_gnrl_dffl_DW52", "dp_gt0_vec_0_dfflrs": "sirv_gnrl_dfflrs_DW1_6", "dp_gt0_vec_31_dfflr": "sirv_gnrl_dfflr_DW1_3", "u_sirv_1cyc_sram_ctrl": "sirv_1cyc_sram_ctrl_DW32_MW4_AW14_AW_LSB2_USR_W1", "u_e1_stage": "sirv_gnrl_pipe_stage_CUT_READY0_DP1_DW1_1", "dp_gt_0_vld_dfflr": "sirv_gnrl_dfflr_DW1_20", "dp_gt_0_dat_dfflr": "sirv_gnrl_dffl_DW1_5", "ifu_holdup_dffl": "sirv_gnrl_dfflr_DW1_112", "u_e203_core": "e203_core", "u_e203_biu": "e203_biu", "u_biu_icb_arbt": "sirv_gnrl_icb_arbt_AW32_DW32_USR_W1_ARBT_SCHEME0_FIFO_OUTS_NUM1_FIFO_CUT_READY1_ARBT_NUM2_ALLOW_0CYCL_RSP0_ARBT_PTR_W1", "arbt_num_gt_1_gen_dp_1_u_sirv_gnrl_rspid_fifo": "sirv_gnrl_pipe_stage_CUT_READY0_DP1_DW1_2", "u_sirv_gnrl_icb_buffer": "sirv_gnrl_icb_buffer_OUTS_CNT_W1_AW32_DW32_CMD_CUT_READY1_RSP_CUT_READY1_CMD_DP1_RSP_DP1_USR_W1", "u_sirv_gnrl_cmd_fifo": "sirv_gnrl_fifo_CUT_READY1_MSKO0_DP1_DW78", "outs_cnt_dfflr": "sirv_gnrl_dfflr_DW1_24", "u_e203_ifu": "e203_ifu", "u_e203_ifu_ift2icb": "e203_ifu_ift2icb", "u_e203_ifetch_rsp_bypbuf": "sirv_gnrl_bypbuf_DP1_DW33", "icb_state_dfflr": "sirv_gnrl_dfflr_DW2_0", "leftover_dffl": "sirv_gnrl_dffl_DW16", "icb_addr_2_1_dffl": "sirv_gnrl_dffl_DW2_1", "leftover_err_dfflr": "sirv_gnrl_dfflr_DW1_34", "icb2itcm_dfflr": "sirv_gnrl_dfflr_DW1_36", "icb2mem_dfflr": "sirv_gnrl_dfflr_DW1_35", "req_need_2uop_dfflr": "sirv_gnrl_dfflr_DW1_39", "req_lane_cross_dfflr": "sirv_gnrl_dfflr_DW1_37", "req_need_0uop_dfflr": "sirv_gnrl_dfflr_DW1_38", "req_same_cross_holdup_dfflr": "sirv_gnrl_dfflr_DW1_40", "u_e203_ifu_ifetch": "e203_ifu_ifetch", "ir_rs1idx_dfflr": "sirv_gnrl_dfflr_DW5_1", "ifu_hi_ir_dfflr": "sirv_gnrl_dfflr_DW16_1", "ir_rs2idx_dfflr": "sirv_gnrl_dfflr_DW5_0", "ifu_lo_ir_dfflr": "sirv_gnrl_dfflr_DW16_0", "ir_valid_dfflr": "sirv_gnrl_dfflr_DW1_47", "ifu_prdt_taken_dfflr": "sirv_gnrl_dfflr_DW1_44", "ifu_err_dfflr": "sirv_gnrl_dfflr_DW1_45", "ir_muldiv_b2b_dfflr": "sirv_gnrl_dfflr_DW1_43", "dly_flush_dfflr": "sirv_gnrl_dfflr_DW1_48", "pc_dfflr": "sirv_gnrl_dfflr_DW32_15", "pc_newpend_dfflr": "sirv_gnrl_dfflr_DW1_41", "reset_req_dfflr": "sirv_gnrl_dfflr_DW1_50", "out_flag_dfflr": "sirv_gnrl_dfflr_DW1_42", "u_e203_exu": "e203_exu", "u_e203_exu_alu": "e203_exu_alu", "u_e203_exu_alu_dpath": "e203_exu_alu_dpath", "sbf_0_dffl": "sirv_gnrl_dffl_DW33_2", "sbf_1_dffl": "sirv_gnrl_dffl_DW33_1", "u_e203_clk_ctrl": "e203_clk_ctrl", "itcm_active_dffr": "sirv_gnrl_dffr_DW1_21", "dtcm_active_dffr": "sirv_gnrl_dffr_DW1_20", "u_e203_dtcm_ctrl": "e203_dtcm_ctrl", "u_dtcm_icb_arbt": "sirv_gnrl_icb_arbt_AW14_DW32_USR_W1_ARBT_SCHEME0_FIFO_OUTS_NUM1_FIFO_CUT_READY0_ARBT_NUM2_ALLOW_0CYCL_RSP0_ARBT_PTR_W1"}
