{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570301872849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570301872859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 05 12:57:52 2019 " "Processing started: Sat Oct 05 12:57:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570301872859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570301872859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Design1_top -c Design1_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Design1_top -c Design1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570301872859 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570301873745 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570301873745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/designblock1/source/led_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/designblock1/source/led_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_switch " "Found entity 1: led_switch" {  } { { "../Source/led_switch.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/led_switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570301885399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570301885399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/designblock1/source/design1_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/designblock1/source/design1_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Design1_top " "Found entity 1: Design1_top" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570301885408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570301885408 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Design1_top " "Elaborating entity \"Design1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570301885453 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 Design1_top.v(15) " "Verilog HDL assignment warning at Design1_top.v(15): truncated value with size 24 to match size of target (4)" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570301885510 "|Design1_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 Design1_top.v(16) " "Verilog HDL assignment warning at Design1_top.v(16): truncated value with size 24 to match size of target (4)" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570301885511 "|Design1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday1 Design1_top.v(19) " "Verilog HDL Always Construct warning at Design1_top.v(19): variable \"bday1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570301885511 "|Design1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday2 Design1_top.v(21) " "Verilog HDL Always Construct warning at Design1_top.v(21): variable \"bday2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570301885511 "|Design1_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR Design1_top.v(10) " "Output port \"LEDR\" at Design1_top.v(10) has no driver" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570301885511 "|Design1_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Design1_top.v(5) " "Output port \"HEX4\" at Design1_top.v(5) has no driver" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570301885511 "|Design1_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Design1_top.v(6) " "Output port \"HEX3\" at Design1_top.v(6) has no driver" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570301885511 "|Design1_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Design1_top.v(7) " "Output port \"HEX2\" at Design1_top.v(7) has no driver" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570301885511 "|Design1_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Design1_top.v(8) " "Output port \"HEX1\" at Design1_top.v(8) has no driver" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570301885511 "|Design1_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 Design1_top.v(9) " "Output port \"HEX0\" at Design1_top.v(9) has no driver" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570301885511 "|Design1_top"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U1 sevenseg " "Node instance \"U1\" instantiates undefined entity \"sevenseg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Source/Design1_top.v" "U1" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 24 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1570301885562 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570301885685 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 05 12:58:05 2019 " "Processing ended: Sat Oct 05 12:58:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570301885685 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570301885685 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570301885685 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570301885685 ""}
