@W: MT453 |clock period is too long for clock _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock, changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT246 :"d:\gowin\gowin_v1.9.5.02beta\ide\ipcore\dvi_rx\data\dvi2rgb.vp":195:7:195:15|Blackbox CLKDIV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\gowin\gowin_v1.9.5.02beta\ide\ipcore\dvi_rx\data\dvi2rgb.vp":149:4:149:18|Blackbox PLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock _~dvi2rgb_DVI_RX_Top_|hdmi_dclk_inferred_clock with period 6.67ns. Please declare a user-defined clock on net dvi2rgb_inst.hdmi_dclk.
@W: MT420 |Found inferred clock _~dvi2rgb_DVI_RX_Top_|O_rgb_clk_inferred_clock with period 6.48ns. Please declare a user-defined clock on net dvi2rgb_inst.O_rgb_clkz.
