module top_module ( 
    input p1a, p1b, p1c, p1d, p1e, p1f,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );
    
    wire n1,n2,n3,n4;
    assign n1 = p2a & p2b;
    assign n2 = p2c & p2d;
    assign n3 = p1c & p1b & p1a;
    assign n4 = p1f & p1e & p1d;
    assign p1y = n3 | n4;
    assign p2y = n1 | n2;

endmodule
