{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562853572154 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562853572154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 11 15:59:32 2019 " "Processing started: Thu Jul 11 15:59:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562853572154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562853572154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Progetto_Gestione_Accessi -c Progetto_Gestione_Accessi " "Command: quartus_map --read_settings_files=on --write_settings_files=off Progetto_Gestione_Accessi -c Progetto_Gestione_Accessi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562853572154 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1562853572593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-Beh " "Found design unit 1: Timer-Beh" {  } { { "Timer.vhd" "" { Text "C:/Users/andre/Desktop/Progetto Gestione Accessi/Timer.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562853581290 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "C:/Users/andre/Desktop/Progetto Gestione Accessi/Timer.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562853581290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562853581290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-Behavioral " "Found design unit 1: uart-Behavioral" {  } { { "uart.vhd" "" { Text "C:/Users/andre/Desktop/Progetto Gestione Accessi/uart.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562853581290 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "C:/Users/andre/Desktop/Progetto Gestione Accessi/uart.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562853581290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562853581290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alivecharacter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alivecharacter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AliveCharacter-dflow " "Found design unit 1: AliveCharacter-dflow" {  } { { "AliveCharacter.vhd" "" { Text "C:/Users/andre/Desktop/Progetto Gestione Accessi/AliveCharacter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562853581290 ""} { "Info" "ISGN_ENTITY_NAME" "1 AliveCharacter " "Found entity 1: AliveCharacter" {  } { { "AliveCharacter.vhd" "" { Text "C:/Users/andre/Desktop/Progetto Gestione Accessi/AliveCharacter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562853581290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562853581290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file writer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Writer-beh " "Found design unit 1: Writer-beh" {  } { { "Writer.vhd" "" { Text "C:/Users/andre/Desktop/Progetto Gestione Accessi/Writer.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562853581290 ""} { "Info" "ISGN_ENTITY_NAME" "1 Writer " "Found entity 1: Writer" {  } { { "Writer.vhd" "" { Text "C:/Users/andre/Desktop/Progetto Gestione Accessi/Writer.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562853581290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562853581290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "com_raspberry.bdf 1 1 " "Found 1 design units, including 1 entities, in source file com_raspberry.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 COM_Raspberry " "Found entity 1: COM_Raspberry" {  } { { "COM_Raspberry.bdf" "" { Schematic "C:/Users/andre/Desktop/Progetto Gestione Accessi/COM_Raspberry.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562853581290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562853581290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-rtl " "Found design unit 1: RAM-rtl" {  } { { "RAM.vhd" "" { Text "C:/Users/andre/Desktop/Progetto Gestione Accessi/RAM.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562853581290 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/andre/Desktop/Progetto Gestione Accessi/RAM.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562853581290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562853581290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gestione_accessi.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gestione_accessi.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Gestione_Accessi " "Found entity 1: Gestione_Accessi" {  } { { "Gestione_Accessi.bdf" "" { Schematic "C:/Users/andre/Desktop/Progetto Gestione Accessi/Gestione_Accessi.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562853581290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562853581290 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Gestione_Accessi " "Elaborating entity \"Gestione_Accessi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1562853581337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COM_Raspberry COM_Raspberry:inst " "Elaborating entity \"COM_Raspberry\" for hierarchy \"COM_Raspberry:inst\"" {  } { { "Gestione_Accessi.bdf" "inst" { Schematic "C:/Users/andre/Desktop/Progetto Gestione Accessi/Gestione_Accessi.bdf" { { 64 224 376 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562853581353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart COM_Raspberry:inst\|uart:inst " "Elaborating entity \"uart\" for hierarchy \"COM_Raspberry:inst\|uart:inst\"" {  } { { "COM_Raspberry.bdf" "inst" { Schematic "C:/Users/andre/Desktop/Progetto Gestione Accessi/COM_Raspberry.bdf" { { 136 408 608 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562853581353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer COM_Raspberry:inst\|Timer:inst2 " "Elaborating entity \"Timer\" for hierarchy \"COM_Raspberry:inst\|Timer:inst2\"" {  } { { "COM_Raspberry.bdf" "inst2" { Schematic "C:/Users/andre/Desktop/Progetto Gestione Accessi/COM_Raspberry.bdf" { { 200 -80 56 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562853581353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AliveCharacter COM_Raspberry:inst\|AliveCharacter:inst4 " "Elaborating entity \"AliveCharacter\" for hierarchy \"COM_Raspberry:inst\|AliveCharacter:inst4\"" {  } { { "COM_Raspberry.bdf" "inst4" { Schematic "C:/Users/andre/Desktop/Progetto Gestione Accessi/COM_Raspberry.bdf" { { 264 184 328 344 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562853581353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer COM_Raspberry:inst\|Timer:inst1 " "Elaborating entity \"Timer\" for hierarchy \"COM_Raspberry:inst\|Timer:inst1\"" {  } { { "COM_Raspberry.bdf" "inst1" { Schematic "C:/Users/andre/Desktop/Progetto Gestione Accessi/COM_Raspberry.bdf" { { 152 824 960 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562853581353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Writer COM_Raspberry:inst\|Writer:inst3 " "Elaborating entity \"Writer\" for hierarchy \"COM_Raspberry:inst\|Writer:inst3\"" {  } { { "COM_Raspberry.bdf" "inst3" { Schematic "C:/Users/andre/Desktop/Progetto Gestione Accessi/COM_Raspberry.bdf" { { 280 1272 1472 392 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562853581353 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rx_Data Writer.vhd(78) " "VHDL Process Statement warning at Writer.vhd(78): signal \"Rx_Data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Writer.vhd" "" { Text "C:/Users/andre/Desktop/Progetto Gestione Accessi/Writer.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1562853581353 "|COM_Raspberry|Writer:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst1 " "Elaborating entity \"RAM\" for hierarchy \"RAM:inst1\"" {  } { { "Gestione_Accessi.bdf" "inst1" { Schematic "C:/Users/andre/Desktop/Progetto Gestione Accessi/Gestione_Accessi.bdf" { { 64 848 1064 272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562853581353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst2 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst2\"" {  } { { "Gestione_Accessi.bdf" "inst2" { Schematic "C:/Users/andre/Desktop/Progetto Gestione Accessi/Gestione_Accessi.bdf" { { 72 592 704 160 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562853581509 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst2 " "Elaborated megafunction instantiation \"BUSMUX:inst2\"" {  } { { "Gestione_Accessi.bdf" "" { Schematic "C:/Users/andre/Desktop/Progetto Gestione Accessi/Gestione_Accessi.bdf" { { 72 592 704 160 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562853581603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst2 " "Instantiated megafunction \"BUSMUX:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562853581603 ""}  } { { "Gestione_Accessi.bdf" "" { Schematic "C:/Users/andre/Desktop/Progetto Gestione Accessi/Gestione_Accessi.bdf" { { 72 592 704 160 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1562853581603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst2\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst2\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/14.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562853581743 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst2\|lpm_mux:\$00000 BUSMUX:inst2 " "Elaborated megafunction instantiation \"BUSMUX:inst2\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst2\"" {  } { { "busmux.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "Gestione_Accessi.bdf" "" { Schematic "C:/Users/andre/Desktop/Progetto Gestione Accessi/Gestione_Accessi.bdf" { { 72 592 704 160 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562853581853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_erc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_erc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_erc " "Found entity 1: mux_erc" {  } { { "db/mux_erc.tdf" "" { Text "C:/Users/andre/Desktop/Progetto Gestione Accessi/db/mux_erc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562853581962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562853581962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_erc BUSMUX:inst2\|lpm_mux:\$00000\|mux_erc:auto_generated " "Elaborating entity \"mux_erc\" for hierarchy \"BUSMUX:inst2\|lpm_mux:\$00000\|mux_erc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562853581962 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Users/andre/Desktop/Progetto Gestione Accessi/RAMContent.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/andre/Desktop/Progetto Gestione Accessi/RAMContent.mif -- setting all initial values to 0" {  } {  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Quartus II" 0 -1 1562853582415 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:inst1\|dataram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:inst1\|dataram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1562853582509 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1562853582509 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1562853582509 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1562853582509 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1562853582509 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1562853582509 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1562853582509 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1562853582509 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1562853582509 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE RAMContent.mif " "Parameter INIT_FILE set to RAMContent.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1562853582509 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1562853582509 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1562853582509 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst1\|altsyncram:dataram_rtl_0 " "Elaborated megafunction instantiation \"RAM:inst1\|altsyncram:dataram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562853582665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst1\|altsyncram:dataram_rtl_0 " "Instantiated megafunction \"RAM:inst1\|altsyncram:dataram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562853582665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562853582665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562853582665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562853582665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562853582665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562853582665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562853582665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562853582665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562853582665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE RAMContent.mif " "Parameter \"INIT_FILE\" = \"RAMContent.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562853582665 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1562853582665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ot61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ot61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ot61 " "Found entity 1: altsyncram_ot61" {  } { { "db/altsyncram_ot61.tdf" "" { Text "C:/Users/andre/Desktop/Progetto Gestione Accessi/db/altsyncram_ot61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562853582696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562853582696 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAM:inst1\|dataout\[7\] O\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"RAM:inst1\|dataout\[7\]\" to the node \"O\[7\]\" into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/andre/Desktop/Progetto Gestione Accessi/RAM.vhd" 21 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1562853582993 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAM:inst1\|dataout\[6\] O\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"RAM:inst1\|dataout\[6\]\" to the node \"O\[6\]\" into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/andre/Desktop/Progetto Gestione Accessi/RAM.vhd" 21 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1562853582993 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAM:inst1\|dataout\[5\] O\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"RAM:inst1\|dataout\[5\]\" to the node \"O\[5\]\" into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/andre/Desktop/Progetto Gestione Accessi/RAM.vhd" 21 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1562853582993 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAM:inst1\|dataout\[4\] O\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"RAM:inst1\|dataout\[4\]\" to the node \"O\[4\]\" into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/andre/Desktop/Progetto Gestione Accessi/RAM.vhd" 21 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1562853582993 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAM:inst1\|dataout\[3\] O\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"RAM:inst1\|dataout\[3\]\" to the node \"O\[3\]\" into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/andre/Desktop/Progetto Gestione Accessi/RAM.vhd" 21 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1562853582993 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAM:inst1\|dataout\[2\] O\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"RAM:inst1\|dataout\[2\]\" to the node \"O\[2\]\" into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/andre/Desktop/Progetto Gestione Accessi/RAM.vhd" 21 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1562853582993 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAM:inst1\|dataout\[1\] O\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"RAM:inst1\|dataout\[1\]\" to the node \"O\[1\]\" into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/andre/Desktop/Progetto Gestione Accessi/RAM.vhd" 21 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1562853582993 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAM:inst1\|dataout\[0\] O\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"RAM:inst1\|dataout\[0\]\" to the node \"O\[0\]\" into a wire" {  } { { "RAM.vhd" "" { Text "C:/Users/andre/Desktop/Progetto Gestione Accessi/RAM.vhd" 21 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1562853582993 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1562853582993 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1562853583134 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1562853583540 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1562853583759 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562853583759 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "282 " "Implemented 282 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1562853583837 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1562853583837 ""} { "Info" "ICUT_CUT_TM_LCELLS" "253 " "Implemented 253 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1562853583837 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1562853583837 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1562853583837 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562853583916 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 11 15:59:43 2019 " "Processing ended: Thu Jul 11 15:59:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562853583916 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562853583916 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562853583916 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562853583916 ""}
