#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Mon Feb  9 18:11:20 2026
# Process ID         : 18912
# Current directory  : C:/Users/angel/Desktop/starlight-immortal75t/firmware/pcileech_75t484_x1/pcileech_75t484_x1.runs/drom_pcie_cfgspace_writemask_synth_1
# Command line       : vivado.exe -log drom_pcie_cfgspace_writemask.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source drom_pcie_cfgspace_writemask.tcl
# Log file           : C:/Users/angel/Desktop/starlight-immortal75t/firmware/pcileech_75t484_x1/pcileech_75t484_x1.runs/drom_pcie_cfgspace_writemask_synth_1/drom_pcie_cfgspace_writemask.vds
# Journal file       : C:/Users/angel/Desktop/starlight-immortal75t/firmware/pcileech_75t484_x1/pcileech_75t484_x1.runs/drom_pcie_cfgspace_writemask_synth_1\vivado.jou
# Running On         : DESKTOP-J4M740C
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : AMD Ryzen 7 3800X 8-Core Processor             
# CPU Frequency      : 3900 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 34280 MB
# Swap memory        : 5368 MB
# Total Virtual      : 39649 MB
# Available Virtual  : 22323 MB
#-----------------------------------------------------------
source drom_pcie_cfgspace_writemask.tcl -notrace
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 523.859 ; gain = 217.605
Command: synth_design -top drom_pcie_cfgspace_writemask -part xc7a75tfgg484-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Device 21-403] Loading part xc7a75tfgg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18644
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1281.008 ; gain = 540.977
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'drom_pcie_cfgspace_writemask' [c:/Users/angel/Desktop/starlight-immortal75t/firmware/pcileech_75t484_x1/pcileech_75t484_x1.gen/sources_1/ip/drom_pcie_cfgspace_writemask/synth/drom_pcie_cfgspace_writemask.vhd:66]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 11111111111111111111111111111111 - type: string 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: drom_pcie_cfgspace_writemask.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_17' declared at 'c:/Users/angel/Desktop/starlight-immortal75t/firmware/pcileech_75t484_x1/pcileech_75t484_x1.gen/sources_1/ip/drom_pcie_cfgspace_writemask/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3191' bound to instance 'U0' of component 'dist_mem_gen_v8_0_17' [c:/Users/angel/Desktop/starlight-immortal75t/firmware/pcileech_75t484_x1/pcileech_75t484_x1.gen/sources_1/ip/drom_pcie_cfgspace_writemask/synth/drom_pcie_cfgspace_writemask.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'drom_pcie_cfgspace_writemask' (0#1) [c:/Users/angel/Desktop/starlight-immortal75t/firmware/pcileech_75t484_x1/pcileech_75t484_x1.gen/sources_1/ip/drom_pcie_cfgspace_writemask/synth/drom_pcie_cfgspace_writemask.vhd:66]
INFO: [Synth 8-7129] Port qspo[31] in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port qspo[30] in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port qspo[29] in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port qspo[28] in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port qspo[27] in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port qspo[26] in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port qspo[25] in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port qspo[24] in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port qspo[23] in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port qspo[22] in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port qspo[21] in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port qspo[20] in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port qspo[19] in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port qspo[18] in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port qspo[17] in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port qspo[16] in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port qspo[15] in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port qspo[14] in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port qspo[13] in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port qspo[12] in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port qspo[11] in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port qspo[10] in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port qspo[9] in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port qspo[8] in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port qspo[7] in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port qspo[6] in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port qspo[5] in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port qspo[4] in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port qspo[3] in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port qspo[2] in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port qspo[1] in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port qspo[0] in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port clk in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port qspo_ce in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port qspo_rst in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port qspo_srst in module rom is either unconnected or has no load
INFO: [Synth 8-7129] Port dpo[31] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port dpo[30] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port dpo[29] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port dpo[28] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port dpo[27] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port dpo[26] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port dpo[25] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port dpo[24] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port dpo[23] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port dpo[22] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port dpo[21] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port dpo[20] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port dpo[19] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port dpo[18] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port dpo[17] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port dpo[16] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port dpo[15] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port dpo[14] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port dpo[13] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port dpo[12] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port dpo[11] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port dpo[10] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port dpo[9] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port dpo[8] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port dpo[7] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port dpo[6] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port dpo[5] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port dpo[4] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port dpo[3] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port dpo[2] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port dpo[1] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port dpo[0] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port qdpo[31] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port qdpo[30] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port qdpo[29] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port qdpo[28] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port qdpo[27] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port qdpo[26] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port qdpo[25] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port qdpo[24] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port qdpo[23] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port qdpo[22] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port qdpo[21] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port qdpo[20] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port qdpo[19] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port qdpo[18] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port qdpo[17] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port qdpo[16] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port qdpo[15] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port qdpo[14] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port qdpo[13] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port qdpo[12] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port qdpo[11] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port qdpo[10] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port qdpo[9] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port qdpo[8] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port qdpo[7] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port qdpo[6] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port qdpo[5] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port qdpo[4] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port qdpo[3] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port qdpo[2] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port qdpo[1] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Synth 8-7129] Port qdpo[0] in module dist_mem_gen_v8_0_17_synth is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1468.812 ; gain = 728.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1468.812 ; gain = 728.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1468.812 ; gain = 728.781
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1468.812 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/angel/Desktop/starlight-immortal75t/firmware/pcileech_75t484_x1/pcileech_75t484_x1.gen/sources_1/ip/drom_pcie_cfgspace_writemask/drom_pcie_cfgspace_writemask_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/angel/Desktop/starlight-immortal75t/firmware/pcileech_75t484_x1/pcileech_75t484_x1.gen/sources_1/ip/drom_pcie_cfgspace_writemask/drom_pcie_cfgspace_writemask_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/angel/Desktop/starlight-immortal75t/firmware/pcileech_75t484_x1/pcileech_75t484_x1.runs/drom_pcie_cfgspace_writemask_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/angel/Desktop/starlight-immortal75t/firmware/pcileech_75t484_x1/pcileech_75t484_x1.runs/drom_pcie_cfgspace_writemask_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1468.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1468.812 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1468.812 ; gain = 728.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1468.812 ; gain = 728.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1468.812 ; gain = 728.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1468.812 ; gain = 728.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1472.395 ; gain = 732.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------------+--------------------------------------------------------+---------------+----------------+
|Module Name          | RTL Object                                             | Depth x Width | Implemented As | 
+---------------------+--------------------------------------------------------+---------------+----------------+
|rom                  | rom[1023]                                              | 1024x10       | LUT            | 
|dist_mem_gen_v8_0_17 | synth_options.dist_mem_inst/gen_rom.rom_inst/rom[1023] | 1024x10       | LUT            | 
+---------------------+--------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1594.867 ; gain = 854.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1594.867 ; gain = 854.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1604.816 ; gain = 864.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 1853.691 ; gain = 1113.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 1853.691 ; gain = 1113.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 1853.691 ; gain = 1113.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 1853.691 ; gain = 1113.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 1853.691 ; gain = 1113.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 1853.691 ; gain = 1113.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     2|
|2     |LUT4 |     1|
|3     |LUT5 |     1|
|4     |LUT6 |    13|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 1853.691 ; gain = 1113.660
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:47 . Memory (MB): peak = 1853.691 ; gain = 1113.660
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 1853.691 ; gain = 1113.660
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1860.621 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1860.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b624c657
INFO: [Common 17-83] Releasing license: Synthesis
117 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:12 . Memory (MB): peak = 1860.973 ; gain = 1325.219
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1860.973 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/angel/Desktop/starlight-immortal75t/firmware/pcileech_75t484_x1/pcileech_75t484_x1.runs/drom_pcie_cfgspace_writemask_synth_1/drom_pcie_cfgspace_writemask.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP drom_pcie_cfgspace_writemask, cache-ID = eeb2d4862a6ad030
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1860.973 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/angel/Desktop/starlight-immortal75t/firmware/pcileech_75t484_x1/pcileech_75t484_x1.runs/drom_pcie_cfgspace_writemask_synth_1/drom_pcie_cfgspace_writemask.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file drom_pcie_cfgspace_writemask_utilization_synth.rpt -pb drom_pcie_cfgspace_writemask_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb  9 18:12:58 2026...
