
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.053618                       # Number of seconds simulated
sim_ticks                                 53618027500                       # Number of ticks simulated
final_tick                               171955628500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  89243                       # Simulator instruction rate (inst/s)
host_op_rate                                   163009                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               47850262                       # Simulator tick rate (ticks/s)
host_mem_usage                                2211208                       # Number of bytes of host memory used
host_seconds                                  1120.54                       # Real time elapsed on the host
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     182657302                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             34048                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           5025280                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5059328                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        34048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           34048                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1026816                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1026816                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                532                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              78520                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 79052                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           16044                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                16044                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               635010                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             93723701                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                94358712                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          635010                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             635010                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          19150574                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               19150574                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          19150574                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              635010                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            93723701                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              113509286                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          78009                       # number of replacements
system.l2.tagsinuse                        935.464424                       # Cycle average of tags in use
system.l2.total_refs                           485339                       # Total number of references to valid blocks.
system.l2.sampled_refs                          78978                       # Sample count of references to valid blocks.
system.l2.avg_refs                           6.145243                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   127668167500                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           226.854284                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst              36.542190                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             672.067950                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.221537                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.035686                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.656316                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.913539                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                20690                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               384033                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  404723                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            96682                       # number of Writeback hits
system.l2.Writeback_hits::total                 96682                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu.data                 1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data              80125                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 80125                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 20690                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                464158                       # number of demand (read+write) hits
system.l2.demand_hits::total                   484848                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                20690                       # number of overall hits
system.l2.overall_hits::cpu.data               464158                       # number of overall hits
system.l2.overall_hits::total                  484848                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                532                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data              62380                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 62912                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data            16140                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16140                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 532                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               78520                       # number of demand (read+write) misses
system.l2.demand_misses::total                  79052                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                532                       # number of overall misses
system.l2.overall_misses::cpu.data              78520                       # number of overall misses
system.l2.overall_misses::total                 79052                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     28717000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data   3653226000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3681943000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    842607000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     842607000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      28717000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    4495833000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4524550000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     28717000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   4495833000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4524550000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            21222                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           446413                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              467635                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        96682                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             96682                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          96265                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             96265                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             21222                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            542678                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               563900                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            21222                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           542678                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              563900                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.025068                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.139736                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.134532                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.167662                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.167662                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.025068                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.144690                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.140188                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.025068                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.144690                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.140188                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53979.323308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 58564.058993                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 58525.289293                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52206.133829                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52206.133829                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53979.323308                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 57257.170148                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 57235.111066                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53979.323308                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 57257.170148                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 57235.111066                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                16044                       # number of writebacks
system.l2.writebacks::total                     16044                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           532                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data         62380                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            62912                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        16140                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16140                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            532                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          78520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             79052                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           532                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         78520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            79052                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     22237500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data   2898128000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2920365500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    645857000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    645857000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     22237500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   3543985000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3566222500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     22237500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   3543985000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3566222500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.025068                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.139736                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.134532                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.167662                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.167662                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.025068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.144690                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.140188                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.025068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.144690                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.140188                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41799.812030                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 46459.249760                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46419.848360                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40015.923172                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40015.923172                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41799.812030                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 45134.806419                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 45112.362749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41799.812030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 45134.806419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 45112.362749                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                15097612                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15097612                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            778547                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              7787669                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7187462                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.292854                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   38                       # Number of system calls
system.cpu.numCycles                        107236055                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           16091373                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      112496509                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    15097612                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            7187462                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      59510364                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 5280427                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               26204893                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           237                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  15011572                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 66800                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          106300936                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.958403                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.919571                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 49332951     46.41%     46.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3300513      3.10%     49.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2972664      2.80%     52.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3845029      3.62%     55.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 46849779     44.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            106300936                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.140789                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.049055                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 23435878                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              21978200                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  53411009                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2981811                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                4494031                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              205952779                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                4494031                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 26475741                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                14017772                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            860                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  52003800                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               9308725                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              203573515                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               6472211                       # Number of times rename has blocked due to ROB full
system.cpu.rename.LSQFullEvents                384259                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           223159281                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             479749905                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        284885914                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         194863991                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             200376901                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 22782317                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 46                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             45                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  19321165                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             24396691                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8312823                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1614942                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           405570                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  200037899                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  78                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 187811412                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           3804363                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        17281226                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     29493204                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             40                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     106300936                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.766790                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.111395                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            14645427     13.78%     13.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            32008151     30.11%     43.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            28131649     26.46%     70.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            26522873     24.95%     95.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4992836      4.70%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       106300936                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 4550655     10.08%     10.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     10.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     10.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              40615926     89.92%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            414587      0.22%      0.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              96387874     51.32%     51.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     51.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     51.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            59034721     31.43%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             23821722     12.68%     95.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             8152508      4.34%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              187811412                       # Type of FU issued
system.cpu.iq.rate                           1.751383                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    45166581                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.240489                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          336760826                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         123145238                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    111799815                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           194133875                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           94174353                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     74390675                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              116559083                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses               116004323                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1733320                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2186004                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          388                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       298667                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       244873                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          7447                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                4494031                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 3740606                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                294585                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           200037977                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             44925                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              24396691                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              8312823                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 43                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     2                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            388                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         609800                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       224636                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               834436                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             187440299                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              23709288                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            371110                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     31830179                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 13947190                       # Number of branches executed
system.cpu.iew.exec_stores                    8120891                       # Number of stores executed
system.cpu.iew.exec_rate                     1.747922                       # Inst execution rate
system.cpu.iew.wb_sent                      186649229                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     186190490                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 138732761                       # num instructions producing a value
system.cpu.iew.wb_consumers                 231335433                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.736268                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.599704                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        17380823                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            778582                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    101806905                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.794154                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.542518                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     26039739     25.58%     25.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     30276128     29.74%     55.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      9449520      9.28%     64.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     10683938     10.49%     75.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     25357580     24.91%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    101806905                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000001                       # Number of instructions committed
system.cpu.commit.committedOps              182657302                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       30224836                       # Number of memory references committed
system.cpu.commit.loads                      22210682                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   13608786                       # Number of branches committed
system.cpu.commit.fp_insts                   74085206                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 125498795                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              25357580                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    276487450                       # The number of ROB reads
system.cpu.rob.rob_writes                   404570357                       # The number of ROB writes
system.cpu.timesIdled                           34406                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          935119                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     182657302                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000001                       # Number of Instructions Simulated
system.cpu.cpi                               1.072361                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.072361                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.932522                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.932522                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                252469631                       # number of integer regfile reads
system.cpu.int_regfile_writes               135402390                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 125190268                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 69689168                       # number of floating regfile writes
system.cpu.misc_regfile_reads                66492208                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  20819                       # number of replacements
system.cpu.icache.tagsinuse                360.084053                       # Cycle average of tags in use
system.cpu.icache.total_refs                 14990250                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  21222                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 706.354255                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     360.084053                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.703289                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.703289                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     14990250                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14990250                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      14990250                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14990250                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     14990250                       # number of overall hits
system.cpu.icache.overall_hits::total        14990250                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        21322                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21322                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        21322                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21322                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        21322                       # number of overall misses
system.cpu.icache.overall_misses::total         21322                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    303656500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    303656500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    303656500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    303656500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    303656500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    303656500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     15011572                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15011572                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     15011572                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15011572                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     15011572                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15011572                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001420                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001420                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001420                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001420                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001420                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001420                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14241.464215                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14241.464215                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14241.464215                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14241.464215                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14241.464215                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14241.464215                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           99                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           99                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           99                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           99                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           99                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           99                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        21223                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21223                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        21223                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21223                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        21223                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21223                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    256846500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    256846500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    256846500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    256846500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    256846500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    256846500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001414                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001414                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001414                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001414                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001414                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001414                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12102.271121                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12102.271121                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12102.271121                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12102.271121                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12102.271121                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12102.271121                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 542166                       # number of replacements
system.cpu.dcache.tagsinuse                503.866588                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 29155919                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 542678                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  53.726001                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           120980498000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     503.866588                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.984114                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.984114                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     21238033                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21238033                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      7917885                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7917885                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      29155918                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         29155918                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     29155918                       # number of overall hits
system.cpu.dcache.overall_hits::total        29155918                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       485390                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        485390                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        96268                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        96268                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       581658                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         581658                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       581658                       # number of overall misses
system.cpu.dcache.overall_misses::total        581658                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   9980392500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9980392500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1935738500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1935738500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  11916131000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11916131000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  11916131000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11916131000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     21723423                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21723423                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8014153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8014153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     29737576                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     29737576                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     29737576                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     29737576                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.022344                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022344                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.012012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012012                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.019560                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019560                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.019560                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019560                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 20561.594800                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20561.594800                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 20107.808410                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20107.808410                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 20486.490343                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20486.490343                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 20486.490343                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20486.490343                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1003530                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             29929                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.530355                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        96682                       # number of writebacks
system.cpu.dcache.writebacks::total             96682                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        38977                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        38977                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        38979                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        38979                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        38979                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        38979                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       446413                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       446413                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        96266                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        96266                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       542679                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       542679                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       542679                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       542679                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   7995831500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7995831500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1743100000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1743100000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   9738931500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9738931500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   9738931500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9738931500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.020550                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020550                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.012012                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012012                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.018249                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018249                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.018249                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018249                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 17911.287306                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17911.287306                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 18107.119855                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18107.119855                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 17946.026104                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17946.026104                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 17946.026104                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17946.026104                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
