// Seed: 174419882
module module_0 (
    output tri id_0,
    output tri id_1,
    input wire id_2,
    output tri0 id_3,
    output uwire id_4,
    input tri0 id_5,
    input uwire id_6,
    input supply1 id_7,
    output supply0 id_8,
    input supply1 id_9,
    output supply1 id_10,
    input wire id_11,
    output wire id_12,
    output tri1 id_13
);
  logic [1 : -1] id_15 = id_15;
  wire id_16;
  parameter id_17 = 1 - -1;
endmodule
module module_1 (
    output wire  id_0,
    input  tri   id_1,
    input  tri   id_2
    , id_7,
    input  uwire id_3,
    input  wor   id_4,
    output wor   id_5
);
  wire id_8, id_9;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_1,
      id_0,
      id_5,
      id_3,
      id_3,
      id_1,
      id_0,
      id_2,
      id_5,
      id_4,
      id_5,
      id_0
  );
  assign modCall_1.id_8 = 0;
endmodule
