#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026931d7e510 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
v0000026931dfc200 .array "actual", 1499999 0, 30 0;
v0000026931dfc0c0_0 .var "adder_41", 30 0;
v0000026931dfc660_0 .var "clk_41", 0 0;
v0000026931dfcac0 .array/s "face", 1499999 0, 30 0;
v0000026931dfcb60_0 .var/i "file", 31 0;
v0000026931dfcc00_0 .var/real "h", 0 0;
v0000026931dfc8e0_0 .var/real "hit_ratio_41", 0 0;
v0000026931dfc520_0 .net "hits_41", 30 0, v0000026931d52fd0_0;  1 drivers
v0000026931dfc2a0_0 .var/i "i", 31 0;
v0000026931dfcd40_0 .var/i "j", 31 0;
v0000026931dfce80_0 .var/real "m", 0 0;
v0000026931dfc340_0 .net "misses_41", 30 0, v0000026931d53250_0;  1 drivers
v0000026931dfc160_0 .var/real "per", 0 0;
v0000026931dfc480_0 .var "rst_41", 0 0;
v0000026931dfc5c0_0 .var/i "stat", 31 0;
S_0000026931da0b10 .scope module, "t1" "test" 2 18, 3 10 0, S_0000026931d7e510;
 .timescale 0 0;
    .port_info 0 /INPUT 31 "adder_41";
    .port_info 1 /INPUT 1 "clk_41";
    .port_info 2 /INPUT 1 "rst_41";
    .port_info 3 /OUTPUT 31 "misses_41";
    .port_info 4 /OUTPUT 31 "hits_41";
P_0000026931d7e8b0 .param/l "Assoc" 0 3 23, +C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0000026931d7e8e8 .param/l "CS" 0 3 21, +C4<0000000000000000000000000000000000000000000000000010000000000000>;
P_0000026931d7e920 .param/l "Ib" 0 3 26, +C4<00000000000000000000000000000001>;
P_0000026931d7e958 .param/l "LS" 0 3 22, +C4<00000000000000000000000000100000>;
P_0000026931d7e990 .param/l "Ob" 0 3 25, +C4<00000000000000000000000000000101>;
P_0000026931d7e9c8 .param/l "Tbit" 0 3 24, +C4<000000000000000000000000000011111>;
v0000026931da0ca0_0 .var "Curr_Block_41", 30 0;
v0000026931d95a80_0 .var "Curr_Count_41", 30 0;
v0000026931d7e200_0 .var "Num_Blocks_41", 30 0;
v0000026931d7cdd0_0 .var "Num_Sets_41", 30 0;
v0000026931d39f80_0 .net "adder_41", 30 0, v0000026931dfc0c0_0;  1 drivers
v0000026931d39410_0 .var "cache_block_41", 30 0;
v0000026931d7ea10_0 .var "cache_set_41", 30 0;
v0000026931d83590_0 .net "clk_41", 0 0, v0000026931dfc660_0;  1 drivers
v0000026931d83630 .array "counter", 255 0, 127 0;
v0000026931d52f30_0 .var "data_present_41", 0 0;
v0000026931d52fd0_0 .var "hits_41", 30 0;
v0000026931d53070_0 .var/i "i", 31 0;
v0000026931d53110_0 .var/i "j", 31 0;
v0000026931d531b0_0 .var/i "k", 31 0;
v0000026931d53250_0 .var "misses_41", 30 0;
v0000026931d532f0_0 .net "rst_41", 0 0, v0000026931dfc480_0;  1 drivers
v0000026931dfcca0_0 .var "set_index_41", 30 0;
v0000026931dfcf20_0 .var "tag", 30 0;
v0000026931dfcde0 .array "tag_array", 255 0, 30 0;
v0000026931dfc3e0 .array "valid_array", 255 0, 0 0;
E_0000026931da1930 .event posedge, v0000026931d83590_0;
    .scope S_0000026931da0b10;
T_0 ;
    %pushi/vec4 0, 0, 31;
    %store/vec4 v0000026931d52fd0_0, 0, 31;
    %pushi/vec4 0, 0, 31;
    %store/vec4 v0000026931d53250_0, 0, 31;
    %pushi/vec4 256, 0, 31;
    %store/vec4 v0000026931d7e200_0, 0, 31;
    %load/vec4 v0000026931d7e200_0;
    %pad/u 64;
    %pushi/vec4 128, 0, 64;
    %div;
    %pad/u 31;
    %store/vec4 v0000026931d7cdd0_0, 0, 31;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026931d531b0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000026931d531b0_0;
    %load/vec4 v0000026931d7e200_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0000026931d531b0_0;
    %store/vec4a v0000026931dfc3e0, 4, 0;
    %pushi/vec4 0, 0, 31;
    %ix/getv/s 4, v0000026931d531b0_0;
    %store/vec4a v0000026931dfcde0, 4, 0;
    %load/vec4 v0000026931d531b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026931d531b0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026931d53110_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000026931d53110_0;
    %load/vec4 v0000026931d7cdd0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026931d531b0_0, 0, 32;
T_0.4 ;
    %load/vec4 v0000026931d531b0_0;
    %pad/s 64;
    %cmpi/s 128, 0, 64;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v0000026931d531b0_0;
    %pad/s 128;
    %load/vec4 v0000026931d53110_0;
    %pad/s 97;
    %muli 128, 0, 97;
    %load/vec4 v0000026931d531b0_0;
    %pad/s 97;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000026931d83630, 4, 0;
    %load/vec4 v0000026931d531b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026931d531b0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0000026931d53110_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026931d53110_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .thread T_0;
    .scope S_0000026931da0b10;
T_1 ;
    %wait E_0000026931da1930;
    %load/vec4 v0000026931d39f80_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %div;
    %load/vec4 v0000026931d7e200_0;
    %pad/u 32;
    %mod;
    %pad/u 31;
    %store/vec4 v0000026931d39410_0, 0, 31;
    %load/vec4 v0000026931d39f80_0;
    %pad/u 64;
    %pushi/vec4 32, 0, 64;
    %div;
    %load/vec4 v0000026931d7e200_0;
    %pad/u 64;
    %pushi/vec4 128, 0, 64;
    %div;
    %mod;
    %pad/u 31;
    %store/vec4 v0000026931d7ea10_0, 0, 31;
    %load/vec4 v0000026931d7ea10_0;
    %pad/u 64;
    %muli 128, 0, 64;
    %pad/u 31;
    %store/vec4 v0000026931dfcca0_0, 0, 31;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026931d52f30_0, 0, 1;
    %load/vec4 v0000026931d39f80_0;
    %parti/s 25, 6, 4;
    %pad/u 31;
    %store/vec4 v0000026931dfcf20_0, 0, 31;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026931d53070_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000026931d53070_0;
    %pad/s 64;
    %cmpi/s 128, 0, 64;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0000026931dfcca0_0;
    %pad/u 33;
    %load/vec4 v0000026931d53070_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000026931dfc3e0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000026931dfcf20_0;
    %load/vec4 v0000026931dfcca0_0;
    %pad/u 33;
    %load/vec4 v0000026931d53070_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000026931dfcde0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000026931d52fd0_0;
    %addi 1, 0, 31;
    %store/vec4 v0000026931d52fd0_0, 0, 31;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026931d52f30_0, 0, 1;
    %load/vec4 v0000026931dfcca0_0;
    %pad/u 32;
    %load/vec4 v0000026931d53070_0;
    %add;
    %pad/u 31;
    %store/vec4 v0000026931da0ca0_0, 0, 31;
    %ix/getv 4, v0000026931da0ca0_0;
    %load/vec4a v0000026931d83630, 4;
    %pad/u 31;
    %store/vec4 v0000026931d95a80_0, 0, 31;
T_1.2 ;
    %load/vec4 v0000026931d53070_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026931d53070_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %load/vec4 v0000026931d52f30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0000026931d53250_0;
    %addi 1, 0, 31;
    %store/vec4 v0000026931d53250_0, 0, 31;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026931d53070_0, 0, 32;
T_1.6 ;
    %load/vec4 v0000026931d53070_0;
    %pad/s 64;
    %cmpi/s 128, 0, 64;
    %jmp/0xz T_1.7, 5;
    %load/vec4 v0000026931dfcca0_0;
    %pad/u 33;
    %load/vec4 v0000026931d53070_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000026931d83630, 4;
    %cmpi/e 0, 0, 128;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v0000026931dfcf20_0;
    %load/vec4 v0000026931dfcca0_0;
    %pad/u 33;
    %load/vec4 v0000026931d53070_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0000026931dfcde0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000026931dfcca0_0;
    %pad/u 33;
    %load/vec4 v0000026931d53070_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0000026931dfc3e0, 4, 0;
    %load/vec4 v0000026931dfcca0_0;
    %pad/u 32;
    %load/vec4 v0000026931d53070_0;
    %add;
    %pad/u 31;
    %store/vec4 v0000026931da0ca0_0, 0, 31;
    %pushi/vec4 0, 0, 31;
    %store/vec4 v0000026931d95a80_0, 0, 31;
T_1.8 ;
    %load/vec4 v0000026931d53070_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026931d53070_0, 0, 32;
    %jmp T_1.6;
T_1.7 ;
T_1.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026931d53070_0, 0, 32;
T_1.10 ;
    %load/vec4 v0000026931d53070_0;
    %pad/s 64;
    %cmpi/s 128, 0, 64;
    %jmp/0xz T_1.11, 5;
    %load/vec4 v0000026931d95a80_0;
    %pad/u 128;
    %load/vec4 v0000026931dfcca0_0;
    %pad/u 33;
    %load/vec4 v0000026931d53070_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000026931d83630, 4;
    %cmp/u;
    %jmp/0xz  T_1.12, 5;
    %load/vec4 v0000026931dfcca0_0;
    %pad/u 33;
    %load/vec4 v0000026931d53070_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000026931d83630, 4;
    %subi 1, 0, 128;
    %load/vec4 v0000026931dfcca0_0;
    %pad/u 33;
    %load/vec4 v0000026931d53070_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0000026931d83630, 4, 0;
T_1.12 ;
    %pushi/vec4 127, 0, 128;
    %ix/getv 4, v0000026931da0ca0_0;
    %store/vec4a v0000026931d83630, 4, 0;
    %load/vec4 v0000026931d53070_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026931d53070_0, 0, 32;
    %jmp T_1.10;
T_1.11 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026931d7e510;
T_2 ;
    %pushi/real 1677721600, 4072; load=100.000
    %store/real v0000026931dfc160_0;
    %end;
    .thread T_2;
    .scope S_0000026931d7e510;
T_3 ;
    %vpi_func 2 21 "$fopen" 32, "addr_trace.txt", "r" {0 0 0};
    %store/vec4 v0000026931dfcb60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026931dfc2a0_0, 0, 32;
T_3.0 ;
    %vpi_func 2 23 "$feof" 32, v0000026931dfcb60_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_3.1, 8;
    %vpi_func 2 26 "$fscanf" 32, v0000026931dfcb60_0, "%d\012", &A<v0000026931dfcac0, v0000026931dfc2a0_0 > {0 0 0};
    %store/vec4 v0000026931dfc5c0_0, 0, 32;
    %load/vec4 v0000026931dfc2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026931dfc2a0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 2 29 "$fclose", v0000026931dfcb60_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026931dfc2a0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000026931dfc2a0_0;
    %cmpi/s 1500000, 0, 32;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v0000026931dfc2a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000026931dfcac0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026931dfc200, 4, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0000026931dfc2a0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000026931dfc200, 4;
    %ix/getv/s 4, v0000026931dfc2a0_0;
    %load/vec4a v0000026931dfcac0, 4;
    %add;
    %ix/getv/s 4, v0000026931dfc2a0_0;
    %store/vec4a v0000026931dfc200, 4, 0;
T_3.5 ;
    %load/vec4 v0000026931dfc2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026931dfc2a0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .thread T_3;
    .scope S_0000026931d7e510;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0000026931dfc660_0;
    %inv;
    %store/vec4 v0000026931dfc660_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026931d7e510;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026931dfc660_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026931dfcd40_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000026931dfcd40_0;
    %cmpi/s 1500000, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0000026931da1930;
    %ix/getv/s 4, v0000026931dfcd40_0;
    %load/vec4a v0000026931dfc200, 4;
    %store/vec4 v0000026931dfc0c0_0, 0, 31;
    %load/vec4 v0000026931dfcd40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026931dfcd40_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %wait E_0000026931da1930;
    %load/vec4 v0000026931dfc340_0;
    %cvt/rv;
    %store/real v0000026931dfce80_0;
    %load/vec4 v0000026931dfc520_0;
    %cvt/rv;
    %store/real v0000026931dfcc00_0;
    %load/real v0000026931dfcc00_0;
    %load/real v0000026931dfce80_0;
    %load/real v0000026931dfcc00_0;
    %add/wr;
    %div/wr;
    %load/real v0000026931dfc160_0;
    %mul/wr;
    %store/real v0000026931dfc8e0_0;
    %load/vec4 v0000026931dfc340_0;
    %load/vec4 v0000026931dfc520_0;
    %add;
    %vpi_call 2 61 "$display", "Hit Ratio=%7.2f Percentage, Cache Hits = %d, Total Simulation Addresses = %d", v0000026931dfc8e0_0, v0000026931dfc520_0, S<0,vec4,u31> {1 0 0};
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "cache.v";
