Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec  3 03:39:19 2020
| Host         : ECCLT1508006 running 64-bit major release  (build 9200)
| Command      : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
| Design       : au_top_0
| Device       : xc7a35tftg256-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 70
+-----------+----------+------------------------------------------------------+------------+
| Rule      | Severity | Description                                          | Violations |
+-----------+----------+------------------------------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay                        | 68         |
| XDCC-4    | Warning  | User Clock constraint overwritten with the same name | 1          |
| XDCC-8    | Warning  | User Clock constraint overwritten on the same source | 1          |
+-----------+----------+------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on button relative to clock(s) clk_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on godmode relative to clock(s) clk_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on rst_n relative to clock(s) clk_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on start relative to clock(s) clk_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on blue[0] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on blue[10] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on blue[11] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on blue[12] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on blue[13] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on blue[14] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on blue[15] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on blue[1] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on blue[2] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on blue[3] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on blue[4] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on blue[5] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on blue[6] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on blue[7] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on blue[8] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on blue[9] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on green[0] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on green[10] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on green[11] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on green[12] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on green[13] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on green[14] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on green[15] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on green[1] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on green[2] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on green[3] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on green[4] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on green[5] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on green[6] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on green[7] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on green[8] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on green[9] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on red[0] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on red[10] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on red[11] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on red[12] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on red[13] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on red[14] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on red[15] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on red[1] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on red[2] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on red[3] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on red[4] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on red[5] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on red[6] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on red[7] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on red[8] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on red[9] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on seg[0] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on seg[10] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on seg[11] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on seg[12] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on seg[13] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on seg[14] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on seg[15] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on seg[1] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on seg[2] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on seg[3] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on seg[4] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on seg[5] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on seg[6] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on seg[7] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on seg[8] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on seg[9] relative to clock(s) clk_0
Related violations: <none>

XDCC-4#1 Warning
User Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous user clock constraint with the same name.
New: create_clock -period 10.000 -name clk_0 -waveform {0.000 5.000} [get_ports clk] (Source: C:/Users/loan/Downloads/DPRESS/work/constraint/custom.xdc (Line: 2))
Previous: create_clock -period 10.000 -name clk_0 -waveform {0.000 5.000} [get_ports clk] (Source: C:/Users/loan/Downloads/DPRESS/work/constraint/alchitry.xdc (Line: 2))
Related violations: <none>

XDCC-8#1 Warning
User Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous user clock constraint defined on the same source.
New: create_clock -period 10.000 -name clk_0 -waveform {0.000 5.000} [get_ports clk] (Source: C:/Users/loan/Downloads/DPRESS/work/constraint/custom.xdc (Line: 2))
Previous: create_clock -period 10.000 -name clk_0 -waveform {0.000 5.000} [get_ports clk] (Source: C:/Users/loan/Downloads/DPRESS/work/constraint/alchitry.xdc (Line: 2))
Related violations: <none>


