<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="loop_pipeline" language="c" hwCtrl="ap_ctrl_chain" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="A" src_type="ap_int&lt;5&gt;*" src_isptr="1" src_bitwidth="8" src_size_or_depth="20">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem" hw_bitwidth="8" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="5" final_bitwidth="8"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="8" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24"/>
        </hw>
      </arg>
    </args>
    <return src_type="ap_int&lt;20&gt;" src_bitwidth="32" offset="0x0">
      <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="20" hw_kernel_support="true"/>
    </return>
  </kernel>
</root>
