#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jun 16 00:34:51 2023
# Process ID: 27472
# Current directory: D:/github_repo/Shaking_Patting/vivado_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30060 D:\github_repo\Shaking_Patting\vivado_project\Shaking_Patting.xpr
# Log file: D:/github_repo/Shaking_Patting/vivado_project/vivado.log
# Journal file: D:/github_repo/Shaking_Patting/vivado_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/github_repo/Shaking_Patting/vivado_project/Shaking_Patting.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/SoftwareRoot/Vivado2019.1/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/github_repo/Shaking_Patting/vivado_project/Shaking_Patting.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/github_repo/Shaking_Patting/vivado_project/Shaking_Patting.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repo/Shaking_Patting/source_code/SimTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimTop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repo/Shaking_Patting/source_code/handshake_pipe_ready_patting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module handshake_pipe_ready_patting
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repo/Shaking_Patting/source_code/master_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repo/Shaking_Patting/source_code/slave_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repo/Shaking_Patting/source_code/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [D:/github_repo/Shaking_Patting/source_code/testbench.v:90]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [D:/github_repo/Shaking_Patting/source_code/testbench.v:113]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [D:/github_repo/Shaking_Patting/source_code/testbench.v:124]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/github_repo/Shaking_Patting/vivado_project/Shaking_Patting.sim/sim_1/behav/xsim'
"xelab -wto c295c62ac13d42a78963495f3d5d871b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftwareRoot/Vivado2019.1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c295c62ac13d42a78963495f3d5d871b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/github_repo/Shaking_Patting/source_code/SimTop.v" Line 2. Module SimTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/github_repo/Shaking_Patting/source_code/master_interface.v" Line 1. Module master_interface doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/github_repo/Shaking_Patting/source_code/handshake_pipe_ready_patting.v" Line 1. Module handshake_pipe_ready_patting doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/github_repo/Shaking_Patting/source_code/slave_interface.v" Line 1. Module slave_interface doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.master_interface
Compiling module xil_defaultlib.handshake_pipe_ready_patting
Compiling module xil_defaultlib.slave_interface
Compiling module xil_defaultlib.SimTop
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/github_repo/Shaking_Patting/vivado_project/Shaking_Patting.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 109.285 ; gain = 17.598
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 16 00:36:38 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 854.668 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/github_repo/Shaking_Patting/vivado_project/Shaking_Patting.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

***** Start	Simulation *****
Random Seed =           0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 925.344 ; gain = 70.676
run all
master data:
2223298057 2302104082 2301810194   91457290 1433945514 3936758485 1975848427  353361194 3206754942 2831678545  921010541 3924555475 3340373134 3790668483 1534048694 3064211053 1528245686  239158556 2386006044 3092628592 1062902654 2965171809 1131909510  355448106 1527504310 1552061881  423960882 4064912612 4152529135 3781800130  
slave data:
2302104082 2301810194 2301810194 1433945514 3936758485 3936758485  353361194 3206754942 2831678545 2831678545 3924555475 3340373134 3340373134 1534048694 1534048694 1528245686 1528245686  239158556 3092628592 3092628592 1062902654 1131909510  355448106  355448106 1552061881 1552061881 4064912612 4152529135 4152529135 1756240849  
data Error!

$finish called at time : 1215 ns : File "D:/github_repo/Shaking_Patting/source_code/testbench.v" Line 127
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/github_repo/Shaking_Patting/vivado_project/Shaking_Patting.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/github_repo/Shaking_Patting/vivado_project/Shaking_Patting.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repo/Shaking_Patting/source_code/SimTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimTop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repo/Shaking_Patting/source_code/handshake_pipe_ready_patting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module handshake_pipe_ready_patting
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repo/Shaking_Patting/source_code/master_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repo/Shaking_Patting/source_code/slave_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repo/Shaking_Patting/source_code/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [D:/github_repo/Shaking_Patting/source_code/testbench.v:90]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [D:/github_repo/Shaking_Patting/source_code/testbench.v:113]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [D:/github_repo/Shaking_Patting/source_code/testbench.v:124]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/github_repo/Shaking_Patting/vivado_project/Shaking_Patting.sim/sim_1/behav/xsim'
"xelab -wto c295c62ac13d42a78963495f3d5d871b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftwareRoot/Vivado2019.1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c295c62ac13d42a78963495f3d5d871b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/github_repo/Shaking_Patting/source_code/SimTop.v" Line 2. Module SimTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/github_repo/Shaking_Patting/source_code/master_interface.v" Line 1. Module master_interface doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/github_repo/Shaking_Patting/source_code/handshake_pipe_ready_patting.v" Line 1. Module handshake_pipe_ready_patting doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/github_repo/Shaking_Patting/source_code/slave_interface.v" Line 1. Module slave_interface doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.master_interface
Compiling module xil_defaultlib.handshake_pipe_ready_patting
Compiling module xil_defaultlib.slave_interface
Compiling module xil_defaultlib.SimTop
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/github_repo/Shaking_Patting/vivado_project/Shaking_Patting.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

***** Start	Simulation *****
Random Seed =           0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
master data:
2223298057 2302104082 2301810194   91457290 1433945514 3936758485 1975848427  353361194 3206754942 2831678545  921010541 3924555475 3340373134 3790668483 1534048694 3064211053 1528245686  239158556 2386006044 3092628592 1062902654 2965171809 1131909510  355448106 1527504310 1552061881  423960882 4064912612 4152529135 3781800130  
slave data:
2223298057 2302104082 2301810194   91457290 1433945514 3936758485 1975848427  353361194 3206754942 2831678545  921010541 3924555475 3340373134 3790668483 1534048694 3064211053 1528245686  239158556 2386006044 3092628592 1062902654 2965171809 1131909510  355448106 1527504310 1552061881  423960882 4064912612 4152529135 3781800130  
PASS

$finish called at time : 1215 ns : File "D:/github_repo/Shaking_Patting/source_code/testbench.v" Line 131
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/github_repo/Shaking_Patting/vivado_project/Shaking_Patting.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/github_repo/Shaking_Patting/vivado_project/Shaking_Patting.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repo/Shaking_Patting/source_code/SimTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimTop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repo/Shaking_Patting/source_code/handshake_pipe_both_patting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module handshake_pipe_both_patting
ERROR: [VRFC 10-2989] 'cnt_reg' is not declared [D:/github_repo/Shaking_Patting/source_code/handshake_pipe_both_patting.v:27]
ERROR: [VRFC 10-2989] 'cnt_reg' is not declared [D:/github_repo/Shaking_Patting/source_code/handshake_pipe_both_patting.v:31]
ERROR: [VRFC 10-2989] 'shake_slave' is not declared [D:/github_repo/Shaking_Patting/source_code/handshake_pipe_both_patting.v:36]
ERROR: [VRFC 10-2989] 'cnt_reg' is not declared [D:/github_repo/Shaking_Patting/source_code/handshake_pipe_both_patting.v:37]
ERROR: [VRFC 10-2989] 'cnt_reg' is not declared [D:/github_repo/Shaking_Patting/source_code/handshake_pipe_both_patting.v:41]
ERROR: [VRFC 10-2865] module 'handshake_pipe_both_patting' ignored due to previous errors [D:/github_repo/Shaking_Patting/source_code/handshake_pipe_both_patting.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/github_repo/Shaking_Patting/vivado_project/Shaking_Patting.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/github_repo/Shaking_Patting/vivado_project/Shaking_Patting.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/github_repo/Shaking_Patting/vivado_project/Shaking_Patting.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/github_repo/Shaking_Patting/vivado_project/Shaking_Patting.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repo/Shaking_Patting/source_code/SimTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimTop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repo/Shaking_Patting/source_code/handshake_pipe_both_patting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module handshake_pipe_both_patting
ERROR: [VRFC 10-2989] 'cnt_reg' is not declared [D:/github_repo/Shaking_Patting/source_code/handshake_pipe_both_patting.v:30]
ERROR: [VRFC 10-2989] 'cnt_reg' is not declared [D:/github_repo/Shaking_Patting/source_code/handshake_pipe_both_patting.v:34]
ERROR: [VRFC 10-2989] 'cnt_reg' is not declared [D:/github_repo/Shaking_Patting/source_code/handshake_pipe_both_patting.v:40]
ERROR: [VRFC 10-2989] 'cnt_reg' is not declared [D:/github_repo/Shaking_Patting/source_code/handshake_pipe_both_patting.v:44]
ERROR: [VRFC 10-2865] module 'handshake_pipe_both_patting' ignored due to previous errors [D:/github_repo/Shaking_Patting/source_code/handshake_pipe_both_patting.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/github_repo/Shaking_Patting/vivado_project/Shaking_Patting.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/github_repo/Shaking_Patting/vivado_project/Shaking_Patting.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/github_repo/Shaking_Patting/vivado_project/Shaking_Patting.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/github_repo/Shaking_Patting/vivado_project/Shaking_Patting.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repo/Shaking_Patting/source_code/SimTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimTop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repo/Shaking_Patting/source_code/handshake_pipe_both_patting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module handshake_pipe_both_patting
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repo/Shaking_Patting/source_code/master_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repo/Shaking_Patting/source_code/slave_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repo/Shaking_Patting/source_code/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [D:/github_repo/Shaking_Patting/source_code/testbench.v:90]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [D:/github_repo/Shaking_Patting/source_code/testbench.v:113]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [D:/github_repo/Shaking_Patting/source_code/testbench.v:124]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/github_repo/Shaking_Patting/vivado_project/Shaking_Patting.sim/sim_1/behav/xsim'
"xelab -wto c295c62ac13d42a78963495f3d5d871b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftwareRoot/Vivado2019.1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c295c62ac13d42a78963495f3d5d871b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/github_repo/Shaking_Patting/source_code/SimTop.v" Line 2. Module SimTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/github_repo/Shaking_Patting/source_code/master_interface.v" Line 1. Module master_interface doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/github_repo/Shaking_Patting/source_code/handshake_pipe_both_patting.v" Line 1. Module handshake_pipe_both_patting doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/github_repo/Shaking_Patting/source_code/slave_interface.v" Line 1. Module slave_interface doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.master_interface
Compiling module xil_defaultlib.handshake_pipe_both_patting
Compiling module xil_defaultlib.slave_interface
Compiling module xil_defaultlib.SimTop
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/github_repo/Shaking_Patting/vivado_project/Shaking_Patting.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

***** Start	Simulation *****
Random Seed =           0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
master data:
2223298057 2302104082  992211318   91457290 1433945514 3936758485 1975848427  353361194 3206754942 2831678545  921010541 3924555475 3340373134 3790668483 1534048694 3064211053 1528245686  239158556 2386006044 3092628592 1062902654 2965171809 1131909510  355448106 1527504310 1552061881  423960882 4064912612 4152529135 3781800130  
slave data:
2223298057 2302104082  992211318   91457290 1433945514 3936758485 1975848427  353361194 3206754942 2831678545  921010541 3924555475 3340373134 3790668483 1534048694 3064211053 1528245686  239158556 2386006044 3092628592 1062902654 2965171809 1131909510  355448106 1527504310 1552061881  423960882 4064912612 4152529135 3781800130  
PASS

$finish called at time : 1235 ns : File "D:/github_repo/Shaking_Patting/source_code/testbench.v" Line 131
run all
PASS

$finish called at time : 1245 ns : File "D:/github_repo/Shaking_Patting/source_code/testbench.v" Line 131
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/github_repo/Shaking_Patting/vivado_project/Shaking_Patting.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/github_repo/Shaking_Patting/vivado_project/Shaking_Patting.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repo/Shaking_Patting/source_code/SimTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimTop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repo/Shaking_Patting/source_code/handshake_pipe_valid_patting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module handshake_pipe_valid_patting
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repo/Shaking_Patting/source_code/master_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repo/Shaking_Patting/source_code/slave_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repo/Shaking_Patting/source_code/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [D:/github_repo/Shaking_Patting/source_code/testbench.v:90]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [D:/github_repo/Shaking_Patting/source_code/testbench.v:113]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [D:/github_repo/Shaking_Patting/source_code/testbench.v:124]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/github_repo/Shaking_Patting/vivado_project/Shaking_Patting.sim/sim_1/behav/xsim'
"xelab -wto c295c62ac13d42a78963495f3d5d871b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftwareRoot/Vivado2019.1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c295c62ac13d42a78963495f3d5d871b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/github_repo/Shaking_Patting/source_code/SimTop.v" Line 2. Module SimTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/github_repo/Shaking_Patting/source_code/master_interface.v" Line 1. Module master_interface doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/github_repo/Shaking_Patting/source_code/handshake_pipe_valid_patting.v" Line 1. Module handshake_pipe_valid_patting doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/github_repo/Shaking_Patting/source_code/slave_interface.v" Line 1. Module slave_interface doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.master_interface
Compiling module xil_defaultlib.handshake_pipe_valid_patting
Compiling module xil_defaultlib.slave_interface
Compiling module xil_defaultlib.SimTop
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/github_repo/Shaking_Patting/vivado_project/Shaking_Patting.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

***** Start	Simulation *****
Random Seed =           0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
master data:
2223298057 2997298789 3225100928 1460999086 3485750943 2474490918  349159721 3445537946 3017373287 2801589837 3141919350  239158556 3979610330 3502935201  899729771 1560649146  423960882 2246385163 1816459736 3635208881  361442091 1843772379 1128664454  484340025  199400727 3474247326  632330571 4277167357 3325727372 3315687563  
slave data:
2223298057 2997298789 1460999086 3485750943 2474490918  349159721 3445537946 3017373287 2801589837  239158556 3979610330 3502935201  899729771  423960882 2246385163 1816459736 3635208881 1843772379 1128664454  484340025  199400727 3474247326  632330571 3325727372 3315687563 1750197712 2783419979 1692493257 1479615920  490708282  
data Error!

$finish called at time : 2095 ns : File "D:/github_repo/Shaking_Patting/source_code/testbench.v" Line 127
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/github_repo/Shaking_Patting/vivado_project/Shaking_Patting.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/github_repo/Shaking_Patting/vivado_project/Shaking_Patting.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repo/Shaking_Patting/source_code/SimTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimTop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repo/Shaking_Patting/source_code/handshake_pipe_valid_patting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module handshake_pipe_valid_patting
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repo/Shaking_Patting/source_code/master_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repo/Shaking_Patting/source_code/slave_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github_repo/Shaking_Patting/source_code/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [D:/github_repo/Shaking_Patting/source_code/testbench.v:90]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [D:/github_repo/Shaking_Patting/source_code/testbench.v:113]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [D:/github_repo/Shaking_Patting/source_code/testbench.v:124]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/github_repo/Shaking_Patting/vivado_project/Shaking_Patting.sim/sim_1/behav/xsim'
"xelab -wto c295c62ac13d42a78963495f3d5d871b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftwareRoot/Vivado2019.1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c295c62ac13d42a78963495f3d5d871b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/github_repo/Shaking_Patting/source_code/SimTop.v" Line 2. Module SimTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/github_repo/Shaking_Patting/source_code/master_interface.v" Line 1. Module master_interface doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/github_repo/Shaking_Patting/source_code/handshake_pipe_valid_patting.v" Line 1. Module handshake_pipe_valid_patting doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/github_repo/Shaking_Patting/source_code/slave_interface.v" Line 1. Module slave_interface doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.master_interface
Compiling module xil_defaultlib.handshake_pipe_valid_patting
Compiling module xil_defaultlib.slave_interface
Compiling module xil_defaultlib.SimTop
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/github_repo/Shaking_Patting/vivado_project/Shaking_Patting.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

***** Start	Simulation *****
Random Seed =           0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
master data:
2223298057 2302104082 1924134885 2997298789 3225100928 1460999086 3485750943 2474490918  349159721 3445537946 3017373287 2801589837 3141919350  239158556 2386006044 2662843965 1787692501 3502935201  899729771 1560649146  423960882 2246385163 1816459736 3635208881  361442091 1843772379 1128664454  484340025  199400727 3275097222  
slave data:
2223298057 2302104082 1924134885 2997298789 3225100928 1460999086 3485750943 2474490918  349159721 3445537946 3017373287 2801589837 3141919350  239158556 2386006044 2662843965 1787692501 3502935201  899729771 1560649146  423960882 2246385163 1816459736 3635208881  361442091 1843772379 1128664454  484340025  199400727 3275097222  
PASS

$finish called at time : 1655 ns : File "D:/github_repo/Shaking_Patting/source_code/testbench.v" Line 131
The simulator has terminated in an unexpected manner with exit code 1073807364.  Please review the simulation log (xsim.log) for details.
