# do MCU2.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MCU2
# 
# Top level modules:
# 	MCU2
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MCU2_vlg_sample_tst
# -- Compiling module MCU2_vlg_check_tst
# -- Compiling module MCU2_vlg_vec_tst
# 
# Top level modules:
# 	MCU2_vlg_vec_tst
# vsim -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.MCU2_vlg_vec_tst 
# Loading work.MCU2_vlg_vec_tst
# Loading work.MCU2
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneiv_ver.cycloneiv_ram_block
# Loading cycloneiv_ver.cycloneiv_ram_register
# Loading cycloneiv_ver.cycloneiv_ram_pulse_generator
# Loading work.MCU2_vlg_sample_tst
# Loading work.MCU2_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 4 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# ERROR! Vector Mismatch for output port McodeOut[8] :: @time = 1000000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0010001100000000
# ERROR! Vector Mismatch for output port McodeOut[9] :: @time = 1000000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0010001100000000
# ERROR! Vector Mismatch for output port McodeOut[13] :: @time = 1000000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0010001100000000
# ERROR! Vector Mismatch for output port McodeOut[4] :: @time = 1060000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0010000000110000
# ERROR! Vector Mismatch for output port McodeOut[5] :: @time = 1060000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0010000000110000
# ERROR! Vector Mismatch for output port McodeOut[14] :: @time = 1180000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0110000100000000
# ERROR! Vector Mismatch for output port portOut[0] :: @time = 1360000.000 ps
#      Expected value = 0000000000000000
#      Real value = 1000100010011001
# ERROR! Vector Mismatch for output port portOut[3] :: @time = 1360000.000 ps
#      Expected value = 0000000000000000
#      Real value = 1000100010011001
# ERROR! Vector Mismatch for output port portOut[4] :: @time = 1360000.000 ps
#      Expected value = 0000000000000000
#      Real value = 1000100010011001
# ERROR! Vector Mismatch for output port portOut[7] :: @time = 1360000.000 ps
#      Expected value = 0000000000000000
#      Real value = 1000100010011001
# ERROR! Vector Mismatch for output port portOut[11] :: @time = 1360000.000 ps
#      Expected value = 0000000000000000
#      Real value = 1000100010011001
# ERROR! Vector Mismatch for output port portOut[15] :: @time = 1360000.000 ps
#      Expected value = 0000000000000000
#      Real value = 1000100010011001
# ERROR! Vector Mismatch for output port McodeOut[3] :: @time = 1410000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0100001100001000
# ERROR! Vector Mismatch for output port McodeOut[0] :: @time = 1490000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0010010010000011
# ERROR! Vector Mismatch for output port McodeOut[1] :: @time = 1490000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0010010010000011
# ERROR! Vector Mismatch for output port McodeOut[7] :: @time = 1490000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0010010010000011
# ERROR! Vector Mismatch for output port McodeOut[10] :: @time = 1490000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0010010010000011
# ERROR! Vector Mismatch for output port McodeOut[15] :: @time = 1630000.000 ps
#      Expected value = 0000000000000000
#      Real value = 1000000000001000
# ERROR! Vector Mismatch for output port McodeOut[2] :: @time = 3220000.000 ps
#      Expected value = 0000000000000000
#      Real value = 1000000011111111
# ERROR! Vector Mismatch for output port McodeOut[6] :: @time = 3220000.000 ps
#      Expected value = 0000000000000000
#      Real value = 1000000011111111
# ERROR! Vector Mismatch for output port INTRPort[8] :: @time = 4000000.000 ps
#      Expected value = 0000000000000000
#      Real value = 1000001100000000
# ERROR! Vector Mismatch for output port INTRPort[9] :: @time = 4000000.000 ps
#      Expected value = 0000000000000000
#      Real value = 1000001100000000
# ERROR! Vector Mismatch for output port INTRPort[15] :: @time = 4000000.000 ps
#      Expected value = 0000000000000000
#      Real value = 1000001100000000
# ERROR! Vector Mismatch for output port RomAddrPort[0] :: @time = 4000000.000 ps
#      Expected value = 00000000
#      Real value = 00011011
# ERROR! Vector Mismatch for output port RomAddrPort[1] :: @time = 4000000.000 ps
#      Expected value = 00000000
#      Real value = 00011011
# ERROR! Vector Mismatch for output port RomAddrPort[3] :: @time = 4000000.000 ps
#      Expected value = 00000000
#      Real value = 00011011
# ERROR! Vector Mismatch for output port RomAddrPort[4] :: @time = 4000000.000 ps
#      Expected value = 00000000
#      Real value = 00011011
# ERROR! Vector Mismatch for output port TimerValuePort[0] :: @time = 4000000.000 ps
#      Expected value = 0000000000000000
#      Real value = 1111111101010101
# ERROR! Vector Mismatch for output port TimerValuePort[2] :: @time = 4000000.000 ps
#      Expected value = 0000000000000000
#      Real value = 1111111101010101
# ERROR! Vector Mismatch for output port TimerValuePort[4] :: @time = 4000000.000 ps
#      Expected value = 0000000000000000
#      Real value = 1111111101010101
# ERROR! Vector Mismatch for output port TimerValuePort[6] :: @time = 4000000.000 ps
#      Expected value = 0000000000000000
#      Real value = 1111111101010101
# ERROR! Vector Mismatch for output port TimerValuePort[8] :: @time = 4000000.000 ps
#      Expected value = 0000000000000000
#      Real value = 1111111101010101
# ERROR! Vector Mismatch for output port TimerValuePort[9] :: @time = 4000000.000 ps
#      Expected value = 0000000000000000
#      Real value = 1111111101010101
# ERROR! Vector Mismatch for output port TimerValuePort[10] :: @time = 4000000.000 ps
#      Expected value = 0000000000000000
#      Real value = 1111111101010101
# ERROR! Vector Mismatch for output port TimerValuePort[11] :: @time = 4000000.000 ps
#      Expected value = 0000000000000000
#      Real value = 1111111101010101
# ERROR! Vector Mismatch for output port TimerValuePort[12] :: @time = 4000000.000 ps
#      Expected value = 0000000000000000
#      Real value = 1111111101010101
# ERROR! Vector Mismatch for output port TimerValuePort[13] :: @time = 4000000.000 ps
#      Expected value = 0000000000000000
#      Real value = 1111111101010101
# ERROR! Vector Mismatch for output port TimerValuePort[14] :: @time = 4000000.000 ps
#      Expected value = 0000000000000000
#      Real value = 1111111101010101
# ERROR! Vector Mismatch for output port TimerValuePort[15] :: @time = 4000000.000 ps
#      Expected value = 0000000000000000
#      Real value = 1111111101010101
# ERROR! Vector Mismatch for output port ram_addr[4] :: @time = 4000000.000 ps
#      Expected value = 00000000
#      Real value = 00110000
# ERROR! Vector Mismatch for output port ram_addr[5] :: @time = 4000000.000 ps
#      Expected value = 00000000
#      Real value = 00110000
# ERROR! Vector Mismatch for output port TimerValuePort[1] :: @time = 4010000.000 ps
#      Expected value = 0000000000000000
#      Real value = 1111111101010110
# ERROR! Vector Mismatch for output port RomAddrPort[2] :: @time = 4030000.000 ps
#      Expected value = 00000000
#      Real value = 00011100
# ERROR! Vector Mismatch for output port TimerValuePort[3] :: @time = 4030000.000 ps
#      Expected value = 0000000000000000
#      Real value = 1111111101011000
# ERROR! Vector Mismatch for output port TimerValuePort[5] :: @time = 4110000.000 ps
#      Expected value = 0000000000000000
#      Real value = 1111111101100000
# ERROR! Vector Mismatch for output port ram_addr[1] :: @time = 4280000.000 ps
#      Expected value = 00000000
#      Real value = 11111110
# ERROR! Vector Mismatch for output port ram_addr[2] :: @time = 4280000.000 ps
#      Expected value = 00000000
#      Real value = 11111110
# ERROR! Vector Mismatch for output port ram_addr[3] :: @time = 4280000.000 ps
#      Expected value = 00000000
#      Real value = 11111110
# ERROR! Vector Mismatch for output port ram_addr[6] :: @time = 4280000.000 ps
#      Expected value = 00000000
#      Real value = 11111110
# ERROR! Vector Mismatch for output port ram_addr[7] :: @time = 4280000.000 ps
#      Expected value = 00000000
#      Real value = 11111110
# ERROR! Vector Mismatch for output port OneRamData[0] :: @time = 4290000.000 ps
#      Expected value = 0000000000000000
#      Real value = 1000100010011001
# ERROR! Vector Mismatch for output port OneRamData[3] :: @time = 4290000.000 ps
#      Expected value = 0000000000000000
#      Real value = 1000100010011001
# ERROR! Vector Mismatch for output port OneRamData[4] :: @time = 4290000.000 ps
#      Expected value = 0000000000000000
#      Real value = 1000100010011001
# ERROR! Vector Mismatch for output port OneRamData[7] :: @time = 4290000.000 ps
#      Expected value = 0000000000000000
#      Real value = 1000100010011001
# ERROR! Vector Mismatch for output port OneRamData[11] :: @time = 4290000.000 ps
#      Expected value = 0000000000000000
#      Real value = 1000100010011001
# ERROR! Vector Mismatch for output port OneRamData[15] :: @time = 4290000.000 ps
#      Expected value = 0000000000000000
#      Real value = 1000100010011001
# ERROR! Vector Mismatch for output port RomAddrPort[5] :: @time = 4420000.000 ps
#      Expected value = 00000000
#      Real value = 00100000
# ERROR! Vector Mismatch for output port TimerValuePort[7] :: @time = 4430000.000 ps
#      Expected value = 0000000000000000
#      Real value = 1111111110000000
# ERROR! Vector Mismatch for output port ram_addr[0] :: @time = 4470000.000 ps
#      Expected value = 00000000
#      Real value = 11111111
# ERROR! Vector Mismatch for output port INTRPort[1] :: @time = 5710000.000 ps
#      Expected value = 0000000000000000
#      Real value = 1000001100000010
# ERROR! Vector Mismatch for output port portOut[1] :: @time = 6760000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0000000000000010
# ERROR! Vector Mismatch for output port OneRamData[1] :: @time = 7390000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0000000000000010
#          62 mismatched vectors : Simulation failed !
# ** Note: $finish    : Waveform.vwf.vt(3051)
#    Time: 10 us  Iteration: 0  Instance: /MCU2_vlg_vec_tst/tb_out
