
*** Running vivado
    with args -log MP0_design_1_auto_us_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MP0_design_1_auto_us_0.tcl



****** Vivado v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:58 MDT 2017
  **** IP Build 1908669 on Thu Jun 22 19:20:41 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in C:/Xilinx/SDx/2017.1/Vivado/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'C:/Xilinx/SDx/2017.1/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 0 enabled.
Loaded SDSoC Platform Tcl Library
source MP0_design_1_auto_us_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 333.934 ; gain = 87.332
INFO: [Synth 8-638] synthesizing module 'MP0_design_1_auto_us_0' [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ip/MP0_design_1_auto_us_0/synth/MP0_design_1_auto_us_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_12_top' [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14450]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_12_axi_upsizer' [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_12_w_upsizer' [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_12_w_upsizer' (1#1) [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_12_a_upsizer' [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (2#1) [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo__parameterized0' [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo__parameterized0' (2#1) [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_12_a_upsizer' (3#1) [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_12_r_upsizer' [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_12_r_upsizer' (4#1) [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axi_register_slice' [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (5#1) [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice' [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice' (6#1) [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized0' [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized0' (6#1) [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized1' [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized1' (6#1) [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized2' [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized2' (6#1) [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (7#1) [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axi_register_slice' (8#1) [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_12_a_upsizer__parameterized0' [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_12_a_upsizer__parameterized0' (8#1) [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axi_register_slice__parameterized0' [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (8#1) [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized3' [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized3' (8#1) [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized4' [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized4' (8#1) [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized5' [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized5' (8#1) [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized6' [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized6' (8#1) [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (8#1) [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axi_register_slice__parameterized0' (8#1) [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_12_axi_upsizer' (9#1) [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_12_top' (10#1) [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14450]
INFO: [Synth 8-256] done synthesizing module 'MP0_design_1_auto_us_0' (11#1) [u:/CPR E 488 git/MP-0/MP-0.srcs/sources_1/bd/MP0_design_1/ip/MP0_design_1_auto_us_0/synth/MP0_design_1_auto_us_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:01:31 ; elapsed = 00:01:43 . Memory (MB): peak = 460.836 ; gain = 214.234
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:31 ; elapsed = 00:01:44 . Memory (MB): peak = 460.836 ; gain = 214.234
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 708.133 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:42 ; elapsed = 00:01:57 . Memory (MB): peak = 708.133 ; gain = 461.531
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:42 ; elapsed = 00:01:57 . Memory (MB): peak = 708.133 ; gain = 461.531
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:42 ; elapsed = 00:01:57 . Memory (MB): peak = 708.133 ; gain = 461.531
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:43 ; elapsed = 00:01:58 . Memory (MB): peak = 708.133 ; gain = 461.531
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:02:04 . Memory (MB): peak = 708.133 ; gain = 461.531
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:02 ; elapsed = 00:02:18 . Memory (MB): peak = 708.133 ; gain = 461.531
Finished Timing Optimization : Time (s): cpu = 00:02:03 ; elapsed = 00:02:18 . Memory (MB): peak = 710.805 ; gain = 464.203
Finished Technology Mapping : Time (s): cpu = 00:02:03 ; elapsed = 00:02:19 . Memory (MB): peak = 722.895 ; gain = 476.293
Finished IO Insertion : Time (s): cpu = 00:02:04 ; elapsed = 00:02:20 . Memory (MB): peak = 722.895 ; gain = 476.293
Finished Renaming Generated Instances : Time (s): cpu = 00:02:04 ; elapsed = 00:02:20 . Memory (MB): peak = 722.895 ; gain = 476.293
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:04 ; elapsed = 00:02:20 . Memory (MB): peak = 722.895 ; gain = 476.293
Finished Renaming Generated Ports : Time (s): cpu = 00:02:04 ; elapsed = 00:02:20 . Memory (MB): peak = 722.895 ; gain = 476.293
Finished Handling Custom Attributes : Time (s): cpu = 00:02:04 ; elapsed = 00:02:20 . Memory (MB): peak = 722.895 ; gain = 476.293
Finished Renaming Generated Nets : Time (s): cpu = 00:02:04 ; elapsed = 00:02:20 . Memory (MB): peak = 722.895 ; gain = 476.293

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     9|
|2     |LUT2    |    33|
|3     |LUT3    |   102|
|4     |LUT4    |    60|
|5     |LUT5    |   147|
|6     |LUT6    |   189|
|7     |SRLC32E |    80|
|8     |FDRE    |   645|
|9     |FDSE    |     4|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:04 ; elapsed = 00:02:20 . Memory (MB): peak = 722.895 ; gain = 476.293
synth_design: Time (s): cpu = 00:02:06 ; elapsed = 00:02:23 . Memory (MB): peak = 722.895 ; gain = 476.293
