{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-331,-428",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port pcie0_refclk -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD -left
preplace port qsfp0_gt -pg 1 -lvl 5 -x 1220 -y 220 -defaultsOSRD
preplace port qsfp0_clk -pg 1 -lvl 5 -x 1220 -y 240 -defaultsOSRD -right
preplace port qsfp1_gt -pg 1 -lvl 0 -x 0 -y 320 -defaultsOSRD -left
preplace port qsfp1_clk -pg 1 -lvl 0 -x 0 -y 340 -defaultsOSRD
preplace port port-id_pcie_perst_l -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace portBus hbm_cattrip -pg 1 -lvl 5 -x 1220 -y 60 -defaultsOSRD
preplace portBus qsfp0_led -pg 1 -lvl 5 -x 1220 -y 650 -defaultsOSRD
preplace portBus qsfp1_led -pg 1 -lvl 5 -x 1220 -y 670 -defaultsOSRD
preplace inst pcie_bridge -pg 1 -lvl 2 -x 550 -y 180 -swap {5 1 2 3 4 0 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118} -defaultsOSRD -pinDir pcie_mgt_0 left -pinY pcie_mgt_0 40L -pinDir pcie_refclk left -pinY pcie_refclk 20L -pinDir M_AXI_B right -pinY M_AXI_B 20R -pinDir S00_AXI right -pinY S00_AXI 40R -pinDir S01_AXI left -pinY S01_AXI 60L -pinDir pcie_perst left -pinY pcie_perst 80L -pinDir axi_aclk right -pinY axi_aclk 60R -pinDir axi_aresetn right -pinY axi_aresetn 80R
preplace inst smartconnect -pg 1 -lvl 2 -x 550 -y 40 -swap {58 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 0 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79} -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 60R -pinDir M00_AXI left -pinY M00_AXI 20L -pinDir M01_AXI right -pinY M01_AXI 40R -pinDir aclk left -pinY aclk 40L -pinDir aresetn left -pinY aresetn 60L
preplace inst gnd -pg 1 -lvl 4 -x 1120 -y 40 -defaultsOSRD -pinBusDir dout right -pinBusY dout 20R
preplace inst control -pg 1 -lvl 2 -x 550 -y 330 -swap {0 1 2 3 8 5 6 7 4 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 36 37 34 31 32 33 30 35} -defaultsOSRD -pinDir axis_in0 right -pinY axis_in0 20R -pinDir axis_in1 left -pinY axis_in1 40L -pinDir S_AXI left -pinY S_AXI 20L -pinDir clk left -pinY clk 60L -pinDir resetn left -pinY resetn 80L -pinDir qsfp0_up right -pinY qsfp0_up 160R -pinDir qsfp1_up left -pinY qsfp1_up 160L -pinBusDir xmit_src_0 right -pinBusY xmit_src_0 80R -pinBusDir xmit_src_1 left -pinBusY xmit_src_1 100L -pinDir xmit_start_0 right -pinY xmit_start_0 60R -pinDir xmit_start_1 left -pinY xmit_start_1 120L -pinDir xmit_idle_0 right -pinY xmit_idle_0 40R -pinDir xmit_idle_1 left -pinY xmit_idle_1 140L
preplace inst status_leds -pg 1 -lvl 2 -x 550 -y 610 -defaultsOSRD -pinDir qsfp0_up right -pinY qsfp0_up 20R -pinDir qsfp1_up left -pinY qsfp1_up 20L -pinBusDir qsfp0_led right -pinBusY qsfp0_led 40R -pinBusDir qsfp1_led right -pinBusY qsfp1_led 60R
preplace inst channel_0 -pg 1 -lvl 3 -x 900 -y 200 -swap {0 1 2 3 4 5 6 7 12 9 10 11 8 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 53 52 51 49 50 48} -defaultsOSRD -pinDir qsfp0_gt right -pinY qsfp0_gt 20R -pinDir qsfp0_clk right -pinY qsfp0_clk 40R -pinDir axis_out left -pinY axis_out 150L -pinDir PCI_AXI left -pinY PCI_AXI 20L -pinDir sys_clk left -pinY sys_clk 330L -pinDir sys_resetn left -pinY sys_resetn 310L -pinBusDir rx_aligned left -pinBusY rx_aligned 290L -pinDir start left -pinY start 190L -pinBusDir src_address left -pinBusY src_address 210L -pinDir idle left -pinY idle 170L
preplace inst channel_1 -pg 1 -lvl 1 -x 160 -y 300 -swap {12 1 2 3 4 5 6 7 8 9 10 11 0 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 53 50 51 52} -defaultsOSRD -pinDir axis_out right -pinY axis_out 70R -pinDir qsfp1_gt left -pinY qsfp1_gt 20L -pinDir qsfp1_clk left -pinY qsfp1_clk 40L -pinDir PCI_AXI right -pinY PCI_AXI 20R -pinDir sys_clk right -pinY sys_clk 90R -pinDir sys_resetn right -pinY sys_resetn 110R -pinBusDir rx_aligned right -pinBusY rx_aligned 190R -pinBusDir src_address right -pinBusY src_address 130R -pinDir start right -pinY start 150R -pinDir idle right -pinY idle 170R
preplace inst axi_revision -pg 1 -lvl 3 -x 900 -y 60 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir AXI_ACLK left -pinY AXI_ACLK 40L -pinDir AXI_ARESETN left -pinY AXI_ARESETN 60L
preplace netloc channel_0_idle 1 2 1 N 370
preplace netloc channel_1_idle 1 1 1 N 470
preplace netloc eth0_rx_aligned 1 2 1 720 490n
preplace netloc eth1_rx_aligned 1 1 1 300 490n
preplace netloc gnd_dout 1 4 1 N 60
preplace netloc pcie_bridge_0_axi_aclk 1 1 2 320 570 740
preplace netloc pcie_bridge_0_axi_aresetn 1 1 2 360 550 760
preplace netloc src_address_1 1 1 1 N 430
preplace netloc src_address_2 1 2 1 N 410
preplace netloc start_1 1 1 1 N 450
preplace netloc start_2 1 2 1 N 390
preplace netloc status_leds_0_qsfp0_led 1 2 3 N 650 N 650 N
preplace netloc status_leds_0_qsfp1_led 1 2 3 N 670 N 670 N
preplace netloc sys_rst_n_0_1 1 0 2 NJ 260 N
preplace netloc CLK_IN_D_0_1 1 0 2 NJ 200 N
preplace netloc channel_0_PCI_AXI 1 2 1 NJ 220
preplace netloc channel_0_axis_out 1 2 1 N 350
preplace netloc channel_1_PCI_AXI 1 1 1 340 240n
preplace netloc eth0_qsfp_gt 1 3 2 N 220 N
preplace netloc eth1_qsfp_gt 1 0 1 N 320
preplace netloc packet_sensor_axis_out 1 1 1 N 370
preplace netloc pcie_bridge_0_M_AXI_B 1 2 1 720 100n
preplace netloc qsfp_clk_0_1 1 3 2 N 240 N
preplace netloc qsfp_clk_0_2 1 0 1 N 340
preplace netloc smartconnect_M00_AXI 1 1 1 380 60n
preplace netloc smartconnect_M01_AXI 1 2 1 N 80
preplace netloc xdma_0_pcie_mgt 1 0 2 NJ 220 N
levelinfo -pg 1 0 160 550 900 1120 1220
pagesize -pg 1 -db -bbox -sgen -140 0 1390 730
",
   "No Loops_ScaleFactor":"0.805249",
   "No Loops_TopLeft":"-225,2",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port SYSCLK2 -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace port port-id_QSFP28_0_ACTIVITY_LED -pg 1 -lvl 4 -x 720 -y 80 -defaultsOSRD
preplace port port-id_HBM_CATTRIP_LS -pg 1 -lvl 4 -x 720 -y 60 -defaultsOSRD
preplace inst blinky -pg 1 -lvl 3 -x 600 -y 70 -defaultsOSRD
preplace inst clock_buffer -pg 1 -lvl 2 -x 360 -y 70 -defaultsOSRD
preplace inst system_ila -pg 1 -lvl 1 -x 120 -y -210 -defaultsOSRD
preplace netloc blinky_cattrip 1 3 1 NJ 60
preplace netloc blinky_led 1 3 1 NJ 80
preplace netloc util_ds_buf_1_IBUF_OUT 1 2 1 NJ 70
preplace netloc SYSCLK2_1 1 0 2 NJ 70 N
levelinfo -pg 1 0 120 360 600 720
pagesize -pg 1 -db -bbox -sgen -120 -290 950 270
"
}
{
   "da_axi4_cnt":"1"
}
