{"vcs1":{"timestamp_begin":1730450213.140333874, "rt":2.34, "ut":0.56, "st":0.35}}
{"vcselab":{"timestamp_begin":1730450215.582974466, "rt":1.46, "ut":0.29, "st":0.20}}
{"link":{"timestamp_begin":1730450217.121320049, "rt":0.41, "ut":0.17, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730450212.244573738}
{"VCS_COMP_START_TIME": 1730450212.244573738}
{"VCS_COMP_END_TIME": 1730450226.504705706}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331700}}
{"stitch_vcselab": {"peak_mem": 223352}}
