
AVRASM ver. 2.2.6  C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\main.asm Fri Feb 10 02:27:18 2017

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.1.130\avrasm\inc\m328pdef.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\main.asm(11): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.1.130\avrasm\inc\m328Pdef.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\main.asm(12): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\utils.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\main.asm(13): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\motors.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\motors.inc(10): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\pwm.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\pwm.inc(11): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.1.130\avrasm\inc\m328Pdef.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\pwm.inc(12): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\utils.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\motors.inc(12): warning: Register r26 already defined by the .DEF directive
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\main.asm(13): 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\motors.inc' included form here
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\motors.inc(13): warning: Register r27 already defined by the .DEF directive
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\main.asm(13): 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\motors.inc' included form here
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\motors.inc(14): warning: Register r28 already defined by the .DEF directive
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\main.asm(13): 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\motors.inc' included form here
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\motors.inc(15): warning: Register r29 already defined by the .DEF directive
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\main.asm(13): 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\motors.inc' included form here
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\main.asm(14): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\encoders.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\encoders.inc(13): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\analog_input.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\analog_input.inc(10): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\utils.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\main.asm(15): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\analog_input.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\main.asm(16): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\misc.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\misc.inc(12): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\utils.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\main.asm(17): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\timing.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\main.asm(18): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\tests.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\tests.inc(10): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\encoders.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\tests.inc(11): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\feedback.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\feedback.inc(11): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\misc.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\feedback.inc(12): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\encoders.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\feedback.inc(13): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\motors.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\tests.inc(12): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\motors.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\main.asm(19): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\feedback.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\main.asm(59): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\utils.asm'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\main.asm(60): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\pwm.asm'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\main.asm(61): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\motors.asm'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\main.asm(62): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\encoders.asm'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\main.asm(63): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\analog_input.asm'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\main.asm(64): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\misc.asm'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.1.130\avrasm\inc\m328pdef.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\main.asm(11): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.1.130\avrasm\inc\m328Pdef.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\main.asm(12): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\utils.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\main.asm(13): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\motors.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\motors.inc(10): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\pwm.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\pwm.inc(11): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.1.130\avrasm\inc\m328Pdef.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\pwm.inc(12): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\utils.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\main.asm(14): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\encoders.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\encoders.inc(13): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\analog_input.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\analog_input.inc(10): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\utils.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\main.asm(15): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\analog_input.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\main.asm(16): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\misc.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\misc.inc(12): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\utils.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\main.asm(17): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\timing.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\main.asm(18): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\tests.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\tests.inc(10): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\encoders.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\tests.inc(11): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\feedback.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\feedback.inc(11): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\misc.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\feedback.inc(12): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\encoders.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\feedback.inc(13): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\motors.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\tests.inc(12): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\motors.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\main.asm(19): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\feedback.inc'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\main.asm(59): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\utils.asm'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\main.asm(60): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\pwm.asm'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\main.asm(61): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\motors.asm'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\main.asm(62): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\encoders.asm'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\main.asm(63): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\analog_input.asm'
C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\main.asm(64): Including file 'C:\Users\virgi\Documents\Atmel Studio\7.0\DumbCar\DumbCar\misc.asm'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; DumbCar.asm
                                 ;
                                 ; Created: 12/5/2016 11:14:16 AM
                                 ; Author : virgil
                                 ;
                                 
                                 
                                 
                                 ;=====includes=========
                                 .include "m328Pdef.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 .include "utils.inc"
                                 
                                  * utils.inc
                                  *
                                  *  Created: 12/5/2016 11:27:51 AM
                                  *   Author: virgil
                                  */ 
                                 
                                  #ifndef _UTILS_INC_
                                  #define _UTILS_INC_
                                 ;copy byte into register if the register is at low address
                                 .macro cb_to_reg_l ;  reg byte
                                 	ldi r16, @1
                                 	out @0, r16
                                 .endmacro
                                 
                                 ;copy byte into register if the register is at high address
                                 .macro cb_to_reg_h ;  reg byte
                                 	ldi r16, @1
                                 	sts @0, r16
                                 .endmacro
                                 
                                 .macro init_stack ; initialise stack pointer
                                 	cb_to_reg_l SPL, low(RAMEND)
                                 	cb_to_reg_l SPH, high(RAMEND)
                                 .endmacro
                                 
                                 ;sets bit in register if the register is at high address
                                 .macro set_bit_h
                                 	lds r16, @0
                                 	ori r16, (1 << @1)
                                 	sts @0, r16
                                 .endmacro
                                 
                                 ;sets bit in register if the register is at low address
                                 .macro set_bit_l
                                 	in r16, @0
                                 	ori r16, (1 << @1)
                                 	out @0, r16
                                 .endmacro
                                 
                                 ;clears bit in register if the register is at low address
                                 .macro clear_bit_h
                                 	lds r16, @0
                                 	andi r16, ~(1 << @1)
                                 	sts @0, r16
                                 .endmacro
                                 
                                 ;clears bit in register if the register is at high address
                                 .macro clear_bit_l
                                 	in r16, @0
                                 	andi r16, ~(1 << @1)
                                 	out @0, r16
                                 .endmacro
                                 
                                 ;toggle bit in register if the register is at high address
                                 .macro toggle_bit_h
                                 	lds r16, @0
                                 	eor r16, (1 << @1)
                                 	sts @0, r16
                                 .endmacro
                                 
                                 ;toggle bit in register if the register is at low address
                                 .macro toggle_bit_l ;TODO r17 used here
                                 	in r16, @0
                                 	push r17
                                 	ldi r17, (1 << @1)
                                 	eor r16, r17
                                 	pop r17
                                 	out @0, r16
                                 .endmacro
                                 
                                  #endif
                                 .include "motors.inc"
                                 
                                  * motors.inc
                                  *
                                  *  Created: 12/6/2016 9:41:10 PM
                                  *   Author: virgil
                                  */
                                  #ifndef _MOTORS_INC_
                                  #define _MOTORS_INC_
                                 
                                  .include "pwm.inc"
                                 
                                  * pwm.inc
                                  *
                                  *  Created: 12/5/2016 11:27:36 AM
                                  *   Author: virgil
                                  */ 
                                 
                                  #ifndef _PWM_INC_
                                  #define _PWM_INC_
                                 
                                  .include "m328Pdef.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                  .include "utils.inc"
                                 
                                  * utils.inc
                                  *
                                  *  Created: 12/5/2016 11:27:51 AM
                                  *   Author: virgil
                                  */ 
                                 
                                  #ifndef _UTILS_INC_
                                  #endif
                                 
                                  ;TODO enable disable via TCCRXY registers by COMXY1 bits
                                 
                                  ;=====timer 0=====
                                  .macro init_timer_0
                                 	cb_to_reg_l TCCR0A, (1 << COM0B1) | (1 << COM0A1) | (1 << WGM02) | (1 << WGM00) ; phase corrected pwm
                                 	cb_to_reg_l TCCR0B, (1 << CS01)					; prescaler of 8
                                  .endmacro
                                  ;-----channel A---
                                  .macro enable_channel_0A
                                  	sbi DDRD, PD6			; set pin as output
                                  .endmacro
                                 
                                  .macro disable_channel_0A
                                  	cbi DDRD, PD6			; set pin as input (disable aka output)
                                  .endmacro
                                 
                                  .macro set_cmatch_0A
                                 	cb_to_reg_l OCR0A, @0
                                  .endmacro
                                 
                                   .macro set_match_0A
                                 	out OCR0A, @0
                                  .endmacro
                                  
                                  ;-----channel B---
                                  .macro enable_channel_0B
                                 	 sbi DDRD, PD5			; set pin as output
                                  .endmacro
                                 
                                  .macro disable_channel_0B
                                 	cbi DDRD, PD5			; set pin as input (aka disable output)
                                  .endmacro
                                 
                                  .macro set_cmatch_0B
                                 	cb_to_reg_l OCR0B, @0
                                  .endmacro
                                 
                                  .macro set_match_0B
                                 	out OCR0B, @0
                                  .endmacro
                                  ;=====timer 2=====
                                 .macro init_timer_2
                                 	cb_to_reg_h TCCR2A, (1 << COM2B1) | (1 << COM2A1) | (1 << WGM22) | (1 << WGM20) ; phase corrected pwm
                                 	cb_to_reg_h TCCR2B, (1 << CS21)				; prescaler of 8
                                  .endmacro
                                  ;-----channel A---
                                  .macro enable_channel_2A
                                  	sbi DDRB, PB3			; set pin as output
                                  .endmacro
                                 
                                  .macro disable_channel_2A
                                  	cbi DDRB, PB3			; set pin as input (disable aka output)
                                  .endmacro
                                 
                                  .macro set_cmatch_2A
                                 	cb_to_reg_h OCR2A, @0
                                  .endmacro
                                 
                                  
                                  .macro set_match_2A
                                 	sts OCR2A, @0
                                  .endmacro
                                  
                                  ;-----channel B---
                                  .macro enable_channel_2B
                                 	 sbi DDRD, PD3			; set pin as output
                                  .endmacro
                                 
                                  .macro disable_channel_2B
                                 	cbi DDRD, PD3			; set pin as input (aka disable output)
                                  .endmacro
                                 
                                  .macro set_cmatch_2B
                                 	cb_to_reg_h OCR2B, @0
                                  .endmacro
                                 
                                   .macro set_match_2B
                                 	sts OCR2B, @0
                                  .endmacro
                                  ;=================
                                  #endif
                                 
                                  .def SL = r26 ;sign left
                                  .def VL = r27 ;value left
                                  .def SR = r28 ;sign left
                                  .def VR = r29 ;value left
                                 
                                  .macro init_motors
                                 	clr SL ;clear registers
                                 	clr VL
                                 	clr SR
                                 	clr VR
                                  	init_timer_0 ; init timers
                                 	init_timer_2
                                  .endmacro
                                 
                                  .macro go ;call routines for each motor
                                  CALL go_left
                                  CALL go_right
                                  .endmacro
                                 
                                  #endif
                                 .include "encoders.inc"
                                 
                                  * encoders.inc
                                  *
                                  *  Created: 12/10/2016 6:41:16 PM
                                  *   Author: virgil
                                  */
                                 
                                  
                                 
                                  #ifndef _ENCODERS_INC_
                                  #define _ENCODERS_INC_
                                 
                                  .include "analog_input.inc"
                                 
                                  * analog_input.inc
                                  *
                                  *  Created: 12/11/2016 6:14:26 PM
                                  *   Author: virgil
                                  */ 
                                  #ifndef _ANALOG_INPUT_INC_
                                  #define _ANALOG_INPUT_INC_
                                 
                                  .include "utils.inc"
                                 
                                  * utils.inc
                                  *
                                  *  Created: 12/5/2016 11:27:51 AM
                                  *   Author: virgil
                                  */ 
                                 
                                  #ifndef _UTILS_INC_
                                  #endif
                                 
                                  .def DS = r25 // desired speed
                                 
                                  .macro init_adc ;setup the adc
                                 	cb_to_reg_h ADMUX, (1 << REFS0) | (1 << ADLAR); select vref == avcc
                                 	cb_to_reg_h ADCSRA,  (1<<ADPS2) | (1<<ADPS1) | (1<<ADEN) ;set prescaler to 128 and enable adc
                                 .endmacro
                                 
                                 .macro analog_read ;8bit result saved in DS
                                  
                                 	init_adc ; almost sure this is redundant
                                 	;set input channel via multiplexer
                                 	.if @0 == 0
                                 		clear_bit_h ADMUX, 0
                                 		clear_bit_h ADMUX, 1
                                 	.elif @0 == 1
                                 		set_bit_h ADMUX, 0
                                 		clear_bit_h ADMUX, 1
                                 	.elif @0 == 2
                                 		clear_bit_h ADMUX, 0
                                 		set_bit_h ADMUX, 1
                                 	.endif
                                 	;start conversion
                                 	set_bit_h ADCSRA, ADSC
                                 	;wait conversion to end
                                 	wait_adc:  
                                 		lds r16, ADCSRA
                                 		andi r16, (1 << ADSC)
                                 		cpi r16, 0
                                 		brne wait_adc
                                 	;save result
                                 	lds DS, ADCH
                                 .endmacro
                                 
                                 
                                  #endif
                                  
                                  #define TL 70	;low treshold
                                  #define TH 120 ;high treshold
                                 
                                  .def ENC_VALS = r24 ;stores current values of the ecoders
                                  .def ENC_EDGE = r23 ;stores if there was an positive/negative edge
                                 
                                  .macro init_encoders ;clear registers
                                 	clr ENC_VALS
                                 	clr ENC_EDGE
                                  .endmacro
                                 
                                   .macro read_encoder	;arg0: 1 or 2. hysteresis involed
                                 	analog_read @0		;read current value
                                 	/*if enc==h and val < tl enc = l, edge = 1*/
                                 	cpi r16, TL ;
                                 	brlo no_neg_edge@0
                                 		sbrs ENC_VALS, @0  
                                 			rjmp no_neg_edge@0 ;if the bit is 0 this jump will be made
                                 		andi ENC_VALS, ~(1 << @0) ;enc = L
                                 		ori ENC_EDGE, (1 << @0) ;edge = 1
                                 		rjmp end_read@0
                                 	no_neg_edge@0:
                                 		andi ENC_EDGE, ~(1 << @0) ;edge = 0
                                 
                                 	/*if enc==l and val > th enc = h, edge = 1*/
                                 	cpi  DS, TH
                                 	brlo no_pos_edge@0
                                 		sbrc ENC_VALS, @0  
                                 			rjmp no_pos_edge@0 ;if the bit is 1 this jump will be made*/
                                 		ori ENC_VALS, (1 << @0) ;enc = H
                                 		ori ENC_EDGE, (1 << @0) ;edge = 1
                                 		rjmp end_read@0
                                 	no_pos_edge@0:
                                 		andi ENC_EDGE, ~(1 << @0) ;edge = 0
                                 	end_read@0:
                                 .endmacro
                                 
                                  #endif
                                 .include "analog_input.inc"
                                 
                                  * analog_input.inc
                                  *
                                  *  Created: 12/11/2016 6:14:26 PM
                                  *   Author: virgil
                                  */ 
                                  #ifndef _ANALOG_INPUT_INC_
                                  #endif
                                 .include "misc.inc"
                                 
                                  * misc.inc
                                  *
                                  *  Created: 12/13/2016 10:51:57 PM
                                  *   Author: virgil
                                  */ 
                                  #ifndef _MISC_INC_
                                  #define _MISC_INC_
                                 
                                  .def DSS = r22 // desired speed sign
                                 
                                  .include "utils.inc"
                                 
                                  * utils.inc
                                  *
                                  *  Created: 12/5/2016 11:27:51 AM
                                  *   Author: virgil
                                  */ 
                                 
                                  #ifndef _UTILS_INC_
                                  #endif
                                 
                                  .macro init_led
                                 	sbi DDRD, PD2
                                  .endmacro
                                 
                                  .macro set_led
                                 	sbi PORTD, PD2
                                  .endmacro
                                 
                                  .macro clear_led
                                 	cbi PORTD, PD2
                                  .endmacro
                                 
                                  .macro toggle_led
                                 	toggle_bit_l PORTD, PD2
                                  .endmacro
                                 
                                  .macro val_to_led
                                  .endmacro
                                 
                                   .macro compute_des_speed
                                  analog_read 0
                                  ldi r16, 127
                                  cp r16, DS
                                  brsh gre
                                 	ldi DSS, 1
                                 	sub DS, r16
                                  rjmp end4
                                  gre:
                                 	ldi DSS, 0
                                 	sub DS, r16
                                 	inc r16
                                 	sub r16, DS
                                 	mov DS, r16
                                  end4:
                                  lsl DS
                                  .endmacro
                                 
                                  .macro read_map ;result in r0. reads values from the look_up table map_vals
                                 		mov r16, @0 ;load index
                                 		ldi ZH,high(2*map_vals) ; Load high part of byte address into ZH
                                 		ldi ZL,low(2*map_vals) ; Load low part of byte address into ZL
                                 		add ZL, r16	;add index
                                 		ldi r16, 0
                                 		adc ZH, r16 ;propagate carry
                                 		lpm	;load value from address ZH:ZL in r0
                                 .endmacro
                                 
                                 .macro init_regs ;clear registers
                                 	clr MS_DIFH
                                 	clr LAST_MSH
                                 	clr MS_DIFL
                                 	clr LAST_MSL
                                 .endmacro
                                  #endif
                                 .include "timing.inc"
                                 
                                  * timing.inc
                                  *
                                  *  Created: 12/18/2016 3:49:36 PM
                                  *   Author: virgil
                                  */ 
                                 
                                  #ifndef _TIMING_INC_
                                  #define _TIMING_INC_
                                  
                                  .def MSL = r20 ;milliseconds low byte
                                  .def MSH = r21 ;milliseconds high byte
                                  
                                  .macro init_timer ; init timer, interupts occur each 1 ms
                                 	clr MSL ;clear registers
                                 	clr MSH
                                  	cb_to_reg_h OCR1AH, 0x1A;0x7A	;set compare values
                                     cb_to_reg_h OCR1AL, 0x10;0x10
                                 	cb_to_reg_h TIMSK1, 1<<OCIE1A	;enable match interrupt
                                     cb_to_reg_h TCCR1B,(1 << WGM12)|(1 << CS10); timer clock = system clock; start clock
                                  .endmacro
                                 
                                  #endif
                                 .include "tests.inc"
                                 
                                  * tests.inc
                                  *
                                  *  Created: 09-Feb-17 10:45:13 AM
                                  *   Author: virgil
                                  */ 
                                  #ifndef _TESTS_INC_
                                  #define _TESTS_INC_
                                 
                                  .include "encoders.inc"
                                 
                                  * encoders.inc
                                  *
                                  *  Created: 12/10/2016 6:41:16 PM
                                  *   Author: virgil
                                  */
                                 
                                  
                                 
                                  #ifndef _ENCODERS_INC_
                                  #endif
                                  .include "feedback.inc"
                                 
                                  * feedback.inc
                                  *
                                  *  Created: 09-Feb-17 9:11:52 PM
                                  *   Author: virgil
                                  */ 
                                 
                                  #ifndef _FEEDBACK_INC_
                                  #define _FEEDBACK_INC_
                                  
                                  .include "misc.inc"
                                 
                                  * misc.inc
                                  *
                                  *  Created: 12/13/2016 10:51:57 PM
                                  *   Author: virgil
                                  */ 
                                  #ifndef _MISC_INC_
                                  #endif
                                  .include "encoders.inc"
                                 
                                  * encoders.inc
                                  *
                                  *  Created: 12/10/2016 6:41:16 PM
                                  *   Author: virgil
                                  */
                                 
                                  
                                 
                                  #ifndef _ENCODERS_INC_
                                  #endif
                                  .include "motors.inc"
                                 
                                  * motors.inc
                                  *
                                  *  Created: 12/6/2016 9:41:10 PM
                                  *   Author: virgil
                                  */
                                  #ifndef _MOTORS_INC_
                                  #endif
                                 
                                 .def MAP_RES=r0
                                 .def MS_DIFL=r18
                                 .def MS_DIFH=r19
                                 .def LAST_MS1L=r5
                                 .def LAST_MS1H=r6
                                 .def LAST_MS2L=r7
                                 .def LAST_MS2H=r8
                                 
                                 .macro init_vars ;clear registers
                                 	clr MS_DIFH
                                 	clr MS_DIFL
                                 	clr LAST_MS1H
                                 	clr LAST_MS1L
                                 	clr LAST_MS2H
                                 	clr LAST_MS2L
                                 .endmacro
                                 
                                  .macro feedback ;arg0 1 or 2. computes the speed and adjusts the pwm signal
                                 		read_encoder @0		;read the encoders state. this is needed just to detect edges
                                 		compute_des_speed	;get the desired speed. the value is stored in DS
                                 		sbrc ENC_EDGE, @0	;check if there was an edge
                                 			rjmp edg@0		;if there was jump to the apropriate label
                                 		rjmp nedg@0			;if not jump elsewhere
                                 		edg@0:;edge on encoder. compute interval on 16 bits from last edge
                                 			mov MS_DIFL, MSL ;interval = now
                                 			mov MS_DIFH, MSH ;
                                 			.if @0 == 1
                                 				sub MS_DIFL, LAST_MS1L;interval -= last
                                 				sbc MS_DIFH, LAST_MS1H
                                 				add LAST_MS1L, MS_DIFL ;last += interval
                                 				adc LAST_MS1H, MS_DIFH ;in last is stored now
                                 			.else
                                 				sub MS_DIFL, LAST_MS2L;same thing as above
                                 				sbc MS_DIFH, LAST_MS2H;the "last" variable differs
                                 				add LAST_MS2L, MS_DIFL ;last += dif
                                 				adc LAST_MS2H, MS_DIFH
                                 			.endif
                                 			; at this point the time interval between the edges is in MS_DIFH:MS_DIFL
                                 		nedg@0:;***end edge on encoder***
                                 	
                                 	 	read_map MS_DIFL;map time interval to pwm values. result in MAP_RES
                                 		
                                 		cp DS, MAP_RES 
                                 		breq all_fine@0 ;if values are equal all is fine
                                 		cp DS, MAP_RES
                                 		brlo ds_lower@0 ;if real speed < desired speed: motorspeed = desired_speed + desired_speed - real speed
                                 			set_led
                                 			mov r16, DS
                                 			sub r16, MAP_RES
                                 			add DS, r16
                                 			;constrain DS. if overflow DS gets the maximum value
                                 			brvs ovrflow@0
                                 			rjmp no_ovrflow@0
                                 			ovrflow@0:
                                 				ldi DS, 0xff
                                 			no_ovrflow@0:
                                 		rjmp all_fine@0
                                 		ds_lower@0:
                                 			//slow down
                                 		all_fine@0:
                                 	
                                 		.if @0 == 1 ;set the motors values
                                 			mov VL, DS
                                 			mov SL, DSS
                                 		.else
                                 			mov VR, DS
                                 			mov SR, DSS
                                 		.endif
                                 
                                 	.endmacro
                                  
                                  #endif
                                 
                                 		/*
                                 		cpi MS_DIFL, low(5)
                                 		ldi r16, high(5)
                                 		cpc MS_DIFH, r16
                                 		breq all_fine@0
                                 
                                 		cpi MS_DIFL, low(5)
                                 		ldi r16, high(5)
                                 		cpc MS_DIFH, r16
                                 		brlo ds_lower@0
                                 		.if @0 == 1;lower speed
                                 			inc VL
                                 		.else
                                 			inc VR
                                 		.endif
                                 			set_led
                                 		rjmp all_fine@0
                                 		ds_lower@0:;higher speed
                                 		.if @0 == 1
                                 			dec VL
                                 		.else
                                 			dec VR
                                 		.endif
                                 		all_fine@0:
                                  .include "motors.inc"
                                 
                                  * motors.inc
                                  *
                                  *  Created: 12/6/2016 9:41:10 PM
                                  *   Author: virgil
                                  */
                                  #ifndef _MOTORS_INC_
                                  #endif
                                 
                                  ;this simple test displays the value of an ecoder on the led
                                  .macro test_encoders
                                 	read_encoder @0
                                 	sbrc ENC_VALS, @0
                                 		set_led
                                 	sbrs ENC_VALS, @0
                                 		clear_led
                                  .endmacro
                                  
                                 
                                  .macro test_motors
                                 	compute_des_speed
                                 	.if @0 == 1
                                 		mov VL, DS
                                 		mov SL, DSS
                                 		call go_left
                                 	.else
                                 		mov VR, DS
                                 		mov SR, DSS
                                 		call go_right
                                 	.endif
                                  .endmacro
                                 
                                  .macro test_lookup
                                  		ldi MS_DIFL, 1
                                 		read_map MS_DIFL
                                 		sbrc r0, 0
                                 			rjmp tuna
                                 			rjmp tdoua
                                 			tuna:
                                 				set_led
                                 			tdoua:
                                  .endmacro
                                 
                                  .macro test_interval ;motor, check value
                                 		read_encoder @0 ;5.2.2.1)
                                 		compute_des_speed ;5.2.1) get the desired speed. the value is stored in DS
                                 		sbrc ENC_EDGE, @0
                                 			rjmp edg@0
                                 		rjmp nedg@0
                                 		edg@0:;***edge on encoder 2***
                                 		 ;dif = now
                                 			mov MS_DIFL, MSL
                                 			mov MS_DIFH, MSH
                                 		 ;dif -= last
                                 			sub MS_DIFL, LAST_MSL
                                 			sbc MS_DIFH, LAST_MSH
                                 		 ;last += dif
                                 			add LAST_MSL, MS_DIFL
                                 			adc LAST_MSH, MS_DIFH
                                 		; at this point the time interval between the edges is in MS_DIFH:MS_DIFL 5.2.2.3
                                 		;apply constrain(). i.e. if MS_DIFH > 0 then MS_DIFL = 255 TODO
                                 	//!	cpi MS_DIFH, 0
                                 	//!	breq nedg1
                                 	//!		ldi MS_DIFL, 0xff
                                 		nedg@0:;***end edge on encoder 2***
                                 
                                 		cpi MS_DIFL, @1
                                 		brlo ndnd@0
                                 			clear_led
                                 			rjmp dndn@0
                                 		ndnd@0:
                                 			set_led
                                 		dndn@0:
                                 
                                  .endmacro
                                  
                                 
                                  #endif
                                 .include "feedback.inc"
                                 
                                  * feedback.inc
                                  *
                                  *  Created: 09-Feb-17 9:11:52 PM
                                  *   Author: virgil
                                  */ 
                                 
                                  #ifndef _FEEDBACK_INC_
                                  #endif
                                 
                                 		/*
                                 		cpi MS_DIFL, low(5)
                                 		ldi r16, high(5)
                                 		cpc MS_DIFH, r16
                                 		breq all_fine@0
                                 
                                 		cpi MS_DIFL, low(5)
                                 		ldi r16, high(5)
                                 		cpc MS_DIFH, r16
                                 		brlo ds_lower@0
                                 		.if @0 == 1;lower speed
                                 			inc VL
                                 		.else
                                 			inc VR
                                 		.endif
                                 			set_led
                                 		rjmp all_fine@0
                                 		ds_lower@0:;higher speed
                                 		.if @0 == 1
                                 			dec VL
                                 		.else
                                 			dec VR
                                 		.endif
                                 		all_fine@0:
                                 ;======defines=========
                                 .org 0x0000
000000 c04a                      rjmp start ; reset ISR
                                 .org 0x0016 ;Timer/Counter1 Capture Event
000016 c14e                      rjmp tim1_compa
                                 
                                 map_vals:; map_vals[ms] == pwm
000017 ffff
000018 ffff
000019 ffff
00001a ffff
00001b ffff
00001c ffff
00001d fdff
00001e f7fa
00001f f1f4
000020 ecee
000021 e6e9
000022 e0e3
000023 dbdd
000024 d5d8
000025 cfd2
000026 cacc
000027 c4c7
000028 bec1
000029 b9bb
00002a b3b6
00002b adb0
00002c a8aa
00002d a2a5
00002e 9c9f
00002f 9799
000030 9194
000031 8b8e
000032 8688
000033 8083
000034 7a7d
000035 7577
000036 6f72
000037 696c
000038 6466
000039 5e61
00003a 585b
00003b 5355
00003c 4d50
00003d 474a
00003e 4244
00003f 3c3f
000040 3639
000041 3133
000042 2b2e
000043 2528
000044 2022
000045 1a1d
000046 1417
000047 0f11
000048 090c
000049 0306
00004a 0000                          .db 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 253, 250, 247, 244, 241, 238, 236, 233, 230, 227, 224, 221, 219, 216, 213, 210, 207, 204, 202, 199, 196, 193, 190, 187, 185, 182, 179, 176, 173, 170, 168, 165, 162, 159, 156, 153, 15                                 1, 148, 145, 142, 139, 136, 134, 131, 128, 125, 122, 119, 117, 114, 111, 108, 105, 102, 100, 97, 94, 91, 88, 85, 83, 80, 77, 74, 71, 68, 66, 63, 60, 57, 54, 51, 49, 46, 43, 40, 37, 34, 32, 29, 26, 23, 20, 17, 15, 12, 9, 6, 3, 0, 0
                                 .cseg
                                 start:
00004b 2733
00004c 2722
00004d 2466
00004e 2455
00004f 2488
000050 2477                      	init_vars
000051 27aa
000052 27bb
000053 27cc
000054 27dd
000055 ea09
000056 bd04
000057 e002
000058 bd05
000059 ea09
00005a 9300 00b0
00005c e002
00005d 9300 00b1                 	init_motors
00005f ef0f
000060 bf0d
000061 e008
000062 bf0e                      	init_stack
000063 e600
000064 9300 007c
000066 e806
000067 9300 007a                 	init_adc
000069 9a52                      	init_led
00006a 2788
00006b 2777                      	init_encoders
00006c 2744
00006d 2755
00006e e10a
00006f 9300 0089
000071 e100
000072 9300 0088
000074 e002
000075 9300 006f
000077 e009
000078 9300 0081                 	init_timer
00007a 9478                      	sei
                                 	;------------------
                                 
                                 	run: ;5.2)
00007b 985a                      		clear_led
00007c e600
00007d 9300 007c
00007f e806
000080 9300 007a
000082 9100 007c
000084 6001
000085 9300 007c
000087 9100 007c
000089 7f0d
00008a 9300 007c
00008c 9100 007a
00008e 6400
00008f 9300 007a
000091 9100 007a
000093 7400
000094 3000
000095 f7d9
000096 9190 0079
000098 3406
000099 f028
00009a ff81
00009b c003
00009c 7f8d
00009d 6072
00009e c009
00009f 7f7d
0000a0 3798
0000a1 f028
0000a2 fd81
0000a3 c003
0000a4 6082
0000a5 6072
0000a6 c001
0000a7 7f7d
0000a8 e600
0000a9 9300 007c
0000ab e806
0000ac 9300 007a
0000ae 9100 007c
0000b0 7f0e
0000b1 9300 007c
0000b3 9100 007c
0000b5 7f0d
0000b6 9300 007c
0000b8 9100 007a
0000ba 6400
0000bb 9300 007a
0000bd 9100 007a
0000bf 7400
0000c0 3000
0000c1 f7d9
0000c2 9190 0079
0000c4 e70f
0000c5 1709
0000c6 f418
0000c7 e061
0000c8 1b90
0000c9 c005
0000ca e060
0000cb 1b90
0000cc 9503
0000cd 1b09
0000ce 2f90
0000cf 0f99
0000d0 fd71
0000d1 c001
0000d2 c006
0000d3 2f24
0000d4 2f35
0000d5 1925
0000d6 0936
0000d7 0e52
0000d8 1e63
0000d9 2f02
0000da e0f0
0000db e2ee
0000dc 0fe0
0000dd e000
0000de 1ff0
0000df 95c8
0000e0 1590
0000e1 f051
0000e2 1590
0000e3 f040
0000e4 9a5a
0000e5 2f09
0000e6 1900
0000e7 0f90
0000e8 f00b
0000e9 c001
0000ea ef9f
0000eb c000
0000ec 2fb9
0000ed 2fa6                      		feedback 1
0000ee e600
0000ef 9300 007c
0000f1 e806
0000f2 9300 007a
0000f4 9100 007c
0000f6 7f0e
0000f7 9300 007c
0000f9 9100 007c
0000fb 6002
0000fc 9300 007c
0000fe 9100 007a
000100 6400
000101 9300 007a
000103 9100 007a
000105 7400
000106 3000
000107 f7d9
000108 9190 0079
00010a 3406
00010b f028
00010c ff82
00010d c003
00010e 7f8b
00010f 6074
000110 c009
000111 7f7b
000112 3798
000113 f028
000114 fd82
000115 c003
000116 6084
000117 6074
000118 c001
000119 7f7b
00011a e600
00011b 9300 007c
00011d e806
00011e 9300 007a
000120 9100 007c
000122 7f0e
000123 9300 007c
000125 9100 007c
000127 7f0d
000128 9300 007c
00012a 9100 007a
00012c 6400
00012d 9300 007a
00012f 9100 007a
000131 7400
000132 3000
000133 f7d9
000134 9190 0079
000136 e70f
000137 1709
000138 f418
000139 e061
00013a 1b90
00013b c005
00013c e060
00013d 1b90
00013e 9503
00013f 1b09
000140 2f90
000141 0f99
000142 fd72
000143 c001
000144 c006
000145 2f24
000146 2f35
000147 1927
000148 0938
000149 0e72
00014a 1e83
00014b 2f02
00014c e0f0
00014d e2ee
00014e 0fe0
00014f e000
000150 1ff0
000151 95c8
000152 1590
000153 f051
000154 1590
000155 f040
000156 9a5a
000157 2f09
000158 1900
000159 0f90
00015a f00b
00015b c001
00015c ef9f
00015d c000
00015e 2fd9
00015f 2fc6                      		feedback 2
000160 940e 0174
000162 940e 0180                 		go;5.2.5) apply the values in SL, VL, SR and VR to the motors*/
000164 cf16                      	rjmp run
                                 
                                 ;timing interrupt
                                 tim1_compa:
000165 9543                      	 inc MSL ;increase low byte
000166 f00b                      	 brvs ovrfl
000167 c001                      	 rjmp no_ovrfl
                                 	 ovrfl:;if overflow increase high byte
000168 9553                      		inc MSH
                                 	 no_ovrfl:
000169 9518                      	reti
                                 
                                 ;====include methods===
                                 .include "utils.asm"
                                 
                                  * utils.asm
                                  *
                                  *  Created: 12/5/2016 11:27:24 AM
                                  *   Author: virgil
                                  */ 
                                 
                                  #ifndef _UTILS_ASM_
                                  #define _UTILS_ASM_
                                 
                                 delay_ms: ;should be 1ms (clock @ 16MHz)
00016a e031                      	ldi  r19, 1
00016b e02c                          ldi  r18, 12
00016c e840                          ldi  r20, 128
00016d 954a                      L1: dec  r20
00016e f7f1                          brne L1
00016f 953a                          dec  r19
000170 f7e1                          brne L1
000171 952a                          dec  r18
000172 f7d1                          brne L1
000173 9508                      ret
                                 
                                  #endif
                                 
                                 .include "pwm.asm"
                                 
                                  * pwm.asm
                                  *
                                  *  Created: 12/5/2016 11:27:07 AM
                                  *   Author: virgil
                                  */ 
                                 
                                  #ifndef _PWM_ASM_
                                  #define _PWM_ASM_
                                  ;-----------------
                                  #endif
                                 .include "motors.asm"
                                 
                                  * motors.asm
                                  *
                                  *  Created: 12/6/2016 9:40:59 PM
                                  *   Author: virgil
                                  */ 
                                  #ifndef _MOTORS_ASM_
                                  #define _MOTORS_ASM_
                                 
                                  go_left:
000174 30a0                      	cpi SL, 0
000175 f029                      	breq else1 ;if SL != 1 (forward)
000176 9853                      			disable_channel_2B
000177 9a23                      			enable_channel_2A
000178 93b0 00b3                 			set_match_2A VL
00017a c004                      	rjmp end1
                                 	else1: ; else if SL == 1 (backwards)
00017b 9823                      		disable_channel_2A
00017c 9a53                      		enable_channel_2B
00017d 93b0 00b4                 		set_match_2B VL
                                 	end1:
00017f 9508                      ret
                                 
                                  go_right:
000180 30c0                      	cpi SR, 0
000181 f021                      	breq else2 ;if SR != 1 (forward)
000182 9855                      			disable_channel_0B
000183 9a56                      			enable_channel_0A
000184 bdd7                      			set_match_0A VR
000185 c003                      	rjmp end2
                                 	else2: ; else if SR == 1 (backwards)
000186 9856                      		disable_channel_0A
000187 9a55                      		enable_channel_0B
000188 bdd8                      		set_match_0B VR
                                 	end2:
000189 9508                      ret
                                 
                                  #endif
                                 .include "encoders.asm"
                                 
                                  * encoders.asm
                                  *
                                  *  Created: 12/10/2016 6:41:06 PM
                                  *   Author: virgil
                                  */ 
                                  #ifndef _ENCODERS_ASM_
                                  #define _ENCODERS_ASM_
                                 
                                  #endif
                                 .include "analog_input.asm"
                                 
                                  * analog_input.asm
                                  *
                                  *  Created: 12/11/2016 6:14:11 PM
                                  *   Author: virgil
                                  */ 
                                 
                                  #ifndef _ANLOG_INPUT_ASM_
                                  #define _ANALOG_INPUT_ASM_
                                 
                                  #endif
                                 .include "misc.asm"
                                 
                                  * misc.asm
                                  *
                                  *  Created: 12/13/2016 10:51:48 PM
                                  *   Author: virgil
                                  */ 
                                  #ifndef _MISC_INC_
                                  #endif
                                 ;======================


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :   0 r0 :   6 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   3 r6 :   3 r7 :   3 r8 :   3 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 118 r17:   0 r18:  11 r19:   9 r20:   6 
r21:   4 r22:   6 r23:  11 r24:   9 r25:  30 r26:   3 r27:   4 r28:   3 
r29:   4 r30:   4 r31:   4 
Registers used: 20 out of 35 (57.1%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   4 add   :   6 adiw  :   0 and   :   0 
andi  :  16 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :   4 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   6 brlt  :   0 brmi  :   0 
brne  :   7 brpl  :   0 brsh  :   2 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   3 bset  :   0 bst   :   0 call  :   2 cbi   :   5 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :  14 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   6 cpc   :   0 
cpi   :  10 cpse  :   0 dec   :   3 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :   4 jmp   :   0 
ld    :   0 ldd   :   0 ldi   :  37 lds   :  20 lpm   :   6 lsl   :   2 
lsr   :   0 mov   :  14 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   0 ori   :  12 out   :   6 pop   :   0 
push  :   0 rcall :   0 ret   :   3 reti  :   1 rjmp  :  24 rol   :   0 
ror   :   0 sbc   :   2 sbci  :   0 sbi   :   7 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :   4 sbrs  :   2 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :  30 
sub   :  10 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 32 out of 113 (28.3%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000314    642    104    746   32768   2.3%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 4 warnings
