{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 08:39:23 2011 " "Info: Processing started: Mon Nov 28 08:39:23 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RTC_TOP -c RTC_TOP " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RTC_TOP -c RTC_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "RTC_TOP.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/RTC_TOP.v" 26 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "i2c_drive:i2c_drive\|idle_state " "Info: Detected ripple clock \"i2c_drive:i2c_drive\|idle_state\" as buffer" {  } { { "i2c_drive.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/i2c_drive.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "i2c_drive:i2c_drive\|idle_state" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register i2c_drive:i2c_drive\|num\[3\] register i2c_drive:i2c_drive\|sda_r 113.68 MHz 8.797 ns Internal " "Info: Clock \"clk\" has Internal fmax of 113.68 MHz between source register \"i2c_drive:i2c_drive\|num\[3\]\" and destination register \"i2c_drive:i2c_drive\|sda_r\" (period= 8.797 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.088 ns + Longest register register " "Info: + Longest register to register delay is 8.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i2c_drive:i2c_drive\|num\[3\] 1 REG LC_X4_Y1_N8 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y1_N8; Fanout = 10; REG Node = 'i2c_drive:i2c_drive\|num\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_drive:i2c_drive|num[3] } "NODE_NAME" } } { "i2c_drive.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/i2c_drive.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.654 ns) + CELL(0.914 ns) 3.568 ns i2c_drive:i2c_drive\|sda_r~662 2 COMB LC_X5_Y1_N2 1 " "Info: 2: + IC(2.654 ns) + CELL(0.914 ns) = 3.568 ns; Loc. = LC_X5_Y1_N2; Fanout = 1; COMB Node = 'i2c_drive:i2c_drive\|sda_r~662'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.568 ns" { i2c_drive:i2c_drive|num[3] i2c_drive:i2c_drive|sda_r~662 } "NODE_NAME" } } { "i2c_drive.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/i2c_drive.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.200 ns) 4.497 ns i2c_drive:i2c_drive\|sda_r~664 3 COMB LC_X5_Y1_N0 1 " "Info: 3: + IC(0.729 ns) + CELL(0.200 ns) = 4.497 ns; Loc. = LC_X5_Y1_N0; Fanout = 1; COMB Node = 'i2c_drive:i2c_drive\|sda_r~664'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { i2c_drive:i2c_drive|sda_r~662 i2c_drive:i2c_drive|sda_r~664 } "NODE_NAME" } } { "i2c_drive.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/i2c_drive.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.511 ns) 5.808 ns i2c_drive:i2c_drive\|sda_r~665 4 COMB LC_X5_Y1_N1 1 " "Info: 4: + IC(0.800 ns) + CELL(0.511 ns) = 5.808 ns; Loc. = LC_X5_Y1_N1; Fanout = 1; COMB Node = 'i2c_drive:i2c_drive\|sda_r~665'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { i2c_drive:i2c_drive|sda_r~664 i2c_drive:i2c_drive|sda_r~665 } "NODE_NAME" } } { "i2c_drive.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/i2c_drive.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.200 ns) 6.738 ns i2c_drive:i2c_drive\|Selector2~560 5 COMB LC_X5_Y1_N3 1 " "Info: 5: + IC(0.730 ns) + CELL(0.200 ns) = 6.738 ns; Loc. = LC_X5_Y1_N3; Fanout = 1; COMB Node = 'i2c_drive:i2c_drive\|Selector2~560'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { i2c_drive:i2c_drive|sda_r~665 i2c_drive:i2c_drive|Selector2~560 } "NODE_NAME" } } { "i2c_drive.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/i2c_drive.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.591 ns) 8.088 ns i2c_drive:i2c_drive\|sda_r 6 REG LC_X5_Y1_N7 7 " "Info: 6: + IC(0.759 ns) + CELL(0.591 ns) = 8.088 ns; Loc. = LC_X5_Y1_N7; Fanout = 7; REG Node = 'i2c_drive:i2c_drive\|sda_r'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { i2c_drive:i2c_drive|Selector2~560 i2c_drive:i2c_drive|sda_r } "NODE_NAME" } } { "i2c_drive.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/i2c_drive.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.416 ns ( 29.87 % ) " "Info: Total cell delay = 2.416 ns ( 29.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.672 ns ( 70.13 % ) " "Info: Total interconnect delay = 5.672 ns ( 70.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.088 ns" { i2c_drive:i2c_drive|num[3] i2c_drive:i2c_drive|sda_r~662 i2c_drive:i2c_drive|sda_r~664 i2c_drive:i2c_drive|sda_r~665 i2c_drive:i2c_drive|Selector2~560 i2c_drive:i2c_drive|sda_r } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.088 ns" { i2c_drive:i2c_drive|num[3] {} i2c_drive:i2c_drive|sda_r~662 {} i2c_drive:i2c_drive|sda_r~664 {} i2c_drive:i2c_drive|sda_r~665 {} i2c_drive:i2c_drive|Selector2~560 {} i2c_drive:i2c_drive|sda_r {} } { 0.000ns 2.654ns 0.729ns 0.800ns 0.730ns 0.759ns } { 0.000ns 0.914ns 0.200ns 0.511ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.492 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 74 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 74; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RTC_TOP.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/RTC_TOP.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.442 ns) + CELL(0.918 ns) 6.492 ns i2c_drive:i2c_drive\|sda_r 2 REG LC_X5_Y1_N7 7 " "Info: 2: + IC(4.442 ns) + CELL(0.918 ns) = 6.492 ns; Loc. = LC_X5_Y1_N7; Fanout = 7; REG Node = 'i2c_drive:i2c_drive\|sda_r'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.360 ns" { clk i2c_drive:i2c_drive|sda_r } "NODE_NAME" } } { "i2c_drive.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/i2c_drive.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.58 % ) " "Info: Total cell delay = 2.050 ns ( 31.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.442 ns ( 68.42 % ) " "Info: Total interconnect delay = 4.442 ns ( 68.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { clk i2c_drive:i2c_drive|sda_r } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|sda_r {} } { 0.000ns 0.000ns 4.442ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.492 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 74 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 74; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RTC_TOP.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/RTC_TOP.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.442 ns) + CELL(0.918 ns) 6.492 ns i2c_drive:i2c_drive\|num\[3\] 2 REG LC_X4_Y1_N8 10 " "Info: 2: + IC(4.442 ns) + CELL(0.918 ns) = 6.492 ns; Loc. = LC_X4_Y1_N8; Fanout = 10; REG Node = 'i2c_drive:i2c_drive\|num\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.360 ns" { clk i2c_drive:i2c_drive|num[3] } "NODE_NAME" } } { "i2c_drive.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/i2c_drive.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.58 % ) " "Info: Total cell delay = 2.050 ns ( 31.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.442 ns ( 68.42 % ) " "Info: Total interconnect delay = 4.442 ns ( 68.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { clk i2c_drive:i2c_drive|num[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|num[3] {} } { 0.000ns 0.000ns 4.442ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { clk i2c_drive:i2c_drive|sda_r } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|sda_r {} } { 0.000ns 0.000ns 4.442ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { clk i2c_drive:i2c_drive|num[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|num[3] {} } { 0.000ns 0.000ns 4.442ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "i2c_drive.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/i2c_drive.v" 158 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "i2c_drive.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/i2c_drive.v" 140 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.088 ns" { i2c_drive:i2c_drive|num[3] i2c_drive:i2c_drive|sda_r~662 i2c_drive:i2c_drive|sda_r~664 i2c_drive:i2c_drive|sda_r~665 i2c_drive:i2c_drive|Selector2~560 i2c_drive:i2c_drive|sda_r } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.088 ns" { i2c_drive:i2c_drive|num[3] {} i2c_drive:i2c_drive|sda_r~662 {} i2c_drive:i2c_drive|sda_r~664 {} i2c_drive:i2c_drive|sda_r~665 {} i2c_drive:i2c_drive|Selector2~560 {} i2c_drive:i2c_drive|sda_r {} } { 0.000ns 2.654ns 0.729ns 0.800ns 0.730ns 0.759ns } { 0.000ns 0.914ns 0.200ns 0.511ns 0.200ns 0.591ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { clk i2c_drive:i2c_drive|sda_r } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|sda_r {} } { 0.000ns 0.000ns 4.442ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { clk i2c_drive:i2c_drive|num[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|num[3] {} } { 0.000ns 0.000ns 4.442ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 26 " "Warning: Circuit may not operate. Detected 26 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "i2c_drive:i2c_drive\|tmp_data\[0\] day\[0\] clk 2.638 ns " "Info: Found hold time violation between source  pin or register \"i2c_drive:i2c_drive\|tmp_data\[0\]\" and destination pin or register \"day\[0\]\" for clock \"clk\" (Hold time is 2.638 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.040 ns + Largest " "Info: + Largest clock skew is 4.040 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.532 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 74 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 74; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RTC_TOP.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/RTC_TOP.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.442 ns) + CELL(1.294 ns) 6.868 ns i2c_drive:i2c_drive\|idle_state 2 REG LC_X2_Y3_N9 33 " "Info: 2: + IC(4.442 ns) + CELL(1.294 ns) = 6.868 ns; Loc. = LC_X2_Y3_N9; Fanout = 33; REG Node = 'i2c_drive:i2c_drive\|idle_state'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.736 ns" { clk i2c_drive:i2c_drive|idle_state } "NODE_NAME" } } { "i2c_drive.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/i2c_drive.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.746 ns) + CELL(0.918 ns) 10.532 ns day\[0\] 3 REG LC_X5_Y4_N3 1 " "Info: 3: + IC(2.746 ns) + CELL(0.918 ns) = 10.532 ns; Loc. = LC_X5_Y4_N3; Fanout = 1; REG Node = 'day\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.664 ns" { i2c_drive:i2c_drive|idle_state day[0] } "NODE_NAME" } } { "RTC_TOP.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/RTC_TOP.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 31.75 % ) " "Info: Total cell delay = 3.344 ns ( 31.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.188 ns ( 68.25 % ) " "Info: Total interconnect delay = 7.188 ns ( 68.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.532 ns" { clk i2c_drive:i2c_drive|idle_state day[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.532 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|idle_state {} day[0] {} } { 0.000ns 0.000ns 4.442ns 2.746ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.492 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 6.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 74 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 74; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RTC_TOP.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/RTC_TOP.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.442 ns) + CELL(0.918 ns) 6.492 ns i2c_drive:i2c_drive\|tmp_data\[0\] 2 REG LC_X5_Y4_N6 5 " "Info: 2: + IC(4.442 ns) + CELL(0.918 ns) = 6.492 ns; Loc. = LC_X5_Y4_N6; Fanout = 5; REG Node = 'i2c_drive:i2c_drive\|tmp_data\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.360 ns" { clk i2c_drive:i2c_drive|tmp_data[0] } "NODE_NAME" } } { "i2c_drive.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/i2c_drive.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.58 % ) " "Info: Total cell delay = 2.050 ns ( 31.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.442 ns ( 68.42 % ) " "Info: Total interconnect delay = 4.442 ns ( 68.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { clk i2c_drive:i2c_drive|tmp_data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|tmp_data[0] {} } { 0.000ns 0.000ns 4.442ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.532 ns" { clk i2c_drive:i2c_drive|idle_state day[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.532 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|idle_state {} day[0] {} } { 0.000ns 0.000ns 4.442ns 2.746ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { clk i2c_drive:i2c_drive|tmp_data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|tmp_data[0] {} } { 0.000ns 0.000ns 4.442ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "i2c_drive.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/i2c_drive.v" 158 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.247 ns - Shortest register register " "Info: - Shortest register to register delay is 1.247 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i2c_drive:i2c_drive\|tmp_data\[0\] 1 REG LC_X5_Y4_N6 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N6; Fanout = 5; REG Node = 'i2c_drive:i2c_drive\|tmp_data\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_drive:i2c_drive|tmp_data[0] } "NODE_NAME" } } { "i2c_drive.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/i2c_drive.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.280 ns) 1.247 ns day\[0\] 2 REG LC_X5_Y4_N3 1 " "Info: 2: + IC(0.967 ns) + CELL(0.280 ns) = 1.247 ns; Loc. = LC_X5_Y4_N3; Fanout = 1; REG Node = 'day\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.247 ns" { i2c_drive:i2c_drive|tmp_data[0] day[0] } "NODE_NAME" } } { "RTC_TOP.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/RTC_TOP.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.280 ns ( 22.45 % ) " "Info: Total cell delay = 0.280 ns ( 22.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.967 ns ( 77.55 % ) " "Info: Total interconnect delay = 0.967 ns ( 77.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.247 ns" { i2c_drive:i2c_drive|tmp_data[0] day[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.247 ns" { i2c_drive:i2c_drive|tmp_data[0] {} day[0] {} } { 0.000ns 0.967ns } { 0.000ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "RTC_TOP.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/RTC_TOP.v" 127 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.532 ns" { clk i2c_drive:i2c_drive|idle_state day[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.532 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|idle_state {} day[0] {} } { 0.000ns 0.000ns 4.442ns 2.746ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { clk i2c_drive:i2c_drive|tmp_data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|tmp_data[0] {} } { 0.000ns 0.000ns 4.442ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.247 ns" { i2c_drive:i2c_drive|tmp_data[0] day[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.247 ns" { i2c_drive:i2c_drive|tmp_data[0] {} day[0] {} } { 0.000ns 0.967ns } { 0.000ns 0.280ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "i2c_drive:i2c_drive\|tmp_data\[5\] RTC_SDA clk 0.245 ns register " "Info: tsu for register \"i2c_drive:i2c_drive\|tmp_data\[5\]\" (data pin = \"RTC_SDA\", clock pin = \"clk\") is 0.245 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.404 ns + Longest pin register " "Info: + Longest pin to register delay is 6.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RTC_SDA 1 PIN PIN_70 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_70; Fanout = 1; PIN Node = 'RTC_SDA'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RTC_SDA } "NODE_NAME" } } { "RTC_TOP.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/RTC_TOP.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns RTC_SDA~0 2 COMB IOC_X8_Y4_N4 7 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X8_Y4_N4; Fanout = 7; COMB Node = 'RTC_SDA~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { RTC_SDA RTC_SDA~0 } "NODE_NAME" } } { "RTC_TOP.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/RTC_TOP.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.681 ns) + CELL(0.591 ns) 6.404 ns i2c_drive:i2c_drive\|tmp_data\[5\] 3 REG LC_X5_Y3_N9 5 " "Info: 3: + IC(4.681 ns) + CELL(0.591 ns) = 6.404 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; REG Node = 'i2c_drive:i2c_drive\|tmp_data\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.272 ns" { RTC_SDA~0 i2c_drive:i2c_drive|tmp_data[5] } "NODE_NAME" } } { "i2c_drive.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/i2c_drive.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 26.91 % ) " "Info: Total cell delay = 1.723 ns ( 26.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.681 ns ( 73.09 % ) " "Info: Total interconnect delay = 4.681 ns ( 73.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.404 ns" { RTC_SDA RTC_SDA~0 i2c_drive:i2c_drive|tmp_data[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.404 ns" { RTC_SDA {} RTC_SDA~0 {} i2c_drive:i2c_drive|tmp_data[5] {} } { 0.000ns 0.000ns 4.681ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "i2c_drive.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/i2c_drive.v" 158 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.492 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 74 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 74; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RTC_TOP.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/RTC_TOP.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.442 ns) + CELL(0.918 ns) 6.492 ns i2c_drive:i2c_drive\|tmp_data\[5\] 2 REG LC_X5_Y3_N9 5 " "Info: 2: + IC(4.442 ns) + CELL(0.918 ns) = 6.492 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; REG Node = 'i2c_drive:i2c_drive\|tmp_data\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.360 ns" { clk i2c_drive:i2c_drive|tmp_data[5] } "NODE_NAME" } } { "i2c_drive.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/i2c_drive.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.58 % ) " "Info: Total cell delay = 2.050 ns ( 31.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.442 ns ( 68.42 % ) " "Info: Total interconnect delay = 4.442 ns ( 68.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { clk i2c_drive:i2c_drive|tmp_data[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|tmp_data[5] {} } { 0.000ns 0.000ns 4.442ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.404 ns" { RTC_SDA RTC_SDA~0 i2c_drive:i2c_drive|tmp_data[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.404 ns" { RTC_SDA {} RTC_SDA~0 {} i2c_drive:i2c_drive|tmp_data[5] {} } { 0.000ns 0.000ns 4.681ns } { 0.000ns 1.132ns 0.591ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { clk i2c_drive:i2c_drive|tmp_data[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|tmp_data[5] {} } { 0.000ns 0.000ns 4.442ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk HC_SI sec\[5\] 26.348 ns register " "Info: tco from clock \"clk\" to destination pin \"HC_SI\" through register \"sec\[5\]\" is 26.348 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.532 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 10.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 74 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 74; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RTC_TOP.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/RTC_TOP.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.442 ns) + CELL(1.294 ns) 6.868 ns i2c_drive:i2c_drive\|idle_state 2 REG LC_X2_Y3_N9 33 " "Info: 2: + IC(4.442 ns) + CELL(1.294 ns) = 6.868 ns; Loc. = LC_X2_Y3_N9; Fanout = 33; REG Node = 'i2c_drive:i2c_drive\|idle_state'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.736 ns" { clk i2c_drive:i2c_drive|idle_state } "NODE_NAME" } } { "i2c_drive.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/i2c_drive.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.746 ns) + CELL(0.918 ns) 10.532 ns sec\[5\] 3 REG LC_X7_Y4_N9 1 " "Info: 3: + IC(2.746 ns) + CELL(0.918 ns) = 10.532 ns; Loc. = LC_X7_Y4_N9; Fanout = 1; REG Node = 'sec\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.664 ns" { i2c_drive:i2c_drive|idle_state sec[5] } "NODE_NAME" } } { "RTC_TOP.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/RTC_TOP.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 31.75 % ) " "Info: Total cell delay = 3.344 ns ( 31.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.188 ns ( 68.25 % ) " "Info: Total interconnect delay = 7.188 ns ( 68.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.532 ns" { clk i2c_drive:i2c_drive|idle_state sec[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.532 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|idle_state {} sec[5] {} } { 0.000ns 0.000ns 4.442ns 2.746ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "RTC_TOP.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/RTC_TOP.v" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.440 ns + Longest register pin " "Info: + Longest register to pin delay is 15.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sec\[5\] 1 REG LC_X7_Y4_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y4_N9; Fanout = 1; REG Node = 'sec\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sec[5] } "NODE_NAME" } } { "RTC_TOP.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/RTC_TOP.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.972 ns) + CELL(0.740 ns) 2.712 ns hc164_driver:hc164_driver_inst\|Mux2~38 2 COMB LC_X6_Y3_N9 6 " "Info: 2: + IC(1.972 ns) + CELL(0.740 ns) = 2.712 ns; Loc. = LC_X6_Y3_N9; Fanout = 6; COMB Node = 'hc164_driver:hc164_driver_inst\|Mux2~38'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { sec[5] hc164_driver:hc164_driver_inst|Mux2~38 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/hc164_driver.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.200 ns) 3.635 ns hc164_driver:hc164_driver_inst\|WideOr2~56 3 COMB LC_X6_Y3_N1 2 " "Info: 3: + IC(0.723 ns) + CELL(0.200 ns) = 3.635 ns; Loc. = LC_X6_Y3_N1; Fanout = 2; COMB Node = 'hc164_driver:hc164_driver_inst\|WideOr2~56'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { hc164_driver:hc164_driver_inst|Mux2~38 hc164_driver:hc164_driver_inst|WideOr2~56 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/hc164_driver.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.200 ns) 4.561 ns hc164_driver:hc164_driver_inst\|WideOr2~57 4 COMB LC_X6_Y3_N5 2 " "Info: 4: + IC(0.726 ns) + CELL(0.200 ns) = 4.561 ns; Loc. = LC_X6_Y3_N5; Fanout = 2; COMB Node = 'hc164_driver:hc164_driver_inst\|WideOr2~57'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { hc164_driver:hc164_driver_inst|WideOr2~56 hc164_driver:hc164_driver_inst|WideOr2~57 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/hc164_driver.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.808 ns) + CELL(0.200 ns) 6.569 ns hc164_driver:hc164_driver_inst\|WideOr2~58 5 COMB LC_X7_Y2_N1 1 " "Info: 5: + IC(1.808 ns) + CELL(0.200 ns) = 6.569 ns; Loc. = LC_X7_Y2_N1; Fanout = 1; COMB Node = 'hc164_driver:hc164_driver_inst\|WideOr2~58'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { hc164_driver:hc164_driver_inst|WideOr2~57 hc164_driver:hc164_driver_inst|WideOr2~58 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/hc164_driver.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.200 ns) 7.478 ns hc164_driver:hc164_driver_inst\|WideOr2~59 6 COMB LC_X7_Y2_N0 1 " "Info: 6: + IC(0.709 ns) + CELL(0.200 ns) = 7.478 ns; Loc. = LC_X7_Y2_N0; Fanout = 1; COMB Node = 'hc164_driver:hc164_driver_inst\|WideOr2~59'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { hc164_driver:hc164_driver_inst|WideOr2~58 hc164_driver:hc164_driver_inst|WideOr2~59 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/hc164_driver.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.740 ns) 8.930 ns hc164_driver:hc164_driver_inst\|Mux5~74 7 COMB LC_X7_Y2_N9 1 " "Info: 7: + IC(0.712 ns) + CELL(0.740 ns) = 8.930 ns; Loc. = LC_X7_Y2_N9; Fanout = 1; COMB Node = 'hc164_driver:hc164_driver_inst\|Mux5~74'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.452 ns" { hc164_driver:hc164_driver_inst|WideOr2~59 hc164_driver:hc164_driver_inst|Mux5~74 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/hc164_driver.v" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.511 ns) 10.664 ns hc164_driver:hc164_driver_inst\|Mux5~77 8 COMB LC_X6_Y2_N6 1 " "Info: 8: + IC(1.223 ns) + CELL(0.511 ns) = 10.664 ns; Loc. = LC_X6_Y2_N6; Fanout = 1; COMB Node = 'hc164_driver:hc164_driver_inst\|Mux5~77'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { hc164_driver:hc164_driver_inst|Mux5~74 hc164_driver:hc164_driver_inst|Mux5~77 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/hc164_driver.v" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.454 ns) + CELL(2.322 ns) 15.440 ns HC_SI 9 PIN PIN_26 0 " "Info: 9: + IC(2.454 ns) + CELL(2.322 ns) = 15.440 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'HC_SI'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.776 ns" { hc164_driver:hc164_driver_inst|Mux5~77 HC_SI } "NODE_NAME" } } { "RTC_TOP.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/RTC_TOP.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.113 ns ( 33.12 % ) " "Info: Total cell delay = 5.113 ns ( 33.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.327 ns ( 66.88 % ) " "Info: Total interconnect delay = 10.327 ns ( 66.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.440 ns" { sec[5] hc164_driver:hc164_driver_inst|Mux2~38 hc164_driver:hc164_driver_inst|WideOr2~56 hc164_driver:hc164_driver_inst|WideOr2~57 hc164_driver:hc164_driver_inst|WideOr2~58 hc164_driver:hc164_driver_inst|WideOr2~59 hc164_driver:hc164_driver_inst|Mux5~74 hc164_driver:hc164_driver_inst|Mux5~77 HC_SI } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.440 ns" { sec[5] {} hc164_driver:hc164_driver_inst|Mux2~38 {} hc164_driver:hc164_driver_inst|WideOr2~56 {} hc164_driver:hc164_driver_inst|WideOr2~57 {} hc164_driver:hc164_driver_inst|WideOr2~58 {} hc164_driver:hc164_driver_inst|WideOr2~59 {} hc164_driver:hc164_driver_inst|Mux5~74 {} hc164_driver:hc164_driver_inst|Mux5~77 {} HC_SI {} } { 0.000ns 1.972ns 0.723ns 0.726ns 1.808ns 0.709ns 0.712ns 1.223ns 2.454ns } { 0.000ns 0.740ns 0.200ns 0.200ns 0.200ns 0.200ns 0.740ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.532 ns" { clk i2c_drive:i2c_drive|idle_state sec[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.532 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|idle_state {} sec[5] {} } { 0.000ns 0.000ns 4.442ns 2.746ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.440 ns" { sec[5] hc164_driver:hc164_driver_inst|Mux2~38 hc164_driver:hc164_driver_inst|WideOr2~56 hc164_driver:hc164_driver_inst|WideOr2~57 hc164_driver:hc164_driver_inst|WideOr2~58 hc164_driver:hc164_driver_inst|WideOr2~59 hc164_driver:hc164_driver_inst|Mux5~74 hc164_driver:hc164_driver_inst|Mux5~77 HC_SI } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.440 ns" { sec[5] {} hc164_driver:hc164_driver_inst|Mux2~38 {} hc164_driver:hc164_driver_inst|WideOr2~56 {} hc164_driver:hc164_driver_inst|WideOr2~57 {} hc164_driver:hc164_driver_inst|WideOr2~58 {} hc164_driver:hc164_driver_inst|WideOr2~59 {} hc164_driver:hc164_driver_inst|Mux5~74 {} hc164_driver:hc164_driver_inst|Mux5~77 {} HC_SI {} } { 0.000ns 1.972ns 0.723ns 0.726ns 1.808ns 0.709ns 0.712ns 1.223ns 2.454ns } { 0.000ns 0.740ns 0.200ns 0.200ns 0.200ns 0.200ns 0.740ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "i2c_drive:i2c_drive\|tmp_data\[0\] RTC_SDA clk 0.940 ns register " "Info: th for register \"i2c_drive:i2c_drive\|tmp_data\[0\]\" (data pin = \"RTC_SDA\", clock pin = \"clk\") is 0.940 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.492 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 74 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 74; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RTC_TOP.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/RTC_TOP.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.442 ns) + CELL(0.918 ns) 6.492 ns i2c_drive:i2c_drive\|tmp_data\[0\] 2 REG LC_X5_Y4_N6 5 " "Info: 2: + IC(4.442 ns) + CELL(0.918 ns) = 6.492 ns; Loc. = LC_X5_Y4_N6; Fanout = 5; REG Node = 'i2c_drive:i2c_drive\|tmp_data\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.360 ns" { clk i2c_drive:i2c_drive|tmp_data[0] } "NODE_NAME" } } { "i2c_drive.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/i2c_drive.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.58 % ) " "Info: Total cell delay = 2.050 ns ( 31.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.442 ns ( 68.42 % ) " "Info: Total interconnect delay = 4.442 ns ( 68.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { clk i2c_drive:i2c_drive|tmp_data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|tmp_data[0] {} } { 0.000ns 0.000ns 4.442ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "i2c_drive.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/i2c_drive.v" 158 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.773 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RTC_SDA 1 PIN PIN_70 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_70; Fanout = 1; PIN Node = 'RTC_SDA'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RTC_SDA } "NODE_NAME" } } { "RTC_TOP.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/RTC_TOP.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns RTC_SDA~0 2 COMB IOC_X8_Y4_N4 7 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X8_Y4_N4; Fanout = 7; COMB Node = 'RTC_SDA~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { RTC_SDA RTC_SDA~0 } "NODE_NAME" } } { "RTC_TOP.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/RTC_TOP.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.050 ns) + CELL(0.591 ns) 5.773 ns i2c_drive:i2c_drive\|tmp_data\[0\] 3 REG LC_X5_Y4_N6 5 " "Info: 3: + IC(4.050 ns) + CELL(0.591 ns) = 5.773 ns; Loc. = LC_X5_Y4_N6; Fanout = 5; REG Node = 'i2c_drive:i2c_drive\|tmp_data\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.641 ns" { RTC_SDA~0 i2c_drive:i2c_drive|tmp_data[0] } "NODE_NAME" } } { "i2c_drive.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX15/RTC/i2c_drive.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 29.85 % ) " "Info: Total cell delay = 1.723 ns ( 29.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.050 ns ( 70.15 % ) " "Info: Total interconnect delay = 4.050 ns ( 70.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.773 ns" { RTC_SDA RTC_SDA~0 i2c_drive:i2c_drive|tmp_data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.773 ns" { RTC_SDA {} RTC_SDA~0 {} i2c_drive:i2c_drive|tmp_data[0] {} } { 0.000ns 0.000ns 4.050ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { clk i2c_drive:i2c_drive|tmp_data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { clk {} clk~combout {} i2c_drive:i2c_drive|tmp_data[0] {} } { 0.000ns 0.000ns 4.442ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.773 ns" { RTC_SDA RTC_SDA~0 i2c_drive:i2c_drive|tmp_data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.773 ns" { RTC_SDA {} RTC_SDA~0 {} i2c_drive:i2c_drive|tmp_data[0] {} } { 0.000ns 0.000ns 4.050ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "111 " "Info: Allocated 111 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 28 08:39:26 2011 " "Info: Processing ended: Mon Nov 28 08:39:26 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
