Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Mar 10 21:09:47 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file kyberBD_wrapper_timing_summary_routed.rpt -pb kyberBD_wrapper_timing_summary_routed.pb -rpx kyberBD_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : kyberBD_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.978        0.000                      0                10215        0.032        0.000                      0                10215        4.020        0.000                       0                  5077  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.978        0.000                      0                10215        0.032        0.000                      0                10215        4.020        0.000                       0                  5077  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.978ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.978ns  (required time - arrival time)
  Source:                 kyberBD_i/signal_multiplexer_1/U0/s_en0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/barrett_reduce_1/U0/ARG/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.842ns (20.110%)  route 3.345ns (79.890%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 12.779 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.660     2.968    kyberBD_i/signal_multiplexer_1/U0/clk
    SLICE_X17Y28         FDRE                                         r  kyberBD_i/signal_multiplexer_1/U0/s_en0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.419     3.387 r  kyberBD_i/signal_multiplexer_1/U0/s_en0_reg/Q
                         net (fo=34, routed)          1.473     4.860    kyberBD_i/signal_multiplexer_1/U0/s_en0
    SLICE_X28Y30         LUT6 (Prop_lut6_I3_O)        0.299     5.159 r  kyberBD_i/signal_multiplexer_1/U0/data[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.452     5.611    kyberBD_i/signal_multiplexer_1/U0/data[10]_INST_0_i_1_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.735 r  kyberBD_i/signal_multiplexer_1/U0/data[10]_INST_0/O
                         net (fo=2, routed)           1.420     7.155    kyberBD_i/barrett_reduce_1/U0/data_in[10]
    DSP48_X0Y12          DSP48E1                                      r  kyberBD_i/barrett_reduce_1/U0/ARG/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.587    12.779    kyberBD_i/barrett_reduce_1/U0/clk
    DSP48_X0Y12          DSP48E1                                      r  kyberBD_i/barrett_reduce_1/U0/ARG/CLK
                         clock pessimism              0.230    13.010    
                         clock uncertainty           -0.154    12.855    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.722     9.133    kyberBD_i/barrett_reduce_1/U0/ARG
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -7.155    
  -------------------------------------------------------------------
                         slack                                  1.978    

Slack (MET) :             2.148ns  (required time - arrival time)
  Source:                 kyberBD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/polyvec_invntt_0/U0/s_bram_doa_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.100ns  (logic 0.580ns (8.169%)  route 6.520ns (91.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.671     2.979    kyberBD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y10         FDRE                                         r  kyberBD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y10         FDRE (Prop_fdre_C_Q)         0.456     3.435 f  kyberBD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=459, routed)         3.050     6.485    kyberBD_i/polyvec_invntt_0/U0/aresetn
    SLICE_X5Y15          LUT1 (Prop_lut1_I0_O)        0.124     6.609 r  kyberBD_i/polyvec_invntt_0/U0/s_bram_ena_i_1/O
                         net (fo=249, routed)         3.470    10.079    kyberBD_i/polyvec_invntt_0/U0/s_bram_ena_i_1_n_0
    SLICE_X28Y25         FDRE                                         r  kyberBD_i/polyvec_invntt_0/U0/s_bram_doa_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.482    12.674    kyberBD_i/polyvec_invntt_0/U0/clk
    SLICE_X28Y25         FDRE                                         r  kyberBD_i/polyvec_invntt_0/U0/s_bram_doa_reg[21]/C
                         clock pessimism              0.230    12.905    
                         clock uncertainty           -0.154    12.751    
    SLICE_X28Y25         FDRE (Setup_fdre_C_R)       -0.524    12.227    kyberBD_i/polyvec_invntt_0/U0/s_bram_doa_reg[21]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  2.148    

Slack (MET) :             2.148ns  (required time - arrival time)
  Source:                 kyberBD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/polyvec_invntt_0/U0/s_bram_doa_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.100ns  (logic 0.580ns (8.169%)  route 6.520ns (91.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.671     2.979    kyberBD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y10         FDRE                                         r  kyberBD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y10         FDRE (Prop_fdre_C_Q)         0.456     3.435 f  kyberBD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=459, routed)         3.050     6.485    kyberBD_i/polyvec_invntt_0/U0/aresetn
    SLICE_X5Y15          LUT1 (Prop_lut1_I0_O)        0.124     6.609 r  kyberBD_i/polyvec_invntt_0/U0/s_bram_ena_i_1/O
                         net (fo=249, routed)         3.470    10.079    kyberBD_i/polyvec_invntt_0/U0/s_bram_ena_i_1_n_0
    SLICE_X28Y25         FDRE                                         r  kyberBD_i/polyvec_invntt_0/U0/s_bram_doa_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.482    12.674    kyberBD_i/polyvec_invntt_0/U0/clk
    SLICE_X28Y25         FDRE                                         r  kyberBD_i/polyvec_invntt_0/U0/s_bram_doa_reg[22]/C
                         clock pessimism              0.230    12.905    
                         clock uncertainty           -0.154    12.751    
    SLICE_X28Y25         FDRE (Setup_fdre_C_R)       -0.524    12.227    kyberBD_i/polyvec_invntt_0/U0/s_bram_doa_reg[22]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  2.148    

Slack (MET) :             2.148ns  (required time - arrival time)
  Source:                 kyberBD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/polyvec_invntt_0/U0/s_bram_doa_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.100ns  (logic 0.580ns (8.169%)  route 6.520ns (91.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.671     2.979    kyberBD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y10         FDRE                                         r  kyberBD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y10         FDRE (Prop_fdre_C_Q)         0.456     3.435 f  kyberBD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=459, routed)         3.050     6.485    kyberBD_i/polyvec_invntt_0/U0/aresetn
    SLICE_X5Y15          LUT1 (Prop_lut1_I0_O)        0.124     6.609 r  kyberBD_i/polyvec_invntt_0/U0/s_bram_ena_i_1/O
                         net (fo=249, routed)         3.470    10.079    kyberBD_i/polyvec_invntt_0/U0/s_bram_ena_i_1_n_0
    SLICE_X28Y25         FDRE                                         r  kyberBD_i/polyvec_invntt_0/U0/s_bram_doa_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.482    12.674    kyberBD_i/polyvec_invntt_0/U0/clk
    SLICE_X28Y25         FDRE                                         r  kyberBD_i/polyvec_invntt_0/U0/s_bram_doa_reg[23]/C
                         clock pessimism              0.230    12.905    
                         clock uncertainty           -0.154    12.751    
    SLICE_X28Y25         FDRE (Setup_fdre_C_R)       -0.524    12.227    kyberBD_i/polyvec_invntt_0/U0/s_bram_doa_reg[23]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  2.148    

Slack (MET) :             2.148ns  (required time - arrival time)
  Source:                 kyberBD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/polyvec_invntt_0/U0/s_bram_dob_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.100ns  (logic 0.580ns (8.169%)  route 6.520ns (91.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.671     2.979    kyberBD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y10         FDRE                                         r  kyberBD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y10         FDRE (Prop_fdre_C_Q)         0.456     3.435 f  kyberBD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=459, routed)         3.050     6.485    kyberBD_i/polyvec_invntt_0/U0/aresetn
    SLICE_X5Y15          LUT1 (Prop_lut1_I0_O)        0.124     6.609 r  kyberBD_i/polyvec_invntt_0/U0/s_bram_ena_i_1/O
                         net (fo=249, routed)         3.470    10.079    kyberBD_i/polyvec_invntt_0/U0/s_bram_ena_i_1_n_0
    SLICE_X28Y25         FDRE                                         r  kyberBD_i/polyvec_invntt_0/U0/s_bram_dob_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.482    12.674    kyberBD_i/polyvec_invntt_0/U0/clk
    SLICE_X28Y25         FDRE                                         r  kyberBD_i/polyvec_invntt_0/U0/s_bram_dob_reg[21]/C
                         clock pessimism              0.230    12.905    
                         clock uncertainty           -0.154    12.751    
    SLICE_X28Y25         FDRE (Setup_fdre_C_R)       -0.524    12.227    kyberBD_i/polyvec_invntt_0/U0/s_bram_dob_reg[21]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  2.148    

Slack (MET) :             2.148ns  (required time - arrival time)
  Source:                 kyberBD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/polyvec_invntt_0/U0/s_data1_to_barrett_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.100ns  (logic 0.580ns (8.169%)  route 6.520ns (91.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.671     2.979    kyberBD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y10         FDRE                                         r  kyberBD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y10         FDRE (Prop_fdre_C_Q)         0.456     3.435 f  kyberBD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=459, routed)         3.050     6.485    kyberBD_i/polyvec_invntt_0/U0/aresetn
    SLICE_X5Y15          LUT1 (Prop_lut1_I0_O)        0.124     6.609 r  kyberBD_i/polyvec_invntt_0/U0/s_bram_ena_i_1/O
                         net (fo=249, routed)         3.470    10.079    kyberBD_i/polyvec_invntt_0/U0/s_bram_ena_i_1_n_0
    SLICE_X28Y25         FDRE                                         r  kyberBD_i/polyvec_invntt_0/U0/s_data1_to_barrett_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.482    12.674    kyberBD_i/polyvec_invntt_0/U0/clk
    SLICE_X28Y25         FDRE                                         r  kyberBD_i/polyvec_invntt_0/U0/s_data1_to_barrett_reg[4]/C
                         clock pessimism              0.230    12.905    
                         clock uncertainty           -0.154    12.751    
    SLICE_X28Y25         FDRE (Setup_fdre_C_R)       -0.524    12.227    kyberBD_i/polyvec_invntt_0/U0/s_data1_to_barrett_reg[4]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  2.148    

Slack (MET) :             2.148ns  (required time - arrival time)
  Source:                 kyberBD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/polyvec_invntt_0/U0/s_data1_to_barrett_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.100ns  (logic 0.580ns (8.169%)  route 6.520ns (91.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.671     2.979    kyberBD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y10         FDRE                                         r  kyberBD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y10         FDRE (Prop_fdre_C_Q)         0.456     3.435 f  kyberBD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=459, routed)         3.050     6.485    kyberBD_i/polyvec_invntt_0/U0/aresetn
    SLICE_X5Y15          LUT1 (Prop_lut1_I0_O)        0.124     6.609 r  kyberBD_i/polyvec_invntt_0/U0/s_bram_ena_i_1/O
                         net (fo=249, routed)         3.470    10.079    kyberBD_i/polyvec_invntt_0/U0/s_bram_ena_i_1_n_0
    SLICE_X28Y25         FDRE                                         r  kyberBD_i/polyvec_invntt_0/U0/s_data1_to_barrett_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.482    12.674    kyberBD_i/polyvec_invntt_0/U0/clk
    SLICE_X28Y25         FDRE                                         r  kyberBD_i/polyvec_invntt_0/U0/s_data1_to_barrett_reg[5]/C
                         clock pessimism              0.230    12.905    
                         clock uncertainty           -0.154    12.751    
    SLICE_X28Y25         FDRE (Setup_fdre_C_R)       -0.524    12.227    kyberBD_i/polyvec_invntt_0/U0/s_data1_to_barrett_reg[5]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  2.148    

Slack (MET) :             2.148ns  (required time - arrival time)
  Source:                 kyberBD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/polyvec_invntt_0/U0/s_data1_to_barrett_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.100ns  (logic 0.580ns (8.169%)  route 6.520ns (91.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.671     2.979    kyberBD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y10         FDRE                                         r  kyberBD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y10         FDRE (Prop_fdre_C_Q)         0.456     3.435 f  kyberBD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=459, routed)         3.050     6.485    kyberBD_i/polyvec_invntt_0/U0/aresetn
    SLICE_X5Y15          LUT1 (Prop_lut1_I0_O)        0.124     6.609 r  kyberBD_i/polyvec_invntt_0/U0/s_bram_ena_i_1/O
                         net (fo=249, routed)         3.470    10.079    kyberBD_i/polyvec_invntt_0/U0/s_bram_ena_i_1_n_0
    SLICE_X28Y25         FDRE                                         r  kyberBD_i/polyvec_invntt_0/U0/s_data1_to_barrett_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.482    12.674    kyberBD_i/polyvec_invntt_0/U0/clk
    SLICE_X28Y25         FDRE                                         r  kyberBD_i/polyvec_invntt_0/U0/s_data1_to_barrett_reg[6]/C
                         clock pessimism              0.230    12.905    
                         clock uncertainty           -0.154    12.751    
    SLICE_X28Y25         FDRE (Setup_fdre_C_R)       -0.524    12.227    kyberBD_i/polyvec_invntt_0/U0/s_data1_to_barrett_reg[6]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  2.148    

Slack (MET) :             2.148ns  (required time - arrival time)
  Source:                 kyberBD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/polyvec_invntt_0/U0/s_data1_to_barrett_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.100ns  (logic 0.580ns (8.169%)  route 6.520ns (91.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.671     2.979    kyberBD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y10         FDRE                                         r  kyberBD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y10         FDRE (Prop_fdre_C_Q)         0.456     3.435 f  kyberBD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=459, routed)         3.050     6.485    kyberBD_i/polyvec_invntt_0/U0/aresetn
    SLICE_X5Y15          LUT1 (Prop_lut1_I0_O)        0.124     6.609 r  kyberBD_i/polyvec_invntt_0/U0/s_bram_ena_i_1/O
                         net (fo=249, routed)         3.470    10.079    kyberBD_i/polyvec_invntt_0/U0/s_bram_ena_i_1_n_0
    SLICE_X28Y25         FDRE                                         r  kyberBD_i/polyvec_invntt_0/U0/s_data1_to_barrett_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.482    12.674    kyberBD_i/polyvec_invntt_0/U0/clk
    SLICE_X28Y25         FDRE                                         r  kyberBD_i/polyvec_invntt_0/U0/s_data1_to_barrett_reg[7]/C
                         clock pessimism              0.230    12.905    
                         clock uncertainty           -0.154    12.751    
    SLICE_X28Y25         FDRE (Setup_fdre_C_R)       -0.524    12.227    kyberBD_i/polyvec_invntt_0/U0/s_data1_to_barrett_reg[7]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  2.148    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 kyberBD_i/signal_multiplexer_1/U0/s_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/barrett_reduce_1/U0/ARG/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.704ns (17.892%)  route 3.231ns (82.108%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 12.779 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.660     2.968    kyberBD_i/signal_multiplexer_1/U0/clk
    SLICE_X17Y28         FDRE                                         r  kyberBD_i/signal_multiplexer_1/U0/s_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  kyberBD_i/signal_multiplexer_1/U0/s_data1_reg[0]/Q
                         net (fo=1, routed)           1.528     4.952    kyberBD_i/signal_multiplexer_1/U0/s_data1_reg_n_0_[0]
    SLICE_X28Y28         LUT6 (Prop_lut6_I2_O)        0.124     5.076 r  kyberBD_i/signal_multiplexer_1/U0/data[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.417     5.493    kyberBD_i/signal_multiplexer_1/U0/data[0]_INST_0_i_1_n_0
    SLICE_X28Y29         LUT6 (Prop_lut6_I5_O)        0.124     5.617 r  kyberBD_i/signal_multiplexer_1/U0/data[0]_INST_0/O
                         net (fo=2, routed)           1.285     6.903    kyberBD_i/barrett_reduce_1/U0/data_in[0]
    DSP48_X0Y12          DSP48E1                                      r  kyberBD_i/barrett_reduce_1/U0/ARG/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.587    12.779    kyberBD_i/barrett_reduce_1/U0/clk
    DSP48_X0Y12          DSP48E1                                      r  kyberBD_i/barrett_reduce_1/U0/ARG/CLK
                         clock pessimism              0.230    13.010    
                         clock uncertainty           -0.154    12.855    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722     9.133    kyberBD_i/barrett_reduce_1/U0/ARG
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -6.903    
  -------------------------------------------------------------------
                         slack                                  2.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_ntt_0/U0/s_bram_dob_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/polyvec_ntt_0/U0/s_bram_dob_vec_reg[8][24]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.921%)  route 0.219ns (63.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.547     0.888    kyberBD_i/polyvec_ntt_0/U0/clk
    SLICE_X22Y25         FDRE                                         r  kyberBD_i/polyvec_ntt_0/U0/s_bram_dob_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  kyberBD_i/polyvec_ntt_0/U0/s_bram_dob_reg[24]/Q
                         net (fo=1, routed)           0.219     1.234    kyberBD_i/polyvec_ntt_0/U0/s_bram_dob[24]
    SLICE_X20Y28         SRL16E                                       r  kyberBD_i/polyvec_ntt_0/U0/s_bram_dob_vec_reg[8][24]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.818     1.188    kyberBD_i/polyvec_ntt_0/U0/clk
    SLICE_X20Y28         SRL16E                                       r  kyberBD_i/polyvec_ntt_0/U0/s_bram_dob_vec_reg[8][24]_srl9/CLK
                         clock pessimism             -0.034     1.154    
    SLICE_X20Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.048     1.202    kyberBD_i/polyvec_ntt_0/U0/s_bram_dob_vec_reg[8][24]_srl9
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_invntt_0/U0/s_coeff_from_fqmul1_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/polyvec_invntt_0/U0/s_bram_dia_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.622%)  route 0.224ns (61.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.548     0.889    kyberBD_i/polyvec_invntt_0/U0/clk
    SLICE_X23Y26         FDRE                                         r  kyberBD_i/polyvec_invntt_0/U0/s_coeff_from_fqmul1_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  kyberBD_i/polyvec_invntt_0/U0/s_coeff_from_fqmul1_reg[0][2]/Q
                         net (fo=2, routed)           0.224     1.254    kyberBD_i/polyvec_invntt_0/U0/s_coeff_from_fqmul1_reg[0][2]
    SLICE_X21Y29         FDRE                                         r  kyberBD_i/polyvec_invntt_0/U0/s_bram_dia_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.819     1.189    kyberBD_i/polyvec_invntt_0/U0/clk
    SLICE_X21Y29         FDRE                                         r  kyberBD_i/polyvec_invntt_0/U0/s_bram_dia_reg[18]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X21Y29         FDRE (Hold_fdre_C_D)         0.066     1.221    kyberBD_i/polyvec_invntt_0/U0/s_bram_dia_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_dob_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_dob_vec_reg[16][8]_srl17/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.537%)  route 0.113ns (44.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.555     0.896    kyberBD_i/polyvec_basemul_acc_0/U0/clk
    SLICE_X15Y19         FDRE                                         r  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_dob_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_dob_reg[8]/Q
                         net (fo=1, routed)           0.113     1.149    kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_dob[8]
    SLICE_X16Y18         SRLC32E                                      r  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_dob_vec_reg[16][8]_srl17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.822     1.192    kyberBD_i/polyvec_basemul_acc_0/U0/clk
    SLICE_X16Y18         SRLC32E                                      r  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_dob_vec_reg[16][8]_srl17/CLK
                         clock pessimism             -0.262     0.930    
    SLICE_X16Y18         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.113    kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_dob_vec_reg[16][8]_srl17
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff1_to_fqmul2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/signal_multiplexer_16/U0/s_data0b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.155%)  route 0.229ns (61.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.561     0.901    kyberBD_i/polyvec_basemul_acc_0/U0/clk
    SLICE_X19Y11         FDRE                                         r  kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff1_to_fqmul2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y11         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff1_to_fqmul2_reg[7]/Q
                         net (fo=1, routed)           0.229     1.271    kyberBD_i/signal_multiplexer_16/U0/data0b[7]
    SLICE_X22Y11         FDRE                                         r  kyberBD_i/signal_multiplexer_16/U0/s_data0b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.826     1.196    kyberBD_i/signal_multiplexer_16/U0/clk
    SLICE_X22Y11         FDRE                                         r  kyberBD_i/signal_multiplexer_16/U0/s_data0b_reg[7]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X22Y11         FDRE (Hold_fdre_C_D)         0.072     1.234    kyberBD_i/signal_multiplexer_16/U0/s_data0b_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/signal_multiplexer_16/U0/s_data0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.024%)  route 0.230ns (61.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.559     0.900    kyberBD_i/polyvec_basemul_acc_0/U0/clk
    SLICE_X19Y13         FDRE                                         r  kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul2_reg[0]/Q
                         net (fo=1, routed)           0.230     1.270    kyberBD_i/signal_multiplexer_16/U0/data0[0]
    SLICE_X22Y11         FDRE                                         r  kyberBD_i/signal_multiplexer_16/U0/s_data0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.826     1.196    kyberBD_i/signal_multiplexer_16/U0/clk
    SLICE_X22Y11         FDRE                                         r  kyberBD_i/signal_multiplexer_16/U0/s_data0_reg[0]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X22Y11         FDRE (Hold_fdre_C_D)         0.070     1.232    kyberBD_i/signal_multiplexer_16/U0/s_data0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/signal_multiplexer_16/U0/s_data0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.876%)  route 0.231ns (62.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.560     0.901    kyberBD_i/polyvec_basemul_acc_0/U0/clk
    SLICE_X17Y12         FDRE                                         r  kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y12         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  kyberBD_i/polyvec_basemul_acc_0/U0/s_coeff0_to_fqmul2_reg[15]/Q
                         net (fo=1, routed)           0.231     1.273    kyberBD_i/signal_multiplexer_16/U0/data0[15]
    SLICE_X25Y12         FDRE                                         r  kyberBD_i/signal_multiplexer_16/U0/s_data0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.824     1.194    kyberBD_i/signal_multiplexer_16/U0/clk
    SLICE_X25Y12         FDRE                                         r  kyberBD_i/signal_multiplexer_16/U0/s_data0_reg[15]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X25Y12         FDRE (Hold_fdre_C_D)         0.070     1.230    kyberBD_i/signal_multiplexer_16/U0/s_data0_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_invntt_0/U0/s_coeff_from_fqmul1_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/polyvec_invntt_0/U0/s_bram_dia_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.313%)  route 0.237ns (62.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.547     0.888    kyberBD_i/polyvec_invntt_0/U0/clk
    SLICE_X25Y25         FDRE                                         r  kyberBD_i/polyvec_invntt_0/U0/s_coeff_from_fqmul1_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  kyberBD_i/polyvec_invntt_0/U0/s_coeff_from_fqmul1_reg[0][0]/Q
                         net (fo=2, routed)           0.237     1.265    kyberBD_i/polyvec_invntt_0/U0/s_coeff_from_fqmul1_reg[0][0]
    SLICE_X18Y26         FDRE                                         r  kyberBD_i/polyvec_invntt_0/U0/s_bram_dia_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.816     1.186    kyberBD_i/polyvec_invntt_0/U0/clk
    SLICE_X18Y26         FDRE                                         r  kyberBD_i/polyvec_invntt_0/U0/s_bram_dia_reg[16]/C
                         clock pessimism             -0.034     1.152    
    SLICE_X18Y26         FDRE (Hold_fdre_C_D)         0.070     1.222    kyberBD_i/polyvec_invntt_0/U0/s_bram_dia_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_ntt_0/U0/s_bram_dob_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/polyvec_ntt_0/U0/s_bram_dob_vec_reg[8][26]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.450%)  route 0.223ns (63.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.547     0.888    kyberBD_i/polyvec_ntt_0/U0/clk
    SLICE_X22Y25         FDRE                                         r  kyberBD_i/polyvec_ntt_0/U0/s_bram_dob_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  kyberBD_i/polyvec_ntt_0/U0/s_bram_dob_reg[26]/Q
                         net (fo=1, routed)           0.223     1.239    kyberBD_i/polyvec_ntt_0/U0/s_bram_dob[26]
    SLICE_X20Y28         SRL16E                                       r  kyberBD_i/polyvec_ntt_0/U0/s_bram_dob_vec_reg[8][26]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.818     1.188    kyberBD_i/polyvec_ntt_0/U0/clk
    SLICE_X20Y28         SRL16E                                       r  kyberBD_i/polyvec_ntt_0/U0/s_bram_dob_vec_reg[8][26]_srl9/CLK
                         clock pessimism             -0.034     1.154    
    SLICE_X20Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.041     1.195    kyberBD_i/polyvec_ntt_0/U0/s_bram_dob_vec_reg[8][26]_srl9
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_basemul_acc_0/U0/s_data1_to_barrett_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/signal_multiplexer_1/U0/s_data1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.994%)  route 0.230ns (62.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.555     0.896    kyberBD_i/polyvec_basemul_acc_0/U0/clk
    SLICE_X15Y30         FDRE                                         r  kyberBD_i/polyvec_basemul_acc_0/U0/s_data1_to_barrett_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  kyberBD_i/polyvec_basemul_acc_0/U0/s_data1_to_barrett_reg[15]/Q
                         net (fo=1, routed)           0.230     1.267    kyberBD_i/signal_multiplexer_1/U0/data1[15]
    SLICE_X25Y31         FDRE                                         r  kyberBD_i/signal_multiplexer_1/U0/s_data1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.819     1.189    kyberBD_i/signal_multiplexer_1/U0/clk
    SLICE_X25Y31         FDRE                                         r  kyberBD_i/signal_multiplexer_1/U0/s_data1_reg[15]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X25Y31         FDRE (Hold_fdre_C_D)         0.066     1.221    kyberBD_i/signal_multiplexer_1/U0/s_data1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 kyberBD_i/polyvec_invntt_0/U0/s_coeff_from_fqmul0_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kyberBD_i/polyvec_invntt_0/U0/s_bram_dia_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.047%)  route 0.240ns (62.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.547     0.888    kyberBD_i/polyvec_invntt_0/U0/clk
    SLICE_X25Y24         FDRE                                         r  kyberBD_i/polyvec_invntt_0/U0/s_coeff_from_fqmul0_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  kyberBD_i/polyvec_invntt_0/U0/s_coeff_from_fqmul0_reg[0][3]/Q
                         net (fo=2, routed)           0.240     1.268    kyberBD_i/polyvec_invntt_0/U0/s_coeff_from_fqmul0_reg[0][3]
    SLICE_X21Y25         FDRE                                         r  kyberBD_i/polyvec_invntt_0/U0/s_bram_dia_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    kyberBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  kyberBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.814     1.184    kyberBD_i/polyvec_invntt_0/U0/clk
    SLICE_X21Y25         FDRE                                         r  kyberBD_i/polyvec_invntt_0/U0/s_bram_dia_reg[3]/C
                         clock pessimism             -0.034     1.150    
    SLICE_X21Y25         FDRE (Hold_fdre_C_D)         0.066     1.216    kyberBD_i/polyvec_invntt_0/U0/s_bram_dia_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { kyberBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y7    kyberBD_i/poly_tomont_0/U0/s_do_lower_mont_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y0    kyberBD_i/montgomery_reduction_1/U0/t_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y2    kyberBD_i/montgomery_reduction_2/U0/t_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y13   kyberBD_i/montgomery_reduction_3/U0/t_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y5    kyberBD_i/montgomery_reduction_5/U0/t_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y5    kyberBD_i/montgomery_reduction_0/U0/t_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y7    kyberBD_i/montgomery_reduction_4/U0/t_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y2    kyberBD_i/poly_tomont_0/U0/s_do_upper_mont_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4   kyberBD_i/dual_bram_0/U0/bram_v1_0_S00_AXI_inst/true_dual_bram_inst0/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4   kyberBD_i/dual_bram_0/U0/bram_v1_0_S00_AXI_inst/true_dual_bram_inst0/RAM_reg_0/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y25  kyberBD_i/polyvec_basemul_acc_0/U0/s_fqmul3_vec_reg[7][0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y25  kyberBD_i/polyvec_basemul_acc_0/U0/s_fqmul3_vec_reg[7][1]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y25  kyberBD_i/polyvec_basemul_acc_0/U0/s_fqmul3_vec_reg[7][2]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y25  kyberBD_i/polyvec_basemul_acc_0/U0/s_fqmul3_vec_reg[7][3]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y25  kyberBD_i/polyvec_basemul_acc_0/U0/s_fqmul3_vec_reg[7][4]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y25  kyberBD_i/polyvec_basemul_acc_0/U0/s_fqmul3_vec_reg[7][5]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y25  kyberBD_i/polyvec_basemul_acc_0/U0/s_fqmul3_vec_reg[7][6]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y25  kyberBD_i/polyvec_basemul_acc_0/U0/s_fqmul3_vec_reg[7][7]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y24  kyberBD_i/polyvec_basemul_acc_0/U0/s_fqmul4_vec_reg[7][0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y24  kyberBD_i/polyvec_basemul_acc_0/U0/s_fqmul4_vec_reg[7][1]_srl8/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X20Y11  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[16][17]_srl17/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X16Y11  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[16][19]_srl17/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X20Y11  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[16][20]_srl17/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X16Y11  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[16][21]_srl17/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X16Y11  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[16][22]_srl17/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X20Y11  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[16][23]_srl17/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X20Y11  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_doa_vec_reg[16][24]_srl17/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X16Y11  kyberBD_i/polyvec_basemul_acc_0/U0/s_bram_read_dob_vec_reg[16][2]_srl17/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y41   kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y41   kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



