{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732431367244 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732431367245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 24 14:56:07 2024 " "Processing started: Sun Nov 24 14:56:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732431367245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732431367245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pwm_breath_led -c pwm_breath_led " "Command: quartus_map --read_settings_files=on --write_settings_files=off pwm_breath_led -c pwm_breath_led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732431367245 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1732431367485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/zijituozhan/pwm_breath_led/rtl/top_pwm_breath_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/pwm_breath_led/rtl/top_pwm_breath_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_pwm_breath_led " "Found entity 1: top_pwm_breath_led" {  } { { "../rtl/top_pwm_breath_led.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/pwm_breath_led/rtl/top_pwm_breath_led.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732431367520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732431367520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/zijituozhan/pwm_breath_led/rtl/pwm_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/pwm_breath_led/rtl/pwm_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_generator " "Found entity 1: pwm_generator" {  } { { "../rtl/pwm_generator.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/pwm_breath_led/rtl/pwm_generator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732431367524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732431367524 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "pwm_generator pwm_generator.v(31) " "Verilog HDL Parameter Declaration warning at pwm_generator.v(31): Parameter Declaration in module \"pwm_generator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/pwm_generator.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/pwm_breath_led/rtl/pwm_generator.v" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1732431367524 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "pwm_generator pwm_generator.v(40) " "Verilog HDL Parameter Declaration warning at pwm_generator.v(40): Parameter Declaration in module \"pwm_generator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/pwm_generator.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/pwm_breath_led/rtl/pwm_generator.v" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1732431367524 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_pwm_breath_led " "Elaborating entity \"top_pwm_breath_led\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1732431367548 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 top_pwm_breath_led.v(22) " "Verilog HDL assignment warning at top_pwm_breath_led.v(22): truncated value with size 32 to match size of target (26)" {  } { { "../rtl/top_pwm_breath_led.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/pwm_breath_led/rtl/top_pwm_breath_led.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732431367549 "|top_pwm_breath_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 top_pwm_breath_led.v(38) " "Verilog HDL assignment warning at top_pwm_breath_led.v(38): truncated value with size 32 to match size of target (26)" {  } { { "../rtl/top_pwm_breath_led.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/pwm_breath_led/rtl/top_pwm_breath_led.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732431367549 "|top_pwm_breath_led"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_generator pwm_generator:pwm_generator_inst " "Elaborating entity \"pwm_generator\" for hierarchy \"pwm_generator:pwm_generator_inst\"" {  } { { "../rtl/top_pwm_breath_led.v" "pwm_generator_inst" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/pwm_breath_led/rtl/top_pwm_breath_led.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732431367563 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 pwm_generator.v(35) " "Verilog HDL assignment warning at pwm_generator.v(35): truncated value with size 32 to match size of target (26)" {  } { { "../rtl/pwm_generator.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/pwm_breath_led/rtl/pwm_generator.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732431367563 "|top_pwm_breath_led|pwm_generator:pwm_generator_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 pwm_generator.v(116) " "Verilog HDL assignment warning at pwm_generator.v(116): truncated value with size 32 to match size of target (26)" {  } { { "../rtl/pwm_generator.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/pwm_breath_led/rtl/pwm_generator.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732431367564 "|top_pwm_breath_led|pwm_generator:pwm_generator_inst"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1732431367876 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/top_pwm_breath_led.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/pwm_breath_led/rtl/top_pwm_breath_led.v" 34 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1732431367886 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1732431367886 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|pwmout pwm_generator:pwm_generator_inst\|pwmout~_emulated pwm_generator:pwm_generator_inst\|pwmout~1 " "Register \"pwm_generator:pwm_generator_inst\|pwmout\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|pwmout~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|pwmout~1\"" {  } { { "../rtl/pwm_generator.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/pwm_breath_led/rtl/pwm_generator.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1732431367886 "|top_pwm_breath_led|pwm_generator:pwm_generator_inst|pwmout"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1732431367886 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1732431367984 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "54 " "54 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1732431368088 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1732431368178 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732431368178 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1732431368210 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1732431368210 ""} { "Info" "ICUT_CUT_TM_LCELLS" "107 " "Implemented 107 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1732431368210 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1732431368210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4624 " "Peak virtual memory: 4624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732431368227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 24 14:56:08 2024 " "Processing ended: Sun Nov 24 14:56:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732431368227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732431368227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732431368227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732431368227 ""}
