

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Fri May 10 12:40:50 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_23 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       80|       80|  0.800 us|  0.800 us|   81|   81|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 39 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 40 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add8118_loc = alloca i64 1"   --->   Operation 41 'alloca' 'add8118_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%arg1_r = alloca i64 1" [d3.cpp:11]   --->   Operation 42 'alloca' 'arg1_r' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%out1_w = alloca i64 1" [d3.cpp:12]   --->   Operation 43 'alloca' 'out1_w' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%arr = alloca i64 1" [d3.cpp:13]   --->   Operation 44 'alloca' 'arr' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d3.cpp:17]   --->   Operation 45 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d3.cpp:126]   --->   Operation 46 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i62 %trunc_ln" [d3.cpp:17]   --->   Operation 47 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln17" [d3.cpp:17]   --->   Operation 48 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 49 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 50 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 50 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 51 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 51 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 52 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 52 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 53 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 53 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 54 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 54 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 55 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 55 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 56 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 56 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 58 [2/2] (0.00ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln, i32 %arg1_r" [d3.cpp:17]   --->   Operation 58 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr"   --->   Operation 59 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln, i32 %arg1_r" [d3.cpp:17]   --->   Operation 60 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.67>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%arg1_r_addr = getelementptr i32 %arg1_r, i64 0, i64 9"   --->   Operation 61 'getelementptr' 'arg1_r_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [2/2] (0.67ns)   --->   "%arg1_r_load = load i4 %arg1_r_addr"   --->   Operation 62 'load' 'arg1_r_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 13 <SV = 12> <Delay = 4.09>
ST_13 : Operation 63 [1/2] (0.67ns)   --->   "%arg1_r_load = load i4 %arg1_r_addr"   --->   Operation 63 'load' 'arg1_r_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_13 : [1/1] (0.57ns)   --->   Input mux for Operation 64 '%mul16 = mul i32 %arg1_r_load, i32 38'
ST_13 : Operation 64 [1/1] (2.84ns)   --->   "%mul16 = mul i32 %arg1_r_load, i32 38"   --->   Operation 64 'mul' 'mul16' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 65 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, i32 %arg1_r, i64 %arr, i32 %mul16, i32 %mul16"   --->   Operation 65 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, i32 %arg1_r, i64 %arr, i32 %mul16, i32 %mul16"   --->   Operation 66 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.67>
ST_16 : Operation 67 [1/1] (0.00ns)   --->   "%arg1_r_addr_2 = getelementptr i32 %arg1_r, i64 0, i64 8"   --->   Operation 67 'getelementptr' 'arg1_r_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 68 [2/2] (0.67ns)   --->   "%arg1_r_load_1 = load i4 %arg1_r_addr_2"   --->   Operation 68 'load' 'arg1_r_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 17 <SV = 16> <Delay = 0.67>
ST_17 : Operation 69 [1/2] (0.67ns)   --->   "%arg1_r_load_1 = load i4 %arg1_r_addr_2"   --->   Operation 69 'load' 'arg1_r_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_17 : Operation 70 [1/1] (0.00ns)   --->   "%arg1_r_addr_3 = getelementptr i32 %arg1_r, i64 0, i64 7" [d3.cpp:40]   --->   Operation 70 'getelementptr' 'arg1_r_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 71 [2/2] (0.67ns)   --->   "%arg1_r_load_2 = load i4 %arg1_r_addr_3" [d3.cpp:40]   --->   Operation 71 'load' 'arg1_r_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_17 : Operation 72 [1/1] (0.00ns)   --->   "%arg1_r_addr_4 = getelementptr i32 %arg1_r, i64 0, i64 6" [d3.cpp:40]   --->   Operation 72 'getelementptr' 'arg1_r_addr_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 73 [2/2] (0.67ns)   --->   "%arg1_r_load_3 = load i4 %arg1_r_addr_4" [d3.cpp:40]   --->   Operation 73 'load' 'arg1_r_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 18 <SV = 17> <Delay = 0.67>
ST_18 : Operation 74 [1/2] (0.67ns)   --->   "%arg1_r_load_2 = load i4 %arg1_r_addr_3" [d3.cpp:40]   --->   Operation 74 'load' 'arg1_r_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_18 : Operation 75 [1/2] (0.67ns)   --->   "%arg1_r_load_3 = load i4 %arg1_r_addr_4" [d3.cpp:40]   --->   Operation 75 'load' 'arg1_r_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_18 : Operation 76 [1/1] (0.00ns)   --->   "%arg1_r_addr_5 = getelementptr i32 %arg1_r, i64 0, i64 5" [d3.cpp:40]   --->   Operation 76 'getelementptr' 'arg1_r_addr_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 77 [2/2] (0.67ns)   --->   "%arg1_r_load_4 = load i4 %arg1_r_addr_5" [d3.cpp:40]   --->   Operation 77 'load' 'arg1_r_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_18 : Operation 78 [1/1] (0.00ns)   --->   "%arg1_r_addr_6 = getelementptr i32 %arg1_r, i64 0, i64 4" [d3.cpp:40]   --->   Operation 78 'getelementptr' 'arg1_r_addr_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 79 [2/2] (0.67ns)   --->   "%arg1_r_load_5 = load i4 %arg1_r_addr_6" [d3.cpp:40]   --->   Operation 79 'load' 'arg1_r_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 19 <SV = 18> <Delay = 0.67>
ST_19 : Operation 80 [1/2] (0.67ns)   --->   "%arg1_r_load_4 = load i4 %arg1_r_addr_5" [d3.cpp:40]   --->   Operation 80 'load' 'arg1_r_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_19 : Operation 81 [1/2] (0.67ns)   --->   "%arg1_r_load_5 = load i4 %arg1_r_addr_6" [d3.cpp:40]   --->   Operation 81 'load' 'arg1_r_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_19 : Operation 82 [1/1] (0.00ns)   --->   "%arg1_r_addr_7 = getelementptr i32 %arg1_r, i64 0, i64 3" [d3.cpp:40]   --->   Operation 82 'getelementptr' 'arg1_r_addr_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 83 [2/2] (0.67ns)   --->   "%arg1_r_load_6 = load i4 %arg1_r_addr_7" [d3.cpp:40]   --->   Operation 83 'load' 'arg1_r_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_19 : Operation 84 [1/1] (0.00ns)   --->   "%arg1_r_addr_8 = getelementptr i32 %arg1_r, i64 0, i64 2" [d3.cpp:40]   --->   Operation 84 'getelementptr' 'arg1_r_addr_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 85 [2/2] (0.67ns)   --->   "%arg1_r_load_7 = load i4 %arg1_r_addr_8" [d3.cpp:40]   --->   Operation 85 'load' 'arg1_r_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 20 <SV = 19> <Delay = 0.67>
ST_20 : Operation 86 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 3" [d3.cpp:40]   --->   Operation 86 'getelementptr' 'arr_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 87 [2/2] (0.67ns)   --->   "%arr_load = load i4 %arr_addr" [d3.cpp:40]   --->   Operation 87 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_20 : Operation 88 [1/2] (0.67ns)   --->   "%arg1_r_load_6 = load i4 %arg1_r_addr_7" [d3.cpp:40]   --->   Operation 88 'load' 'arg1_r_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_20 : Operation 89 [1/2] (0.67ns)   --->   "%arg1_r_load_7 = load i4 %arg1_r_addr_8" [d3.cpp:40]   --->   Operation 89 'load' 'arg1_r_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_20 : Operation 90 [1/1] (0.00ns)   --->   "%arr_addr_6 = getelementptr i64 %arr, i64 0, i64 9"   --->   Operation 90 'getelementptr' 'arr_addr_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 91 [2/2] (0.67ns)   --->   "%arr_load_6 = load i4 %arr_addr_6" [d3.cpp:50]   --->   Operation 91 'load' 'arr_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 21 <SV = 20> <Delay = 1.10>
ST_21 : Operation 92 [1/2] (0.67ns)   --->   "%arr_load = load i4 %arr_addr" [d3.cpp:40]   --->   Operation 92 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_21 : Operation 93 [1/1] (0.00ns)   --->   "%arr_addr_1 = getelementptr i64 %arr, i64 0, i64 4" [d3.cpp:40]   --->   Operation 93 'getelementptr' 'arr_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 94 [2/2] (0.67ns)   --->   "%arr_load_1 = load i4 %arr_addr_1" [d3.cpp:40]   --->   Operation 94 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_21 : Operation 95 [1/1] (0.00ns)   --->   "%arr_addr_2 = getelementptr i64 %arr, i64 0, i64 5" [d3.cpp:40]   --->   Operation 95 'getelementptr' 'arr_addr_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 96 [2/2] (0.67ns)   --->   "%arr_load_2 = load i4 %arr_addr_2" [d3.cpp:40]   --->   Operation 96 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_21 : Operation 97 [1/2] (0.67ns)   --->   "%arr_load_6 = load i4 %arr_addr_6" [d3.cpp:50]   --->   Operation 97 'load' 'arr_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_21 : Operation 98 [2/2] (0.42ns)   --->   "%call_ln50 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, i64 %arr_load_6, i32 %arg1_r, i64 %add8118_loc" [d3.cpp:50]   --->   Operation 98 'call' 'call_ln50' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 1.09>
ST_22 : Operation 99 [1/2] (0.67ns)   --->   "%arr_load_1 = load i4 %arr_addr_1" [d3.cpp:40]   --->   Operation 99 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_22 : Operation 100 [1/2] (0.67ns)   --->   "%arr_load_2 = load i4 %arr_addr_2" [d3.cpp:40]   --->   Operation 100 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_22 : Operation 101 [1/1] (0.00ns)   --->   "%arr_addr_3 = getelementptr i64 %arr, i64 0, i64 6" [d3.cpp:40]   --->   Operation 101 'getelementptr' 'arr_addr_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 102 [2/2] (0.67ns)   --->   "%arr_load_3 = load i4 %arr_addr_3" [d3.cpp:40]   --->   Operation 102 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_22 : Operation 103 [1/1] (0.00ns)   --->   "%arr_addr_4 = getelementptr i64 %arr, i64 0, i64 7" [d3.cpp:40]   --->   Operation 103 'getelementptr' 'arr_addr_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 104 [2/2] (0.67ns)   --->   "%arr_load_4 = load i4 %arr_addr_4" [d3.cpp:40]   --->   Operation 104 'load' 'arr_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_22 : Operation 105 [1/2] (1.09ns)   --->   "%call_ln50 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, i64 %arr_load_6, i32 %arg1_r, i64 %add8118_loc" [d3.cpp:50]   --->   Operation 105 'call' 'call_ln50' <Predicate = true> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %arr_load_1" [d3.cpp:106]   --->   Operation 106 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 3.42>
ST_23 : [1/1] (0.57ns)   --->   Input mux for Operation 107 '%mul45 = mul i32 %arg1_r_load_1, i32 19'
ST_23 : Operation 107 [1/1] (2.84ns)   --->   "%mul45 = mul i32 %arg1_r_load_1, i32 19"   --->   Operation 107 'mul' 'mul45' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 108 [1/2] (0.67ns)   --->   "%arr_load_3 = load i4 %arr_addr_3" [d3.cpp:40]   --->   Operation 108 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_23 : Operation 109 [1/2] (0.67ns)   --->   "%arr_load_4 = load i4 %arr_addr_4" [d3.cpp:40]   --->   Operation 109 'load' 'arr_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_23 : Operation 110 [1/1] (0.00ns)   --->   "%arr_addr_5 = getelementptr i64 %arr, i64 0, i64 8" [d3.cpp:40]   --->   Operation 110 'getelementptr' 'arr_addr_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 111 [2/2] (0.67ns)   --->   "%arr_load_5 = load i4 %arr_addr_5" [d3.cpp:40]   --->   Operation 111 'load' 'arr_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_23 : Operation 112 [1/1] (0.00ns)   --->   "%arr_addr_7 = getelementptr i64 %arr, i64 0, i64 0"   --->   Operation 112 'getelementptr' 'arr_addr_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 113 [1/1] (0.00ns)   --->   "%arg1_r_addr_9 = getelementptr i32 %arg1_r, i64 0, i64 0" [d3.cpp:60]   --->   Operation 113 'getelementptr' 'arg1_r_addr_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 114 [2/2] (0.67ns)   --->   "%arg1_r_load_8 = load i4 %arg1_r_addr_9" [d3.cpp:60]   --->   Operation 114 'load' 'arg1_r_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_23 : Operation 115 [2/2] (0.67ns)   --->   "%arr_load_7 = load i4 %arr_addr_7" [d3.cpp:60]   --->   Operation 115 'load' 'arr_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_23 : Operation 116 [1/1] (0.00ns)   --->   "%arg1_r_addr_10 = getelementptr i32 %arg1_r, i64 0, i64 1" [d3.cpp:60]   --->   Operation 116 'getelementptr' 'arg1_r_addr_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 117 [2/2] (0.67ns)   --->   "%arg1_r_load_9 = load i4 %arg1_r_addr_10" [d3.cpp:60]   --->   Operation 117 'load' 'arg1_r_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_23 : [1/1] (0.57ns)   --->   Input mux for Operation 118 '%mul219 = mul i32 %arg1_r_load_2, i32 38'
ST_23 : Operation 118 [1/1] (2.84ns)   --->   "%mul219 = mul i32 %arg1_r_load_2, i32 38" [d3.cpp:40]   --->   Operation 118 'mul' 'mul219' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.57ns)   --->   Input mux for Operation 119 '%mul244 = mul i32 %arg1_r_load_3, i32 19'
ST_23 : Operation 119 [1/1] (2.84ns)   --->   "%mul244 = mul i32 %arg1_r_load_3, i32 19" [d3.cpp:40]   --->   Operation 119 'mul' 'mul244' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.57ns)   --->   Input mux for Operation 120 '%mul316 = mul i32 %arg1_r_load_4, i32 38'
ST_23 : Operation 120 [1/1] (2.84ns)   --->   "%mul316 = mul i32 %arg1_r_load_4, i32 38" [d3.cpp:40]   --->   Operation 120 'mul' 'mul316' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i64 %arr_load_3" [d3.cpp:89]   --->   Operation 121 'trunc' 'trunc_ln89' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln94_1 = trunc i64 %arr_load_4" [d3.cpp:94]   --->   Operation 122 'trunc' 'trunc_ln94_1' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 7.08>
ST_24 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i32 %mul16" [d3.cpp:30]   --->   Operation 123 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 124 [1/1] (0.00ns)   --->   "%conv46 = zext i32 %mul45"   --->   Operation 124 'zext' 'conv46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i32 %arg1_r_load_2" [d3.cpp:40]   --->   Operation 125 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln40_6 = zext i32 %mul45" [d3.cpp:40]   --->   Operation 126 'zext' 'zext_ln40_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln40_7 = zext i32 %arg1_r_load_2" [d3.cpp:40]   --->   Operation 127 'zext' 'zext_ln40_7' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.73ns)   --->   Input mux for Operation 128 '%mul_ln40_1 = mul i63 %zext_ln40_6, i63 %zext_ln40_7'
ST_24 : Operation 128 [1/1] (2.68ns)   --->   "%mul_ln40_1 = mul i63 %zext_ln40_6, i63 %zext_ln40_7" [d3.cpp:40]   --->   Operation 128 'mul' 'mul_ln40_1' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_1, i1 0" [d3.cpp:40]   --->   Operation 129 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i32 %arg1_r_load_3" [d3.cpp:40]   --->   Operation 130 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln40_8 = zext i32 %arg1_r_load_3" [d3.cpp:40]   --->   Operation 131 'zext' 'zext_ln40_8' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.73ns)   --->   Input mux for Operation 132 '%mul_ln40 = mul i63 %zext_ln40_6, i63 %zext_ln40_8'
ST_24 : Operation 132 [1/1] (2.68ns)   --->   "%mul_ln40 = mul i63 %zext_ln40_6, i63 %zext_ln40_8" [d3.cpp:40]   --->   Operation 132 'mul' 'mul_ln40' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln40_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40, i1 0" [d3.cpp:40]   --->   Operation 133 'bitconcatenate' 'shl_ln40_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i32 %arg1_r_load_4" [d3.cpp:40]   --->   Operation 134 'zext' 'zext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln40_9 = zext i32 %arg1_r_load_4" [d3.cpp:40]   --->   Operation 135 'zext' 'zext_ln40_9' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.73ns)   --->   Input mux for Operation 136 '%mul_ln40_2 = mul i63 %zext_ln40_6, i63 %zext_ln40_9'
ST_24 : Operation 136 [1/1] (2.68ns)   --->   "%mul_ln40_2 = mul i63 %zext_ln40_6, i63 %zext_ln40_9" [d3.cpp:40]   --->   Operation 136 'mul' 'mul_ln40_2' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 137 [1/1] (0.00ns)   --->   "%shl_ln40_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_2, i1 0" [d3.cpp:40]   --->   Operation 137 'bitconcatenate' 'shl_ln40_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i32 %arg1_r_load_5" [d3.cpp:40]   --->   Operation 138 'zext' 'zext_ln40_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln40_10 = zext i32 %arg1_r_load_5" [d3.cpp:40]   --->   Operation 139 'zext' 'zext_ln40_10' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.73ns)   --->   Input mux for Operation 140 '%mul_ln40_3 = mul i63 %zext_ln40_6, i63 %zext_ln40_10'
ST_24 : Operation 140 [1/1] (2.68ns)   --->   "%mul_ln40_3 = mul i63 %zext_ln40_6, i63 %zext_ln40_10" [d3.cpp:40]   --->   Operation 140 'mul' 'mul_ln40_3' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 141 [1/1] (0.00ns)   --->   "%shl_ln40_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_3, i1 0" [d3.cpp:40]   --->   Operation 141 'bitconcatenate' 'shl_ln40_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln40_4 = zext i32 %arg1_r_load_6" [d3.cpp:40]   --->   Operation 142 'zext' 'zext_ln40_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln40_11 = zext i32 %arg1_r_load_6" [d3.cpp:40]   --->   Operation 143 'zext' 'zext_ln40_11' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.73ns)   --->   Input mux for Operation 144 '%mul_ln40_4 = mul i63 %zext_ln40_6, i63 %zext_ln40_11'
ST_24 : Operation 144 [1/1] (2.68ns)   --->   "%mul_ln40_4 = mul i63 %zext_ln40_6, i63 %zext_ln40_11" [d3.cpp:40]   --->   Operation 144 'mul' 'mul_ln40_4' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i63 %mul_ln40_4" [d3.cpp:40]   --->   Operation 145 'trunc' 'trunc_ln40' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 146 [1/1] (0.00ns)   --->   "%shl_ln40_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_4, i1 0" [d3.cpp:40]   --->   Operation 146 'bitconcatenate' 'shl_ln40_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln40_5 = zext i32 %arg1_r_load_7" [d3.cpp:40]   --->   Operation 147 'zext' 'zext_ln40_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln40_12 = zext i32 %arg1_r_load_7" [d3.cpp:40]   --->   Operation 148 'zext' 'zext_ln40_12' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.73ns)   --->   Input mux for Operation 149 '%mul_ln40_5 = mul i63 %zext_ln40_6, i63 %zext_ln40_12'
ST_24 : Operation 149 [1/1] (2.68ns)   --->   "%mul_ln40_5 = mul i63 %zext_ln40_6, i63 %zext_ln40_12" [d3.cpp:40]   --->   Operation 149 'mul' 'mul_ln40_5' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln40_1 = trunc i63 %mul_ln40_5" [d3.cpp:40]   --->   Operation 150 'trunc' 'trunc_ln40_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln40_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_5, i1 0" [d3.cpp:40]   --->   Operation 151 'bitconcatenate' 'shl_ln40_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 152 [1/2] (0.67ns)   --->   "%arr_load_5 = load i4 %arr_addr_5" [d3.cpp:40]   --->   Operation 152 'load' 'arr_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_24 : Operation 153 [1/1] (0.00ns)   --->   "%arr_addr_8 = getelementptr i64 %arr, i64 0, i64 1"   --->   Operation 153 'getelementptr' 'arr_addr_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 154 [1/1] (0.00ns)   --->   "%arr_addr_9 = getelementptr i64 %arr, i64 0, i64 2"   --->   Operation 154 'getelementptr' 'arr_addr_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 155 [1/1] (0.00ns)   --->   "%conv153 = zext i32 %arg1_r_load_1"   --->   Operation 155 'zext' 'conv153' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.78ns)   --->   Input mux for Operation 156 '%mul157 = mul i64 %conv46, i64 %conv153'
ST_24 : Operation 156 [1/1] (2.63ns)   --->   "%mul157 = mul i64 %conv46, i64 %conv153"   --->   Operation 156 'mul' 'mul157' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 157 [1/2] (0.67ns)   --->   "%arg1_r_load_8 = load i4 %arg1_r_addr_9" [d3.cpp:60]   --->   Operation 157 'load' 'arg1_r_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_24 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i32 %arg1_r_load_8" [d3.cpp:60]   --->   Operation 158 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 159 [1/1] (0.00ns)   --->   "%shl_ln60 = shl i32 %arg1_r_load_1, i32 1" [d3.cpp:60]   --->   Operation 159 'shl' 'shl_ln60' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i32 %shl_ln60" [d3.cpp:60]   --->   Operation 160 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.78ns)   --->   Input mux for Operation 161 '%mul_ln60 = mul i64 %zext_ln60, i64 %zext_ln60_1'
ST_24 : Operation 161 [1/1] (2.63ns)   --->   "%mul_ln60 = mul i64 %zext_ln60, i64 %zext_ln60_1" [d3.cpp:60]   --->   Operation 161 'mul' 'mul_ln60' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 162 [1/2] (0.67ns)   --->   "%arr_load_7 = load i4 %arr_addr_7" [d3.cpp:60]   --->   Operation 162 'load' 'arr_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "%shl_ln61 = shl i32 %arg1_r_load_2, i32 1" [d3.cpp:61]   --->   Operation 163 'shl' 'shl_ln61' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i32 %shl_ln61" [d3.cpp:61]   --->   Operation 164 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.78ns)   --->   Input mux for Operation 165 '%mul_ln61 = mul i64 %zext_ln60, i64 %zext_ln61'
ST_24 : Operation 165 [1/1] (2.63ns)   --->   "%mul_ln61 = mul i64 %zext_ln60, i64 %zext_ln61" [d3.cpp:61]   --->   Operation 165 'mul' 'mul_ln61' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 166 [2/2] (0.67ns)   --->   "%arr_load_8 = load i4 %arr_addr_8" [d3.cpp:61]   --->   Operation 166 'load' 'arr_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_24 : Operation 167 [1/1] (0.00ns)   --->   "%shl_ln62 = shl i32 %arg1_r_load_3, i32 1" [d3.cpp:62]   --->   Operation 167 'shl' 'shl_ln62' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i32 %shl_ln62" [d3.cpp:62]   --->   Operation 168 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.78ns)   --->   Input mux for Operation 169 '%mul_ln62 = mul i64 %zext_ln60, i64 %zext_ln62'
ST_24 : Operation 169 [1/1] (2.63ns)   --->   "%mul_ln62 = mul i64 %zext_ln60, i64 %zext_ln62" [d3.cpp:62]   --->   Operation 169 'mul' 'mul_ln62' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 170 [2/2] (0.67ns)   --->   "%arr_load_9 = load i4 %arr_addr_9" [d3.cpp:62]   --->   Operation 170 'load' 'arr_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_24 : Operation 171 [1/1] (0.00ns)   --->   "%shl_ln64 = shl i32 %arg1_r_load_4, i32 1" [d3.cpp:64]   --->   Operation 171 'shl' 'shl_ln64' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i32 %shl_ln64" [d3.cpp:64]   --->   Operation 172 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.78ns)   --->   Input mux for Operation 173 '%mul_ln64 = mul i64 %zext_ln60, i64 %zext_ln64'
ST_24 : Operation 173 [1/1] (2.63ns)   --->   "%mul_ln64 = mul i64 %zext_ln60, i64 %zext_ln64" [d3.cpp:64]   --->   Operation 173 'mul' 'mul_ln64' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 174 [1/2] (0.67ns)   --->   "%arg1_r_load_9 = load i4 %arg1_r_addr_10" [d3.cpp:60]   --->   Operation 174 'load' 'arg1_r_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i32 %arg1_r_load_9" [d3.cpp:60]   --->   Operation 175 'zext' 'zext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 176 [1/1] (0.00ns)   --->   "%shl_ln60_1 = shl i32 %arg1_r_load_2, i32 2" [d3.cpp:60]   --->   Operation 176 'shl' 'shl_ln60_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i32 %shl_ln60_1" [d3.cpp:60]   --->   Operation 177 'zext' 'zext_ln60_3' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.78ns)   --->   Input mux for Operation 178 '%mul_ln60_1 = mul i64 %zext_ln60_2, i64 %zext_ln60_3'
ST_24 : Operation 178 [1/1] (2.63ns)   --->   "%mul_ln60_1 = mul i64 %zext_ln60_2, i64 %zext_ln60_3" [d3.cpp:60]   --->   Operation 178 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.78ns)   --->   Input mux for Operation 179 '%mul_ln61_1 = mul i64 %zext_ln60_2, i64 %zext_ln62'
ST_24 : Operation 179 [1/1] (2.63ns)   --->   "%mul_ln61_1 = mul i64 %zext_ln60_2, i64 %zext_ln62" [d3.cpp:61]   --->   Operation 179 'mul' 'mul_ln61_1' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 180 [1/1] (0.00ns)   --->   "%shl_ln64_1 = shl i32 %arg1_r_load_5, i32 1" [d3.cpp:64]   --->   Operation 180 'shl' 'shl_ln64_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i32 %shl_ln64_1" [d3.cpp:64]   --->   Operation 181 'zext' 'zext_ln64_1' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.78ns)   --->   Input mux for Operation 182 '%mul_ln64_1 = mul i64 %zext_ln60_2, i64 %zext_ln64_1'
ST_24 : Operation 182 [1/1] (2.63ns)   --->   "%mul_ln64_1 = mul i64 %zext_ln60_2, i64 %zext_ln64_1" [d3.cpp:64]   --->   Operation 182 'mul' 'mul_ln64_1' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.78ns)   --->   Input mux for Operation 183 '%mul_ln60_2 = mul i64 %zext_ln40_5, i64 %zext_ln62'
ST_24 : Operation 183 [1/1] (2.63ns)   --->   "%mul_ln60_2 = mul i64 %zext_ln40_5, i64 %zext_ln62" [d3.cpp:60]   --->   Operation 183 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.78ns)   --->   Input mux for Operation 184 '%mul_ln61_2 = mul i64 %zext_ln40_5, i64 %zext_ln64'
ST_24 : Operation 184 [1/1] (2.63ns)   --->   "%mul_ln61_2 = mul i64 %zext_ln40_5, i64 %zext_ln64" [d3.cpp:61]   --->   Operation 184 'mul' 'mul_ln61_2' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.78ns)   --->   Input mux for Operation 185 '%mul_ln62_2 = mul i64 %zext_ln40_5, i64 %zext_ln64_1'
ST_24 : Operation 185 [1/1] (2.63ns)   --->   "%mul_ln62_2 = mul i64 %zext_ln40_5, i64 %zext_ln64_1" [d3.cpp:62]   --->   Operation 185 'mul' 'mul_ln62_2' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 186 [1/1] (0.00ns)   --->   "%shl_ln64_2 = shl i32 %arg1_r_load_6, i32 1" [d3.cpp:64]   --->   Operation 186 'shl' 'shl_ln64_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln64_2 = zext i32 %shl_ln64_2" [d3.cpp:64]   --->   Operation 187 'zext' 'zext_ln64_2' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.78ns)   --->   Input mux for Operation 188 '%mul_ln64_2 = mul i64 %zext_ln40_5, i64 %zext_ln64_2'
ST_24 : Operation 188 [1/1] (2.63ns)   --->   "%mul_ln64_2 = mul i64 %zext_ln40_5, i64 %zext_ln64_2" [d3.cpp:64]   --->   Operation 188 'mul' 'mul_ln64_2' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 189 [1/1] (1.08ns)   --->   "%add_ln64 = add i64 %arr_load, i64 %mul_ln64_2" [d3.cpp:64]   --->   Operation 189 'add' 'add_ln64' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_1 = add i64 %shl_ln, i64 %mul_ln64_1" [d3.cpp:64]   --->   Operation 190 'add' 'add_ln64_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 191 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln64_3 = add i64 %add_ln64_1, i64 %mul_ln64" [d3.cpp:64]   --->   Operation 191 'add' 'add_ln64_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i64 %add_ln64" [d3.cpp:64]   --->   Operation 192 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln64_1 = trunc i64 %add_ln64_3" [d3.cpp:64]   --->   Operation 193 'trunc' 'trunc_ln64_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 194 [1/1] (1.08ns)   --->   "%add_ln64_2 = add i64 %add_ln64_3, i64 %add_ln64" [d3.cpp:64]   --->   Operation 194 'add' 'add_ln64_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 195 [1/1] (0.00ns)   --->   "%shl_ln60_2 = shl i32 %arg1_r_load_4, i32 2" [d3.cpp:60]   --->   Operation 195 'shl' 'shl_ln60_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i32 %shl_ln60_2" [d3.cpp:60]   --->   Operation 196 'zext' 'zext_ln60_4' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.78ns)   --->   Input mux for Operation 197 '%mul_ln60_3 = mul i64 %zext_ln40_4, i64 %zext_ln60_4'
ST_24 : Operation 197 [1/1] (2.63ns)   --->   "%mul_ln60_3 = mul i64 %zext_ln40_4, i64 %zext_ln60_4" [d3.cpp:60]   --->   Operation 197 'mul' 'mul_ln60_3' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.78ns)   --->   Input mux for Operation 198 '%mul_ln61_3 = mul i64 %zext_ln40_4, i64 %zext_ln64_1'
ST_24 : Operation 198 [1/1] (2.63ns)   --->   "%mul_ln61_3 = mul i64 %zext_ln40_4, i64 %zext_ln64_1" [d3.cpp:61]   --->   Operation 198 'mul' 'mul_ln61_3' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61_1 = add i64 %mul_ln61_2, i64 %mul_ln61_1" [d3.cpp:61]   --->   Operation 199 'add' 'add_ln61_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 200 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln61_2 = add i64 %add_ln61_1, i64 %mul_ln61" [d3.cpp:61]   --->   Operation 200 'add' 'add_ln61_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln61_1 = trunc i64 %add_ln61_2" [d3.cpp:61]   --->   Operation 201 'trunc' 'trunc_ln61_1' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.78ns)   --->   Input mux for Operation 202 '%mul_ln62_3 = mul i64 %zext_ln64_2, i64 %zext_ln40_4'
ST_24 : Operation 202 [1/1] (2.63ns)   --->   "%mul_ln62_3 = mul i64 %zext_ln64_2, i64 %zext_ln40_4" [d3.cpp:62]   --->   Operation 202 'mul' 'mul_ln62_3' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 203 [1/1] (1.08ns)   --->   "%add_ln62 = add i64 %mul157, i64 %mul_ln62_2" [d3.cpp:62]   --->   Operation 203 'add' 'add_ln62' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 204 [1/1] (1.08ns)   --->   "%add_ln62_2 = add i64 %mul_ln62_3, i64 %mul_ln62" [d3.cpp:62]   --->   Operation 204 'add' 'add_ln62_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i64 %add_ln62" [d3.cpp:62]   --->   Operation 205 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln62_1 = trunc i64 %add_ln62_2" [d3.cpp:62]   --->   Operation 206 'trunc' 'trunc_ln62_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 207 [1/1] (1.08ns)   --->   "%add_ln62_1 = add i64 %add_ln62_2, i64 %add_ln62" [d3.cpp:62]   --->   Operation 207 'add' 'add_ln62_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 208 [1/1] (0.95ns)   --->   "%add_ln62_4 = add i26 %trunc_ln62_1, i26 %trunc_ln62" [d3.cpp:62]   --->   Operation 208 'add' 'add_ln62_4' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.78ns)   --->   Input mux for Operation 209 '%mul202 = mul i64 %zext_ln40_3, i64 %zext_ln40_3'
ST_24 : Operation 209 [1/1] (2.63ns)   --->   "%mul202 = mul i64 %zext_ln40_3, i64 %zext_ln40_3" [d3.cpp:40]   --->   Operation 209 'mul' 'mul202' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 210 [1/1] (0.00ns)   --->   "%conv206 = zext i32 %arg1_r_load"   --->   Operation 210 'zext' 'conv206' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.78ns)   --->   Input mux for Operation 211 '%mul211 = mul i64 %zext_ln30_1, i64 %conv206'
ST_24 : Operation 211 [1/1] (2.63ns)   --->   "%mul211 = mul i64 %zext_ln30_1, i64 %conv206" [d3.cpp:30]   --->   Operation 211 'mul' 'mul211' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 212 [1/1] (0.00ns)   --->   "%conv220 = zext i32 %mul219" [d3.cpp:40]   --->   Operation 212 'zext' 'conv220' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.78ns)   --->   Input mux for Operation 213 '%mul221 = mul i64 %zext_ln40_1, i64 %conv220'
ST_24 : Operation 213 [1/1] (2.63ns)   --->   "%mul221 = mul i64 %zext_ln40_1, i64 %conv220" [d3.cpp:40]   --->   Operation 213 'mul' 'mul221' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.78ns)   --->   Input mux for Operation 214 '%mul229 = mul i64 %zext_ln60, i64 %zext_ln64_2'
ST_24 : Operation 214 [1/1] (2.63ns)   --->   "%mul229 = mul i64 %zext_ln60, i64 %zext_ln64_2" [d3.cpp:60]   --->   Operation 214 'mul' 'mul229' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 215 [1/1] (0.00ns)   --->   "%empty_23 = shl i32 %arg1_r_load_7, i32 1" [d3.cpp:40]   --->   Operation 215 'shl' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 216 [1/1] (0.00ns)   --->   "%conv236 = zext i32 %empty_23" [d3.cpp:40]   --->   Operation 216 'zext' 'conv236' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.78ns)   --->   Input mux for Operation 217 '%mul237 = mul i64 %zext_ln60_2, i64 %conv236'
ST_24 : Operation 217 [1/1] (2.63ns)   --->   "%mul237 = mul i64 %zext_ln60_2, i64 %conv236" [d3.cpp:60]   --->   Operation 217 'mul' 'mul237' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 218 [1/1] (0.00ns)   --->   "%conv245 = zext i32 %mul244" [d3.cpp:40]   --->   Operation 218 'zext' 'conv245' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.78ns)   --->   Input mux for Operation 219 '%mul246 = mul i64 %conv245, i64 %zext_ln40_1'
ST_24 : Operation 219 [1/1] (2.63ns)   --->   "%mul246 = mul i64 %conv245, i64 %zext_ln40_1" [d3.cpp:40]   --->   Operation 219 'mul' 'mul246' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.78ns)   --->   Input mux for Operation 220 '%mul254 = mul i64 %zext_ln60, i64 %conv236'
ST_24 : Operation 220 [1/1] (2.63ns)   --->   "%mul254 = mul i64 %zext_ln60, i64 %conv236" [d3.cpp:60]   --->   Operation 220 'mul' 'mul254' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 221 [1/1] (0.00ns)   --->   "%empty_24 = shl i32 %arg1_r_load_9, i32 1" [d3.cpp:60]   --->   Operation 221 'shl' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 222 [1/1] (0.00ns)   --->   "%conv261 = zext i32 %empty_24" [d3.cpp:60]   --->   Operation 222 'zext' 'conv261' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.78ns)   --->   Input mux for Operation 223 '%mul262 = mul i64 %conv261, i64 %zext_ln60_2'
ST_24 : Operation 223 [1/1] (2.63ns)   --->   "%mul262 = mul i64 %conv261, i64 %zext_ln60_2" [d3.cpp:60]   --->   Operation 223 'mul' 'mul262' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 224 [1/1] (0.00ns)   --->   "%mul219_cast = zext i32 %mul219" [d3.cpp:40]   --->   Operation 224 'zext' 'mul219_cast' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.73ns)   --->   Input mux for Operation 225 '%mul2722230 = mul i63 %mul219_cast, i63 %zext_ln40_9'
ST_24 : Operation 225 [1/1] (2.68ns)   --->   "%mul2722230 = mul i63 %mul219_cast, i63 %zext_ln40_9" [d3.cpp:40]   --->   Operation 225 'mul' 'mul2722230' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 226 [1/1] (0.00ns)   --->   "%mul2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2722230, i1 0" [d3.cpp:40]   --->   Operation 226 'bitconcatenate' 'mul2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 227 [1/1] (0.00ns)   --->   "%mul244_cast = zext i32 %mul244" [d3.cpp:40]   --->   Operation 227 'zext' 'mul244_cast' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.73ns)   --->   Input mux for Operation 228 '%mul2822128 = mul i63 %mul244_cast, i63 %zext_ln40_9'
ST_24 : Operation 228 [1/1] (2.68ns)   --->   "%mul2822128 = mul i63 %mul244_cast, i63 %zext_ln40_9" [d3.cpp:40]   --->   Operation 228 'mul' 'mul2822128' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 229 [1/1] (0.00ns)   --->   "%mul3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2822128, i1 0" [d3.cpp:40]   --->   Operation 229 'bitconcatenate' 'mul3' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.78ns)   --->   Input mux for Operation 230 '%mul290 = mul i64 %conv261, i64 %zext_ln60'
ST_24 : Operation 230 [1/1] (2.63ns)   --->   "%mul290 = mul i64 %conv261, i64 %zext_ln60" [d3.cpp:60]   --->   Operation 230 'mul' 'mul290' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.78ns)   --->   Input mux for Operation 231 '%mul299 = mul i64 %zext_ln40_3, i64 %conv220'
ST_24 : Operation 231 [1/1] (2.63ns)   --->   "%mul299 = mul i64 %zext_ln40_3, i64 %conv220" [d3.cpp:40]   --->   Operation 231 'mul' 'mul299' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.73ns)   --->   Input mux for Operation 232 '%mul3092026 = mul i63 %mul244_cast, i63 %zext_ln40_10'
ST_24 : Operation 232 [1/1] (2.68ns)   --->   "%mul3092026 = mul i63 %mul244_cast, i63 %zext_ln40_10" [d3.cpp:40]   --->   Operation 232 'mul' 'mul3092026' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 233 [1/1] (0.00ns)   --->   "%mul4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul3092026, i1 0" [d3.cpp:40]   --->   Operation 233 'bitconcatenate' 'mul4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 234 [1/1] (0.00ns)   --->   "%conv317 = zext i32 %mul316" [d3.cpp:40]   --->   Operation 234 'zext' 'conv317' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.78ns)   --->   Input mux for Operation 235 '%mul318 = mul i64 %conv317, i64 %zext_ln40_2'
ST_24 : Operation 235 [1/1] (2.63ns)   --->   "%mul318 = mul i64 %conv317, i64 %zext_ln40_2" [d3.cpp:40]   --->   Operation 235 'mul' 'mul318' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.78ns)   --->   Input mux for Operation 236 '%mul325 = mul i64 %zext_ln60, i64 %zext_ln60'
ST_24 : Operation 236 [1/1] (2.63ns)   --->   "%mul325 = mul i64 %zext_ln60, i64 %zext_ln60" [d3.cpp:60]   --->   Operation 236 'mul' 'mul325' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.73ns)   --->   Input mux for Operation 237 '%mul3351924 = mul i63 %mul219_cast, i63 %zext_ln40_11'
ST_24 : Operation 237 [1/1] (2.68ns)   --->   "%mul3351924 = mul i63 %mul219_cast, i63 %zext_ln40_11" [d3.cpp:40]   --->   Operation 237 'mul' 'mul3351924' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 238 [1/1] (0.00ns)   --->   "%mul5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul3351924, i1 0" [d3.cpp:40]   --->   Operation 238 'bitconcatenate' 'mul5' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.78ns)   --->   Input mux for Operation 239 '%mul344 = mul i64 %zext_ln60, i64 %zext_ln64_1'
ST_24 : Operation 239 [1/1] (2.63ns)   --->   "%mul344 = mul i64 %zext_ln60, i64 %zext_ln64_1" [d3.cpp:60]   --->   Operation 239 'mul' 'mul344' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 240 [1/1] (0.00ns)   --->   "%empty_25 = shl i32 %arg1_r_load_6, i32 2" [d3.cpp:40]   --->   Operation 240 'shl' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 241 [1/1] (0.00ns)   --->   "%conv352 = zext i32 %empty_25" [d3.cpp:40]   --->   Operation 241 'zext' 'conv352' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.78ns)   --->   Input mux for Operation 242 '%mul353 = mul i64 %zext_ln60_2, i64 %conv352'
ST_24 : Operation 242 [1/1] (2.63ns)   --->   "%mul353 = mul i64 %zext_ln60_2, i64 %conv352" [d3.cpp:60]   --->   Operation 242 'mul' 'mul353' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.78ns)   --->   Input mux for Operation 243 '%mul360 = mul i64 %zext_ln40_5, i64 %zext_ln40_5'
ST_24 : Operation 243 [1/1] (2.63ns)   --->   "%mul360 = mul i64 %zext_ln40_5, i64 %zext_ln40_5" [d3.cpp:40]   --->   Operation 243 'mul' 'mul360' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.78ns)   --->   Input mux for Operation 244 '%mul369 = mul i64 %conv220, i64 %zext_ln40'
ST_24 : Operation 244 [1/1] (2.63ns)   --->   "%mul369 = mul i64 %conv220, i64 %zext_ln40" [d3.cpp:40]   --->   Operation 244 'mul' 'mul369' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 245 [1/1] (1.08ns)   --->   "%add_ln78_1 = add i64 %mul_ln60_2, i64 %mul_ln60" [d3.cpp:78]   --->   Operation 245 'add' 'add_ln78_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i64 %arr_load_7" [d3.cpp:78]   --->   Operation 246 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = trunc i64 %add_ln78_1" [d3.cpp:78]   --->   Operation 247 'trunc' 'trunc_ln78_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln78_2 = add i64 %add_ln78_1, i64 %arr_load_7" [d3.cpp:78]   --->   Operation 248 'add' 'add_ln78_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 249 [1/1] (1.08ns)   --->   "%add_ln78_3 = add i64 %mul_ln60_3, i64 %mul211" [d3.cpp:78]   --->   Operation 249 'add' 'add_ln78_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 250 [1/1] (1.08ns)   --->   "%add_ln78_4 = add i64 %mul202, i64 %mul_ln60_1" [d3.cpp:78]   --->   Operation 250 'add' 'add_ln78_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln78_2 = trunc i64 %add_ln78_3" [d3.cpp:78]   --->   Operation 251 'trunc' 'trunc_ln78_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln78_3 = trunc i64 %add_ln78_4" [d3.cpp:78]   --->   Operation 252 'trunc' 'trunc_ln78_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 253 [1/1] (1.08ns)   --->   "%add_ln78_5 = add i64 %add_ln78_4, i64 %add_ln78_3" [d3.cpp:78]   --->   Operation 253 'add' 'add_ln78_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 254 [1/1] (0.95ns)   --->   "%add_ln78_6 = add i26 %trunc_ln78_1, i26 %trunc_ln78" [d3.cpp:78]   --->   Operation 254 'add' 'add_ln78_6' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 255 [1/1] (0.95ns)   --->   "%add_ln78_7 = add i26 %trunc_ln78_3, i26 %trunc_ln78_2" [d3.cpp:78]   --->   Operation 255 'add' 'add_ln78_7' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 256 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln78 = add i64 %add_ln78_5, i64 %add_ln78_2" [d3.cpp:78]   --->   Operation 256 'add' 'add_ln78' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 257 [1/1] (1.08ns)   --->   "%add_ln83_1 = add i64 %arr_load_2, i64 %mul221" [d3.cpp:83]   --->   Operation 257 'add' 'add_ln83_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln83_2 = add i64 %shl_ln40_2, i64 %mul237" [d3.cpp:83]   --->   Operation 258 'add' 'add_ln83_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 259 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln83_3 = add i64 %add_ln83_2, i64 %mul229" [d3.cpp:83]   --->   Operation 259 'add' 'add_ln83_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i64 %add_ln83_1" [d3.cpp:83]   --->   Operation 260 'trunc' 'trunc_ln83' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln83_1 = trunc i64 %add_ln83_3" [d3.cpp:83]   --->   Operation 261 'trunc' 'trunc_ln83_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 262 [1/1] (1.08ns)   --->   "%add_ln83 = add i64 %add_ln83_3, i64 %add_ln83_1" [d3.cpp:83]   --->   Operation 262 'add' 'add_ln83' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 263 [1/1] (1.08ns)   --->   "%add_ln89_1 = add i64 %shl_ln40_3, i64 %mul254" [d3.cpp:89]   --->   Operation 263 'add' 'add_ln89_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln89_1 = trunc i64 %add_ln89_1" [d3.cpp:89]   --->   Operation 264 'trunc' 'trunc_ln89_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln89_2 = add i64 %add_ln89_1, i64 %arr_load_3" [d3.cpp:89]   --->   Operation 265 'add' 'add_ln89_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 266 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln89_3 = add i64 %mul2, i64 %mul262" [d3.cpp:89]   --->   Operation 266 'add' 'add_ln89_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 267 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln89_4 = add i64 %add_ln89_3, i64 %mul246" [d3.cpp:89]   --->   Operation 267 'add' 'add_ln89_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 268 [1/1] (0.95ns)   --->   "%add_ln89_5 = add i26 %trunc_ln89_1, i26 %trunc_ln89" [d3.cpp:89]   --->   Operation 268 'add' 'add_ln89_5' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln89_2 = trunc i64 %add_ln89_4" [d3.cpp:89]   --->   Operation 269 'trunc' 'trunc_ln89_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 270 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln89 = add i64 %add_ln89_4, i64 %add_ln89_2" [d3.cpp:89]   --->   Operation 270 'add' 'add_ln89' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i63 %mul2822128" [d3.cpp:94]   --->   Operation 271 'trunc' 'trunc_ln94' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln7 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i24.i1, i24 %trunc_ln94, i1 0" [d3.cpp:94]   --->   Operation 272 'bitconcatenate' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 273 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln94_1 = add i64 %arr_load_4, i64 %mul3" [d3.cpp:94]   --->   Operation 273 'add' 'add_ln94_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 274 [1/1] (1.08ns)   --->   "%add_ln94_2 = add i64 %mul299, i64 %mul290" [d3.cpp:94]   --->   Operation 274 'add' 'add_ln94_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln94_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i24.i1, i24 %trunc_ln40, i1 0" [d3.cpp:94]   --->   Operation 275 'bitconcatenate' 'trunc_ln94_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln94_3 = trunc i64 %add_ln94_2" [d3.cpp:94]   --->   Operation 276 'trunc' 'trunc_ln94_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 277 [1/1] (1.08ns)   --->   "%add_ln94_3 = add i64 %add_ln94_2, i64 %shl_ln40_4" [d3.cpp:94]   --->   Operation 277 'add' 'add_ln94_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 278 [1/1] (0.94ns)   --->   "%add_ln94_4 = add i25 %trunc_ln94_1, i25 %trunc_ln7" [d3.cpp:94]   --->   Operation 278 'add' 'add_ln94_4' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 279 [1/1] (0.94ns)   --->   "%add_ln94_5 = add i25 %trunc_ln94_3, i25 %trunc_ln94_2" [d3.cpp:94]   --->   Operation 279 'add' 'add_ln94_5' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 280 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln94 = add i64 %add_ln94_3, i64 %add_ln94_1" [d3.cpp:94]   --->   Operation 280 'add' 'add_ln94' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln8 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %trunc_ln40_1, i1 0" [d3.cpp:100]   --->   Operation 281 'bitconcatenate' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i63 %mul3351924" [d3.cpp:100]   --->   Operation 282 'trunc' 'trunc_ln100' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln100_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %trunc_ln100, i1 0" [d3.cpp:100]   --->   Operation 283 'bitconcatenate' 'trunc_ln100_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 284 [1/1] (1.08ns)   --->   "%add_ln100_1 = add i64 %mul5, i64 %shl_ln40_5" [d3.cpp:100]   --->   Operation 284 'add' 'add_ln100_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln100_2 = trunc i64 %arr_load_5" [d3.cpp:100]   --->   Operation 285 'trunc' 'trunc_ln100_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 286 [1/1] (0.95ns)   --->   "%add_ln100_2 = add i26 %trunc_ln100_1, i26 %trunc_ln8" [d3.cpp:100]   --->   Operation 286 'add' 'add_ln100_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 287 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln100_3 = add i64 %add_ln100_1, i64 %arr_load_5" [d3.cpp:100]   --->   Operation 287 'add' 'add_ln100_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 288 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln100_4 = add i64 %mul4, i64 %mul325" [d3.cpp:100]   --->   Operation 288 'add' 'add_ln100_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 289 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln100_5 = add i64 %add_ln100_4, i64 %mul318" [d3.cpp:100]   --->   Operation 289 'add' 'add_ln100_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 290 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln100_6 = add i26 %add_ln100_2, i26 %trunc_ln100_2" [d3.cpp:100]   --->   Operation 290 'add' 'add_ln100_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln100_3 = trunc i64 %add_ln100_5" [d3.cpp:100]   --->   Operation 291 'trunc' 'trunc_ln100_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 292 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln100 = add i64 %add_ln100_5, i64 %add_ln100_3" [d3.cpp:100]   --->   Operation 292 'add' 'add_ln100' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 293 [1/1] (1.08ns)   --->   "%add_ln106_1 = add i64 %mul360, i64 %mul344" [d3.cpp:106]   --->   Operation 293 'add' 'add_ln106_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln106_1 = trunc i64 %add_ln106_1" [d3.cpp:106]   --->   Operation 294 'trunc' 'trunc_ln106_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 295 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_2 = add i64 %add_ln106_1, i64 %arr_load_1" [d3.cpp:106]   --->   Operation 295 'add' 'add_ln106_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 296 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_3 = add i64 %shl_ln40_1, i64 %mul353" [d3.cpp:106]   --->   Operation 296 'add' 'add_ln106_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 297 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln106_4 = add i64 %add_ln106_3, i64 %mul369" [d3.cpp:106]   --->   Operation 297 'add' 'add_ln106_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 298 [1/1] (0.95ns)   --->   "%add_ln106_5 = add i26 %trunc_ln106_1, i26 %trunc_ln106" [d3.cpp:106]   --->   Operation 298 'add' 'add_ln106_5' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln106_2 = trunc i64 %add_ln106_4" [d3.cpp:106]   --->   Operation 299 'trunc' 'trunc_ln106_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 300 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln106 = add i64 %add_ln106_4, i64 %add_ln106_2" [d3.cpp:106]   --->   Operation 300 'add' 'add_ln106' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 301 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln113_10 = add i26 %trunc_ln100_3, i26 %add_ln100_6" [d3.cpp:113]   --->   Operation 301 'add' 'add_ln113_10' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 302 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln100, i32 26, i32 63" [d3.cpp:113]   --->   Operation 302 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln100, i32 26, i32 50" [d3.cpp:113]   --->   Operation 303 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 304 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_11 = add i25 %add_ln94_5, i25 %add_ln94_4" [d3.cpp:113]   --->   Operation 304 'add' 'add_ln113_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 305 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln114_2 = add i25 %add_ln113_11, i25 %trunc_ln1" [d3.cpp:114]   --->   Operation 305 'add' 'add_ln114_2' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 7.22>
ST_25 : Operation 306 [1/1] (0.00ns)   --->   "%add8118_loc_load = load i64 %add8118_loc"   --->   Operation 306 'load' 'add8118_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 307 [1/1] (0.67ns)   --->   "%store_ln50 = store i64 %add8118_loc_load, i4 %arr_addr_6" [d3.cpp:50]   --->   Operation 307 'store' 'store_ln50' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_25 : Operation 308 [1/2] (0.67ns)   --->   "%arr_load_8 = load i4 %arr_addr_8" [d3.cpp:61]   --->   Operation 308 'load' 'arr_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_25 : Operation 309 [1/2] (0.67ns)   --->   "%arr_load_9 = load i4 %arr_addr_9" [d3.cpp:62]   --->   Operation 309 'load' 'arr_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_25 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i32 %shl_ln64" [d3.cpp:62]   --->   Operation 310 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i32 %arg1_r_load_9" [d3.cpp:62]   --->   Operation 311 'zext' 'zext_ln62_2' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.73ns)   --->   Input mux for Operation 312 '%mul_ln62_1 = mul i63 %zext_ln62_1, i63 %zext_ln62_2'
ST_25 : Operation 312 [1/1] (2.68ns)   --->   "%mul_ln62_1 = mul i63 %zext_ln62_1, i63 %zext_ln62_2" [d3.cpp:62]   --->   Operation 312 'mul' 'mul_ln62_1' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 313 [1/1] (0.00ns)   --->   "%shl_ln62_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln62_1, i1 0" [d3.cpp:62]   --->   Operation 313 'bitconcatenate' 'shl_ln62_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 314 [1/1] (0.67ns)   --->   "%store_ln64 = store i64 %add_ln64_2, i4 %arr_addr" [d3.cpp:64]   --->   Operation 314 'store' 'store_ln64' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_25 : Operation 315 [1/1] (1.08ns)   --->   "%add_ln61 = add i64 %arr_load_8, i64 %mul_ln61_3" [d3.cpp:61]   --->   Operation 315 'add' 'add_ln61' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i64 %add_ln61" [d3.cpp:61]   --->   Operation 316 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 317 [1/1] (1.08ns)   --->   "%add_ln61_3 = add i64 %add_ln61_2, i64 %add_ln61" [d3.cpp:61]   --->   Operation 317 'add' 'add_ln61_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln62_3 = trunc i64 %arr_load_9" [d3.cpp:62]   --->   Operation 318 'trunc' 'trunc_ln62_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln62_4 = trunc i63 %mul_ln62_1" [d3.cpp:62]   --->   Operation 319 'trunc' 'trunc_ln62_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln62_2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %trunc_ln62_4, i1 0" [d3.cpp:62]   --->   Operation 320 'bitconcatenate' 'trunc_ln62_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 321 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln62_5 = add i64 %add_ln62_1, i64 %shl_ln62_1" [d3.cpp:62]   --->   Operation 321 'add' 'add_ln62_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 322 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln62_3 = add i64 %add_ln62_5, i64 %arr_load_9" [d3.cpp:62]   --->   Operation 322 'add' 'add_ln62_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i38 %lshr_ln" [d3.cpp:113]   --->   Operation 323 'zext' 'zext_ln113_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 324 [1/1] (1.08ns)   --->   "%add_ln113 = add i64 %add_ln94, i64 %zext_ln113_2" [d3.cpp:113]   --->   Operation 324 'add' 'add_ln113' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 325 [1/1] (0.00ns)   --->   "%lshr_ln113_1 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113, i32 25, i32 63" [d3.cpp:113]   --->   Operation 325 'partselect' 'lshr_ln113_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i39 %lshr_ln113_1" [d3.cpp:113]   --->   Operation 326 'zext' 'zext_ln113_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 327 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_12 = add i26 %trunc_ln89_2, i26 %add_ln89_5" [d3.cpp:113]   --->   Operation 327 'add' 'add_ln113_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln113_2 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113, i32 25, i32 50" [d3.cpp:113]   --->   Operation 328 'partselect' 'trunc_ln113_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 329 [1/1] (1.08ns)   --->   "%add_ln113_1 = add i64 %zext_ln113_3, i64 %add_ln89" [d3.cpp:113]   --->   Operation 329 'add' 'add_ln113_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 330 [1/1] (0.00ns)   --->   "%lshr_ln113_2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 63" [d3.cpp:113]   --->   Operation 330 'partselect' 'lshr_ln113_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i38 %lshr_ln113_2" [d3.cpp:113]   --->   Operation 331 'zext' 'zext_ln113_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_13 = add i25 %trunc_ln83_1, i25 %trunc_ln83" [d3.cpp:113]   --->   Operation 332 'add' 'add_ln113_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln113_3 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 50" [d3.cpp:113]   --->   Operation 333 'partselect' 'trunc_ln113_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 334 [1/1] (1.08ns)   --->   "%add_ln113_2 = add i64 %zext_ln113_4, i64 %add_ln83" [d3.cpp:113]   --->   Operation 334 'add' 'add_ln113_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 335 [1/1] (0.00ns)   --->   "%lshr_ln113_3 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 63" [d3.cpp:113]   --->   Operation 335 'partselect' 'lshr_ln113_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln113_5 = zext i39 %lshr_ln113_3" [d3.cpp:113]   --->   Operation 336 'zext' 'zext_ln113_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 337 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_14 = add i26 %trunc_ln106_2, i26 %add_ln106_5" [d3.cpp:113]   --->   Operation 337 'add' 'add_ln113_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln113_4 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 50" [d3.cpp:113]   --->   Operation 338 'partselect' 'trunc_ln113_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 339 [1/1] (1.08ns)   --->   "%add_ln113_3 = add i64 %zext_ln113_5, i64 %add_ln106" [d3.cpp:113]   --->   Operation 339 'add' 'add_ln113_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 340 [1/1] (0.00ns)   --->   "%lshr_ln113_4 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 63" [d3.cpp:113]   --->   Operation 340 'partselect' 'lshr_ln113_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln113_6 = zext i38 %lshr_ln113_4" [d3.cpp:113]   --->   Operation 341 'zext' 'zext_ln113_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 342 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_15 = add i25 %trunc_ln64_1, i25 %trunc_ln64" [d3.cpp:113]   --->   Operation 342 'add' 'add_ln113_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln113_5 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 50" [d3.cpp:113]   --->   Operation 343 'partselect' 'trunc_ln113_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 344 [1/1] (1.08ns)   --->   "%add_ln113_4 = add i64 %zext_ln113_6, i64 %add_ln64_2" [d3.cpp:113]   --->   Operation 344 'add' 'add_ln113_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 345 [1/1] (0.00ns)   --->   "%lshr_ln113_5 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 63" [d3.cpp:113]   --->   Operation 345 'partselect' 'lshr_ln113_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln113_7 = zext i39 %lshr_ln113_5" [d3.cpp:113]   --->   Operation 346 'zext' 'zext_ln113_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln113_6 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 50" [d3.cpp:113]   --->   Operation 347 'partselect' 'trunc_ln113_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 348 [1/1] (1.08ns)   --->   "%add_ln113_5 = add i64 %zext_ln113_7, i64 %add_ln62_3" [d3.cpp:113]   --->   Operation 348 'add' 'add_ln113_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 349 [1/1] (0.00ns)   --->   "%lshr_ln113_6 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 63" [d3.cpp:113]   --->   Operation 349 'partselect' 'lshr_ln113_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 350 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_16 = add i25 %trunc_ln61_1, i25 %trunc_ln61" [d3.cpp:113]   --->   Operation 350 'add' 'add_ln113_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln113_7 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 50" [d3.cpp:113]   --->   Operation 351 'partselect' 'trunc_ln113_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i64 %add8118_loc_load" [d3.cpp:113]   --->   Operation 352 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 353 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln115_2 = add i26 %trunc_ln113_2, i26 %add_ln113_12" [d3.cpp:115]   --->   Operation 353 'add' 'add_ln115_2' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 354 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln116 = add i25 %trunc_ln113_3, i25 %add_ln113_13" [d3.cpp:116]   --->   Operation 354 'add' 'add_ln116' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 355 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln117 = add i26 %trunc_ln113_4, i26 %add_ln113_14" [d3.cpp:117]   --->   Operation 355 'add' 'add_ln117' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 356 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln118 = add i25 %trunc_ln113_5, i25 %add_ln113_15" [d3.cpp:118]   --->   Operation 356 'add' 'add_ln118' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 357 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_1 = add i26 %add_ln62_4, i26 %trunc_ln62_3" [d3.cpp:119]   --->   Operation 357 'add' 'add_ln119_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 358 [1/1] (0.95ns)   --->   "%add_ln119_2 = add i26 %trunc_ln62_2, i26 %trunc_ln113_6" [d3.cpp:119]   --->   Operation 358 'add' 'add_ln119_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 359 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln119 = add i26 %add_ln119_2, i26 %add_ln119_1" [d3.cpp:119]   --->   Operation 359 'add' 'add_ln119' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 360 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln120 = add i25 %trunc_ln113_7, i25 %add_ln113_16" [d3.cpp:120]   --->   Operation 360 'add' 'add_ln120' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 3.25>
ST_26 : Operation 361 [1/1] (0.67ns)   --->   "%store_ln61 = store i64 %add_ln61_3, i4 %arr_addr_8" [d3.cpp:61]   --->   Operation 361 'store' 'store_ln61' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_26 : Operation 362 [1/1] (0.67ns)   --->   "%store_ln63 = store i64 %add_ln62_3, i4 %arr_addr_9" [d3.cpp:63]   --->   Operation 362 'store' 'store_ln63' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_26 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln113_8 = zext i38 %lshr_ln113_6" [d3.cpp:113]   --->   Operation 363 'zext' 'zext_ln113_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 364 [1/1] (1.08ns)   --->   "%add_ln113_6 = add i64 %zext_ln113_8, i64 %add_ln61_3" [d3.cpp:113]   --->   Operation 364 'add' 'add_ln113_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 365 [1/1] (0.00ns)   --->   "%lshr_ln113_7 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 63" [d3.cpp:113]   --->   Operation 365 'partselect' 'lshr_ln113_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln113_9 = zext i39 %lshr_ln113_7" [d3.cpp:113]   --->   Operation 366 'zext' 'zext_ln113_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 367 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_17 = add i26 %add_ln78_7, i26 %add_ln78_6" [d3.cpp:113]   --->   Operation 367 'add' 'add_ln113_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln113_8 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 50" [d3.cpp:113]   --->   Operation 368 'partselect' 'trunc_ln113_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 369 [1/1] (1.08ns)   --->   "%add_ln113_7 = add i64 %zext_ln113_9, i64 %add_ln78" [d3.cpp:113]   --->   Operation 369 'add' 'add_ln113_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 370 [1/1] (0.00ns)   --->   "%lshr_ln113_8 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 63" [d3.cpp:113]   --->   Operation 370 'partselect' 'lshr_ln113_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln113_10 = zext i38 %lshr_ln113_8" [d3.cpp:113]   --->   Operation 371 'zext' 'zext_ln113_10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln113_s = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 50" [d3.cpp:113]   --->   Operation 372 'partselect' 'trunc_ln113_s' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 373 [1/1] (1.08ns)   --->   "%add_ln113_8 = add i64 %zext_ln113_10, i64 %add8118_loc_load" [d3.cpp:113]   --->   Operation 373 'add' 'add_ln113_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln113_1 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_8, i32 25, i32 63" [d3.cpp:113]   --->   Operation 374 'partselect' 'trunc_ln113_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 375 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln121 = add i26 %trunc_ln113_8, i26 %add_ln113_17" [d3.cpp:121]   --->   Operation 375 'add' 'add_ln121' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 376 [1/1] (0.94ns)   --->   "%add_ln122 = add i25 %trunc_ln113_s, i25 %trunc_ln113" [d3.cpp:122]   --->   Operation 376 'add' 'add_ln122' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.13>
ST_27 : Operation 377 [1/1] (0.67ns)   --->   "%store_ln78 = store i64 %add_ln78, i4 %arr_addr_7" [d3.cpp:78]   --->   Operation 377 'store' 'store_ln78' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_27 : Operation 378 [1/1] (0.67ns)   --->   "%store_ln83 = store i64 %add_ln83, i4 %arr_addr_2" [d3.cpp:83]   --->   Operation 378 'store' 'store_ln83' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_27 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i39 %trunc_ln113_1" [d3.cpp:113]   --->   Operation 379 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 380 [1/1] (3.45ns)   --->   "%mul_ln113 = mul i44 %zext_ln113, i44 19" [d3.cpp:113]   --->   Operation 380 'mul' 'mul_ln113' <Predicate = true> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 381 [1/1] (0.00ns)   --->   "%trunc_ln113_9 = trunc i44 %mul_ln113" [d3.cpp:113]   --->   Operation 381 'trunc' 'trunc_ln113_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 382 [1/1] (0.95ns)   --->   "%add_ln113_9 = add i26 %trunc_ln113_9, i26 %add_ln113_10" [d3.cpp:113]   --->   Operation 382 'add' 'add_ln113_9' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i26 %add_ln113_9" [d3.cpp:113]   --->   Operation 383 'zext' 'zext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 384 [1/1] (0.00ns)   --->   "%out1_w_addr = getelementptr i27 %out1_w, i64 0, i64 0" [d3.cpp:113]   --->   Operation 384 'getelementptr' 'out1_w_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 385 [1/1] (0.67ns)   --->   "%store_ln113 = store i27 %zext_ln113_1, i4 %out1_w_addr" [d3.cpp:113]   --->   Operation 385 'store' 'store_ln113' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_27 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i26 %add_ln113_10" [d3.cpp:114]   --->   Operation 386 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 387 [1/1] (1.06ns)   --->   "%add_ln114 = add i44 %mul_ln113, i44 %zext_ln114" [d3.cpp:114]   --->   Operation 387 'add' 'add_ln114' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_s = partselect i18 @_ssdm_op_PartSelect.i18.i44.i32.i32, i44 %add_ln114, i32 26, i32 43" [d3.cpp:114]   --->   Operation 388 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 389 'zext' 'zext_ln114_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln114_3 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 390 'zext' 'zext_ln114_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 391 [1/1] (0.94ns)   --->   "%add_ln114_1 = add i25 %zext_ln114_3, i25 %add_ln114_2" [d3.cpp:114]   --->   Operation 391 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i25 %add_ln114_1" [d3.cpp:114]   --->   Operation 392 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 393 [1/1] (0.00ns)   --->   "%out1_w_addr_1 = getelementptr i27 %out1_w, i64 0, i64 1" [d3.cpp:114]   --->   Operation 393 'getelementptr' 'out1_w_addr_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 394 [1/1] (0.67ns)   --->   "%store_ln114 = store i27 %zext_ln114_1, i4 %out1_w_addr_1" [d3.cpp:114]   --->   Operation 394 'store' 'store_ln114' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_27 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i25 %add_ln114_2" [d3.cpp:115]   --->   Operation 395 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 396 [1/1] (0.94ns)   --->   "%add_ln115 = add i26 %zext_ln114_2, i26 %zext_ln115" [d3.cpp:115]   --->   Operation 396 'add' 'add_ln115' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 397 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %add_ln115, i32 25" [d3.cpp:115]   --->   Operation 397 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 1.63>
ST_28 : Operation 398 [1/1] (0.67ns)   --->   "%store_ln89 = store i64 %add_ln89, i4 %arr_addr_3" [d3.cpp:89]   --->   Operation 398 'store' 'store_ln89' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_28 : Operation 399 [1/1] (0.67ns)   --->   "%store_ln94 = store i64 %add_ln94, i4 %arr_addr_4" [d3.cpp:94]   --->   Operation 399 'store' 'store_ln94' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_28 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i1 %tmp" [d3.cpp:115]   --->   Operation 400 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i26 %add_ln115_2" [d3.cpp:115]   --->   Operation 401 'zext' 'zext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 402 [1/1] (0.95ns)   --->   "%add_ln115_1 = add i27 %zext_ln115_2, i27 %zext_ln115_1" [d3.cpp:115]   --->   Operation 402 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 403 [1/1] (0.00ns)   --->   "%out1_w_addr_2 = getelementptr i27 %out1_w, i64 0, i64 2" [d3.cpp:115]   --->   Operation 403 'getelementptr' 'out1_w_addr_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 404 [1/1] (0.67ns)   --->   "%store_ln115 = store i27 %add_ln115_1, i4 %out1_w_addr_2" [d3.cpp:115]   --->   Operation 404 'store' 'store_ln115' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_28 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i25 %add_ln116" [d3.cpp:116]   --->   Operation 405 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 406 [1/1] (0.00ns)   --->   "%out1_w_addr_3 = getelementptr i27 %out1_w, i64 0, i64 3" [d3.cpp:116]   --->   Operation 406 'getelementptr' 'out1_w_addr_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 407 [1/1] (0.67ns)   --->   "%store_ln116 = store i27 %zext_ln116, i4 %out1_w_addr_3" [d3.cpp:116]   --->   Operation 407 'store' 'store_ln116' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 29 <SV = 28> <Delay = 0.67>
ST_29 : Operation 408 [1/1] (0.67ns)   --->   "%store_ln100 = store i64 %add_ln100, i4 %arr_addr_5" [d3.cpp:100]   --->   Operation 408 'store' 'store_ln100' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_29 : Operation 409 [1/1] (0.67ns)   --->   "%store_ln106 = store i64 %add_ln106, i4 %arr_addr_1" [d3.cpp:106]   --->   Operation 409 'store' 'store_ln106' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_29 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i26 %add_ln117" [d3.cpp:117]   --->   Operation 410 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 411 [1/1] (0.00ns)   --->   "%out1_w_addr_4 = getelementptr i27 %out1_w, i64 0, i64 4" [d3.cpp:117]   --->   Operation 411 'getelementptr' 'out1_w_addr_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 412 [1/1] (0.67ns)   --->   "%store_ln117 = store i27 %zext_ln117, i4 %out1_w_addr_4" [d3.cpp:117]   --->   Operation 412 'store' 'store_ln117' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_29 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i25 %add_ln118" [d3.cpp:118]   --->   Operation 413 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 414 [1/1] (0.00ns)   --->   "%out1_w_addr_5 = getelementptr i27 %out1_w, i64 0, i64 5" [d3.cpp:118]   --->   Operation 414 'getelementptr' 'out1_w_addr_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 415 [1/1] (0.67ns)   --->   "%store_ln118 = store i27 %zext_ln118, i4 %out1_w_addr_5" [d3.cpp:118]   --->   Operation 415 'store' 'store_ln118' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 30 <SV = 29> <Delay = 0.67>
ST_30 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i26 %add_ln119" [d3.cpp:119]   --->   Operation 416 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 417 [1/1] (0.00ns)   --->   "%out1_w_addr_6 = getelementptr i27 %out1_w, i64 0, i64 6" [d3.cpp:119]   --->   Operation 417 'getelementptr' 'out1_w_addr_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 418 [1/1] (0.67ns)   --->   "%store_ln119 = store i27 %zext_ln119, i4 %out1_w_addr_6" [d3.cpp:119]   --->   Operation 418 'store' 'store_ln119' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_30 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i25 %add_ln120" [d3.cpp:120]   --->   Operation 419 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 420 [1/1] (0.00ns)   --->   "%out1_w_addr_7 = getelementptr i27 %out1_w, i64 0, i64 7" [d3.cpp:120]   --->   Operation 420 'getelementptr' 'out1_w_addr_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 421 [1/1] (0.67ns)   --->   "%store_ln120 = store i27 %zext_ln120, i4 %out1_w_addr_7" [d3.cpp:120]   --->   Operation 421 'store' 'store_ln120' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i26 %add_ln121" [d3.cpp:121]   --->   Operation 422 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 423 [1/1] (0.00ns)   --->   "%out1_w_addr_8 = getelementptr i27 %out1_w, i64 0, i64 8" [d3.cpp:121]   --->   Operation 423 'getelementptr' 'out1_w_addr_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 424 [1/1] (0.67ns)   --->   "%store_ln121 = store i27 %zext_ln121, i4 %out1_w_addr_8" [d3.cpp:121]   --->   Operation 424 'store' 'store_ln121' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_31 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i25 %add_ln122" [d3.cpp:122]   --->   Operation 425 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 426 [1/1] (0.00ns)   --->   "%out1_w_addr_9 = getelementptr i27 %out1_w, i64 0, i64 9" [d3.cpp:122]   --->   Operation 426 'getelementptr' 'out1_w_addr_9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 427 [1/1] (0.67ns)   --->   "%store_ln122 = store i27 %zext_ln122, i4 %out1_w_addr_9" [d3.cpp:122]   --->   Operation 427 'store' 'store_ln122' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_31 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i62 %trunc_ln2" [d3.cpp:126]   --->   Operation 428 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 429 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln126" [d3.cpp:126]   --->   Operation 429 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 430 [1/1] (7.30ns)   --->   "%empty_26 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d3.cpp:126]   --->   Operation 430 'writereq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 431 [2/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln2, i27 %out1_w" [d3.cpp:126]   --->   Operation 431 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 432 [1/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln2, i27 %out1_w" [d3.cpp:126]   --->   Operation 432 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 433 [5/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 433 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 434 [4/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 434 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 435 [3/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 435 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 436 [2/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 436 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 437 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [d3.cpp:3]   --->   Operation 437 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 438 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_12, i32 0, i32 0, void @empty, i32 0, i32 10, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 438 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 439 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 439 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 440 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty_4, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_13, i32 4294967295, i32 0"   --->   Operation 440 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 441 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_13, i32 4294967295, i32 0"   --->   Operation 441 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 442 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty_6, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_13, i32 4294967295, i32 0"   --->   Operation 442 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 443 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_13, i32 4294967295, i32 0"   --->   Operation 443 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 444 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 444 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 445 [1/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 445 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 446 [1/1] (0.00ns)   --->   "%ret_ln131 = ret" [d3.cpp:131]   --->   Operation 446 'ret' 'ret_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg1_read') on port 'arg1' [4]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d3.cpp:17) [21]  (0.000 ns)
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [22]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [22]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [22]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [22]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [22]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [22]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [22]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [22]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('arg1_r_addr') [24]  (0.000 ns)
	'load' operation ('arg1_r_load') on array 'arg1_r', d3.cpp:11 [25]  (0.677 ns)

 <State 13>: 4.097ns
The critical path consists of the following:
	'load' operation ('arg1_r_load') on array 'arg1_r', d3.cpp:11 [25]  (0.677 ns)
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul16') [26]  (2.846 ns)

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('arg1_r_addr_2') [29]  (0.000 ns)
	'load' operation ('arg1_r_load_1') on array 'arg1_r', d3.cpp:11 [30]  (0.677 ns)

 <State 17>: 0.677ns
The critical path consists of the following:
	'load' operation ('arg1_r_load_1') on array 'arg1_r', d3.cpp:11 [30]  (0.677 ns)

 <State 18>: 0.677ns
The critical path consists of the following:
	'load' operation ('arg1_r_load_2', d3.cpp:40) on array 'arg1_r', d3.cpp:11 [34]  (0.677 ns)

 <State 19>: 0.677ns
The critical path consists of the following:
	'load' operation ('arg1_r_load_4', d3.cpp:40) on array 'arg1_r', d3.cpp:11 [51]  (0.677 ns)

 <State 20>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('arr_addr', d3.cpp:40) [40]  (0.000 ns)
	'load' operation ('arr_load', d3.cpp:40) on array 'arr', d3.cpp:13 [41]  (0.677 ns)

 <State 21>: 1.104ns
The critical path consists of the following:
	'load' operation ('arr_load_6', d3.cpp:50) on array 'arr', d3.cpp:13 [85]  (0.677 ns)
	'call' operation ('call_ln50', d3.cpp:50) to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5' [86]  (0.427 ns)

 <State 22>: 1.100ns
The critical path consists of the following:
	'call' operation ('call_ln50', d3.cpp:50) to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5' [86]  (1.100 ns)

 <State 23>: 3.420ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul45') [31]  (2.846 ns)

 <State 24>: 7.086ns
The critical path consists of the following:
	'load' operation ('arg1_r_load_9', d3.cpp:60) on array 'arg1_r', d3.cpp:11 [113]  (0.677 ns)
	multiplexor before operation 'mul' with delay (0.789 ns)
'mul' operation ('mul_ln60_1', d3.cpp:60) [117]  (2.631 ns)
	'add' operation ('add_ln78_4', d3.cpp:78) [207]  (1.085 ns)
	'add' operation ('add_ln78_5', d3.cpp:78) [210]  (1.085 ns)
	'add' operation ('add_ln78', d3.cpp:78) [213]  (0.819 ns)

 <State 25>: 7.222ns
The critical path consists of the following:
	'add' operation ('add_ln113', d3.cpp:113) [272]  (1.085 ns)
	'add' operation ('add_ln113_1', d3.cpp:113) [277]  (1.085 ns)
	'add' operation ('add_ln113_2', d3.cpp:113) [282]  (1.085 ns)
	'add' operation ('add_ln113_3', d3.cpp:113) [287]  (1.085 ns)
	'add' operation ('add_ln113_4', d3.cpp:113) [292]  (1.085 ns)
	'add' operation ('add_ln113_5', d3.cpp:113) [296]  (1.085 ns)
	'add' operation ('add_ln120', d3.cpp:120) [357]  (0.712 ns)

 <State 26>: 3.255ns
The critical path consists of the following:
	'add' operation ('add_ln113_6', d3.cpp:113) [301]  (1.085 ns)
	'add' operation ('add_ln113_7', d3.cpp:113) [306]  (1.085 ns)
	'add' operation ('add_ln113_8', d3.cpp:113) [311]  (1.085 ns)

 <State 27>: 6.139ns
The critical path consists of the following:
	'mul' operation ('mul_ln113', d3.cpp:113) [314]  (3.455 ns)
	'add' operation ('add_ln114', d3.cpp:114) [321]  (1.062 ns)
	'add' operation ('add_ln114_1', d3.cpp:114) [326]  (0.945 ns)
	'store' operation ('store_ln114', d3.cpp:114) of variable 'zext_ln114_1', d3.cpp:114 on array 'out1_w', d3.cpp:12 [329]  (0.677 ns)

 <State 28>: 1.632ns
The critical path consists of the following:
	'add' operation ('add_ln115_1', d3.cpp:115) [336]  (0.955 ns)
	'store' operation ('store_ln115', d3.cpp:115) of variable 'add_ln115_1', d3.cpp:115 on array 'out1_w', d3.cpp:12 [338]  (0.677 ns)

 <State 29>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln100', d3.cpp:100) of variable 'add_ln100', d3.cpp:100 on array 'arr', d3.cpp:13 [256]  (0.677 ns)

 <State 30>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln119', d3.cpp:119) of variable 'zext_ln119', d3.cpp:119 on array 'out1_w', d3.cpp:12 [356]  (0.677 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d3.cpp:126) [371]  (0.000 ns)
	bus request operation ('empty_26', d3.cpp:126) on port 'mem' (d3.cpp:126) [372]  (7.300 ns)

 <State 32>: 0.000ns
The critical path consists of the following:

 <State 33>: 0.000ns
The critical path consists of the following:

 <State 34>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_27', d3.cpp:131) on port 'mem' (d3.cpp:131) [374]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_27', d3.cpp:131) on port 'mem' (d3.cpp:131) [374]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_27', d3.cpp:131) on port 'mem' (d3.cpp:131) [374]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_27', d3.cpp:131) on port 'mem' (d3.cpp:131) [374]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_27', d3.cpp:131) on port 'mem' (d3.cpp:131) [374]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
