// Seed: 1496102152
module module_0 ();
  wand id_1, id_2, id_3, id_4;
  supply1 id_5 = 1'b0;
  assign id_4 = id_3;
  always @(posedge 1'b0 == id_5) id_2 = ~0;
  supply0 id_6;
  wire id_7;
  assign id_5 = id_6 < id_4;
  wire id_8;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input uwire id_2,
    output tri id_3
    , id_10,
    input tri1 id_4,
    output wand id_5,
    input supply1 id_6,
    input tri0 id_7,
    output wand id_8
);
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
  timeprecision 1ps;
endmodule
