`resetall
module module_0 (
    input id_1,
    output logic [id_1 : id_1] id_2,
    input logic [id_1 : id_1[1]] id_3,
    output logic [id_1 : id_2] id_4,
    input logic [id_2 : id_4] id_5,
    input logic [id_1 : id_4] id_6,
    output id_7,
    input id_8,
    output id_9,
    input id_10,
    input logic id_11,
    input logic [id_3 : id_4] id_12,
    output [id_10 : id_5] id_13,
    output id_14,
    output id_15,
    output id_16,
    input id_17
);
  assign id_5 = id_12;
  id_18 id_19 (
      .id_12(id_2),
      .id_8 (id_1)
  );
  id_20 id_21 (
      .id_4((id_11)),
      .id_7((id_12)),
      .id_7(id_13)
  );
endmodule
