$date
	Sat Oct 22 21:05:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#903886
b111 &
b111 %
1$
b111 !
1"
#903887
0"
#903890
b10110 &
b10110 %
#903894
b1011 &
b1011 %
#903898
b100010 &
b100010 %
#903902
b10001 &
b10001 %
#903906
b110100 &
b110100 %
#903910
b11010 &
b11010 %
#903914
b1101 &
b1101 %
#903918
b101000 &
b101000 %
#903922
b10100 &
b10100 %
#903926
b1010 &
b1010 %
#903930
b101 &
b101 %
#903934
b10000 &
b10000 %
#903938
b1000 &
b1000 %
#903942
b100 &
b100 %
#903946
b10 &
b10 %
#903950
b1 &
1#
b1 %
#903954
b0 &
b0 %
0#
0$
#1888504
b11 !
1"
#1888506
b11 &
b11 %
1$
#1888507
0"
#1888510
b1010 &
b1010 %
#1888514
b101 &
b101 %
#1888518
b10000 &
b10000 %
#1888522
b1000 &
b1000 %
#1888526
b100 &
b100 %
#1888530
b10 &
b10 %
#1888534
b1 &
1#
b1 %
#1888538
b0 &
b0 %
0#
0$
#2906114
b10 &
b10 %
1$
b10 !
1"
#2906115
0"
#2906118
b1 &
1#
b1 %
#2906122
b0 &
b0 %
0#
0$
#4500012
