$date
	Thu Sep 15 15:29:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module question3_tb $end
$var wire 1 ! f $end
$var reg 1 " x1 $end
$var reg 1 # x2 $end
$var reg 1 $ x3 $end
$var reg 1 % x4 $end
$var reg 1 & x5 $end
$scope module q3 $end
$var wire 1 ! f $end
$var wire 1 ' g $end
$var wire 1 " x1 $end
$var wire 1 # x2 $end
$var wire 1 $ x3 $end
$var wire 1 % x4 $end
$var wire 1 & x5 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
1&
0%
0$
0#
0"
1!
$end
#20
1!
0'
0&
1%
#40
1'
1&
1$
#60
0%
0$
1#
#80
1!
0'
0&
1%
#100
0#
1"
#120
1&
#140
1'
0%
1#
#160
1%
1$
#180
0!
0$
0#
0"
#200
0%
1$
#220
0'
0&
1"
#240
