{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1488528704380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488528704390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 03 00:11:44 2017 " "Processing started: Fri Mar 03 00:11:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488528704390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1488528704390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1488528704390 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1488528704851 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAMmemory.v(33) " "Verilog HDL warning at SRAMmemory.v(33): extended using \"x\" or \"z\"" {  } { { "SRAMmemory.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/SRAMmemory.v" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1488528704931 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SRAMmemory.v(51) " "Verilog HDL information at SRAMmemory.v(51): always construct contains both blocking and non-blocking assignments" {  } { { "SRAMmemory.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/SRAMmemory.v" 51 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1488528704931 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAMmemory.v(99) " "Verilog HDL warning at SRAMmemory.v(99): extended using \"x\" or \"z\"" {  } { { "SRAMmemory.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/SRAMmemory.v" 99 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1488528704931 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAMmemory.v(101) " "Verilog HDL warning at SRAMmemory.v(101): extended using \"x\" or \"z\"" {  } { { "SRAMmemory.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/SRAMmemory.v" 101 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1488528704931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srammemory.v 1 1 " "Found 1 design units, including 1 entities, in source file srammemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAMmemory " "Found entity 1: SRAMmemory" {  } { { "SRAMmemory.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/SRAMmemory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488528704931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488528704931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/SRAM.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488528704931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488528704931 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory.v(29) " "Verilog HDL warning at memory.v(29): extended using \"x\" or \"z\"" {  } { { "memory.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/memory.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1488528704941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488528704941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488528704941 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MDR.v(33) " "Verilog HDL warning at MDR.v(33): extended using \"x\" or \"z\"" {  } { { "MDR.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/MDR.v" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1488528704951 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MDR.v(34) " "Verilog HDL warning at MDR.v(34): extended using \"x\" or \"z\"" {  } { { "MDR.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/MDR.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1488528704951 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MDR.v(35) " "Verilog HDL warning at MDR.v(35): extended using \"x\" or \"z\"" {  } { { "MDR.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/MDR.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1488528704951 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MDR.v(36) " "Verilog HDL warning at MDR.v(36): extended using \"x\" or \"z\"" {  } { { "MDR.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/MDR.v" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1488528704951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488528704951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488528704951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.v 1 1 " "Found 1 design units, including 1 entities, in source file mar.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/MAR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488528704951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488528704951 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 aluDemo.v(4) " "Verilog HDL Declaration information at aluDemo.v(4): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "aluDemo.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/aluDemo.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1488528704961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 aluDemo.v(4) " "Verilog HDL Declaration information at aluDemo.v(4): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "aluDemo.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/aluDemo.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1488528704961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 aluDemo.v(4) " "Verilog HDL Declaration information at aluDemo.v(4): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "aluDemo.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/aluDemo.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1488528704961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 aluDemo.v(4) " "Verilog HDL Declaration information at aluDemo.v(4): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "aluDemo.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/aluDemo.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1488528704961 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "aluDemo.v(192) " "Verilog HDL warning at aluDemo.v(192): extended using \"x\" or \"z\"" {  } { { "aluDemo.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/aluDemo.v" 192 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1488528704961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludemo.v 4 4 " "Found 4 design units, including 4 entities, in source file aludemo.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluDemo " "Found entity 1: aluDemo" {  } { { "aluDemo.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/aluDemo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488528704961 ""} { "Info" "ISGN_ENTITY_NAME" "2 HexDecode " "Found entity 2: HexDecode" {  } { { "aluDemo.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/aluDemo.v" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488528704961 ""} { "Info" "ISGN_ENTITY_NAME" "3 testBench " "Found entity 3: testBench" {  } { { "aluDemo.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/aluDemo.v" 201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488528704961 ""} { "Info" "ISGN_ENTITY_NAME" "4 Tester " "Found entity 4: Tester" {  } { { "aluDemo.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/aluDemo.v" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488528704961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488528704961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/DE1_SoC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488528704961 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_divider " "Found entity 2: clock_divider" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/DE1_SoC.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488528704961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488528704961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_register.v 1 1 " "Found 1 design units, including 1 entities, in source file zero_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_register " "Found entity 1: zero_register" {  } { { "zero_register.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/zero_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488528704971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488528704971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender.v 1 1 " "Found 1 design units, including 1 entities, in source file signextender.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtender " "Found entity 1: signExtender" {  } { { "signExtender.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/signExtender.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488528704971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488528704971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/register_file.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488528704981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488528704981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32.v 1 1 " "Found 1 design units, including 1 entities, in source file register_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_32 " "Found entity 1: register_32" {  } { { "register_32.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/register_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488528704981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488528704981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488528704981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488528704981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A mux32_2.v(7) " "Verilog HDL Declaration information at mux32_2.v(7): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "mux32_2.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/mux32_2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1488528704991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_2 " "Found entity 1: mux32_2" {  } { { "mux32_2.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/mux32_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488528704991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488528704991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32 " "Found entity 1: mux32" {  } { { "mux32.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/mux32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488528704991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488528704991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488528704991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488528704991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488528705001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488528705001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16 " "Found entity 1: mux16" {  } { { "mux16.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/mux16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488528705001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488528705001 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "integration.v(35) " "Verilog HDL warning at integration.v(35): extended using \"x\" or \"z\"" {  } { { "integration.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/integration.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1488528705001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integration.v 1 1 " "Found 1 design units, including 1 entities, in source file integration.v" { { "Info" "ISGN_ENTITY_NAME" "1 integration " "Found entity 1: integration" {  } { { "integration.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/integration.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488528705001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488528705001 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_memory.v(24) " "Verilog HDL warning at instruction_memory.v(24): extended using \"x\" or \"z\"" {  } { { "instruction_memory.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_memory.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1488528705013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488528705013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488528705013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488528705017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488528705017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "group_block.v 1 1 " "Found 1 design units, including 1 entities, in source file group_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 group_block " "Found entity 1: group_block" {  } { { "group_block.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/group_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488528705021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488528705021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "DFlipFlop.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/DFlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488528705022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488528705022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux2.v 1 1 " "Found 1 design units, including 1 entities, in source file demux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux2 " "Found entity 1: demux2" {  } { { "demux2.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/demux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488528705022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488528705022 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_top.v(110) " "Verilog HDL information at control_top.v(110): always construct contains both blocking and non-blocking assignments" {  } { { "control_top.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_top.v" 110 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1488528705032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_top.v 1 1 " "Found 1 design units, including 1 entities, in source file control_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_top " "Found entity 1: control_top" {  } { { "control_top.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_top.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488528705032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488528705032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_signals.v 1 1 " "Found 1 design units, including 1 entities, in source file control_signals.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_signals " "Found entity 1: control_signals" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488528705032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488528705032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_adder " "Found entity 1: CLA_adder" {  } { { "CLA_adder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/CLA_adder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488528705042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488528705042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrelshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file barrelshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrelShifter " "Found entity 1: barrelShifter" {  } { { "barrelShifter.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/barrelShifter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488528705042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488528705042 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(24) " "Verilog HDL warning at alu.v(24): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/alu.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1488528705052 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(26) " "Verilog HDL warning at alu.v(26): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/alu.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1488528705052 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(29) " "Verilog HDL warning at alu.v(29): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/alu.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1488528705052 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(31) " "Verilog HDL warning at alu.v(31): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/alu.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1488528705052 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(34) " "Verilog HDL warning at alu.v(34): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/alu.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1488528705052 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(40) " "Verilog HDL warning at alu.v(40): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/alu.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1488528705052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/alu.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488528705052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488528705052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "writeToSRAM integration.v(41) " "Verilog HDL Implicit Net warning at integration.v(41): created implicit net for \"writeToSRAM\"" {  } { { "integration.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/integration.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488528705052 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1488528705122 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE1_SoC.sv(2) " "Output port \"HEX0\" at DE1_SoC.sv(2) has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/DE1_SoC.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1488528705142 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE1_SoC.sv(2) " "Output port \"HEX1\" at DE1_SoC.sv(2) has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/DE1_SoC.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1488528705142 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE1_SoC.sv(2) " "Output port \"HEX2\" at DE1_SoC.sv(2) has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/DE1_SoC.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1488528705142 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE1_SoC.sv(2) " "Output port \"HEX3\" at DE1_SoC.sv(2) has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/DE1_SoC.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1488528705142 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE1_SoC.sv(2) " "Output port \"HEX4\" at DE1_SoC.sv(2) has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/DE1_SoC.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1488528705142 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE1_SoC.sv(2) " "Output port \"HEX5\" at DE1_SoC.sv(2) has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/DE1_SoC.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1488528705142 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SoC.sv(3) " "Output port \"LEDR\" at DE1_SoC.sv(3) has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/DE1_SoC.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1488528705142 "|DE1_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integration integration:pc " "Elaborating entity \"integration\" for hierarchy \"integration:pc\"" {  } { { "DE1_SoC.sv" "pc" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/DE1_SoC.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488528705142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_top integration:pc\|control_top:controls " "Elaborating entity \"control_top\" for hierarchy \"integration:pc\|control_top:controls\"" {  } { { "integration.v" "controls" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/integration.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488528705172 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 control_top.v(83) " "Verilog HDL assignment warning at control_top.v(83): truncated value with size 32 to match size of target (7)" {  } { { "control_top.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_top.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488528705182 "|DE1_SoC|integration:pc|control_top:controls"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 7 control_top.v(87) " "Verilog HDL assignment warning at control_top.v(87): truncated value with size 26 to match size of target (7)" {  } { { "control_top.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_top.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488528705182 "|DE1_SoC|integration:pc|control_top:controls"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 control_top.v(97) " "Verilog HDL assignment warning at control_top.v(97): truncated value with size 18 to match size of target (7)" {  } { { "control_top.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_top.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488528705182 "|DE1_SoC|integration:pc|control_top:controls"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 7 control_top.v(101) " "Verilog HDL assignment warning at control_top.v(101): truncated value with size 26 to match size of target (7)" {  } { { "control_top.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_top.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488528705182 "|DE1_SoC|integration:pc|control_top:controls"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_signals integration:pc\|control_top:controls\|control_signals:outputSignals " "Elaborating entity \"control_signals\" for hierarchy \"integration:pc\|control_top:controls\|control_signals:outputSignals\"" {  } { { "control_top.v" "outputSignals" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_top.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488528705182 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 7 control_signals.v(134) " "Verilog HDL assignment warning at control_signals.v(134): truncated value with size 26 to match size of target (7)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488528705192 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_signals.v(65) " "Verilog HDL Case Statement warning at control_signals.v(65): incomplete case statement has no default case item" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1488528705192 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "writeToSRAM control_signals.v(65) " "Verilog HDL Always Construct warning at control_signals.v(65): inferring latch(es) for variable \"writeToSRAM\", which holds its previous value in one or more paths through the always construct" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1488528705192 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_en control_signals.v(65) " "Verilog HDL Always Construct warning at control_signals.v(65): inferring latch(es) for variable \"write_en\", which holds its previous value in one or more paths through the always construct" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1488528705192 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch control_signals.v(65) " "Verilog HDL Always Construct warning at control_signals.v(65): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1488528705192 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SRAM_CS control_signals.v(65) " "Verilog HDL Always Construct warning at control_signals.v(65): inferring latch(es) for variable \"SRAM_CS\", which holds its previous value in one or more paths through the always construct" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1488528705192 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SRAM_write control_signals.v(65) " "Verilog HDL Always Construct warning at control_signals.v(65): inferring latch(es) for variable \"SRAM_write\", which holds its previous value in one or more paths through the always construct" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1488528705192 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Dselect control_signals.v(65) " "Verilog HDL Always Construct warning at control_signals.v(65): inferring latch(es) for variable \"Dselect\", which holds its previous value in one or more paths through the always construct" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1488528705192 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Bselect control_signals.v(65) " "Verilog HDL Always Construct warning at control_signals.v(65): inferring latch(es) for variable \"Bselect\", which holds its previous value in one or more paths through the always construct" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1488528705192 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read1_addr control_signals.v(65) " "Verilog HDL Always Construct warning at control_signals.v(65): inferring latch(es) for variable \"read1_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1488528705192 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read2_addr control_signals.v(65) " "Verilog HDL Always Construct warning at control_signals.v(65): inferring latch(es) for variable \"read2_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1488528705192 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_addr control_signals.v(65) " "Verilog HDL Always Construct warning at control_signals.v(65): inferring latch(es) for variable \"write_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1488528705192 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_function control_signals.v(65) " "Verilog HDL Always Construct warning at control_signals.v(65): inferring latch(es) for variable \"alu_function\", which holds its previous value in one or more paths through the always construct" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1488528705192 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "constant control_signals.v(65) " "Verilog HDL Always Construct warning at control_signals.v(65): inferring latch(es) for variable \"constant\", which holds its previous value in one or more paths through the always construct" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1488528705192 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "constant\[0\] control_signals.v(65) " "Inferred latch for \"constant\[0\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705192 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "constant\[1\] control_signals.v(65) " "Inferred latch for \"constant\[1\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705192 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "constant\[2\] control_signals.v(65) " "Inferred latch for \"constant\[2\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705192 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "constant\[3\] control_signals.v(65) " "Inferred latch for \"constant\[3\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705192 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "constant\[4\] control_signals.v(65) " "Inferred latch for \"constant\[4\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "constant\[5\] control_signals.v(65) " "Inferred latch for \"constant\[5\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "constant\[6\] control_signals.v(65) " "Inferred latch for \"constant\[6\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "constant\[7\] control_signals.v(65) " "Inferred latch for \"constant\[7\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "constant\[8\] control_signals.v(65) " "Inferred latch for \"constant\[8\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "constant\[9\] control_signals.v(65) " "Inferred latch for \"constant\[9\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "constant\[10\] control_signals.v(65) " "Inferred latch for \"constant\[10\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "constant\[11\] control_signals.v(65) " "Inferred latch for \"constant\[11\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "constant\[12\] control_signals.v(65) " "Inferred latch for \"constant\[12\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "constant\[13\] control_signals.v(65) " "Inferred latch for \"constant\[13\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "constant\[14\] control_signals.v(65) " "Inferred latch for \"constant\[14\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "constant\[15\] control_signals.v(65) " "Inferred latch for \"constant\[15\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "constant\[16\] control_signals.v(65) " "Inferred latch for \"constant\[16\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "constant\[17\] control_signals.v(65) " "Inferred latch for \"constant\[17\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "constant\[18\] control_signals.v(65) " "Inferred latch for \"constant\[18\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "constant\[19\] control_signals.v(65) " "Inferred latch for \"constant\[19\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "constant\[20\] control_signals.v(65) " "Inferred latch for \"constant\[20\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "constant\[21\] control_signals.v(65) " "Inferred latch for \"constant\[21\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "constant\[22\] control_signals.v(65) " "Inferred latch for \"constant\[22\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "constant\[23\] control_signals.v(65) " "Inferred latch for \"constant\[23\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "constant\[24\] control_signals.v(65) " "Inferred latch for \"constant\[24\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "constant\[25\] control_signals.v(65) " "Inferred latch for \"constant\[25\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "constant\[26\] control_signals.v(65) " "Inferred latch for \"constant\[26\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "constant\[27\] control_signals.v(65) " "Inferred latch for \"constant\[27\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "constant\[28\] control_signals.v(65) " "Inferred latch for \"constant\[28\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "constant\[29\] control_signals.v(65) " "Inferred latch for \"constant\[29\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "constant\[30\] control_signals.v(65) " "Inferred latch for \"constant\[30\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "constant\[31\] control_signals.v(65) " "Inferred latch for \"constant\[31\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_function\[0\] control_signals.v(65) " "Inferred latch for \"alu_function\[0\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_function\[1\] control_signals.v(65) " "Inferred latch for \"alu_function\[1\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_function\[2\] control_signals.v(65) " "Inferred latch for \"alu_function\[2\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[0\] control_signals.v(65) " "Inferred latch for \"write_addr\[0\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[1\] control_signals.v(65) " "Inferred latch for \"write_addr\[1\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[2\] control_signals.v(65) " "Inferred latch for \"write_addr\[2\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[3\] control_signals.v(65) " "Inferred latch for \"write_addr\[3\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[4\] control_signals.v(65) " "Inferred latch for \"write_addr\[4\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read2_addr\[0\] control_signals.v(65) " "Inferred latch for \"read2_addr\[0\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read2_addr\[1\] control_signals.v(65) " "Inferred latch for \"read2_addr\[1\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read2_addr\[2\] control_signals.v(65) " "Inferred latch for \"read2_addr\[2\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read2_addr\[3\] control_signals.v(65) " "Inferred latch for \"read2_addr\[3\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read2_addr\[4\] control_signals.v(65) " "Inferred latch for \"read2_addr\[4\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read1_addr\[0\] control_signals.v(65) " "Inferred latch for \"read1_addr\[0\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read1_addr\[1\] control_signals.v(65) " "Inferred latch for \"read1_addr\[1\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read1_addr\[2\] control_signals.v(65) " "Inferred latch for \"read1_addr\[2\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read1_addr\[3\] control_signals.v(65) " "Inferred latch for \"read1_addr\[3\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read1_addr\[4\] control_signals.v(65) " "Inferred latch for \"read1_addr\[4\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bselect control_signals.v(65) " "Inferred latch for \"Bselect\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dselect control_signals.v(65) " "Inferred latch for \"Dselect\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_write control_signals.v(65) " "Inferred latch for \"SRAM_write\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_CS control_signals.v(65) " "Inferred latch for \"SRAM_CS\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch\[0\] control_signals.v(65) " "Inferred latch for \"branch\[0\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch\[1\] control_signals.v(65) " "Inferred latch for \"branch\[1\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch\[2\] control_signals.v(65) " "Inferred latch for \"branch\[2\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch\[3\] control_signals.v(65) " "Inferred latch for \"branch\[3\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch\[4\] control_signals.v(65) " "Inferred latch for \"branch\[4\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch\[5\] control_signals.v(65) " "Inferred latch for \"branch\[5\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch\[6\] control_signals.v(65) " "Inferred latch for \"branch\[6\]\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_en control_signals.v(65) " "Inferred latch for \"write_en\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeToSRAM control_signals.v(65) " "Inferred latch for \"writeToSRAM\" at control_signals.v(65)" {  } { { "control_signals.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_signals.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705202 "|DE1_SoC|integration:pc|control_top:controls|control_signals:outputSignals"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder integration:pc\|control_top:controls\|instruction_decoder:decoder " "Elaborating entity \"instruction_decoder\" for hierarchy \"integration:pc\|control_top:controls\|instruction_decoder:decoder\"" {  } { { "control_top.v" "decoder" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_top.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488528705202 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 instruction_decoder.v(21) " "Verilog HDL assignment warning at instruction_decoder.v(21): truncated value with size 6 to match size of target (5)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488528705217 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 instruction_decoder.v(29) " "Verilog HDL assignment warning at instruction_decoder.v(29): truncated value with size 6 to match size of target (5)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488528705217 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 instruction_decoder.v(37) " "Verilog HDL assignment warning at instruction_decoder.v(37): truncated value with size 12 to match size of target (11)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488528705217 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 18 instruction_decoder.v(48) " "Verilog HDL assignment warning at instruction_decoder.v(48): truncated value with size 19 to match size of target (18)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488528705217 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 instruction_decoder.v(55) " "Verilog HDL assignment warning at instruction_decoder.v(55): truncated value with size 6 to match size of target (5)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488528705217 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 instruction_decoder.v(63) " "Verilog HDL assignment warning at instruction_decoder.v(63): truncated value with size 6 to match size of target (5)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488528705217 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 instruction_decoder.v(70) " "Verilog HDL assignment warning at instruction_decoder.v(70): truncated value with size 9 to match size of target (8)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488528705217 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 instruction_decoder.v(78) " "Verilog HDL assignment warning at instruction_decoder.v(78): truncated value with size 9 to match size of target (8)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488528705217 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 instruction_decoder.v(87) " "Verilog HDL assignment warning at instruction_decoder.v(87): truncated value with size 6 to match size of target (5)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488528705217 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 instruction_decoder.v(95) " "Verilog HDL assignment warning at instruction_decoder.v(95): truncated value with size 6 to match size of target (5)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488528705217 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 instruction_decoder.v(102) " "Verilog HDL assignment warning at instruction_decoder.v(102): truncated value with size 9 to match size of target (8)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488528705217 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 instruction_decoder.v(110) " "Verilog HDL assignment warning at instruction_decoder.v(110): truncated value with size 9 to match size of target (8)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488528705217 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 instruction_decoder.v(119) " "Verilog HDL assignment warning at instruction_decoder.v(119): truncated value with size 6 to match size of target (5)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488528705217 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 instruction_decoder.v(127) " "Verilog HDL assignment warning at instruction_decoder.v(127): truncated value with size 6 to match size of target (5)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488528705218 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rm instruction_decoder.v(18) " "Verilog HDL Always Construct warning at instruction_decoder.v(18): inferring latch(es) for variable \"Rm\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1488528705218 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shamt instruction_decoder.v(18) " "Verilog HDL Always Construct warning at instruction_decoder.v(18): inferring latch(es) for variable \"shamt\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1488528705218 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rn instruction_decoder.v(18) " "Verilog HDL Always Construct warning at instruction_decoder.v(18): inferring latch(es) for variable \"Rn\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1488528705218 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rd instruction_decoder.v(18) " "Verilog HDL Always Construct warning at instruction_decoder.v(18): inferring latch(es) for variable \"Rd\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1488528705218 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUImm instruction_decoder.v(18) " "Verilog HDL Always Construct warning at instruction_decoder.v(18): inferring latch(es) for variable \"ALUImm\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1488528705218 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BR_Address instruction_decoder.v(18) " "Verilog HDL Always Construct warning at instruction_decoder.v(18): inferring latch(es) for variable \"BR_Address\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1488528705218 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "COND_BR_address instruction_decoder.v(18) " "Verilog HDL Always Construct warning at instruction_decoder.v(18): inferring latch(es) for variable \"COND_BR_address\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1488528705218 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rt instruction_decoder.v(18) " "Verilog HDL Always Construct warning at instruction_decoder.v(18): inferring latch(es) for variable \"Rt\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1488528705218 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DT_address instruction_decoder.v(18) " "Verilog HDL Always Construct warning at instruction_decoder.v(18): inferring latch(es) for variable \"DT_address\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1488528705218 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op instruction_decoder.v(18) " "Verilog HDL Always Construct warning at instruction_decoder.v(18): inferring latch(es) for variable \"op\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1488528705218 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] instruction_decoder.v(26) " "Inferred latch for \"op\[0\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705218 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] instruction_decoder.v(26) " "Inferred latch for \"op\[1\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705218 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DT_address\[0\] instruction_decoder.v(26) " "Inferred latch for \"DT_address\[0\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705218 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DT_address\[1\] instruction_decoder.v(26) " "Inferred latch for \"DT_address\[1\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705218 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DT_address\[2\] instruction_decoder.v(26) " "Inferred latch for \"DT_address\[2\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705218 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DT_address\[3\] instruction_decoder.v(26) " "Inferred latch for \"DT_address\[3\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705218 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DT_address\[4\] instruction_decoder.v(26) " "Inferred latch for \"DT_address\[4\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705218 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DT_address\[5\] instruction_decoder.v(26) " "Inferred latch for \"DT_address\[5\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705218 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DT_address\[6\] instruction_decoder.v(26) " "Inferred latch for \"DT_address\[6\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705219 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DT_address\[7\] instruction_decoder.v(26) " "Inferred latch for \"DT_address\[7\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705219 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt\[0\] instruction_decoder.v(26) " "Inferred latch for \"Rt\[0\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705219 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt\[1\] instruction_decoder.v(26) " "Inferred latch for \"Rt\[1\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705219 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt\[2\] instruction_decoder.v(26) " "Inferred latch for \"Rt\[2\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705219 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt\[3\] instruction_decoder.v(26) " "Inferred latch for \"Rt\[3\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705219 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rt\[4\] instruction_decoder.v(26) " "Inferred latch for \"Rt\[4\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705219 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COND_BR_address\[0\] instruction_decoder.v(26) " "Inferred latch for \"COND_BR_address\[0\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705219 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COND_BR_address\[1\] instruction_decoder.v(26) " "Inferred latch for \"COND_BR_address\[1\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705219 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COND_BR_address\[2\] instruction_decoder.v(26) " "Inferred latch for \"COND_BR_address\[2\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705219 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COND_BR_address\[3\] instruction_decoder.v(26) " "Inferred latch for \"COND_BR_address\[3\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705219 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COND_BR_address\[4\] instruction_decoder.v(26) " "Inferred latch for \"COND_BR_address\[4\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705219 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COND_BR_address\[5\] instruction_decoder.v(26) " "Inferred latch for \"COND_BR_address\[5\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705219 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COND_BR_address\[6\] instruction_decoder.v(26) " "Inferred latch for \"COND_BR_address\[6\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705219 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COND_BR_address\[7\] instruction_decoder.v(26) " "Inferred latch for \"COND_BR_address\[7\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705219 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COND_BR_address\[8\] instruction_decoder.v(26) " "Inferred latch for \"COND_BR_address\[8\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705219 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COND_BR_address\[9\] instruction_decoder.v(26) " "Inferred latch for \"COND_BR_address\[9\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705219 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COND_BR_address\[10\] instruction_decoder.v(26) " "Inferred latch for \"COND_BR_address\[10\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705219 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COND_BR_address\[11\] instruction_decoder.v(26) " "Inferred latch for \"COND_BR_address\[11\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705219 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COND_BR_address\[12\] instruction_decoder.v(26) " "Inferred latch for \"COND_BR_address\[12\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705219 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COND_BR_address\[13\] instruction_decoder.v(26) " "Inferred latch for \"COND_BR_address\[13\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705219 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COND_BR_address\[14\] instruction_decoder.v(26) " "Inferred latch for \"COND_BR_address\[14\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705219 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COND_BR_address\[15\] instruction_decoder.v(26) " "Inferred latch for \"COND_BR_address\[15\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705219 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COND_BR_address\[16\] instruction_decoder.v(26) " "Inferred latch for \"COND_BR_address\[16\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705219 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COND_BR_address\[17\] instruction_decoder.v(26) " "Inferred latch for \"COND_BR_address\[17\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705220 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BR_Address\[0\] instruction_decoder.v(26) " "Inferred latch for \"BR_Address\[0\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705220 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BR_Address\[1\] instruction_decoder.v(26) " "Inferred latch for \"BR_Address\[1\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705220 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BR_Address\[2\] instruction_decoder.v(26) " "Inferred latch for \"BR_Address\[2\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705220 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BR_Address\[3\] instruction_decoder.v(26) " "Inferred latch for \"BR_Address\[3\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705220 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BR_Address\[4\] instruction_decoder.v(26) " "Inferred latch for \"BR_Address\[4\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705220 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BR_Address\[5\] instruction_decoder.v(26) " "Inferred latch for \"BR_Address\[5\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705220 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BR_Address\[6\] instruction_decoder.v(26) " "Inferred latch for \"BR_Address\[6\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705220 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BR_Address\[7\] instruction_decoder.v(26) " "Inferred latch for \"BR_Address\[7\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705220 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BR_Address\[8\] instruction_decoder.v(26) " "Inferred latch for \"BR_Address\[8\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705220 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BR_Address\[9\] instruction_decoder.v(26) " "Inferred latch for \"BR_Address\[9\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705220 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BR_Address\[10\] instruction_decoder.v(26) " "Inferred latch for \"BR_Address\[10\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705220 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BR_Address\[11\] instruction_decoder.v(26) " "Inferred latch for \"BR_Address\[11\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705220 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BR_Address\[12\] instruction_decoder.v(26) " "Inferred latch for \"BR_Address\[12\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705220 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BR_Address\[13\] instruction_decoder.v(26) " "Inferred latch for \"BR_Address\[13\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705220 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BR_Address\[14\] instruction_decoder.v(26) " "Inferred latch for \"BR_Address\[14\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705220 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BR_Address\[15\] instruction_decoder.v(26) " "Inferred latch for \"BR_Address\[15\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705220 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BR_Address\[16\] instruction_decoder.v(26) " "Inferred latch for \"BR_Address\[16\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705220 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BR_Address\[17\] instruction_decoder.v(26) " "Inferred latch for \"BR_Address\[17\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705220 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BR_Address\[18\] instruction_decoder.v(26) " "Inferred latch for \"BR_Address\[18\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705220 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BR_Address\[19\] instruction_decoder.v(26) " "Inferred latch for \"BR_Address\[19\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705220 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BR_Address\[20\] instruction_decoder.v(26) " "Inferred latch for \"BR_Address\[20\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705220 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BR_Address\[21\] instruction_decoder.v(26) " "Inferred latch for \"BR_Address\[21\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705220 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BR_Address\[22\] instruction_decoder.v(26) " "Inferred latch for \"BR_Address\[22\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705220 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BR_Address\[23\] instruction_decoder.v(26) " "Inferred latch for \"BR_Address\[23\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705221 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BR_Address\[24\] instruction_decoder.v(26) " "Inferred latch for \"BR_Address\[24\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705221 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BR_Address\[25\] instruction_decoder.v(26) " "Inferred latch for \"BR_Address\[25\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705221 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUImm\[0\] instruction_decoder.v(26) " "Inferred latch for \"ALUImm\[0\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705221 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUImm\[1\] instruction_decoder.v(26) " "Inferred latch for \"ALUImm\[1\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705221 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUImm\[2\] instruction_decoder.v(26) " "Inferred latch for \"ALUImm\[2\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705221 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUImm\[3\] instruction_decoder.v(26) " "Inferred latch for \"ALUImm\[3\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705221 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUImm\[4\] instruction_decoder.v(26) " "Inferred latch for \"ALUImm\[4\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705221 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUImm\[5\] instruction_decoder.v(26) " "Inferred latch for \"ALUImm\[5\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705221 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUImm\[6\] instruction_decoder.v(26) " "Inferred latch for \"ALUImm\[6\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705221 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUImm\[7\] instruction_decoder.v(26) " "Inferred latch for \"ALUImm\[7\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705221 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUImm\[8\] instruction_decoder.v(26) " "Inferred latch for \"ALUImm\[8\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705221 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUImm\[9\] instruction_decoder.v(26) " "Inferred latch for \"ALUImm\[9\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705221 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUImm\[10\] instruction_decoder.v(26) " "Inferred latch for \"ALUImm\[10\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705221 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd\[0\] instruction_decoder.v(26) " "Inferred latch for \"Rd\[0\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705221 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd\[1\] instruction_decoder.v(26) " "Inferred latch for \"Rd\[1\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705221 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd\[2\] instruction_decoder.v(26) " "Inferred latch for \"Rd\[2\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705221 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd\[3\] instruction_decoder.v(26) " "Inferred latch for \"Rd\[3\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705221 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd\[4\] instruction_decoder.v(26) " "Inferred latch for \"Rd\[4\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705221 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn\[0\] instruction_decoder.v(26) " "Inferred latch for \"Rn\[0\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705221 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn\[1\] instruction_decoder.v(26) " "Inferred latch for \"Rn\[1\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705221 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn\[2\] instruction_decoder.v(26) " "Inferred latch for \"Rn\[2\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705221 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn\[3\] instruction_decoder.v(26) " "Inferred latch for \"Rn\[3\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705221 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn\[4\] instruction_decoder.v(26) " "Inferred latch for \"Rn\[4\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705221 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamt\[0\] instruction_decoder.v(26) " "Inferred latch for \"shamt\[0\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705222 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamt\[1\] instruction_decoder.v(26) " "Inferred latch for \"shamt\[1\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705222 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamt\[2\] instruction_decoder.v(26) " "Inferred latch for \"shamt\[2\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705222 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamt\[3\] instruction_decoder.v(26) " "Inferred latch for \"shamt\[3\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705222 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamt\[4\] instruction_decoder.v(26) " "Inferred latch for \"shamt\[4\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705222 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm\[0\] instruction_decoder.v(26) " "Inferred latch for \"Rm\[0\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705222 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm\[1\] instruction_decoder.v(26) " "Inferred latch for \"Rm\[1\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705222 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm\[2\] instruction_decoder.v(26) " "Inferred latch for \"Rm\[2\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705222 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm\[3\] instruction_decoder.v(26) " "Inferred latch for \"Rm\[3\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705222 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm\[4\] instruction_decoder.v(26) " "Inferred latch for \"Rm\[4\]\" at instruction_decoder.v(26)" {  } { { "instruction_decoder.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/instruction_decoder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488528705222 "|DE1_SoC|integration:pc|control_top:controls|instruction_decoder:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory integration:pc\|control_top:controls\|instruction_memory:instrutMemory " "Elaborating entity \"instruction_memory\" for hierarchy \"integration:pc\|control_top:controls\|instruction_memory:instrutMemory\"" {  } { { "control_top.v" "instrutMemory" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/control_top.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488528705222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM integration:pc\|SRAM:mySram " "Elaborating entity \"SRAM\" for hierarchy \"integration:pc\|SRAM:mySram\"" {  } { { "integration.v" "mySram" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/integration.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488528705232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR integration:pc\|SRAM:mySram\|MAR:myMAR " "Elaborating entity \"MAR\" for hierarchy \"integration:pc\|SRAM:mySram\|MAR:myMAR\"" {  } { { "SRAM.v" "myMAR" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/SRAM.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488528705252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR integration:pc\|SRAM:mySram\|MDR:myMDR " "Elaborating entity \"MDR\" for hierarchy \"integration:pc\|SRAM:mySram\|MDR:myMDR\"" {  } { { "SRAM.v" "myMDR" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/SRAM.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488528705272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAMmemory integration:pc\|SRAM:mySram\|SRAMmemory:mySRAMmemory " "Elaborating entity \"SRAMmemory\" for hierarchy \"integration:pc\|SRAM:mySram\|SRAMmemory:mySRAMmemory\"" {  } { { "SRAM.v" "mySRAMmemory" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/SRAM.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488528705292 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal SRAMmemory.v(15) " "Verilog HDL or VHDL warning at SRAMmemory.v(15): object \"internal\" assigned a value but never read" {  } { { "SRAMmemory.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/SRAMmemory.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1488528705322 "|DE1_SoC|integration:pc|SRAM:mySram|SRAMmemory:mySRAMmemory"}
{ "Error" "EVRFX_VERI_MULTIEDGE_SIGNAL_IN_EVENT_CONTROL" "OE SRAMmemory.v(49) " "Verilog HDL Always Construct error at SRAMmemory.v(49): event control cannot test for both positive and negative edges of variable \"OE\"" {  } { { "SRAMmemory.v" "" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/SRAMmemory.v" 49 0 0 } }  } 0 10239 "Verilog HDL Always Construct error at %2!s!: event control cannot test for both positive and negative edges of variable \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488528706583 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "integration:pc\|SRAM:mySram\|SRAMmemory:mySRAMmemory " "Can't elaborate user hierarchy \"integration:pc\|SRAM:mySram\|SRAMmemory:mySRAMmemory\"" {  } { { "SRAM.v" "mySRAMmemory" { Text "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/SRAM.v" 23 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488528706583 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aluca/Desktop/gitEe469/lab4/quartus/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/aluca/Desktop/gitEe469/lab4/quartus/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1488528706652 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 44 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 44 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "599 " "Peak virtual memory: 599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488528706783 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 03 00:11:46 2017 " "Processing ended: Fri Mar 03 00:11:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488528706783 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488528706783 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488528706783 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1488528706783 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 44 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 44 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1488528707423 ""}
