

================================================================
== Vivado HLS Report for 'set_dwbias_conv3x3'
================================================================
* Date:           Tue Jun 16 15:41:15 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        final
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.198 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4102|     4102| 41.020 us | 41.020 us |  4102|  4102|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     4100|     4100|         2|          1|          1|  4100|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|     91|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     72|    -|
|Register         |        -|      -|     157|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     157|    163|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +----------------------------+----------------------+--------------+
    |          Instance          |        Module        |  Expression  |
    +----------------------------+----------------------+--------------+
    |Thinker_mac_muladibs_U2334  |Thinker_mac_muladibs  | i0 * i1 + i2 |
    +----------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln105_fu_589_p2       |     +    |      0|  0|  20|          13|           1|
    |h_fu_595_p2               |     +    |      0|  0|  15|           6|           1|
    |w_fu_623_p2               |     +    |      0|  0|  15|           7|           1|
    |icmp_ln105_fu_583_p2      |   icmp   |      0|  0|  13|          13|          13|
    |icmp_ln106_fu_601_p2      |   icmp   |      0|  0|  11|           7|           7|
    |select_ln110_2_fu_615_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln110_fu_607_p3    |  select  |      0|  0|   7|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|  91|          51|          33|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_phi_mux_h_0_phi_fu_545_p4  |   9|          2|    6|         12|
    |h_0_reg_541                   |   9|          2|    6|         12|
    |indvar_flatten_reg_530        |   9|          2|   13|         26|
    |w_0_reg_552                   |   9|          2|    7|         14|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  72|         15|   34|         71|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |big_bias_V_0_addr_reg_663   |   7|   0|    7|          0|
    |big_bias_V_10_addr_reg_713  |   7|   0|    7|          0|
    |big_bias_V_11_addr_reg_718  |   7|   0|    7|          0|
    |big_bias_V_12_addr_reg_723  |   7|   0|    7|          0|
    |big_bias_V_13_addr_reg_728  |   7|   0|    7|          0|
    |big_bias_V_14_addr_reg_733  |   7|   0|    7|          0|
    |big_bias_V_15_addr_reg_738  |   7|   0|    7|          0|
    |big_bias_V_1_addr_reg_668   |   7|   0|    7|          0|
    |big_bias_V_2_addr_reg_673   |   7|   0|    7|          0|
    |big_bias_V_3_addr_reg_678   |   7|   0|    7|          0|
    |big_bias_V_4_addr_reg_683   |   7|   0|    7|          0|
    |big_bias_V_5_addr_reg_688   |   7|   0|    7|          0|
    |big_bias_V_6_addr_reg_693   |   7|   0|    7|          0|
    |big_bias_V_7_addr_reg_698   |   7|   0|    7|          0|
    |big_bias_V_8_addr_reg_703   |   7|   0|    7|          0|
    |big_bias_V_9_addr_reg_708   |   7|   0|    7|          0|
    |h_0_reg_541                 |   6|   0|    6|          0|
    |icmp_ln105_reg_743          |   1|   0|    1|          0|
    |indvar_flatten_reg_530      |  13|   0|   13|          0|
    |select_ln110_2_reg_757      |   6|   0|    6|          0|
    |select_ln110_reg_752        |   7|   0|    7|          0|
    |w_0_reg_552                 |   7|   0|    7|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 157|   0|  157|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | set_dwbias_conv3x3 | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | set_dwbias_conv3x3 | return value |
|ap_start                |  in |    1| ap_ctrl_hs | set_dwbias_conv3x3 | return value |
|ap_done                 | out |    1| ap_ctrl_hs | set_dwbias_conv3x3 | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | set_dwbias_conv3x3 | return value |
|ap_ready                | out |    1| ap_ctrl_hs | set_dwbias_conv3x3 | return value |
|buf_0_V_address0        | out |   13|  ap_memory |       buf_0_V      |     array    |
|buf_0_V_ce0             | out |    1|  ap_memory |       buf_0_V      |     array    |
|buf_0_V_we0             | out |    1|  ap_memory |       buf_0_V      |     array    |
|buf_0_V_d0              | out |   13|  ap_memory |       buf_0_V      |     array    |
|buf_1_V_address0        | out |   13|  ap_memory |       buf_1_V      |     array    |
|buf_1_V_ce0             | out |    1|  ap_memory |       buf_1_V      |     array    |
|buf_1_V_we0             | out |    1|  ap_memory |       buf_1_V      |     array    |
|buf_1_V_d0              | out |   13|  ap_memory |       buf_1_V      |     array    |
|buf_2_V_address0        | out |   13|  ap_memory |       buf_2_V      |     array    |
|buf_2_V_ce0             | out |    1|  ap_memory |       buf_2_V      |     array    |
|buf_2_V_we0             | out |    1|  ap_memory |       buf_2_V      |     array    |
|buf_2_V_d0              | out |   13|  ap_memory |       buf_2_V      |     array    |
|buf_3_V_address0        | out |   13|  ap_memory |       buf_3_V      |     array    |
|buf_3_V_ce0             | out |    1|  ap_memory |       buf_3_V      |     array    |
|buf_3_V_we0             | out |    1|  ap_memory |       buf_3_V      |     array    |
|buf_3_V_d0              | out |   13|  ap_memory |       buf_3_V      |     array    |
|buf_4_V_address0        | out |   13|  ap_memory |       buf_4_V      |     array    |
|buf_4_V_ce0             | out |    1|  ap_memory |       buf_4_V      |     array    |
|buf_4_V_we0             | out |    1|  ap_memory |       buf_4_V      |     array    |
|buf_4_V_d0              | out |   13|  ap_memory |       buf_4_V      |     array    |
|buf_5_V_address0        | out |   13|  ap_memory |       buf_5_V      |     array    |
|buf_5_V_ce0             | out |    1|  ap_memory |       buf_5_V      |     array    |
|buf_5_V_we0             | out |    1|  ap_memory |       buf_5_V      |     array    |
|buf_5_V_d0              | out |   13|  ap_memory |       buf_5_V      |     array    |
|buf_6_V_address0        | out |   13|  ap_memory |       buf_6_V      |     array    |
|buf_6_V_ce0             | out |    1|  ap_memory |       buf_6_V      |     array    |
|buf_6_V_we0             | out |    1|  ap_memory |       buf_6_V      |     array    |
|buf_6_V_d0              | out |   13|  ap_memory |       buf_6_V      |     array    |
|buf_7_V_address0        | out |   13|  ap_memory |       buf_7_V      |     array    |
|buf_7_V_ce0             | out |    1|  ap_memory |       buf_7_V      |     array    |
|buf_7_V_we0             | out |    1|  ap_memory |       buf_7_V      |     array    |
|buf_7_V_d0              | out |   13|  ap_memory |       buf_7_V      |     array    |
|buf_8_V_address0        | out |   13|  ap_memory |       buf_8_V      |     array    |
|buf_8_V_ce0             | out |    1|  ap_memory |       buf_8_V      |     array    |
|buf_8_V_we0             | out |    1|  ap_memory |       buf_8_V      |     array    |
|buf_8_V_d0              | out |   13|  ap_memory |       buf_8_V      |     array    |
|buf_9_V_address0        | out |   13|  ap_memory |       buf_9_V      |     array    |
|buf_9_V_ce0             | out |    1|  ap_memory |       buf_9_V      |     array    |
|buf_9_V_we0             | out |    1|  ap_memory |       buf_9_V      |     array    |
|buf_9_V_d0              | out |   13|  ap_memory |       buf_9_V      |     array    |
|buf_10_V_address0       | out |   13|  ap_memory |      buf_10_V      |     array    |
|buf_10_V_ce0            | out |    1|  ap_memory |      buf_10_V      |     array    |
|buf_10_V_we0            | out |    1|  ap_memory |      buf_10_V      |     array    |
|buf_10_V_d0             | out |   13|  ap_memory |      buf_10_V      |     array    |
|buf_11_V_address0       | out |   13|  ap_memory |      buf_11_V      |     array    |
|buf_11_V_ce0            | out |    1|  ap_memory |      buf_11_V      |     array    |
|buf_11_V_we0            | out |    1|  ap_memory |      buf_11_V      |     array    |
|buf_11_V_d0             | out |   13|  ap_memory |      buf_11_V      |     array    |
|buf_12_V_address0       | out |   13|  ap_memory |      buf_12_V      |     array    |
|buf_12_V_ce0            | out |    1|  ap_memory |      buf_12_V      |     array    |
|buf_12_V_we0            | out |    1|  ap_memory |      buf_12_V      |     array    |
|buf_12_V_d0             | out |   13|  ap_memory |      buf_12_V      |     array    |
|buf_13_V_address0       | out |   13|  ap_memory |      buf_13_V      |     array    |
|buf_13_V_ce0            | out |    1|  ap_memory |      buf_13_V      |     array    |
|buf_13_V_we0            | out |    1|  ap_memory |      buf_13_V      |     array    |
|buf_13_V_d0             | out |   13|  ap_memory |      buf_13_V      |     array    |
|buf_14_V_address0       | out |   13|  ap_memory |      buf_14_V      |     array    |
|buf_14_V_ce0            | out |    1|  ap_memory |      buf_14_V      |     array    |
|buf_14_V_we0            | out |    1|  ap_memory |      buf_14_V      |     array    |
|buf_14_V_d0             | out |   13|  ap_memory |      buf_14_V      |     array    |
|buf_15_V_address0       | out |   13|  ap_memory |      buf_15_V      |     array    |
|buf_15_V_ce0            | out |    1|  ap_memory |      buf_15_V      |     array    |
|buf_15_V_we0            | out |    1|  ap_memory |      buf_15_V      |     array    |
|buf_15_V_d0             | out |   13|  ap_memory |      buf_15_V      |     array    |
|bias_V_2_offset         |  in |    7|   ap_none  |   bias_V_2_offset  |    scalar    |
|big_bias_V_0_address0   | out |    7|  ap_memory |    big_bias_V_0    |     array    |
|big_bias_V_0_ce0        | out |    1|  ap_memory |    big_bias_V_0    |     array    |
|big_bias_V_0_q0         |  in |   13|  ap_memory |    big_bias_V_0    |     array    |
|big_bias_V_1_address0   | out |    7|  ap_memory |    big_bias_V_1    |     array    |
|big_bias_V_1_ce0        | out |    1|  ap_memory |    big_bias_V_1    |     array    |
|big_bias_V_1_q0         |  in |   13|  ap_memory |    big_bias_V_1    |     array    |
|big_bias_V_2_address0   | out |    7|  ap_memory |    big_bias_V_2    |     array    |
|big_bias_V_2_ce0        | out |    1|  ap_memory |    big_bias_V_2    |     array    |
|big_bias_V_2_q0         |  in |   13|  ap_memory |    big_bias_V_2    |     array    |
|big_bias_V_3_address0   | out |    7|  ap_memory |    big_bias_V_3    |     array    |
|big_bias_V_3_ce0        | out |    1|  ap_memory |    big_bias_V_3    |     array    |
|big_bias_V_3_q0         |  in |   13|  ap_memory |    big_bias_V_3    |     array    |
|big_bias_V_4_address0   | out |    7|  ap_memory |    big_bias_V_4    |     array    |
|big_bias_V_4_ce0        | out |    1|  ap_memory |    big_bias_V_4    |     array    |
|big_bias_V_4_q0         |  in |   13|  ap_memory |    big_bias_V_4    |     array    |
|big_bias_V_5_address0   | out |    7|  ap_memory |    big_bias_V_5    |     array    |
|big_bias_V_5_ce0        | out |    1|  ap_memory |    big_bias_V_5    |     array    |
|big_bias_V_5_q0         |  in |   13|  ap_memory |    big_bias_V_5    |     array    |
|big_bias_V_6_address0   | out |    7|  ap_memory |    big_bias_V_6    |     array    |
|big_bias_V_6_ce0        | out |    1|  ap_memory |    big_bias_V_6    |     array    |
|big_bias_V_6_q0         |  in |   13|  ap_memory |    big_bias_V_6    |     array    |
|big_bias_V_7_address0   | out |    7|  ap_memory |    big_bias_V_7    |     array    |
|big_bias_V_7_ce0        | out |    1|  ap_memory |    big_bias_V_7    |     array    |
|big_bias_V_7_q0         |  in |   13|  ap_memory |    big_bias_V_7    |     array    |
|big_bias_V_8_address0   | out |    7|  ap_memory |    big_bias_V_8    |     array    |
|big_bias_V_8_ce0        | out |    1|  ap_memory |    big_bias_V_8    |     array    |
|big_bias_V_8_q0         |  in |   13|  ap_memory |    big_bias_V_8    |     array    |
|big_bias_V_9_address0   | out |    7|  ap_memory |    big_bias_V_9    |     array    |
|big_bias_V_9_ce0        | out |    1|  ap_memory |    big_bias_V_9    |     array    |
|big_bias_V_9_q0         |  in |   13|  ap_memory |    big_bias_V_9    |     array    |
|big_bias_V_10_address0  | out |    7|  ap_memory |    big_bias_V_10   |     array    |
|big_bias_V_10_ce0       | out |    1|  ap_memory |    big_bias_V_10   |     array    |
|big_bias_V_10_q0        |  in |   13|  ap_memory |    big_bias_V_10   |     array    |
|big_bias_V_11_address0  | out |    7|  ap_memory |    big_bias_V_11   |     array    |
|big_bias_V_11_ce0       | out |    1|  ap_memory |    big_bias_V_11   |     array    |
|big_bias_V_11_q0        |  in |   13|  ap_memory |    big_bias_V_11   |     array    |
|big_bias_V_12_address0  | out |    7|  ap_memory |    big_bias_V_12   |     array    |
|big_bias_V_12_ce0       | out |    1|  ap_memory |    big_bias_V_12   |     array    |
|big_bias_V_12_q0        |  in |   13|  ap_memory |    big_bias_V_12   |     array    |
|big_bias_V_13_address0  | out |    7|  ap_memory |    big_bias_V_13   |     array    |
|big_bias_V_13_ce0       | out |    1|  ap_memory |    big_bias_V_13   |     array    |
|big_bias_V_13_q0        |  in |   13|  ap_memory |    big_bias_V_13   |     array    |
|big_bias_V_14_address0  | out |    7|  ap_memory |    big_bias_V_14   |     array    |
|big_bias_V_14_ce0       | out |    1|  ap_memory |    big_bias_V_14   |     array    |
|big_bias_V_14_q0        |  in |   13|  ap_memory |    big_bias_V_14   |     array    |
|big_bias_V_15_address0  | out |    7|  ap_memory |    big_bias_V_15   |     array    |
|big_bias_V_15_ce0       | out |    1|  ap_memory |    big_bias_V_15   |     array    |
|big_bias_V_15_q0        |  in |   13|  ap_memory |    big_bias_V_15   |     array    |
+------------------------+-----+-----+------------+--------------------+--------------+

