
*** Running vivado
    with args -log project_1_SMART_CON_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_1_SMART_CON_0_0.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'NO'.
Sourcing tcl script '/home/xbrbbot/.Xilinx/Vivado/Vivado_init.tcl'
290 Beta devices matching pattern found, 290 enabled.
enable_beta_device: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2673.648 ; gain = 4.023 ; free physical = 427707 ; free virtual = 539840
source project_1_SMART_CON_0_0.tcl -notrace
Command: synth_design -top project_1_SMART_CON_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 171550
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2922.176 ; gain = 235.652 ; free physical = 420063 ; free virtual = 532225
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'project_1_SMART_CON_0_0' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/synth/project_1_SMART_CON_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_fd52' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/synth/bd_fd52.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_4NK1V3' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/synth/bd_fd52.v:718]
INFO: [Synth 8-6157] synthesizing module 'bd_fd52_one_0' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/ip/ip_0/synth/bd_fd52_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (1#1) [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_fd52_one_0' (2#1) [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/ip/ip_0/synth/bd_fd52_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_fd52_psr_aclk_0' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/ip/ip_1/synth/bd_fd52_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/ip/ip_1/synth/bd_fd52_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/proj/xbuilds/2021.1_0611_1/installs/lin64/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100945' bound to instance 'POR_SRL_I' of component 'SRL16' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/proj/xbuilds/2021.1_0611_1/installs/lin64/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100945]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (3#1) [/proj/xbuilds/2021.1_0611_1/installs/lin64/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100945]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_fd52_psr_aclk_0' (9#1) [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/ip/ip_1/synth/bd_fd52_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_fd52_psr_aclk_0' is unconnected for instance 'psr_aclk' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/synth/bd_fd52.v:753]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_fd52_psr_aclk_0' is unconnected for instance 'psr_aclk' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/synth/bd_fd52.v:753]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_fd52_psr_aclk_0' is unconnected for instance 'psr_aclk' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/synth/bd_fd52.v:753]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_fd52_psr_aclk_0' is unconnected for instance 'psr_aclk' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/synth/bd_fd52.v:753]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_fd52_psr_aclk_0' has 10 connections declared, but only 6 given [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/synth/bd_fd52.v:753]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_4NK1V3' (10#1) [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/synth/bd_fd52.v:718]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_1SHHUPG' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/synth/bd_fd52.v:762]
INFO: [Synth 8-6157] synthesizing module 'bd_fd52_m00e_0' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/ip/ip_12/synth/bd_fd52_m00e_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/proj/xbuilds/2021.1_0611_1/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (11#1) [/proj/xbuilds/2021.1_0611_1/installs/lin64/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_fd52_m00e_0' (18#1) [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/ip/ip_12/synth/bd_fd52_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_1SHHUPG' (19#1) [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/synth/bd_fd52.v:762]
INFO: [Synth 8-6157] synthesizing module 'bd_fd52_m00s2a_0' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/ip/ip_11/synth/bd_fd52_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_fd52_m00s2a_0' (21#1) [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/ip/ip_11/synth/bd_fd52_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_fd52_s00a2s_0' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/ip/ip_5/synth/bd_fd52_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_fd52_s00a2s_0' (23#1) [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/ip/ip_5/synth/bd_fd52_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_TRB6WN' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/synth/bd_fd52.v:1063]
INFO: [Synth 8-6157] synthesizing module 'bd_fd52_s00mmu_0' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/ip/ip_2/synth/bd_fd52_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_fd52_s00mmu_0' (27#1) [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/ip/ip_2/synth/bd_fd52_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_fd52_s00sic_0' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/ip/ip_4/synth/bd_fd52_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_fd52_s00sic_0' (30#1) [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/ip/ip_4/synth/bd_fd52_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_fd52_s00tr_0' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/ip/ip_3/synth/bd_fd52_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_fd52_s00tr_0' (33#1) [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/ip/ip_3/synth/bd_fd52_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_TRB6WN' (34#1) [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/synth/bd_fd52.v:1063]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_Z8BPV1' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/synth/bd_fd52.v:1717]
INFO: [Synth 8-6157] synthesizing module 'bd_fd52_sarn_0' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/ip/ip_6/synth/bd_fd52_sarn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_fd52_sarn_0' (48#1) [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/ip/ip_6/synth/bd_fd52_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_fd52_sawn_0' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/ip/ip_8/synth/bd_fd52_sawn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_fd52_sawn_0' (49#1) [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/ip/ip_8/synth/bd_fd52_sawn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_fd52_sbn_0' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/ip/ip_10/synth/bd_fd52_sbn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_fd52_sbn_0' (50#1) [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/ip/ip_10/synth/bd_fd52_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_fd52_srn_0' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/ip/ip_7/synth/bd_fd52_srn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_fd52_srn_0' (51#1) [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/ip/ip_7/synth/bd_fd52_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_fd52_swn_0' [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/ip/ip_9/synth/bd_fd52_swn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_fd52_swn_0' (52#1) [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/ip/ip_9/synth/bd_fd52_swn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_Z8BPV1' (53#1) [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/synth/bd_fd52.v:1717]
INFO: [Synth 8-6155] done synthesizing module 'bd_fd52' (54#1) [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/synth/bd_fd52.v:10]
INFO: [Synth 8-6155] done synthesizing module 'project_1_SMART_CON_0_0' (55#1) [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/synth/project_1_SMART_CON_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3035.055 ; gain = 348.531 ; free physical = 423490 ; free virtual = 535663
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3052.863 ; gain = 366.340 ; free physical = 423583 ; free virtual = 535767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3052.863 ; gain = 366.340 ; free physical = 423583 ; free virtual = 535767
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3058.801 ; gain = 0.000 ; free physical = 423468 ; free virtual = 535661
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/ooc.xdc] for cell 'inst'
Parsing XDC File [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/ip/ip_1/bd_fd52_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/ip/ip_1/bd_fd52_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/ip/ip_1/bd_fd52_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.gen/sources_1/bd/project_1/ip/project_1_SMART_CON_0_0/bd_0/ip/ip_1/bd_fd52_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.runs/project_1_SMART_CON_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.runs/project_1_SMART_CON_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3297.270 ; gain = 0.000 ; free physical = 423079 ; free virtual = 535284
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3303.207 ; gain = 5.938 ; free physical = 423072 ; free virtual = 535277
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3303.211 ; gain = 616.688 ; free physical = 422961 ; free virtual = 535166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3303.211 ; gain = 616.688 ; free physical = 422961 ; free virtual = 535166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.runs/project_1_SMART_CON_0_0_synth_1/dont_touch.xdc, line 71).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3303.211 ; gain = 616.688 ; free physical = 422993 ; free virtual = 535198
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_10_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_reg' in module 'sc_si_converter_v1_0_10_axilite_conv'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sc_si_converter_v1_0_10_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_10_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  W_IDLE |                              000 | 00000000000000000000000000000000
                    W_RX |                              001 | 00000000000000000000000000000001
                    W_TX |                              010 | 00000000000000000000000000000010
              W_COMPLETE |                              011 | 00000000000000000000000000000100
               W_RECOVER |                              100 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_10_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                               00 | 00000000000000000000000000000000
                    R_RX |                               01 | 00000000000000000000000000000001
                    R_TX |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_10_axilite_conv'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 3303.211 ; gain = 616.688 ; free physical = 423776 ; free virtual = 535981
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 5     
	   3 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	             2178 Bit    Registers := 2     
	              512 Bit    Registers := 1     
	              156 Bit    Registers := 2     
	               70 Bit    Registers := 1     
	               69 Bit    Registers := 1     
	               64 Bit    Registers := 4     
	               47 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               23 Bit    Registers := 1     
	               12 Bit    Registers := 5     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 21    
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 124   
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 8     
	   5 Input   12 Bit        Muxes := 1     
	   5 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 6     
	   3 Input    8 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 8     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 8     
	   4 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 16    
	   5 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 100   
	   3 Input    1 Bit        Muxes := 26    
	   5 Input    1 Bit        Muxes := 26    
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 3303.211 ; gain = 616.688 ; free physical = 427933 ; free virtual = 540146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 3303.211 ; gain = 616.688 ; free physical = 427818 ; free virtual = 540031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 3303.211 ; gain = 616.688 ; free physical = 427814 ; free virtual = 540027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 3303.211 ; gain = 616.688 ; free physical = 427810 ; free virtual = 540023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 3303.211 ; gain = 616.688 ; free physical = 427811 ; free virtual = 540024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 3303.211 ; gain = 616.688 ; free physical = 427811 ; free virtual = 540024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 3303.211 ; gain = 616.688 ; free physical = 427810 ; free virtual = 540023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 3303.211 ; gain = 616.688 ; free physical = 427810 ; free virtual = 540023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 3303.211 ; gain = 616.688 ; free physical = 427810 ; free virtual = 540023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 3303.211 ; gain = 616.688 ; free physical = 427810 ; free virtual = 540023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |    51|
|3     |LUT2   |    78|
|4     |LUT3   |    79|
|5     |LUT4   |   142|
|6     |LUT5   |    52|
|7     |LUT6   |   123|
|8     |SRL16  |     1|
|9     |FDCE   |    42|
|10    |FDR    |     4|
|11    |FDRE   |   444|
|12    |FDSE   |     9|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 3303.211 ; gain = 616.688 ; free physical = 427810 ; free virtual = 540023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 3303.211 ; gain = 366.340 ; free physical = 427865 ; free virtual = 540078
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 3303.211 ; gain = 616.688 ; free physical = 427865 ; free virtual = 540078
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3303.211 ; gain = 0.000 ; free physical = 427955 ; free virtual = 540168
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3303.211 ; gain = 0.000 ; free physical = 427884 ; free virtual = 540097
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDR => FDRE: 4 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete, checksum: cdb9631a
INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 3303.211 ; gain = 629.562 ; free physical = 428041 ; free virtual = 540254
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.runs/project_1_SMART_CON_0_0_synth_1/project_1_SMART_CON_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP project_1_SMART_CON_0_0, cache-ID = 89234421dfda2c77
INFO: [Coretcl 2-1174] Renamed 74 cell refs.
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.XsiBylrkcG/temp/hwflow/hwflow_project_1/project_1.runs/project_1_SMART_CON_0_0_synth_1/project_1_SMART_CON_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_1_SMART_CON_0_0_utilization_synth.rpt -pb project_1_SMART_CON_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 11 05:02:55 2021...
