/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [19:0] _04_;
  wire [19:0] _05_;
  reg [10:0] _06_;
  wire [2:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  reg [36:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [26:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [7:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [15:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  reg [5:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  reg [2:0] celloutsig_0_37z;
  wire [10:0] celloutsig_0_38z;
  wire [4:0] celloutsig_0_40z;
  wire [16:0] celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [4:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [7:0] celloutsig_0_48z;
  wire [7:0] celloutsig_0_49z;
  wire [17:0] celloutsig_0_4z;
  reg [24:0] celloutsig_0_53z;
  wire [3:0] celloutsig_0_56z;
  reg [3:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_74z;
  wire [6:0] celloutsig_0_7z;
  reg [18:0] celloutsig_0_83z;
  wire celloutsig_0_84z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [7:0] celloutsig_1_16z;
  wire [15:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_44z = ~(celloutsig_0_36z & celloutsig_0_32z[0]);
  assign celloutsig_1_5z = ~(celloutsig_1_4z[6] & celloutsig_1_3z);
  assign celloutsig_1_13z = ~(celloutsig_1_3z & celloutsig_1_10z);
  assign celloutsig_1_19z = ~(celloutsig_1_5z & celloutsig_1_14z);
  assign celloutsig_0_2z = ~(celloutsig_0_0z[0] & in_data[42]);
  assign celloutsig_0_36z = ~(celloutsig_0_20z[12] | _00_);
  assign celloutsig_0_43z = ~(celloutsig_0_33z | celloutsig_0_11z[13]);
  assign celloutsig_0_68z = ~(celloutsig_0_8z | celloutsig_0_44z);
  assign celloutsig_0_8z = ~(celloutsig_0_4z[14] | celloutsig_0_0z[1]);
  assign celloutsig_1_3z = ~(celloutsig_1_0z[3] | in_data[187]);
  assign celloutsig_0_14z = ~(celloutsig_0_10z[0] | in_data[95]);
  assign celloutsig_0_16z = ~celloutsig_0_0z[0];
  assign celloutsig_0_23z = ~celloutsig_0_11z[18];
  assign celloutsig_0_47z = ~((celloutsig_0_21z[1] | celloutsig_0_46z[1]) & (celloutsig_0_21z[1] | celloutsig_0_41z[6]));
  assign celloutsig_0_5z = ~((celloutsig_0_1z | in_data[63]) & (_01_ | celloutsig_0_1z));
  assign celloutsig_1_1z = ~((celloutsig_1_0z[4] | celloutsig_1_0z[4]) & (in_data[151] | celloutsig_1_0z[0]));
  assign celloutsig_0_33z = _02_ | ~(celloutsig_0_5z);
  assign celloutsig_0_6z = celloutsig_0_5z | ~(celloutsig_0_2z);
  assign celloutsig_1_2z = celloutsig_1_0z[4] | ~(celloutsig_1_0z[5]);
  assign celloutsig_1_10z = celloutsig_1_1z | ~(celloutsig_1_6z[0]);
  assign celloutsig_0_1z = in_data[87] | ~(celloutsig_0_0z[2]);
  assign celloutsig_0_17z = celloutsig_0_2z | ~(celloutsig_0_0z[1]);
  assign celloutsig_0_19z = celloutsig_0_8z | ~(celloutsig_0_16z);
  assign celloutsig_0_22z = celloutsig_0_2z | ~(celloutsig_0_16z);
  reg [3:0] _31_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _31_ <= 4'h0;
    else _31_ <= { celloutsig_0_0z[2], celloutsig_0_0z };
  assign { _02_, _01_, _04_[13:12] } = _31_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _06_ <= 11'h000;
    else _06_ <= { celloutsig_0_11z[22:15], celloutsig_0_1z, celloutsig_0_23z, celloutsig_0_26z };
  reg [19:0] _33_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _33_ <= 20'h00000;
    else _33_ <= { celloutsig_0_27z[3:2], celloutsig_0_9z, celloutsig_0_28z, _02_, _01_, _04_[13:12], celloutsig_0_7z, celloutsig_0_15z };
  assign { _05_[19:16], _00_, _05_[14:8], _03_, _05_[6:0] } = _33_;
  assign celloutsig_0_0z = in_data[88:86] & in_data[23:21];
  assign celloutsig_0_31z = { celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_5z } & { celloutsig_0_24z[2:1], celloutsig_0_17z };
  assign celloutsig_0_38z = { celloutsig_0_4z[16:11], celloutsig_0_31z, celloutsig_0_19z, celloutsig_0_28z } & in_data[94:84];
  assign celloutsig_0_41z = { celloutsig_0_20z[15:8], celloutsig_0_37z, celloutsig_0_32z } & { _05_[19:16], _00_, _05_[14:8], _03_, _05_[6:4], celloutsig_0_12z };
  assign celloutsig_0_48z = { celloutsig_0_4z[11:6], celloutsig_0_17z, celloutsig_0_8z } & { celloutsig_0_27z[5], celloutsig_0_43z, celloutsig_0_2z, celloutsig_0_40z };
  assign celloutsig_0_49z = { celloutsig_0_11z[9:4], celloutsig_0_36z, celloutsig_0_6z } & { celloutsig_0_38z[8], celloutsig_0_21z, celloutsig_0_30z };
  assign celloutsig_0_56z = { celloutsig_0_4z[15:13], celloutsig_0_44z } & { celloutsig_0_10z[2:0], celloutsig_0_16z };
  assign celloutsig_1_7z = celloutsig_1_0z[6:2] & { in_data[112:111], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_12z = celloutsig_1_7z[2:0] & celloutsig_1_4z[4:2];
  assign celloutsig_0_10z = in_data[18:13] & { celloutsig_0_4z[4:0], celloutsig_0_9z };
  assign celloutsig_0_24z = celloutsig_0_4z[13:6] & { celloutsig_0_20z[6:4], celloutsig_0_14z, _02_, _01_, _04_[13:12] };
  assign celloutsig_0_7z = { _02_, _01_, celloutsig_0_1z, _02_, _01_, _04_[13:12] } % { 1'h1, celloutsig_0_0z[1], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[148:141] % { 1'h1, in_data[115:109] };
  assign celloutsig_1_6z = in_data[180:176] % { 1'h1, in_data[151:148] };
  assign celloutsig_1_11z = { in_data[101:98], celloutsig_1_5z, celloutsig_1_2z } % { 1'h1, celloutsig_1_4z[4:2], celloutsig_1_5z, in_data[96] };
  assign celloutsig_0_40z = - { celloutsig_0_25z, celloutsig_0_0z, celloutsig_0_33z };
  assign celloutsig_1_16z = - { celloutsig_1_11z[3:1], celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_13z };
  assign celloutsig_1_18z = - { celloutsig_1_4z[7:1], celloutsig_1_4z[1], celloutsig_1_16z };
  assign celloutsig_0_20z = - { _04_[13], celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_14z };
  assign celloutsig_0_27z = - { celloutsig_0_18z[5:1], celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_21z };
  assign celloutsig_0_74z = ~ celloutsig_0_11z[28:26];
  assign celloutsig_0_18z = ~ { celloutsig_0_4z[5:1], celloutsig_0_5z };
  assign celloutsig_0_30z = celloutsig_0_18z[5:2] >> { celloutsig_0_15z[2:1], celloutsig_0_23z, celloutsig_0_1z };
  assign celloutsig_0_15z = { celloutsig_0_4z[12:10], celloutsig_0_8z, celloutsig_0_13z } >> { celloutsig_0_7z[6:3], celloutsig_0_1z };
  assign celloutsig_0_21z = { in_data[9:8], celloutsig_0_14z } >> celloutsig_0_11z[29:27];
  assign celloutsig_0_4z = { celloutsig_0_0z[1], celloutsig_0_2z, _02_, _01_, _04_[13:12], celloutsig_0_1z, celloutsig_0_0z, _02_, _01_, _04_[13:12], _02_, _01_, _04_[13:12] } - in_data[58:41];
  assign celloutsig_0_46z = { celloutsig_0_24z[6:3], celloutsig_0_12z } - celloutsig_0_4z[5:1];
  assign celloutsig_0_84z = ~((celloutsig_0_49z[7] & celloutsig_0_41z[13]) | celloutsig_0_48z[4]);
  assign celloutsig_1_14z = ~((celloutsig_1_11z[2] & celloutsig_1_6z[2]) | celloutsig_1_3z);
  assign celloutsig_0_25z = ~((celloutsig_0_18z[4] & celloutsig_0_15z[0]) | celloutsig_0_0z[0]);
  assign celloutsig_0_28z = ~((in_data[27] & celloutsig_0_17z) | celloutsig_0_7z[1]);
  always_latch
    if (!clkin_data[32]) celloutsig_0_32z = 6'h00;
    else if (clkin_data[64]) celloutsig_0_32z = { in_data[6:3], celloutsig_0_9z, celloutsig_0_16z };
  always_latch
    if (clkin_data[0]) celloutsig_0_37z = 3'h0;
    else if (!clkin_data[64]) celloutsig_0_37z = { celloutsig_0_0z[2:1], celloutsig_0_23z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_53z = 25'h0000000;
    else if (clkin_data[64]) celloutsig_0_53z = { celloutsig_0_11z[5:1], celloutsig_0_7z, celloutsig_0_26z, _06_, celloutsig_0_25z };
  always_latch
    if (clkin_data[32]) celloutsig_0_58z = 4'h0;
    else if (clkin_data[64]) celloutsig_0_58z = { _01_, _04_[13], celloutsig_0_23z, celloutsig_0_47z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_83z = 19'h00000;
    else if (!clkin_data[64]) celloutsig_0_83z = { celloutsig_0_53z[11:5], celloutsig_0_58z, celloutsig_0_56z, celloutsig_0_74z, celloutsig_0_68z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_11z = 37'h0000000000;
    else if (clkin_data[64]) celloutsig_0_11z = { celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_9z = ~((celloutsig_0_4z[15] & celloutsig_0_1z) | (_04_[12] & celloutsig_0_0z[1]));
  assign celloutsig_0_12z = ~((celloutsig_0_10z[1] & celloutsig_0_4z[7]) | (celloutsig_0_4z[11] & celloutsig_0_10z[3]));
  assign celloutsig_0_13z = ~((celloutsig_0_4z[10] & celloutsig_0_0z[0]) | (celloutsig_0_0z[2] & celloutsig_0_10z[3]));
  assign celloutsig_0_26z = ~((_04_[13] & celloutsig_0_10z[1]) | (celloutsig_0_15z[3] & celloutsig_0_20z[4]));
  assign { celloutsig_1_4z[1], celloutsig_1_4z[7:2] } = { celloutsig_1_2z, celloutsig_1_0z[6:1] } & { celloutsig_1_3z, in_data[154:150], celloutsig_1_3z };
  assign { _04_[19:14], _04_[11:0] } = { celloutsig_0_27z[3:2], celloutsig_0_9z, celloutsig_0_28z, _02_, _01_, celloutsig_0_7z, celloutsig_0_15z };
  assign { _05_[15], _05_[7] } = { _00_, _03_ };
  assign celloutsig_1_4z[0] = celloutsig_1_4z[1];
  assign { out_data[143:128], out_data[96], out_data[50:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_83z, celloutsig_0_84z };
endmodule
