#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x283eaa0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x283ec30 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x2849580 .functor NOT 1, L_0x2873ac0, C4<0>, C4<0>, C4<0>;
L_0x2873820 .functor XOR 1, L_0x28736c0, L_0x2873780, C4<0>, C4<0>;
L_0x28739b0 .functor XOR 1, L_0x2873820, L_0x28738e0, C4<0>, C4<0>;
v0x286fd30_0 .net *"_ivl_10", 0 0, L_0x28738e0;  1 drivers
v0x286fe30_0 .net *"_ivl_12", 0 0, L_0x28739b0;  1 drivers
v0x286ff10_0 .net *"_ivl_2", 0 0, L_0x2871ba0;  1 drivers
v0x286ffd0_0 .net *"_ivl_4", 0 0, L_0x28736c0;  1 drivers
v0x28700b0_0 .net *"_ivl_6", 0 0, L_0x2873780;  1 drivers
v0x28701e0_0 .net *"_ivl_8", 0 0, L_0x2873820;  1 drivers
v0x28702c0_0 .net "a", 0 0, v0x286cbf0_0;  1 drivers
v0x2870360_0 .net "b", 0 0, v0x286cc90_0;  1 drivers
v0x2870400_0 .net "c", 0 0, v0x286cd30_0;  1 drivers
v0x28704a0_0 .var "clk", 0 0;
v0x2870540_0 .net "d", 0 0, v0x286ce70_0;  1 drivers
v0x28705e0_0 .net "q_dut", 0 0, L_0x2873560;  1 drivers
v0x2870680_0 .net "q_ref", 0 0, L_0x282aea0;  1 drivers
v0x2870720_0 .var/2u "stats1", 159 0;
v0x28707c0_0 .var/2u "strobe", 0 0;
v0x2870860_0 .net "tb_match", 0 0, L_0x2873ac0;  1 drivers
v0x2870920_0 .net "tb_mismatch", 0 0, L_0x2849580;  1 drivers
v0x28709e0_0 .net "wavedrom_enable", 0 0, v0x286cf60_0;  1 drivers
v0x2870a80_0 .net "wavedrom_title", 511 0, v0x286d000_0;  1 drivers
L_0x2871ba0 .concat [ 1 0 0 0], L_0x282aea0;
L_0x28736c0 .concat [ 1 0 0 0], L_0x282aea0;
L_0x2873780 .concat [ 1 0 0 0], L_0x2873560;
L_0x28738e0 .concat [ 1 0 0 0], L_0x282aea0;
L_0x2873ac0 .cmp/eeq 1, L_0x2871ba0, L_0x28739b0;
S_0x283edc0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x283ec30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x282aea0 .functor OR 1, v0x286cd30_0, v0x286cc90_0, C4<0>, C4<0>;
v0x28497f0_0 .net "a", 0 0, v0x286cbf0_0;  alias, 1 drivers
v0x2849890_0 .net "b", 0 0, v0x286cc90_0;  alias, 1 drivers
v0x282aff0_0 .net "c", 0 0, v0x286cd30_0;  alias, 1 drivers
v0x282b090_0 .net "d", 0 0, v0x286ce70_0;  alias, 1 drivers
v0x286c1f0_0 .net "q", 0 0, L_0x282aea0;  alias, 1 drivers
S_0x286c3a0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x283ec30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x286cbf0_0 .var "a", 0 0;
v0x286cc90_0 .var "b", 0 0;
v0x286cd30_0 .var "c", 0 0;
v0x286cdd0_0 .net "clk", 0 0, v0x28704a0_0;  1 drivers
v0x286ce70_0 .var "d", 0 0;
v0x286cf60_0 .var "wavedrom_enable", 0 0;
v0x286d000_0 .var "wavedrom_title", 511 0;
E_0x2839b70/0 .event negedge, v0x286cdd0_0;
E_0x2839b70/1 .event posedge, v0x286cdd0_0;
E_0x2839b70 .event/or E_0x2839b70/0, E_0x2839b70/1;
E_0x2839dc0 .event posedge, v0x286cdd0_0;
E_0x28239f0 .event negedge, v0x286cdd0_0;
S_0x286c6f0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x286c3a0;
 .timescale -12 -12;
v0x286c8f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x286c9f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x286c3a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x286d160 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x283ec30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x283f520 .functor NOT 1, v0x286cbf0_0, C4<0>, C4<0>, C4<0>;
L_0x28495f0 .functor NOT 1, v0x286cc90_0, C4<0>, C4<0>, C4<0>;
L_0x2870d30 .functor AND 1, L_0x283f520, L_0x28495f0, C4<1>, C4<1>;
L_0x2870dd0 .functor AND 1, L_0x2870d30, v0x286cd30_0, C4<1>, C4<1>;
L_0x2870e70 .functor AND 1, L_0x2870dd0, v0x286ce70_0, C4<1>, C4<1>;
L_0x2870fc0 .functor NOT 1, v0x286cc90_0, C4<0>, C4<0>, C4<0>;
L_0x2871070 .functor AND 1, v0x286cbf0_0, L_0x2870fc0, C4<1>, C4<1>;
L_0x28710e0 .functor NOT 1, v0x286cd30_0, C4<0>, C4<0>, C4<0>;
L_0x28711a0 .functor AND 1, L_0x2871070, L_0x28710e0, C4<1>, C4<1>;
L_0x28712b0 .functor AND 1, L_0x28711a0, v0x286ce70_0, C4<1>, C4<1>;
L_0x28713d0 .functor OR 1, L_0x2870e70, L_0x28712b0, C4<0>, C4<0>;
L_0x2871490 .functor NOT 1, v0x286cc90_0, C4<0>, C4<0>, C4<0>;
L_0x2871570 .functor AND 1, v0x286cbf0_0, L_0x2871490, C4<1>, C4<1>;
L_0x2871630 .functor AND 1, L_0x2871570, v0x286cd30_0, C4<1>, C4<1>;
L_0x2871500 .functor NOT 1, v0x286ce70_0, C4<0>, C4<0>, C4<0>;
L_0x2871770 .functor AND 1, L_0x2871630, L_0x2871500, C4<1>, C4<1>;
L_0x2871910 .functor OR 1, L_0x28713d0, L_0x2871770, C4<0>, C4<0>;
L_0x2871a20 .functor AND 1, v0x286cbf0_0, v0x286cc90_0, C4<1>, C4<1>;
L_0x2871c40 .functor NOT 1, v0x286cd30_0, C4<0>, C4<0>, C4<0>;
L_0x2871dc0 .functor AND 1, L_0x2871a20, L_0x2871c40, C4<1>, C4<1>;
L_0x2871f80 .functor NOT 1, v0x286ce70_0, C4<0>, C4<0>, C4<0>;
L_0x2871ff0 .functor AND 1, L_0x2871dc0, L_0x2871f80, C4<1>, C4<1>;
L_0x28721c0 .functor OR 1, L_0x2871910, L_0x2871ff0, C4<0>, C4<0>;
L_0x28722d0 .functor AND 1, v0x286cbf0_0, v0x286cc90_0, C4<1>, C4<1>;
L_0x2872520 .functor NOT 1, v0x286cd30_0, C4<0>, C4<0>, C4<0>;
L_0x2872590 .functor AND 1, L_0x28722d0, L_0x2872520, C4<1>, C4<1>;
L_0x2872780 .functor AND 1, L_0x2872590, v0x286ce70_0, C4<1>, C4<1>;
L_0x2872950 .functor OR 1, L_0x28721c0, L_0x2872780, C4<0>, C4<0>;
L_0x2872b50 .functor AND 1, v0x286cbf0_0, v0x286cc90_0, C4<1>, C4<1>;
L_0x2872bc0 .functor AND 1, L_0x2872b50, v0x286cd30_0, C4<1>, C4<1>;
L_0x2872d80 .functor NOT 1, v0x286ce70_0, C4<0>, C4<0>, C4<0>;
L_0x2872df0 .functor AND 1, L_0x2872bc0, L_0x2872d80, C4<1>, C4<1>;
L_0x2873010 .functor OR 1, L_0x2872950, L_0x2872df0, C4<0>, C4<0>;
L_0x2873120 .functor AND 1, v0x286cbf0_0, v0x286cc90_0, C4<1>, C4<1>;
L_0x28732b0 .functor AND 1, L_0x2873120, v0x286cd30_0, C4<1>, C4<1>;
L_0x2873370 .functor AND 1, L_0x28732b0, v0x286ce70_0, C4<1>, C4<1>;
L_0x2873560 .functor OR 1, L_0x2873010, L_0x2873370, C4<0>, C4<0>;
v0x286d450_0 .net *"_ivl_0", 0 0, L_0x283f520;  1 drivers
v0x286d530_0 .net *"_ivl_10", 0 0, L_0x2870fc0;  1 drivers
v0x286d610_0 .net *"_ivl_12", 0 0, L_0x2871070;  1 drivers
v0x286d700_0 .net *"_ivl_14", 0 0, L_0x28710e0;  1 drivers
v0x286d7e0_0 .net *"_ivl_16", 0 0, L_0x28711a0;  1 drivers
v0x286d910_0 .net *"_ivl_18", 0 0, L_0x28712b0;  1 drivers
v0x286d9f0_0 .net *"_ivl_2", 0 0, L_0x28495f0;  1 drivers
v0x286dad0_0 .net *"_ivl_20", 0 0, L_0x28713d0;  1 drivers
v0x286dbb0_0 .net *"_ivl_22", 0 0, L_0x2871490;  1 drivers
v0x286dc90_0 .net *"_ivl_24", 0 0, L_0x2871570;  1 drivers
v0x286dd70_0 .net *"_ivl_26", 0 0, L_0x2871630;  1 drivers
v0x286de50_0 .net *"_ivl_28", 0 0, L_0x2871500;  1 drivers
v0x286df30_0 .net *"_ivl_30", 0 0, L_0x2871770;  1 drivers
v0x286e010_0 .net *"_ivl_32", 0 0, L_0x2871910;  1 drivers
v0x286e0f0_0 .net *"_ivl_34", 0 0, L_0x2871a20;  1 drivers
v0x286e1d0_0 .net *"_ivl_36", 0 0, L_0x2871c40;  1 drivers
v0x286e2b0_0 .net *"_ivl_38", 0 0, L_0x2871dc0;  1 drivers
v0x286e390_0 .net *"_ivl_4", 0 0, L_0x2870d30;  1 drivers
v0x286e470_0 .net *"_ivl_40", 0 0, L_0x2871f80;  1 drivers
v0x286e550_0 .net *"_ivl_42", 0 0, L_0x2871ff0;  1 drivers
v0x286e630_0 .net *"_ivl_44", 0 0, L_0x28721c0;  1 drivers
v0x286e710_0 .net *"_ivl_46", 0 0, L_0x28722d0;  1 drivers
v0x286e7f0_0 .net *"_ivl_48", 0 0, L_0x2872520;  1 drivers
v0x286e8d0_0 .net *"_ivl_50", 0 0, L_0x2872590;  1 drivers
v0x286e9b0_0 .net *"_ivl_52", 0 0, L_0x2872780;  1 drivers
v0x286ea90_0 .net *"_ivl_54", 0 0, L_0x2872950;  1 drivers
v0x286eb70_0 .net *"_ivl_56", 0 0, L_0x2872b50;  1 drivers
v0x286ec50_0 .net *"_ivl_58", 0 0, L_0x2872bc0;  1 drivers
v0x286ed30_0 .net *"_ivl_6", 0 0, L_0x2870dd0;  1 drivers
v0x286ee10_0 .net *"_ivl_60", 0 0, L_0x2872d80;  1 drivers
v0x286eef0_0 .net *"_ivl_62", 0 0, L_0x2872df0;  1 drivers
v0x286efd0_0 .net *"_ivl_64", 0 0, L_0x2873010;  1 drivers
v0x286f0b0_0 .net *"_ivl_66", 0 0, L_0x2873120;  1 drivers
v0x286f3a0_0 .net *"_ivl_68", 0 0, L_0x28732b0;  1 drivers
v0x286f480_0 .net *"_ivl_70", 0 0, L_0x2873370;  1 drivers
v0x286f560_0 .net *"_ivl_8", 0 0, L_0x2870e70;  1 drivers
v0x286f640_0 .net "a", 0 0, v0x286cbf0_0;  alias, 1 drivers
v0x286f6e0_0 .net "b", 0 0, v0x286cc90_0;  alias, 1 drivers
v0x286f7d0_0 .net "c", 0 0, v0x286cd30_0;  alias, 1 drivers
v0x286f8c0_0 .net "d", 0 0, v0x286ce70_0;  alias, 1 drivers
v0x286f9b0_0 .net "q", 0 0, L_0x2873560;  alias, 1 drivers
S_0x286fb10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x283ec30;
 .timescale -12 -12;
E_0x2839910 .event anyedge, v0x28707c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28707c0_0;
    %nor/r;
    %assign/vec4 v0x28707c0_0, 0;
    %wait E_0x2839910;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x286c3a0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x286ce70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286cd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286cc90_0, 0;
    %assign/vec4 v0x286cbf0_0, 0;
    %wait E_0x28239f0;
    %wait E_0x2839dc0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x286ce70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286cd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286cc90_0, 0;
    %assign/vec4 v0x286cbf0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2839b70;
    %load/vec4 v0x286cbf0_0;
    %load/vec4 v0x286cc90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x286cd30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x286ce70_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x286ce70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286cd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286cc90_0, 0;
    %assign/vec4 v0x286cbf0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x286c9f0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2839b70;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x286ce70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286cd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286cc90_0, 0;
    %assign/vec4 v0x286cbf0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x283ec30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28704a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28707c0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x283ec30;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x28704a0_0;
    %inv;
    %store/vec4 v0x28704a0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x283ec30;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x286cdd0_0, v0x2870920_0, v0x28702c0_0, v0x2870360_0, v0x2870400_0, v0x2870540_0, v0x2870680_0, v0x28705e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x283ec30;
T_7 ;
    %load/vec4 v0x2870720_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x2870720_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2870720_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x2870720_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2870720_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2870720_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2870720_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x283ec30;
T_8 ;
    %wait E_0x2839b70;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2870720_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2870720_0, 4, 32;
    %load/vec4 v0x2870860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x2870720_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2870720_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2870720_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2870720_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x2870680_0;
    %load/vec4 v0x2870680_0;
    %load/vec4 v0x28705e0_0;
    %xor;
    %load/vec4 v0x2870680_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x2870720_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2870720_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x2870720_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2870720_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/circuit4/iter2/response3/top_module.sv";
